Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Dec 11 09:46:03 2021
| Host         : Sobremesa-de-Rodrigo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    8           
TIMING-18  Warning           Missing input or output delay  12          
TIMING-20  Warning           Non-clocked latch              7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (33)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (33)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Inst_interface_module/Inst_prescaler/clk_out_i_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.278        0.000                      0                   60        0.141        0.000                      0                   60        4.020        0.000                       0                    65  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.278        0.000                      0                   60        0.141        0.000                      0                   60        4.020        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.278ns  (required time - arrival time)
  Source:                 Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.728ns  (logic 2.867ns (42.611%)  route 3.861ns (57.389%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.723     5.326    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/clk_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]/Q
                         net (fo=28, routed)          1.488     7.270    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/Q[2]
    SLICE_X5Y96          LUT6 (Prop_lut6_I1_O)        0.124     7.394 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i__carry__0_i_1/O
                         net (fo=2, routed)           0.479     7.873    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i__carry__0_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.380 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.380    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry__0_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.651 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_6/CO[0]
                         net (fo=3, routed)           0.735     9.385    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_6_n_3
    SLICE_X4Y94          LUT4 (Prop_lut4_I3_O)        0.373     9.758 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_4/O
                         net (fo=1, routed)           0.000     9.758    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_4_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.156 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry/CO[3]
                         net (fo=1, routed)           0.000    10.156    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.378 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry__0/O[0]
                         net (fo=5, routed)           1.160    11.538    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry__0_n_7
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.299    11.837 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i[2]_i_3/O
                         net (fo=1, routed)           0.000    11.837    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i00_in__0[2]
    SLICE_X4Y91          MUXF7 (Prop_muxf7_I1_O)      0.217    12.054 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.054    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[2]_i_1_n_0
    SLICE_X4Y91          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.602    15.025    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/clk_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[2]/C
                         clock pessimism              0.279    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X4Y91          FDCE (Setup_fdce_C_D)        0.064    15.332    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[2]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                         -12.054    
  -------------------------------------------------------------------
                         slack                                  3.278    

Slack (MET) :             3.354ns  (required time - arrival time)
  Source:                 Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.675ns  (logic 2.867ns (42.951%)  route 3.808ns (57.049%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.723     5.326    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/clk_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]/Q
                         net (fo=28, routed)          1.488     7.270    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/Q[2]
    SLICE_X5Y96          LUT6 (Prop_lut6_I1_O)        0.124     7.394 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i__carry__0_i_1/O
                         net (fo=2, routed)           0.479     7.873    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i__carry__0_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.380 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.380    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry__0_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.651 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_6/CO[0]
                         net (fo=3, routed)           0.735     9.385    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_6_n_3
    SLICE_X4Y94          LUT4 (Prop_lut4_I3_O)        0.373     9.758 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_4/O
                         net (fo=1, routed)           0.000     9.758    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_4_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.156 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry/CO[3]
                         net (fo=1, routed)           0.000    10.156    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.378 f  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry__0/O[0]
                         net (fo=5, routed)           1.107    11.485    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry__0_n_7
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.299    11.784 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i[3]_i_3/O
                         net (fo=1, routed)           0.000    11.784    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i00_in__0[3]
    SLICE_X5Y91          MUXF7 (Prop_muxf7_I1_O)      0.217    12.001 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    12.001    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]_i_1_n_0
    SLICE_X5Y91          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.602    15.025    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/clk_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]/C
                         clock pessimism              0.301    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X5Y91          FDCE (Setup_fdce_C_D)        0.064    15.354    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                         -12.001    
  -------------------------------------------------------------------
                         slack                                  3.354    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.551ns  (logic 2.895ns (44.190%)  route 3.656ns (55.810%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.723     5.326    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/clk_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]/Q
                         net (fo=28, routed)          1.488     7.270    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/Q[2]
    SLICE_X5Y96          LUT6 (Prop_lut6_I1_O)        0.124     7.394 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i__carry__0_i_1/O
                         net (fo=2, routed)           0.479     7.873    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i__carry__0_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.380 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.380    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry__0_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.651 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_6/CO[0]
                         net (fo=3, routed)           0.735     9.385    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_6_n_3
    SLICE_X4Y94          LUT4 (Prop_lut4_I3_O)        0.373     9.758 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_4/O
                         net (fo=1, routed)           0.000     9.758    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_4_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.156 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry/CO[3]
                         net (fo=1, routed)           0.000    10.156    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.378 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry__0/O[0]
                         net (fo=5, routed)           0.955    11.333    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry__0_n_7
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.299    11.632 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i[4]_i_3/O
                         net (fo=1, routed)           0.000    11.632    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i00_in__0[4]
    SLICE_X5Y91          MUXF7 (Prop_muxf7_I1_O)      0.245    11.877 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    11.877    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[4]_i_1_n_0
    SLICE_X5Y91          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.602    15.025    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/clk_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[4]/C
                         clock pessimism              0.301    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X5Y91          FDCE (Setup_fdce_C_D)        0.064    15.354    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[4]
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.508ns  (required time - arrival time)
  Source:                 Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 2.895ns (44.550%)  route 3.603ns (55.450%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.723     5.326    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/clk_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]/Q
                         net (fo=28, routed)          1.488     7.270    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/Q[2]
    SLICE_X5Y96          LUT6 (Prop_lut6_I1_O)        0.124     7.394 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i__carry__0_i_1/O
                         net (fo=2, routed)           0.479     7.873    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i__carry__0_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.380 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.380    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry__0_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.651 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_6/CO[0]
                         net (fo=3, routed)           0.735     9.385    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_6_n_3
    SLICE_X4Y94          LUT4 (Prop_lut4_I3_O)        0.373     9.758 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_4/O
                         net (fo=1, routed)           0.000     9.758    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_4_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.156 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry/CO[3]
                         net (fo=1, routed)           0.000    10.156    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.378 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry__0/O[0]
                         net (fo=5, routed)           0.902    11.280    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry__0_n_7
    SLICE_X4Y91          LUT6 (Prop_lut6_I0_O)        0.299    11.579 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i[5]_i_3/O
                         net (fo=1, routed)           0.000    11.579    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i00_in__0[5]
    SLICE_X4Y91          MUXF7 (Prop_muxf7_I1_O)      0.245    11.824 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    11.824    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[5]_i_1_n_0
    SLICE_X4Y91          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.602    15.025    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/clk_IBUF_BUFG
    SLICE_X4Y91          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[5]/C
                         clock pessimism              0.279    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X4Y91          FDCE (Setup_fdce_C_D)        0.064    15.332    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[5]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                  3.508    

Slack (MET) :             3.590ns  (required time - arrival time)
  Source:                 Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.413ns  (logic 2.887ns (45.017%)  route 3.526ns (54.983%))
  Logic Levels:           8  (CARRY4=4 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.723     5.326    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/clk_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[3]/Q
                         net (fo=28, routed)          1.488     7.270    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/Q[2]
    SLICE_X5Y96          LUT6 (Prop_lut6_I1_O)        0.124     7.394 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i__carry__0_i_1/O
                         net (fo=2, routed)           0.479     7.873    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i__carry__0_i_1_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     8.380 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.380    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i__carry__0_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.651 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_6/CO[0]
                         net (fo=3, routed)           0.735     9.385    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_6_n_3
    SLICE_X4Y94          LUT4 (Prop_lut4_I3_O)        0.373     9.758 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_4/O
                         net (fo=1, routed)           0.000     9.758    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/i___11_carry_i_4_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.156 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry/CO[3]
                         net (fo=1, routed)           0.000    10.156    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.395 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry__0/O[2]
                         net (fo=5, routed)           0.825    11.220    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i0_inferred__0/i___11_carry__0_n_5
    SLICE_X4Y92          LUT6 (Prop_lut6_I0_O)        0.302    11.522 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i[1]_i_3/O
                         net (fo=1, routed)           0.000    11.522    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i00_in__0[1]
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I1_O)      0.217    11.739 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.739    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]_i_1_n_0
    SLICE_X4Y92          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.602    15.025    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/clk_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y92          FDCE (Setup_fdce_C_D)        0.064    15.329    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                         -11.739    
  -------------------------------------------------------------------
                         slack                                  3.590    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_prescaler/ret_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_prescaler/ret_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 0.964ns (20.994%)  route 3.628ns (79.006%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.722     5.325    Inst_interface_module/Inst_prescaler/CLK
    SLICE_X0Y88          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  Inst_interface_module/Inst_prescaler/ret_reg[7]/Q
                         net (fo=2, routed)           0.762     6.506    Inst_interface_module/Inst_prescaler/ret_reg_n_0_[7]
    SLICE_X2Y88          LUT4 (Prop_lut4_I2_O)        0.297     6.803 r  Inst_interface_module/Inst_prescaler/ret[30]_i_8/O
                         net (fo=1, routed)           0.809     7.611    Inst_interface_module/Inst_prescaler/ret[30]_i_8_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.735 r  Inst_interface_module/Inst_prescaler/ret[30]_i_3/O
                         net (fo=31, routed)          2.057     9.792    Inst_interface_module/Inst_prescaler/ret[30]_i_3_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     9.916 r  Inst_interface_module/Inst_prescaler/ret[26]_i_1/O
                         net (fo=1, routed)           0.000     9.916    Inst_interface_module/Inst_prescaler/ret[26]
    SLICE_X0Y93          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.605    15.028    Inst_interface_module/Inst_prescaler/CLK
    SLICE_X0Y93          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[26]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.031    15.298    Inst_interface_module/Inst_prescaler/ret_reg[26]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_prescaler/ret_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_prescaler/ret_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.620ns  (logic 0.992ns (21.473%)  route 3.628ns (78.527%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.722     5.325    Inst_interface_module/Inst_prescaler/CLK
    SLICE_X0Y88          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  Inst_interface_module/Inst_prescaler/ret_reg[7]/Q
                         net (fo=2, routed)           0.762     6.506    Inst_interface_module/Inst_prescaler/ret_reg_n_0_[7]
    SLICE_X2Y88          LUT4 (Prop_lut4_I2_O)        0.297     6.803 r  Inst_interface_module/Inst_prescaler/ret[30]_i_8/O
                         net (fo=1, routed)           0.809     7.611    Inst_interface_module/Inst_prescaler/ret[30]_i_8_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.735 r  Inst_interface_module/Inst_prescaler/ret[30]_i_3/O
                         net (fo=31, routed)          2.057     9.792    Inst_interface_module/Inst_prescaler/ret[30]_i_3_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.152     9.944 r  Inst_interface_module/Inst_prescaler/ret[28]_i_1/O
                         net (fo=1, routed)           0.000     9.944    Inst_interface_module/Inst_prescaler/ret[28]
    SLICE_X0Y93          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.605    15.028    Inst_interface_module/Inst_prescaler/CLK
    SLICE_X0Y93          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[28]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.075    15.342    Inst_interface_module/Inst_prescaler/ret_reg[28]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             5.530ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_prescaler/ret_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_prescaler/ret_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.964ns (21.703%)  route 3.478ns (78.297%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.722     5.325    Inst_interface_module/Inst_prescaler/CLK
    SLICE_X0Y88          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  Inst_interface_module/Inst_prescaler/ret_reg[7]/Q
                         net (fo=2, routed)           0.762     6.506    Inst_interface_module/Inst_prescaler/ret_reg_n_0_[7]
    SLICE_X2Y88          LUT4 (Prop_lut4_I2_O)        0.297     6.803 r  Inst_interface_module/Inst_prescaler/ret[30]_i_8/O
                         net (fo=1, routed)           0.809     7.611    Inst_interface_module/Inst_prescaler/ret[30]_i_8_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.735 r  Inst_interface_module/Inst_prescaler/ret[30]_i_3/O
                         net (fo=31, routed)          1.907     9.642    Inst_interface_module/Inst_prescaler/ret[30]_i_3_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.124     9.766 r  Inst_interface_module/Inst_prescaler/ret[25]_i_1/O
                         net (fo=1, routed)           0.000     9.766    Inst_interface_module/Inst_prescaler/ret[25]
    SLICE_X0Y93          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.605    15.028    Inst_interface_module/Inst_prescaler/CLK
    SLICE_X0Y93          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[25]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.029    15.296    Inst_interface_module/Inst_prescaler/ret_reg[25]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  5.530    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_prescaler/ret_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_prescaler/ret_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 0.992ns (22.194%)  route 3.478ns (77.806%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.722     5.325    Inst_interface_module/Inst_prescaler/CLK
    SLICE_X0Y88          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  Inst_interface_module/Inst_prescaler/ret_reg[7]/Q
                         net (fo=2, routed)           0.762     6.506    Inst_interface_module/Inst_prescaler/ret_reg_n_0_[7]
    SLICE_X2Y88          LUT4 (Prop_lut4_I2_O)        0.297     6.803 r  Inst_interface_module/Inst_prescaler/ret[30]_i_8/O
                         net (fo=1, routed)           0.809     7.611    Inst_interface_module/Inst_prescaler/ret[30]_i_8_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.735 r  Inst_interface_module/Inst_prescaler/ret[30]_i_3/O
                         net (fo=31, routed)          1.907     9.642    Inst_interface_module/Inst_prescaler/ret[30]_i_3_n_0
    SLICE_X0Y93          LUT4 (Prop_lut4_I1_O)        0.152     9.794 r  Inst_interface_module/Inst_prescaler/ret[27]_i_1/O
                         net (fo=1, routed)           0.000     9.794    Inst_interface_module/Inst_prescaler/ret[27]
    SLICE_X0Y93          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.605    15.028    Inst_interface_module/Inst_prescaler/CLK
    SLICE_X0Y93          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[27]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDCE (Setup_fdce_C_D)        0.075    15.342    Inst_interface_module/Inst_prescaler/ret_reg[27]
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.655ns  (required time - arrival time)
  Source:                 Inst_interface_module/Inst_prescaler/ret_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_interface_module/Inst_prescaler/ret_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 0.964ns (22.321%)  route 3.355ns (77.679%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.722     5.325    Inst_interface_module/Inst_prescaler/CLK
    SLICE_X0Y88          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  Inst_interface_module/Inst_prescaler/ret_reg[7]/Q
                         net (fo=2, routed)           0.762     6.506    Inst_interface_module/Inst_prescaler/ret_reg_n_0_[7]
    SLICE_X2Y88          LUT4 (Prop_lut4_I2_O)        0.297     6.803 r  Inst_interface_module/Inst_prescaler/ret[30]_i_8/O
                         net (fo=1, routed)           0.809     7.611    Inst_interface_module/Inst_prescaler/ret[30]_i_8_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I4_O)        0.124     7.735 r  Inst_interface_module/Inst_prescaler/ret[30]_i_3/O
                         net (fo=31, routed)          1.784     9.520    Inst_interface_module/Inst_prescaler/ret[30]_i_3_n_0
    SLICE_X0Y94          LUT4 (Prop_lut4_I1_O)        0.124     9.644 r  Inst_interface_module/Inst_prescaler/ret[29]_i_1/O
                         net (fo=1, routed)           0.000     9.644    Inst_interface_module/Inst_prescaler/ret[29]
    SLICE_X0Y94          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.605    15.028    Inst_interface_module/Inst_prescaler/CLK
    SLICE_X0Y94          FDCE                                         r  Inst_interface_module/Inst_prescaler/ret_reg[29]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y94          FDCE (Setup_fdce_C_D)        0.031    15.298    Inst_interface_module/Inst_prescaler/ret_reg[29]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  5.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Inst_input_module/Inst_synchrnzr_1/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.602     1.521    Inst_input_module/Inst_synchrnzr_1/clk_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  Inst_input_module/Inst_synchrnzr_1/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  Inst_input_module/Inst_synchrnzr_1/sreg_reg[0]/Q
                         net (fo=1, routed)           0.110     1.795    Inst_input_module/Inst_synchrnzr_1/sreg_reg_n_0_[0]
    SLICE_X6Y90          SRL16E                                       r  Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.873     2.038    Inst_input_module/Inst_synchrnzr_1/clk_IBUF_BUFG
    SLICE_X6Y90          SRL16E                                       r  Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.654    Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.603     1.522    Inst_fsm_module/Inst_FSM_Slave/clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[1]/Q
                         net (fo=5, routed)           0.068     1.754    Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg_n_0_[1]
    SLICE_X2Y92          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.876     2.041    Inst_fsm_module/Inst_FSM_Slave/clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y92          FDCE (Hold_fdce_C_D)         0.060     1.582    Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Inst_input_module/Inst_synchrnzr_4/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.735%)  route 0.220ns (57.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.601     1.520    Inst_input_module/Inst_synchrnzr_4/clk_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  Inst_input_module/Inst_synchrnzr_4/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  Inst_input_module/Inst_synchrnzr_4/sreg_reg[0]/Q
                         net (fo=1, routed)           0.220     1.904    Inst_input_module/Inst_synchrnzr_4/sreg_reg_n_0_[0]
    SLICE_X6Y90          SRL16E                                       r  Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.873     2.038    Inst_input_module/Inst_synchrnzr_4/clk_IBUF_BUFG
    SLICE_X6Y90          SRL16E                                       r  Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.720    Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Inst_input_module/Inst_synchrnzr_3/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.081%)  route 0.170ns (50.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.601     1.520    Inst_input_module/Inst_synchrnzr_3/clk_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  Inst_input_module/Inst_synchrnzr_3/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  Inst_input_module/Inst_synchrnzr_3/sreg_reg[0]/Q
                         net (fo=1, routed)           0.170     1.854    Inst_input_module/Inst_synchrnzr_3/sreg_reg_n_0_[0]
    SLICE_X6Y90          SRL16E                                       r  Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.873     2.038    Inst_input_module/Inst_synchrnzr_3/clk_IBUF_BUFG
    SLICE_X6Y90          SRL16E                                       r  Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.500     1.537    
    SLICE_X6Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.646    Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.246ns (67.831%)  route 0.117ns (32.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.603     1.522    Inst_fsm_module/Inst_FSM_Slave/clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.148     1.670 r  Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[2]/Q
                         net (fo=5, routed)           0.117     1.787    Inst_fsm_module/Inst_FSM_Slave/DONE
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.098     1.885 r  Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.885    Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X2Y92          FDPE                                         r  Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.876     2.041    Inst_fsm_module/Inst_FSM_Slave/clk_IBUF_BUFG
    SLICE_X2Y92          FDPE                                         r  Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y92          FDPE (Hold_fdpe_C_D)         0.121     1.643    Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.246ns (67.459%)  route 0.119ns (32.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.603     1.522    Inst_fsm_module/Inst_FSM_Slave/clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.148     1.670 r  Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[2]/Q
                         net (fo=5, routed)           0.119     1.789    Inst_fsm_module/Inst_FSM_Slave/DONE
    SLICE_X2Y92          LUT6 (Prop_lut6_I0_O)        0.098     1.887 r  Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.887    Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state[1]_i_1_n_0
    SLICE_X2Y92          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.876     2.041    Inst_fsm_module/Inst_FSM_Slave/clk_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y92          FDCE (Hold_fdce_C_D)         0.120     1.642    Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 Inst_input_module/Inst_edgedtctr_4/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_input_module/Inst_edgedtctr_4/sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.005%)  route 0.192ns (53.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.603     1.522    Inst_input_module/Inst_edgedtctr_4/clk_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  Inst_input_module/Inst_edgedtctr_4/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  Inst_input_module/Inst_edgedtctr_4/sreg_reg[1]/Q
                         net (fo=3, routed)           0.192     1.879    Inst_input_module/Inst_edgedtctr_4/sreg[1]
    SLICE_X7Y95          FDRE                                         r  Inst_input_module/Inst_edgedtctr_4/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.874     2.039    Inst_input_module/Inst_edgedtctr_4/clk_IBUF_BUFG
    SLICE_X7Y95          FDRE                                         r  Inst_input_module/Inst_edgedtctr_4/sreg_reg[2]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X7Y95          FDRE (Hold_fdre_C_D)         0.070     1.608    Inst_input_module/Inst_edgedtctr_4/sreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.603     1.522    Inst_fsm_module/Inst_FSM_Master/clk_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/Q
                         net (fo=12, routed)          0.179     1.843    Inst_fsm_module/Inst_FSM_Master/current_state[2]
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.045     1.888 r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.888    Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X7Y94          FDCE                                         r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.874     2.039    Inst_fsm_module/Inst_FSM_Master/clk_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y94          FDCE (Hold_fdce_C_D)         0.091     1.613    Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.603     1.522    Inst_fsm_module/Inst_FSM_Master/clk_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/Q
                         net (fo=12, routed)          0.181     1.845    Inst_fsm_module/Inst_FSM_Master/current_state[2]
    SLICE_X7Y94          LUT6 (Prop_lut6_I3_O)        0.045     1.890 r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.890    Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X7Y94          FDCE                                         r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.874     2.039    Inst_fsm_module/Inst_FSM_Master/clk_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y94          FDCE (Hold_fdce_C_D)         0.092     1.614    Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.602     1.521    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/clk_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 f  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[0]/Q
                         net (fo=44, routed)          0.180     1.843    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/REGIST_IN[0]
    SLICE_X5Y92          LUT3 (Prop_lut3_I2_O)        0.045     1.888 r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.888    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i[0]_i_1_n_0
    SLICE_X5Y92          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.873     2.038    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/clk_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[0]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y92          FDCE (Hold_fdce_C_D)         0.091     1.612    Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y93     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y94     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y94     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X2Y92     Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y92     Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y92     Inst_fsm_module/Inst_FSM_Slave/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X5Y92     Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y92     Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X4Y91     Inst_fsm_module/Inst_FSM_Slave/Inst_counter/code_i_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y90     Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y90     Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y90     Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y90     Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y90     Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y90     Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y90     Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y90     Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X5Y93     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X5Y93     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y90     Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y90     Inst_input_module/Inst_synchrnzr_1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y90     Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y90     Inst_input_module/Inst_synchrnzr_2/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y90     Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y90     Inst_input_module/Inst_synchrnzr_3/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y90     Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y90     Inst_input_module/Inst_synchrnzr_4/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X5Y93     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         5.000       4.500      SLICE_X5Y93     Inst_fsm_module/Inst_FSM_Master/FSM_sequential_current_state_reg[0]/C



