
controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000083b0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000300  08008540  08008540  00018540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008840  08008840  00020060  2**0
                  CONTENTS
  4 .ARM          00000000  08008840  08008840  00020060  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008840  08008840  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008840  08008840  00018840  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008844  08008844  00018844  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  08008848  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ccc  20000060  080088a8  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001d2c  080088a8  00021d2c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019989  00000000  00000000  000200d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000033dc  00000000  00000000  00039a5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013c0  00000000  00000000  0003ce38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f6f  00000000  00000000  0003e1f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000035d5  00000000  00000000  0003f167  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016fd7  00000000  00000000  0004273c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000affc7  00000000  00000000  00059713  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005808  00000000  00000000  001096dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0010eee4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000060 	.word	0x20000060
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008528 	.word	0x08008528

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000064 	.word	0x20000064
 80001cc:	08008528 	.word	0x08008528

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <osStatusToString>:
	ITM_SendChar(msg);
	ITM_SendChar('\n');

}

char* osStatusToString(osStatus_t status) {
 8000280:	b480      	push	{r7}
 8000282:	b083      	sub	sp, #12
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
    switch (status) {
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	3305      	adds	r3, #5
 800028c:	2b05      	cmp	r3, #5
 800028e:	d81b      	bhi.n	80002c8 <osStatusToString+0x48>
 8000290:	a201      	add	r2, pc, #4	; (adr r2, 8000298 <osStatusToString+0x18>)
 8000292:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000296:	bf00      	nop
 8000298:	080002c5 	.word	0x080002c5
 800029c:	080002c1 	.word	0x080002c1
 80002a0:	080002bd 	.word	0x080002bd
 80002a4:	080002b9 	.word	0x080002b9
 80002a8:	080002b5 	.word	0x080002b5
 80002ac:	080002b1 	.word	0x080002b1
        case osOK:
            return "OK: Operation completed successfully\r\n";
 80002b0:	4b09      	ldr	r3, [pc, #36]	; (80002d8 <osStatusToString+0x58>)
 80002b2:	e00a      	b.n	80002ca <osStatusToString+0x4a>
        case osError:
            return "osError: Unspecified error\r\n";
 80002b4:	4b09      	ldr	r3, [pc, #36]	; (80002dc <osStatusToString+0x5c>)
 80002b6:	e008      	b.n	80002ca <osStatusToString+0x4a>
        case osErrorTimeout:
            return "Timeout: osErrorTimeout:  Operation timed out\r\n";
 80002b8:	4b09      	ldr	r3, [pc, #36]	; (80002e0 <osStatusToString+0x60>)
 80002ba:	e006      	b.n	80002ca <osStatusToString+0x4a>
        case osErrorResource:
            return "Resource: osErrorResource: Resource not available\r\n";
 80002bc:	4b09      	ldr	r3, [pc, #36]	; (80002e4 <osStatusToString+0x64>)
 80002be:	e004      	b.n	80002ca <osStatusToString+0x4a>
        case osErrorParameter:
            return "Parameter: osErrorParameter: Parameter error\r\n";
 80002c0:	4b09      	ldr	r3, [pc, #36]	; (80002e8 <osStatusToString+0x68>)
 80002c2:	e002      	b.n	80002ca <osStatusToString+0x4a>
        case osErrorNoMemory:
            return "NoMemory: osErrorNoMemory: System is out of memory\r\n";
 80002c4:	4b09      	ldr	r3, [pc, #36]	; (80002ec <osStatusToString+0x6c>)
 80002c6:	e000      	b.n	80002ca <osStatusToString+0x4a>
        default:
            return "Unknown osStatus_t\r\n";
 80002c8:	4b09      	ldr	r3, [pc, #36]	; (80002f0 <osStatusToString+0x70>)
    }
}
 80002ca:	4618      	mov	r0, r3
 80002cc:	370c      	adds	r7, #12
 80002ce:	46bd      	mov	sp, r7
 80002d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d4:	4770      	bx	lr
 80002d6:	bf00      	nop
 80002d8:	08008540 	.word	0x08008540
 80002dc:	08008568 	.word	0x08008568
 80002e0:	08008588 	.word	0x08008588
 80002e4:	080085b8 	.word	0x080085b8
 80002e8:	080085ec 	.word	0x080085ec
 80002ec:	0800861c 	.word	0x0800861c
 80002f0:	08008654 	.word	0x08008654

080002f4 <MAP>:

float MAP(int int_IN)
{
 80002f4:	b480      	push	{r7}
 80002f6:	b083      	sub	sp, #12
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	6078      	str	r0, [r7, #4]
	 if (int_IN < rpm_min){return 0.0;}
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	2b09      	cmp	r3, #9
 8000300:	dc02      	bgt.n	8000308 <MAP+0x14>
 8000302:	eddf 7a11 	vldr	s15, [pc, #68]	; 8000348 <MAP+0x54>
 8000306:	e017      	b.n	8000338 <MAP+0x44>
	 else if (int_IN > rpm_max){return pwm_max;}
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	2b32      	cmp	r3, #50	; 0x32
 800030c:	dd02      	ble.n	8000314 <MAP+0x20>
 800030e:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800034c <MAP+0x58>
 8000312:	e011      	b.n	8000338 <MAP+0x44>
	 else{
		return ((((int_IN - rpm_min)*(pwm_max - pwm_min))/(rpm_max - rpm_min)) + pwm_min);
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	f1a3 020a 	sub.w	r2, r3, #10
 800031a:	4613      	mov	r3, r2
 800031c:	005b      	lsls	r3, r3, #1
 800031e:	4413      	add	r3, r2
 8000320:	015a      	lsls	r2, r3, #5
 8000322:	4413      	add	r3, r2
 8000324:	4a0a      	ldr	r2, [pc, #40]	; (8000350 <MAP+0x5c>)
 8000326:	fb82 1203 	smull	r1, r2, r2, r3
 800032a:	1112      	asrs	r2, r2, #4
 800032c:	17db      	asrs	r3, r3, #31
 800032e:	1ad3      	subs	r3, r2, r3
 8000330:	ee07 3a90 	vmov	s15, r3
 8000334:	eef8 7ae7 	vcvt.f32.s32	s15, s15

	 }

}
 8000338:	eeb0 0a67 	vmov.f32	s0, s15
 800033c:	370c      	adds	r7, #12
 800033e:	46bd      	mov	sp, r7
 8000340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000344:	4770      	bx	lr
 8000346:	bf00      	nop
 8000348:	00000000 	.word	0x00000000
 800034c:	42c60000 	.word	0x42c60000
 8000350:	66666667 	.word	0x66666667

08000354 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000358:	f000 fe5e 	bl	8001018 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800035c:	f000 f852 	bl	8000404 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000360:	f000 f9b0 	bl	80006c4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000364:	f000 f97e 	bl	8000664 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000368:	f000 f8aa 	bl	80004c0 <MX_TIM1_Init>
  MX_TIM2_Init();
 800036c:	f000 f904 	bl	8000578 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000370:	f004 fba4 	bl	8004abc <osKernelInitialize>
  /* USER CODE BEGIN RTOS_TIMERS */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of Input_queue */
  Input_queueHandle = osMessageQueueNew (16, sizeof(command), &Input_queue_attributes);
 8000374:	4a16      	ldr	r2, [pc, #88]	; (80003d0 <main+0x7c>)
 8000376:	210c      	movs	r1, #12
 8000378:	2010      	movs	r0, #16
 800037a:	f004 fd11 	bl	8004da0 <osMessageQueueNew>
 800037e:	4603      	mov	r3, r0
 8000380:	4a14      	ldr	r2, [pc, #80]	; (80003d4 <main+0x80>)
 8000382:	6013      	str	r3, [r2, #0]

  /* creation of BT_send */
  BT_sendHandle = osMessageQueueNew (16, sizeof(char*), &BT_send_attributes);
 8000384:	4a14      	ldr	r2, [pc, #80]	; (80003d8 <main+0x84>)
 8000386:	2104      	movs	r1, #4
 8000388:	2010      	movs	r0, #16
 800038a:	f004 fd09 	bl	8004da0 <osMessageQueueNew>
 800038e:	4603      	mov	r3, r0
 8000390:	4a12      	ldr	r2, [pc, #72]	; (80003dc <main+0x88>)
 8000392:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_QUEUES */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of BT_reader */
  BT_readerHandle = osThreadNew(BT_reader_funct, NULL, &BT_reader_attributes);
 8000394:	4a12      	ldr	r2, [pc, #72]	; (80003e0 <main+0x8c>)
 8000396:	2100      	movs	r1, #0
 8000398:	4812      	ldr	r0, [pc, #72]	; (80003e4 <main+0x90>)
 800039a:	f004 fbf7 	bl	8004b8c <osThreadNew>
 800039e:	4603      	mov	r3, r0
 80003a0:	4a11      	ldr	r2, [pc, #68]	; (80003e8 <main+0x94>)
 80003a2:	6013      	str	r3, [r2, #0]

  /* creation of MT_controller */
  MT_controllerHandle = osThreadNew(MT_controller_funct, NULL, &MT_controller_attributes);
 80003a4:	4a11      	ldr	r2, [pc, #68]	; (80003ec <main+0x98>)
 80003a6:	2100      	movs	r1, #0
 80003a8:	4811      	ldr	r0, [pc, #68]	; (80003f0 <main+0x9c>)
 80003aa:	f004 fbef 	bl	8004b8c <osThreadNew>
 80003ae:	4603      	mov	r3, r0
 80003b0:	4a10      	ldr	r2, [pc, #64]	; (80003f4 <main+0xa0>)
 80003b2:	6013      	str	r3, [r2, #0]

  /* creation of Sensor_Read */
  Sensor_ReadHandle = osThreadNew(Sensor_reader_funct, NULL, &Sensor_Read_attributes);
 80003b4:	4a10      	ldr	r2, [pc, #64]	; (80003f8 <main+0xa4>)
 80003b6:	2100      	movs	r1, #0
 80003b8:	4810      	ldr	r0, [pc, #64]	; (80003fc <main+0xa8>)
 80003ba:	f004 fbe7 	bl	8004b8c <osThreadNew>
 80003be:	4603      	mov	r3, r0
 80003c0:	4a0f      	ldr	r2, [pc, #60]	; (8000400 <main+0xac>)
 80003c2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80003c4:	f004 fbae 	bl	8004b24 <osKernelStart>
 80003c8:	2300      	movs	r3, #0
  /* USER CODE BEGIN WHILE */
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 80003ca:	4618      	mov	r0, r3
 80003cc:	bd80      	pop	{r7, pc}
 80003ce:	bf00      	nop
 80003d0:	080087a4 	.word	0x080087a4
 80003d4:	200001a8 	.word	0x200001a8
 80003d8:	080087bc 	.word	0x080087bc
 80003dc:	200001ac 	.word	0x200001ac
 80003e0:	08008738 	.word	0x08008738
 80003e4:	080008bd 	.word	0x080008bd
 80003e8:	2000019c 	.word	0x2000019c
 80003ec:	0800875c 	.word	0x0800875c
 80003f0:	08000991 	.word	0x08000991
 80003f4:	200001a0 	.word	0x200001a0
 80003f8:	08008780 	.word	0x08008780
 80003fc:	08000b19 	.word	0x08000b19
 8000400:	200001a4 	.word	0x200001a4

08000404 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b09c      	sub	sp, #112	; 0x70
 8000408:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800040a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800040e:	2228      	movs	r2, #40	; 0x28
 8000410:	2100      	movs	r1, #0
 8000412:	4618      	mov	r0, r3
 8000414:	f007 fbae 	bl	8007b74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000418:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800041c:	2200      	movs	r2, #0
 800041e:	601a      	str	r2, [r3, #0]
 8000420:	605a      	str	r2, [r3, #4]
 8000422:	609a      	str	r2, [r3, #8]
 8000424:	60da      	str	r2, [r3, #12]
 8000426:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000428:	463b      	mov	r3, r7
 800042a:	2234      	movs	r2, #52	; 0x34
 800042c:	2100      	movs	r1, #0
 800042e:	4618      	mov	r0, r3
 8000430:	f007 fba0 	bl	8007b74 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000434:	2301      	movs	r3, #1
 8000436:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000438:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800043c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800043e:	2300      	movs	r3, #0
 8000440:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000442:	2301      	movs	r3, #1
 8000444:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000446:	2302      	movs	r3, #2
 8000448:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800044a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800044e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000450:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000454:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000456:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800045a:	4618      	mov	r0, r3
 800045c:	f001 f896 	bl	800158c <HAL_RCC_OscConfig>
 8000460:	4603      	mov	r3, r0
 8000462:	2b00      	cmp	r3, #0
 8000464:	d001      	beq.n	800046a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000466:	f000 fbb7 	bl	8000bd8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800046a:	230f      	movs	r3, #15
 800046c:	637b      	str	r3, [r7, #52]	; 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800046e:	2302      	movs	r3, #2
 8000470:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000472:	2300      	movs	r3, #0
 8000474:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000476:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800047a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800047c:	2300      	movs	r3, #0
 800047e:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000480:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000484:	2102      	movs	r1, #2
 8000486:	4618      	mov	r0, r3
 8000488:	f002 f8be 	bl	8002608 <HAL_RCC_ClockConfig>
 800048c:	4603      	mov	r3, r0
 800048e:	2b00      	cmp	r3, #0
 8000490:	d001      	beq.n	8000496 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000492:	f000 fba1 	bl	8000bd8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_TIM1;
 8000496:	f241 0301 	movw	r3, #4097	; 0x1001
 800049a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800049c:	2300      	movs	r3, #0
 800049e:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80004a0:	2300      	movs	r3, #0
 80004a2:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004a4:	463b      	mov	r3, r7
 80004a6:	4618      	mov	r0, r3
 80004a8:	f002 fb16 	bl	8002ad8 <HAL_RCCEx_PeriphCLKConfig>
 80004ac:	4603      	mov	r3, r0
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d001      	beq.n	80004b6 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80004b2:	f000 fb91 	bl	8000bd8 <Error_Handler>
  }
}
 80004b6:	bf00      	nop
 80004b8:	3770      	adds	r7, #112	; 0x70
 80004ba:	46bd      	mov	sp, r7
 80004bc:	bd80      	pop	{r7, pc}
	...

080004c0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b088      	sub	sp, #32
 80004c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80004c6:	f107 0310 	add.w	r3, r7, #16
 80004ca:	2200      	movs	r2, #0
 80004cc:	601a      	str	r2, [r3, #0]
 80004ce:	605a      	str	r2, [r3, #4]
 80004d0:	609a      	str	r2, [r3, #8]
 80004d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004d4:	1d3b      	adds	r3, r7, #4
 80004d6:	2200      	movs	r2, #0
 80004d8:	601a      	str	r2, [r3, #0]
 80004da:	605a      	str	r2, [r3, #4]
 80004dc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80004de:	4b24      	ldr	r3, [pc, #144]	; (8000570 <MX_TIM1_Init+0xb0>)
 80004e0:	4a24      	ldr	r2, [pc, #144]	; (8000574 <MX_TIM1_Init+0xb4>)
 80004e2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80004e4:	4b22      	ldr	r3, [pc, #136]	; (8000570 <MX_TIM1_Init+0xb0>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004ea:	4b21      	ldr	r3, [pc, #132]	; (8000570 <MX_TIM1_Init+0xb0>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80004f0:	4b1f      	ldr	r3, [pc, #124]	; (8000570 <MX_TIM1_Init+0xb0>)
 80004f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80004f6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004f8:	4b1d      	ldr	r3, [pc, #116]	; (8000570 <MX_TIM1_Init+0xb0>)
 80004fa:	2200      	movs	r2, #0
 80004fc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80004fe:	4b1c      	ldr	r3, [pc, #112]	; (8000570 <MX_TIM1_Init+0xb0>)
 8000500:	2200      	movs	r2, #0
 8000502:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000504:	4b1a      	ldr	r3, [pc, #104]	; (8000570 <MX_TIM1_Init+0xb0>)
 8000506:	2200      	movs	r2, #0
 8000508:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800050a:	4819      	ldr	r0, [pc, #100]	; (8000570 <MX_TIM1_Init+0xb0>)
 800050c:	f002 fc76 	bl	8002dfc <HAL_TIM_Base_Init>
 8000510:	4603      	mov	r3, r0
 8000512:	2b00      	cmp	r3, #0
 8000514:	d001      	beq.n	800051a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000516:	f000 fb5f 	bl	8000bd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 800051a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800051e:	613b      	str	r3, [r7, #16]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 8000520:	2300      	movs	r3, #0
 8000522:	617b      	str	r3, [r7, #20]
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 8000524:	2300      	movs	r3, #0
 8000526:	61bb      	str	r3, [r7, #24]
  sClockSourceConfig.ClockFilter = 15;
 8000528:	230f      	movs	r3, #15
 800052a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800052c:	f107 0310 	add.w	r3, r7, #16
 8000530:	4619      	mov	r1, r3
 8000532:	480f      	ldr	r0, [pc, #60]	; (8000570 <MX_TIM1_Init+0xb0>)
 8000534:	f003 f88a 	bl	800364c <HAL_TIM_ConfigClockSource>
 8000538:	4603      	mov	r3, r0
 800053a:	2b00      	cmp	r3, #0
 800053c:	d001      	beq.n	8000542 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800053e:	f000 fb4b 	bl	8000bd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000542:	2300      	movs	r3, #0
 8000544:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000546:	2300      	movs	r3, #0
 8000548:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800054a:	2300      	movs	r3, #0
 800054c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800054e:	1d3b      	adds	r3, r7, #4
 8000550:	4619      	mov	r1, r3
 8000552:	4807      	ldr	r0, [pc, #28]	; (8000570 <MX_TIM1_Init+0xb0>)
 8000554:	f003 fd40 	bl	8003fd8 <HAL_TIMEx_MasterConfigSynchronization>
 8000558:	4603      	mov	r3, r0
 800055a:	2b00      	cmp	r3, #0
 800055c:	d001      	beq.n	8000562 <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 800055e:	f000 fb3b 	bl	8000bd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8000562:	4803      	ldr	r0, [pc, #12]	; (8000570 <MX_TIM1_Init+0xb0>)
 8000564:	f002 fca2 	bl	8002eac <HAL_TIM_Base_Start_IT>

  /* USER CODE END TIM1_Init 2 */

}
 8000568:	bf00      	nop
 800056a:	3720      	adds	r7, #32
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	2000007c 	.word	0x2000007c
 8000574:	40012c00 	.word	0x40012c00

08000578 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b08e      	sub	sp, #56	; 0x38
 800057c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800057e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000582:	2200      	movs	r2, #0
 8000584:	601a      	str	r2, [r3, #0]
 8000586:	605a      	str	r2, [r3, #4]
 8000588:	609a      	str	r2, [r3, #8]
 800058a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800058c:	f107 031c 	add.w	r3, r7, #28
 8000590:	2200      	movs	r2, #0
 8000592:	601a      	str	r2, [r3, #0]
 8000594:	605a      	str	r2, [r3, #4]
 8000596:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000598:	463b      	mov	r3, r7
 800059a:	2200      	movs	r2, #0
 800059c:	601a      	str	r2, [r3, #0]
 800059e:	605a      	str	r2, [r3, #4]
 80005a0:	609a      	str	r2, [r3, #8]
 80005a2:	60da      	str	r2, [r3, #12]
 80005a4:	611a      	str	r2, [r3, #16]
 80005a6:	615a      	str	r2, [r3, #20]
 80005a8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80005aa:	4b2d      	ldr	r3, [pc, #180]	; (8000660 <MX_TIM2_Init+0xe8>)
 80005ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80005b0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80005b2:	4b2b      	ldr	r3, [pc, #172]	; (8000660 <MX_TIM2_Init+0xe8>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005b8:	4b29      	ldr	r3, [pc, #164]	; (8000660 <MX_TIM2_Init+0xe8>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = pwm_max;
 80005be:	4b28      	ldr	r3, [pc, #160]	; (8000660 <MX_TIM2_Init+0xe8>)
 80005c0:	2263      	movs	r2, #99	; 0x63
 80005c2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80005c4:	4b26      	ldr	r3, [pc, #152]	; (8000660 <MX_TIM2_Init+0xe8>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80005ca:	4b25      	ldr	r3, [pc, #148]	; (8000660 <MX_TIM2_Init+0xe8>)
 80005cc:	2280      	movs	r2, #128	; 0x80
 80005ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80005d0:	4823      	ldr	r0, [pc, #140]	; (8000660 <MX_TIM2_Init+0xe8>)
 80005d2:	f002 fc13 	bl	8002dfc <HAL_TIM_Base_Init>
 80005d6:	4603      	mov	r3, r0
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d001      	beq.n	80005e0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80005dc:	f000 fafc 	bl	8000bd8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005e4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80005e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80005ea:	4619      	mov	r1, r3
 80005ec:	481c      	ldr	r0, [pc, #112]	; (8000660 <MX_TIM2_Init+0xe8>)
 80005ee:	f003 f82d 	bl	800364c <HAL_TIM_ConfigClockSource>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b00      	cmp	r3, #0
 80005f6:	d001      	beq.n	80005fc <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80005f8:	f000 faee 	bl	8000bd8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80005fc:	4818      	ldr	r0, [pc, #96]	; (8000660 <MX_TIM2_Init+0xe8>)
 80005fe:	f002 fca9 	bl	8002f54 <HAL_TIM_PWM_Init>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d001      	beq.n	800060c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000608:	f000 fae6 	bl	8000bd8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800060c:	2300      	movs	r3, #0
 800060e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000610:	2300      	movs	r3, #0
 8000612:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000614:	f107 031c 	add.w	r3, r7, #28
 8000618:	4619      	mov	r1, r3
 800061a:	4811      	ldr	r0, [pc, #68]	; (8000660 <MX_TIM2_Init+0xe8>)
 800061c:	f003 fcdc 	bl	8003fd8 <HAL_TIMEx_MasterConfigSynchronization>
 8000620:	4603      	mov	r3, r0
 8000622:	2b00      	cmp	r3, #0
 8000624:	d001      	beq.n	800062a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000626:	f000 fad7 	bl	8000bd8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800062a:	2360      	movs	r3, #96	; 0x60
 800062c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800062e:	2300      	movs	r3, #0
 8000630:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000632:	2300      	movs	r3, #0
 8000634:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000636:	2300      	movs	r3, #0
 8000638:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800063a:	463b      	mov	r3, r7
 800063c:	2204      	movs	r2, #4
 800063e:	4619      	mov	r1, r3
 8000640:	4807      	ldr	r0, [pc, #28]	; (8000660 <MX_TIM2_Init+0xe8>)
 8000642:	f002 feef 	bl	8003424 <HAL_TIM_PWM_ConfigChannel>
 8000646:	4603      	mov	r3, r0
 8000648:	2b00      	cmp	r3, #0
 800064a:	d001      	beq.n	8000650 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800064c:	f000 fac4 	bl	8000bd8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000650:	4803      	ldr	r0, [pc, #12]	; (8000660 <MX_TIM2_Init+0xe8>)
 8000652:	f000 fb53 	bl	8000cfc <HAL_TIM_MspPostInit>

}
 8000656:	bf00      	nop
 8000658:	3738      	adds	r7, #56	; 0x38
 800065a:	46bd      	mov	sp, r7
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	200000c8 	.word	0x200000c8

08000664 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_Init 0 */
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */
  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000668:	4b14      	ldr	r3, [pc, #80]	; (80006bc <MX_USART1_UART_Init+0x58>)
 800066a:	4a15      	ldr	r2, [pc, #84]	; (80006c0 <MX_USART1_UART_Init+0x5c>)
 800066c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800066e:	4b13      	ldr	r3, [pc, #76]	; (80006bc <MX_USART1_UART_Init+0x58>)
 8000670:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000674:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000676:	4b11      	ldr	r3, [pc, #68]	; (80006bc <MX_USART1_UART_Init+0x58>)
 8000678:	2200      	movs	r2, #0
 800067a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800067c:	4b0f      	ldr	r3, [pc, #60]	; (80006bc <MX_USART1_UART_Init+0x58>)
 800067e:	2200      	movs	r2, #0
 8000680:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000682:	4b0e      	ldr	r3, [pc, #56]	; (80006bc <MX_USART1_UART_Init+0x58>)
 8000684:	2200      	movs	r2, #0
 8000686:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000688:	4b0c      	ldr	r3, [pc, #48]	; (80006bc <MX_USART1_UART_Init+0x58>)
 800068a:	220c      	movs	r2, #12
 800068c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800068e:	4b0b      	ldr	r3, [pc, #44]	; (80006bc <MX_USART1_UART_Init+0x58>)
 8000690:	2200      	movs	r2, #0
 8000692:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000694:	4b09      	ldr	r3, [pc, #36]	; (80006bc <MX_USART1_UART_Init+0x58>)
 8000696:	2200      	movs	r2, #0
 8000698:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800069a:	4b08      	ldr	r3, [pc, #32]	; (80006bc <MX_USART1_UART_Init+0x58>)
 800069c:	2200      	movs	r2, #0
 800069e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006a0:	4b06      	ldr	r3, [pc, #24]	; (80006bc <MX_USART1_UART_Init+0x58>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006a6:	4805      	ldr	r0, [pc, #20]	; (80006bc <MX_USART1_UART_Init+0x58>)
 80006a8:	f003 fd1a 	bl	80040e0 <HAL_UART_Init>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b00      	cmp	r3, #0
 80006b0:	d001      	beq.n	80006b6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80006b2:	f000 fa91 	bl	8000bd8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  /* USER CODE END USART1_Init 2 */

}
 80006b6:	bf00      	nop
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	20000114 	.word	0x20000114
 80006c0:	40013800 	.word	0x40013800

080006c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b08a      	sub	sp, #40	; 0x28
 80006c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006ca:	f107 0314 	add.w	r3, r7, #20
 80006ce:	2200      	movs	r2, #0
 80006d0:	601a      	str	r2, [r3, #0]
 80006d2:	605a      	str	r2, [r3, #4]
 80006d4:	609a      	str	r2, [r3, #8]
 80006d6:	60da      	str	r2, [r3, #12]
 80006d8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006da:	4b2c      	ldr	r3, [pc, #176]	; (800078c <MX_GPIO_Init+0xc8>)
 80006dc:	695b      	ldr	r3, [r3, #20]
 80006de:	4a2b      	ldr	r2, [pc, #172]	; (800078c <MX_GPIO_Init+0xc8>)
 80006e0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80006e4:	6153      	str	r3, [r2, #20]
 80006e6:	4b29      	ldr	r3, [pc, #164]	; (800078c <MX_GPIO_Init+0xc8>)
 80006e8:	695b      	ldr	r3, [r3, #20]
 80006ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80006ee:	613b      	str	r3, [r7, #16]
 80006f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006f2:	4b26      	ldr	r3, [pc, #152]	; (800078c <MX_GPIO_Init+0xc8>)
 80006f4:	695b      	ldr	r3, [r3, #20]
 80006f6:	4a25      	ldr	r2, [pc, #148]	; (800078c <MX_GPIO_Init+0xc8>)
 80006f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006fc:	6153      	str	r3, [r2, #20]
 80006fe:	4b23      	ldr	r3, [pc, #140]	; (800078c <MX_GPIO_Init+0xc8>)
 8000700:	695b      	ldr	r3, [r3, #20]
 8000702:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000706:	60fb      	str	r3, [r7, #12]
 8000708:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800070a:	4b20      	ldr	r3, [pc, #128]	; (800078c <MX_GPIO_Init+0xc8>)
 800070c:	695b      	ldr	r3, [r3, #20]
 800070e:	4a1f      	ldr	r2, [pc, #124]	; (800078c <MX_GPIO_Init+0xc8>)
 8000710:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000714:	6153      	str	r3, [r2, #20]
 8000716:	4b1d      	ldr	r3, [pc, #116]	; (800078c <MX_GPIO_Init+0xc8>)
 8000718:	695b      	ldr	r3, [r3, #20]
 800071a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800071e:	60bb      	str	r3, [r7, #8]
 8000720:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000722:	4b1a      	ldr	r3, [pc, #104]	; (800078c <MX_GPIO_Init+0xc8>)
 8000724:	695b      	ldr	r3, [r3, #20]
 8000726:	4a19      	ldr	r2, [pc, #100]	; (800078c <MX_GPIO_Init+0xc8>)
 8000728:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800072c:	6153      	str	r3, [r2, #20]
 800072e:	4b17      	ldr	r3, [pc, #92]	; (800078c <MX_GPIO_Init+0xc8>)
 8000730:	695b      	ldr	r3, [r3, #20]
 8000732:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000736:	607b      	str	r3, [r7, #4]
 8000738:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : BREAK_1_Pin */
  GPIO_InitStruct.Pin = BREAK_1_Pin;
 800073a:	2320      	movs	r3, #32
 800073c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800073e:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000742:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000744:	2301      	movs	r3, #1
 8000746:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BREAK_1_GPIO_Port, &GPIO_InitStruct);
 8000748:	f107 0314 	add.w	r3, r7, #20
 800074c:	4619      	mov	r1, r3
 800074e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000752:	f000 fd79 	bl	8001248 <HAL_GPIO_Init>

  /*Configure GPIO pin : BREAK_2_Pin */
  GPIO_InitStruct.Pin = BREAK_2_Pin;
 8000756:	2340      	movs	r3, #64	; 0x40
 8000758:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800075a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800075e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000760:	2300      	movs	r3, #0
 8000762:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BREAK_2_GPIO_Port, &GPIO_InitStruct);
 8000764:	f107 0314 	add.w	r3, r7, #20
 8000768:	4619      	mov	r1, r3
 800076a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800076e:	f000 fd6b 	bl	8001248 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8000772:	2200      	movs	r2, #0
 8000774:	2105      	movs	r1, #5
 8000776:	2017      	movs	r0, #23
 8000778:	f000 fd3c 	bl	80011f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800077c:	2017      	movs	r0, #23
 800077e:	f000 fd55 	bl	800122c <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000782:	bf00      	nop
 8000784:	3728      	adds	r7, #40	; 0x28
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	40021000 	.word	0x40021000

08000790 <FON_UART_Receive>:





int FON_UART_Receive(char *received, uint16_t timeout,UART_HandleTypeDef *huartX) {
 8000790:	b580      	push	{r7, lr}
 8000792:	b086      	sub	sp, #24
 8000794:	af00      	add	r7, sp, #0
 8000796:	60f8      	str	r0, [r7, #12]
 8000798:	460b      	mov	r3, r1
 800079a:	607a      	str	r2, [r7, #4]
 800079c:	817b      	strh	r3, [r7, #10]
    HAL_StatusTypeDef status;
    unsigned char receivedChar;
    int index = 0;
 800079e:	2300      	movs	r3, #0
 80007a0:	617b      	str	r3, [r7, #20]

    while (1) {
        status = HAL_UART_Receive(huartX, &receivedChar, 1, timeout);
 80007a2:	897b      	ldrh	r3, [r7, #10]
 80007a4:	f107 0112 	add.w	r1, r7, #18
 80007a8:	2201      	movs	r2, #1
 80007aa:	6878      	ldr	r0, [r7, #4]
 80007ac:	f003 fd70 	bl	8004290 <HAL_UART_Receive>
 80007b0:	4603      	mov	r3, r0
 80007b2:	74fb      	strb	r3, [r7, #19]

        if (status == HAL_OK) {
 80007b4:	7cfb      	ldrb	r3, [r7, #19]
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d112      	bne.n	80007e0 <FON_UART_Receive+0x50>
            if (receivedChar == '\n') {
 80007ba:	7cbb      	ldrb	r3, [r7, #18]
 80007bc:	2b0a      	cmp	r3, #10
 80007be:	d106      	bne.n	80007ce <FON_UART_Receive+0x3e>
            	received[index] = '\0';
 80007c0:	697b      	ldr	r3, [r7, #20]
 80007c2:	68fa      	ldr	r2, [r7, #12]
 80007c4:	4413      	add	r3, r2
 80007c6:	2200      	movs	r2, #0
 80007c8:	701a      	strb	r2, [r3, #0]

                return 1;
 80007ca:	2301      	movs	r3, #1
 80007cc:	e00c      	b.n	80007e8 <FON_UART_Receive+0x58>
            } else {
                received[index] = receivedChar;
 80007ce:	697b      	ldr	r3, [r7, #20]
 80007d0:	68fa      	ldr	r2, [r7, #12]
 80007d2:	4413      	add	r3, r2
 80007d4:	7cba      	ldrb	r2, [r7, #18]
 80007d6:	701a      	strb	r2, [r3, #0]
                index++;
 80007d8:	697b      	ldr	r3, [r7, #20]
 80007da:	3301      	adds	r3, #1
 80007dc:	617b      	str	r3, [r7, #20]
 80007de:	e7e0      	b.n	80007a2 <FON_UART_Receive+0x12>
            }
        } else {
            received[0] = '\0';
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	2200      	movs	r2, #0
 80007e4:	701a      	strb	r2, [r3, #0]
            return 0;
 80007e6:	2300      	movs	r3, #0
        }
    }
}
 80007e8:	4618      	mov	r0, r3
 80007ea:	3718      	adds	r7, #24
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}

080007f0 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b08a      	sub	sp, #40	; 0x28
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	4603      	mov	r3, r0
 80007f8:	80fb      	strh	r3, [r7, #6]
	command com;

	if (GPIO_Pin == BREAK_1_Pin ) {
 80007fa:	88fb      	ldrh	r3, [r7, #6]
 80007fc:	2b20      	cmp	r3, #32
 80007fe:	d129      	bne.n	8000854 <HAL_GPIO_EXTI_Callback+0x64>
		com.button_id 		= 1;
 8000800:	2301      	movs	r3, #1
 8000802:	617b      	str	r3, [r7, #20]
		if (HAL_GPIO_ReadPin(BREAK_1_GPIO_Port, GPIO_Pin) == GPIO_PIN_SET) {
 8000804:	88fb      	ldrh	r3, [r7, #6]
 8000806:	4619      	mov	r1, r3
 8000808:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800080c:	f000 fe8e 	bl	800152c <HAL_GPIO_ReadPin>
 8000810:	4603      	mov	r3, r0
 8000812:	2b01      	cmp	r3, #1
 8000814:	d102      	bne.n	800081c <HAL_GPIO_EXTI_Callback+0x2c>
			// Your code for rising edge -> apertou
			com.button_status  	= 0;
 8000816:	2300      	movs	r3, #0
 8000818:	61bb      	str	r3, [r7, #24]
 800081a:	e001      	b.n	8000820 <HAL_GPIO_EXTI_Callback+0x30>
		} else {
			// Your code for falling edge -> soltou
			com.button_status  	= 1;
 800081c:	2301      	movs	r3, #1
 800081e:	61bb      	str	r3, [r7, #24]
		}

		osStatus_t status 	=  osMessageQueuePut(Input_queueHandle, &com, 0, 0);
 8000820:	4b24      	ldr	r3, [pc, #144]	; (80008b4 <HAL_GPIO_EXTI_Callback+0xc4>)
 8000822:	6818      	ldr	r0, [r3, #0]
 8000824:	f107 0114 	add.w	r1, r7, #20
 8000828:	2300      	movs	r3, #0
 800082a:	2200      	movs	r2, #0
 800082c:	f004 fb3e 	bl	8004eac <osMessageQueuePut>
 8000830:	6238      	str	r0, [r7, #32]
		if (status != osOK){
 8000832:	6a3b      	ldr	r3, [r7, #32]
 8000834:	2b00      	cmp	r3, #0
 8000836:	d039      	beq.n	80008ac <HAL_GPIO_EXTI_Callback+0xbc>
			char* str = osStatusToString(status);
 8000838:	6a38      	ldr	r0, [r7, #32]
 800083a:	f7ff fd21 	bl	8000280 <osStatusToString>
 800083e:	4603      	mov	r3, r0
 8000840:	613b      	str	r3, [r7, #16]
			osMessageQueuePut(BT_sendHandle, &str, 0, 0);
 8000842:	4b1d      	ldr	r3, [pc, #116]	; (80008b8 <HAL_GPIO_EXTI_Callback+0xc8>)
 8000844:	6818      	ldr	r0, [r3, #0]
 8000846:	f107 0110 	add.w	r1, r7, #16
 800084a:	2300      	movs	r3, #0
 800084c:	2200      	movs	r2, #0
 800084e:	f004 fb2d 	bl	8004eac <osMessageQueuePut>
		if (status != osOK){
			char* str = osStatusToString(status);
			osMessageQueuePut(BT_sendHandle, &str, 0, 0);
		}
	}
}
 8000852:	e02b      	b.n	80008ac <HAL_GPIO_EXTI_Callback+0xbc>
	else if (GPIO_Pin == BREAK_2_Pin ) {
 8000854:	88fb      	ldrh	r3, [r7, #6]
 8000856:	2b40      	cmp	r3, #64	; 0x40
 8000858:	d128      	bne.n	80008ac <HAL_GPIO_EXTI_Callback+0xbc>
		com.button_id 		= 1;
 800085a:	2301      	movs	r3, #1
 800085c:	617b      	str	r3, [r7, #20]
		if (HAL_GPIO_ReadPin(BREAK_2_GPIO_Port, GPIO_Pin) == GPIO_PIN_SET) {
 800085e:	88fb      	ldrh	r3, [r7, #6]
 8000860:	4619      	mov	r1, r3
 8000862:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000866:	f000 fe61 	bl	800152c <HAL_GPIO_ReadPin>
 800086a:	4603      	mov	r3, r0
 800086c:	2b01      	cmp	r3, #1
 800086e:	d102      	bne.n	8000876 <HAL_GPIO_EXTI_Callback+0x86>
			com.button_status  	= 0;
 8000870:	2300      	movs	r3, #0
 8000872:	61bb      	str	r3, [r7, #24]
 8000874:	e001      	b.n	800087a <HAL_GPIO_EXTI_Callback+0x8a>
			com.button_status  	= 1;
 8000876:	2301      	movs	r3, #1
 8000878:	61bb      	str	r3, [r7, #24]
		osStatus_t status 	=  osMessageQueuePut(Input_queueHandle, &com, 0, 0);
 800087a:	4b0e      	ldr	r3, [pc, #56]	; (80008b4 <HAL_GPIO_EXTI_Callback+0xc4>)
 800087c:	6818      	ldr	r0, [r3, #0]
 800087e:	f107 0114 	add.w	r1, r7, #20
 8000882:	2300      	movs	r3, #0
 8000884:	2200      	movs	r2, #0
 8000886:	f004 fb11 	bl	8004eac <osMessageQueuePut>
 800088a:	6278      	str	r0, [r7, #36]	; 0x24
		if (status != osOK){
 800088c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800088e:	2b00      	cmp	r3, #0
 8000890:	d00c      	beq.n	80008ac <HAL_GPIO_EXTI_Callback+0xbc>
			char* str = osStatusToString(status);
 8000892:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8000894:	f7ff fcf4 	bl	8000280 <osStatusToString>
 8000898:	4603      	mov	r3, r0
 800089a:	60fb      	str	r3, [r7, #12]
			osMessageQueuePut(BT_sendHandle, &str, 0, 0);
 800089c:	4b06      	ldr	r3, [pc, #24]	; (80008b8 <HAL_GPIO_EXTI_Callback+0xc8>)
 800089e:	6818      	ldr	r0, [r3, #0]
 80008a0:	f107 010c 	add.w	r1, r7, #12
 80008a4:	2300      	movs	r3, #0
 80008a6:	2200      	movs	r2, #0
 80008a8:	f004 fb00 	bl	8004eac <osMessageQueuePut>
}
 80008ac:	bf00      	nop
 80008ae:	3728      	adds	r7, #40	; 0x28
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bd80      	pop	{r7, pc}
 80008b4:	200001a8 	.word	0x200001a8
 80008b8:	200001ac 	.word	0x200001ac

080008bc <BT_reader_funct>:



/* USER CODE END Header_BT_reader_funct */
void BT_reader_funct(void *argument)
{
 80008bc:	b590      	push	{r4, r7, lr}
 80008be:	b093      	sub	sp, #76	; 0x4c
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	unsigned char str[14] ="\r\nIniciando \r\n";
 80008c4:	4b2e      	ldr	r3, [pc, #184]	; (8000980 <BT_reader_funct+0xc4>)
 80008c6:	f107 0438 	add.w	r4, r7, #56	; 0x38
 80008ca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80008cc:	c407      	stmia	r4!, {r0, r1, r2}
 80008ce:	8023      	strh	r3, [r4, #0]
	HAL_UART_Transmit(&huart1, str, sizeof(str), 500);
 80008d0:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80008d4:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80008d8:	220e      	movs	r2, #14
 80008da:	482a      	ldr	r0, [pc, #168]	; (8000984 <BT_reader_funct+0xc8>)
 80008dc:	f003 fc4e 	bl	800417c <HAL_UART_Transmit>
    char receivedData[32];
	command com;


	while (1) {
	        if (FON_UART_Receive(receivedData,500, &huart1)){
 80008e0:	f107 0314 	add.w	r3, r7, #20
 80008e4:	4a27      	ldr	r2, [pc, #156]	; (8000984 <BT_reader_funct+0xc8>)
 80008e6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80008ea:	4618      	mov	r0, r3
 80008ec:	f7ff ff50 	bl	8000790 <FON_UART_Receive>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d01f      	beq.n	8000936 <BT_reader_funct+0x7a>
	        	if (strlen(receivedData)==3){
 80008f6:	f107 0314 	add.w	r3, r7, #20
 80008fa:	4618      	mov	r0, r3
 80008fc:	f7ff fc68 	bl	80001d0 <strlen>
 8000900:	4603      	mov	r3, r0
 8000902:	2b03      	cmp	r3, #3
 8000904:	d117      	bne.n	8000936 <BT_reader_funct+0x7a>
	        		com.button_id 		= receivedData[0] - '0';
 8000906:	7d3b      	ldrb	r3, [r7, #20]
 8000908:	3b30      	subs	r3, #48	; 0x30
 800090a:	60bb      	str	r3, [r7, #8]
					com.button_status  	= 10*(receivedData[1] - '0') + (receivedData[2] - '0');
 800090c:	7d7b      	ldrb	r3, [r7, #21]
 800090e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8000912:	4613      	mov	r3, r2
 8000914:	009b      	lsls	r3, r3, #2
 8000916:	4413      	add	r3, r2
 8000918:	005b      	lsls	r3, r3, #1
 800091a:	461a      	mov	r2, r3
 800091c:	7dbb      	ldrb	r3, [r7, #22]
 800091e:	3b30      	subs	r3, #48	; 0x30
 8000920:	4413      	add	r3, r2
 8000922:	60fb      	str	r3, [r7, #12]
					osMessageQueuePut(Input_queueHandle, &com, 0, 2000);
 8000924:	4b18      	ldr	r3, [pc, #96]	; (8000988 <BT_reader_funct+0xcc>)
 8000926:	6818      	ldr	r0, [r3, #0]
 8000928:	f107 0108 	add.w	r1, r7, #8
 800092c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000930:	2200      	movs	r2, #0
 8000932:	f004 fabb 	bl	8004eac <osMessageQueuePut>
	        	}
	        }

	        while (1){
	        	if (osMessageQueueGet(BT_sendHandle, &res, NULL, 250) == osOK) {
 8000936:	4b15      	ldr	r3, [pc, #84]	; (800098c <BT_reader_funct+0xd0>)
 8000938:	6818      	ldr	r0, [r3, #0]
 800093a:	f107 0134 	add.w	r1, r7, #52	; 0x34
 800093e:	23fa      	movs	r3, #250	; 0xfa
 8000940:	2200      	movs	r2, #0
 8000942:	f004 fb27 	bl	8004f94 <osMessageQueueGet>
 8000946:	4603      	mov	r3, r0
 8000948:	2b00      	cmp	r3, #0
 800094a:	d10c      	bne.n	8000966 <BT_reader_funct+0xaa>
	        	    HAL_UART_Transmit(&huart1, res, strlen(res), 1000);
 800094c:	6b7c      	ldr	r4, [r7, #52]	; 0x34
 800094e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000950:	4618      	mov	r0, r3
 8000952:	f7ff fc3d 	bl	80001d0 <strlen>
 8000956:	4603      	mov	r3, r0
 8000958:	b29a      	uxth	r2, r3
 800095a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800095e:	4621      	mov	r1, r4
 8000960:	4808      	ldr	r0, [pc, #32]	; (8000984 <BT_reader_funct+0xc8>)
 8000962:	f003 fc0b 	bl	800417c <HAL_UART_Transmit>
	        	}
	        	if (osMessageQueueGetCount(BT_sendHandle)==0){
 8000966:	4b09      	ldr	r3, [pc, #36]	; (800098c <BT_reader_funct+0xd0>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	4618      	mov	r0, r3
 800096c:	f004 fb84 	bl	8005078 <osMessageQueueGetCount>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d000      	beq.n	8000978 <BT_reader_funct+0xbc>
	        	if (osMessageQueueGet(BT_sendHandle, &res, NULL, 250) == osOK) {
 8000976:	e7de      	b.n	8000936 <BT_reader_funct+0x7a>
	        		break;
 8000978:	bf00      	nop
	        	}

	        }

	        //osDelay(1000);
	        osThreadYield();
 800097a:	f004 f9b1 	bl	8004ce0 <osThreadYield>
	        if (FON_UART_Receive(receivedData,500, &huart1)){
 800097e:	e7af      	b.n	80008e0 <BT_reader_funct+0x24>
 8000980:	080086a8 	.word	0x080086a8
 8000984:	20000114 	.word	0x20000114
 8000988:	200001a8 	.word	0x200001a8
 800098c:	200001ac 	.word	0x200001ac

08000990 <MT_controller_funct>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_MT_controller_funct */
void MT_controller_funct(void *argument)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b08c      	sub	sp, #48	; 0x30
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN MT_controller_funct */
  /* Infinite loop */

	int lock = 0;
 8000998:	2300      	movs	r3, #0
 800099a:	62fb      	str	r3, [r7, #44]	; 0x2c
	int brk = 0;
 800099c:	2300      	movs	r3, #0
 800099e:	62bb      	str	r3, [r7, #40]	; 0x28
	float freq, output = 0.0;
 80009a0:	f04f 0300 	mov.w	r3, #0
 80009a4:	623b      	str	r3, [r7, #32]
	int freq_int;
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80009a6:	2104      	movs	r1, #4
 80009a8:	484d      	ldr	r0, [pc, #308]	; (8000ae0 <MT_controller_funct+0x150>)
 80009aa:	f002 fb35 	bl	8003018 <HAL_TIM_PWM_Start>
  TIM1->CCR1 = output;
 80009ae:	4b4d      	ldr	r3, [pc, #308]	; (8000ae4 <MT_controller_funct+0x154>)
 80009b0:	edd7 7a08 	vldr	s15, [r7, #32]
 80009b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80009b8:	ee17 2a90 	vmov	r2, s15
 80009bc:	635a      	str	r2, [r3, #52]	; 0x34
	command com;
	char* input_command,decision;
	//int speed=0; // max = 255

	while(1){
		if (osMessageQueueGet(Input_queueHandle, &com, NULL, 2000)== osOK){
 80009be:	4b4a      	ldr	r3, [pc, #296]	; (8000ae8 <MT_controller_funct+0x158>)
 80009c0:	6818      	ldr	r0, [r3, #0]
 80009c2:	f107 0110 	add.w	r1, r7, #16
 80009c6:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80009ca:	2200      	movs	r2, #0
 80009cc:	f004 fae2 	bl	8004f94 <osMessageQueueGet>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d140      	bne.n	8000a58 <MT_controller_funct+0xc8>
			if(com.button_id==9){
 80009d6:	693b      	ldr	r3, [r7, #16]
 80009d8:	2b09      	cmp	r3, #9
 80009da:	d10a      	bne.n	80009f2 <MT_controller_funct+0x62>
				lock = com.button_status;
 80009dc:	697b      	ldr	r3, [r7, #20]
 80009de:	62fb      	str	r3, [r7, #44]	; 0x2c
				if (lock){input_command = "lock\n";}
 80009e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d002      	beq.n	80009ec <MT_controller_funct+0x5c>
 80009e6:	4b41      	ldr	r3, [pc, #260]	; (8000aec <MT_controller_funct+0x15c>)
 80009e8:	60fb      	str	r3, [r7, #12]
 80009ea:	e02b      	b.n	8000a44 <MT_controller_funct+0xb4>
				else{input_command = "UNlock\n";}
 80009ec:	4b40      	ldr	r3, [pc, #256]	; (8000af0 <MT_controller_funct+0x160>)
 80009ee:	60fb      	str	r3, [r7, #12]
 80009f0:	e028      	b.n	8000a44 <MT_controller_funct+0xb4>
			}
			else if(com.button_id==1){
 80009f2:	693b      	ldr	r3, [r7, #16]
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	d10a      	bne.n	8000a0e <MT_controller_funct+0x7e>
				brk = com.button_status;
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	62bb      	str	r3, [r7, #40]	; 0x28
				if (brk){ input_command = "FREIOU \n";}
 80009fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d002      	beq.n	8000a08 <MT_controller_funct+0x78>
 8000a02:	4b3c      	ldr	r3, [pc, #240]	; (8000af4 <MT_controller_funct+0x164>)
 8000a04:	60fb      	str	r3, [r7, #12]
 8000a06:	e01d      	b.n	8000a44 <MT_controller_funct+0xb4>
				else{ input_command = "SOLTOU\n";}
 8000a08:	4b3b      	ldr	r3, [pc, #236]	; (8000af8 <MT_controller_funct+0x168>)
 8000a0a:	60fb      	str	r3, [r7, #12]
 8000a0c:	e01a      	b.n	8000a44 <MT_controller_funct+0xb4>
			}
			else if(com.button_id==2){
 8000a0e:	693b      	ldr	r3, [r7, #16]
 8000a10:	2b02      	cmp	r3, #2
 8000a12:	d117      	bne.n	8000a44 <MT_controller_funct+0xb4>
					freq = (com.sensor_value)*1000;
 8000a14:	edd7 7a06 	vldr	s15, [r7, #24]
 8000a18:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8000afc <MT_controller_funct+0x16c>
 8000a1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a20:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
					input_command = "";
 8000a24:	4b36      	ldr	r3, [pc, #216]	; (8000b00 <MT_controller_funct+0x170>)
 8000a26:	60fb      	str	r3, [r7, #12]
					freq_int = (int) freq;
 8000a28:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000a2c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000a30:	ee17 3a90 	vmov	r3, s15
 8000a34:	61fb      	str	r3, [r7, #28]
					asprintf(&input_command, "RPM: %d\n", freq_int);
 8000a36:	f107 030c 	add.w	r3, r7, #12
 8000a3a:	69fa      	ldr	r2, [r7, #28]
 8000a3c:	4931      	ldr	r1, [pc, #196]	; (8000b04 <MT_controller_funct+0x174>)
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f007 f874 	bl	8007b2c <asiprintf>
			}
			osMessageQueuePut(BT_sendHandle, &input_command, 0, 2000);
 8000a44:	4b30      	ldr	r3, [pc, #192]	; (8000b08 <MT_controller_funct+0x178>)
 8000a46:	6818      	ldr	r0, [r3, #0]
 8000a48:	f107 010c 	add.w	r1, r7, #12
 8000a4c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000a50:	2200      	movs	r2, #0
 8000a52:	f004 fa2b 	bl	8004eac <osMessageQueuePut>
 8000a56:	e00a      	b.n	8000a6e <MT_controller_funct+0xde>

		}
		else{
			input_command = "No new input\n";
 8000a58:	4b2c      	ldr	r3, [pc, #176]	; (8000b0c <MT_controller_funct+0x17c>)
 8000a5a:	60fb      	str	r3, [r7, #12]
			osMessageQueuePut(BT_sendHandle, &input_command, 0, 2000);
 8000a5c:	4b2a      	ldr	r3, [pc, #168]	; (8000b08 <MT_controller_funct+0x178>)
 8000a5e:	6818      	ldr	r0, [r3, #0]
 8000a60:	f107 010c 	add.w	r1, r7, #12
 8000a64:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000a68:	2200      	movs	r2, #0
 8000a6a:	f004 fa1f 	bl	8004eac <osMessageQueuePut>

		}


		if(!lock){
 8000a6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d110      	bne.n	8000a96 <MT_controller_funct+0x106>
			if (!brk){
 8000a74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d10a      	bne.n	8000a90 <MT_controller_funct+0x100>
				output = MAP(freq);
 8000a7a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000a7e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000a82:	ee17 0a90 	vmov	r0, s15
 8000a86:	f7ff fc35 	bl	80002f4 <MAP>
 8000a8a:	ed87 0a08 	vstr	s0, [r7, #32]
 8000a8e:	e004      	b.n	8000a9a <MT_controller_funct+0x10a>

			}
			else{
			output = 666;
 8000a90:	4b1f      	ldr	r3, [pc, #124]	; (8000b10 <MT_controller_funct+0x180>)
 8000a92:	623b      	str	r3, [r7, #32]
 8000a94:	e001      	b.n	8000a9a <MT_controller_funct+0x10a>
			}
		}
		else{
			//call locking function
			output = 666;
 8000a96:	4b1e      	ldr	r3, [pc, #120]	; (8000b10 <MT_controller_funct+0x180>)
 8000a98:	623b      	str	r3, [r7, #32]
		}

		//activate motor
		TIM2->CCR1 = output;
 8000a9a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000a9e:	edd7 7a08 	vldr	s15, [r7, #32]
 8000aa2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000aa6:	ee17 2a90 	vmov	r2, s15
 8000aaa:	635a      	str	r2, [r3, #52]	; 0x34
		//return status to phone
		asprintf(&decision, "OUTPUT: %d\n", (int)output);
 8000aac:	edd7 7a08 	vldr	s15, [r7, #32]
 8000ab0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000ab4:	f107 030b 	add.w	r3, r7, #11
 8000ab8:	ee17 2a90 	vmov	r2, s15
 8000abc:	4915      	ldr	r1, [pc, #84]	; (8000b14 <MT_controller_funct+0x184>)
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f007 f834 	bl	8007b2c <asiprintf>
		osMessageQueuePut(BT_sendHandle, &decision, 0, 2000);
 8000ac4:	4b10      	ldr	r3, [pc, #64]	; (8000b08 <MT_controller_funct+0x178>)
 8000ac6:	6818      	ldr	r0, [r3, #0]
 8000ac8:	f107 010b 	add.w	r1, r7, #11
 8000acc:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	f004 f9eb 	bl	8004eac <osMessageQueuePut>
        //osThreadYield();
		osDelay(1000);
 8000ad6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ada:	f004 f933 	bl	8004d44 <osDelay>
	while(1){
 8000ade:	e76e      	b.n	80009be <MT_controller_funct+0x2e>
 8000ae0:	200000c8 	.word	0x200000c8
 8000ae4:	40012c00 	.word	0x40012c00
 8000ae8:	200001a8 	.word	0x200001a8
 8000aec:	080086b8 	.word	0x080086b8
 8000af0:	080086c0 	.word	0x080086c0
 8000af4:	080086c8 	.word	0x080086c8
 8000af8:	080086d4 	.word	0x080086d4
 8000afc:	447a0000 	.word	0x447a0000
 8000b00:	080086dc 	.word	0x080086dc
 8000b04:	080086e0 	.word	0x080086e0
 8000b08:	200001ac 	.word	0x200001ac
 8000b0c:	080086ec 	.word	0x080086ec
 8000b10:	44268000 	.word	0x44268000
 8000b14:	080086fc 	.word	0x080086fc

08000b18 <Sensor_reader_funct>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Sensor_reader_funct */
void Sensor_reader_funct(void *argument)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b08a      	sub	sp, #40	; 0x28
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Sensor_reader_funct */
  /* Infinite loop */
	int delay = 2000;
 8000b20:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8000b24:	623b      	str	r3, [r7, #32]
	float rpm_input, rpm_old = 0;
 8000b26:	f04f 0300 	mov.w	r3, #0
 8000b2a:	627b      	str	r3, [r7, #36]	; 0x24
	int counter;
	command com;
	com.button_id = 2;
 8000b2c:	2302      	movs	r3, #2
 8000b2e:	60fb      	str	r3, [r7, #12]
	while(1){
        counter = __HAL_TIM_GET_COUNTER(&htim1);
 8000b30:	4b1e      	ldr	r3, [pc, #120]	; (8000bac <Sensor_reader_funct+0x94>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b36:	61fb      	str	r3, [r7, #28]
        rpm_input =(float) counter/(PulsesPerRound*delay);
 8000b38:	69fb      	ldr	r3, [r7, #28]
 8000b3a:	ee07 3a90 	vmov	s15, r3
 8000b3e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000b42:	6a3a      	ldr	r2, [r7, #32]
 8000b44:	4613      	mov	r3, r2
 8000b46:	009b      	lsls	r3, r3, #2
 8000b48:	4413      	add	r3, r2
 8000b4a:	009b      	lsls	r3, r3, #2
 8000b4c:	ee07 3a90 	vmov	s15, r3
 8000b50:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000b58:	edc7 7a06 	vstr	s15, [r7, #24]
		com.sensor_value = rpm_input;
 8000b5c:	69bb      	ldr	r3, [r7, #24]
 8000b5e:	617b      	str	r3, [r7, #20]
		if (counter != rpm_old){
 8000b60:	69fb      	ldr	r3, [r7, #28]
 8000b62:	ee07 3a90 	vmov	s15, r3
 8000b66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b6a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8000b6e:	eeb4 7a67 	vcmp.f32	s14, s15
 8000b72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b76:	d008      	beq.n	8000b8a <Sensor_reader_funct+0x72>
			osMessageQueuePut(Input_queueHandle, &com, 0, 500);
 8000b78:	4b0d      	ldr	r3, [pc, #52]	; (8000bb0 <Sensor_reader_funct+0x98>)
 8000b7a:	6818      	ldr	r0, [r3, #0]
 8000b7c:	f107 010c 	add.w	r1, r7, #12
 8000b80:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000b84:	2200      	movs	r2, #0
 8000b86:	f004 f991 	bl	8004eac <osMessageQueuePut>
		}
		__HAL_TIM_SET_COUNTER(&htim1,0);
 8000b8a:	4b08      	ldr	r3, [pc, #32]	; (8000bac <Sensor_reader_funct+0x94>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	2200      	movs	r2, #0
 8000b90:	625a      	str	r2, [r3, #36]	; 0x24

		rpm_old = counter;
 8000b92:	69fb      	ldr	r3, [r7, #28]
 8000b94:	ee07 3a90 	vmov	s15, r3
 8000b98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b9c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		osDelay(delay);
 8000ba0:	6a3b      	ldr	r3, [r7, #32]
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f004 f8ce 	bl	8004d44 <osDelay>
        counter = __HAL_TIM_GET_COUNTER(&htim1);
 8000ba8:	e7c2      	b.n	8000b30 <Sensor_reader_funct+0x18>
 8000baa:	bf00      	nop
 8000bac:	2000007c 	.word	0x2000007c
 8000bb0:	200001a8 	.word	0x200001a8

08000bb4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4a04      	ldr	r2, [pc, #16]	; (8000bd4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d101      	bne.n	8000bca <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000bc6:	f000 fa3d 	bl	8001044 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  /* USER CODE END Callback 1 */
}
 8000bca:	bf00      	nop
 8000bcc:	3708      	adds	r7, #8
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	40001000 	.word	0x40001000

08000bd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b082      	sub	sp, #8
 8000bdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	char* str = "ERROR_HANDLER CALLED";
 8000bde:	4b06      	ldr	r3, [pc, #24]	; (8000bf8 <Error_Handler+0x20>)
 8000be0:	607b      	str	r3, [r7, #4]
	osMessageQueuePut(BT_sendHandle, &str, 0, 0);
 8000be2:	4b06      	ldr	r3, [pc, #24]	; (8000bfc <Error_Handler+0x24>)
 8000be4:	6818      	ldr	r0, [r3, #0]
 8000be6:	1d39      	adds	r1, r7, #4
 8000be8:	2300      	movs	r3, #0
 8000bea:	2200      	movs	r2, #0
 8000bec:	f004 f95e 	bl	8004eac <osMessageQueuePut>
  /* USER CODE END Error_Handler_Debug */
}
 8000bf0:	bf00      	nop
 8000bf2:	3708      	adds	r7, #8
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bd80      	pop	{r7, pc}
 8000bf8:	08008708 	.word	0x08008708
 8000bfc:	200001ac 	.word	0x200001ac

08000c00 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b082      	sub	sp, #8
 8000c04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c06:	4b11      	ldr	r3, [pc, #68]	; (8000c4c <HAL_MspInit+0x4c>)
 8000c08:	699b      	ldr	r3, [r3, #24]
 8000c0a:	4a10      	ldr	r2, [pc, #64]	; (8000c4c <HAL_MspInit+0x4c>)
 8000c0c:	f043 0301 	orr.w	r3, r3, #1
 8000c10:	6193      	str	r3, [r2, #24]
 8000c12:	4b0e      	ldr	r3, [pc, #56]	; (8000c4c <HAL_MspInit+0x4c>)
 8000c14:	699b      	ldr	r3, [r3, #24]
 8000c16:	f003 0301 	and.w	r3, r3, #1
 8000c1a:	607b      	str	r3, [r7, #4]
 8000c1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c1e:	4b0b      	ldr	r3, [pc, #44]	; (8000c4c <HAL_MspInit+0x4c>)
 8000c20:	69db      	ldr	r3, [r3, #28]
 8000c22:	4a0a      	ldr	r2, [pc, #40]	; (8000c4c <HAL_MspInit+0x4c>)
 8000c24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c28:	61d3      	str	r3, [r2, #28]
 8000c2a:	4b08      	ldr	r3, [pc, #32]	; (8000c4c <HAL_MspInit+0x4c>)
 8000c2c:	69db      	ldr	r3, [r3, #28]
 8000c2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c32:	603b      	str	r3, [r7, #0]
 8000c34:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c36:	2200      	movs	r2, #0
 8000c38:	210f      	movs	r1, #15
 8000c3a:	f06f 0001 	mvn.w	r0, #1
 8000c3e:	f000 fad9 	bl	80011f4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c42:	bf00      	nop
 8000c44:	3708      	adds	r7, #8
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	40021000 	.word	0x40021000

08000c50 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b08a      	sub	sp, #40	; 0x28
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c58:	f107 0314 	add.w	r3, r7, #20
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	601a      	str	r2, [r3, #0]
 8000c60:	605a      	str	r2, [r3, #4]
 8000c62:	609a      	str	r2, [r3, #8]
 8000c64:	60da      	str	r2, [r3, #12]
 8000c66:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a21      	ldr	r2, [pc, #132]	; (8000cf4 <HAL_TIM_Base_MspInit+0xa4>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d12a      	bne.n	8000cc8 <HAL_TIM_Base_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000c72:	4b21      	ldr	r3, [pc, #132]	; (8000cf8 <HAL_TIM_Base_MspInit+0xa8>)
 8000c74:	699b      	ldr	r3, [r3, #24]
 8000c76:	4a20      	ldr	r2, [pc, #128]	; (8000cf8 <HAL_TIM_Base_MspInit+0xa8>)
 8000c78:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000c7c:	6193      	str	r3, [r2, #24]
 8000c7e:	4b1e      	ldr	r3, [pc, #120]	; (8000cf8 <HAL_TIM_Base_MspInit+0xa8>)
 8000c80:	699b      	ldr	r3, [r3, #24]
 8000c82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000c86:	613b      	str	r3, [r7, #16]
 8000c88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c8a:	4b1b      	ldr	r3, [pc, #108]	; (8000cf8 <HAL_TIM_Base_MspInit+0xa8>)
 8000c8c:	695b      	ldr	r3, [r3, #20]
 8000c8e:	4a1a      	ldr	r2, [pc, #104]	; (8000cf8 <HAL_TIM_Base_MspInit+0xa8>)
 8000c90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c94:	6153      	str	r3, [r2, #20]
 8000c96:	4b18      	ldr	r3, [pc, #96]	; (8000cf8 <HAL_TIM_Base_MspInit+0xa8>)
 8000c98:	695b      	ldr	r3, [r3, #20]
 8000c9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c9e:	60fb      	str	r3, [r7, #12]
 8000ca0:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA12     ------> TIM1_ETR
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000ca2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ca6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca8:	2302      	movs	r3, #2
 8000caa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cac:	2300      	movs	r3, #0
 8000cae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 8000cb4:	230b      	movs	r3, #11
 8000cb6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb8:	f107 0314 	add.w	r3, r7, #20
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cc2:	f000 fac1 	bl	8001248 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000cc6:	e010      	b.n	8000cea <HAL_TIM_Base_MspInit+0x9a>
  else if(htim_base->Instance==TIM2)
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000cd0:	d10b      	bne.n	8000cea <HAL_TIM_Base_MspInit+0x9a>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000cd2:	4b09      	ldr	r3, [pc, #36]	; (8000cf8 <HAL_TIM_Base_MspInit+0xa8>)
 8000cd4:	69db      	ldr	r3, [r3, #28]
 8000cd6:	4a08      	ldr	r2, [pc, #32]	; (8000cf8 <HAL_TIM_Base_MspInit+0xa8>)
 8000cd8:	f043 0301 	orr.w	r3, r3, #1
 8000cdc:	61d3      	str	r3, [r2, #28]
 8000cde:	4b06      	ldr	r3, [pc, #24]	; (8000cf8 <HAL_TIM_Base_MspInit+0xa8>)
 8000ce0:	69db      	ldr	r3, [r3, #28]
 8000ce2:	f003 0301 	and.w	r3, r3, #1
 8000ce6:	60bb      	str	r3, [r7, #8]
 8000ce8:	68bb      	ldr	r3, [r7, #8]
}
 8000cea:	bf00      	nop
 8000cec:	3728      	adds	r7, #40	; 0x28
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	40012c00 	.word	0x40012c00
 8000cf8:	40021000 	.word	0x40021000

08000cfc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b088      	sub	sp, #32
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d04:	f107 030c 	add.w	r3, r7, #12
 8000d08:	2200      	movs	r2, #0
 8000d0a:	601a      	str	r2, [r3, #0]
 8000d0c:	605a      	str	r2, [r3, #4]
 8000d0e:	609a      	str	r2, [r3, #8]
 8000d10:	60da      	str	r2, [r3, #12]
 8000d12:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000d1c:	d11c      	bne.n	8000d58 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d1e:	4b10      	ldr	r3, [pc, #64]	; (8000d60 <HAL_TIM_MspPostInit+0x64>)
 8000d20:	695b      	ldr	r3, [r3, #20]
 8000d22:	4a0f      	ldr	r2, [pc, #60]	; (8000d60 <HAL_TIM_MspPostInit+0x64>)
 8000d24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d28:	6153      	str	r3, [r2, #20]
 8000d2a:	4b0d      	ldr	r3, [pc, #52]	; (8000d60 <HAL_TIM_MspPostInit+0x64>)
 8000d2c:	695b      	ldr	r3, [r3, #20]
 8000d2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d32:	60bb      	str	r3, [r7, #8]
 8000d34:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000d36:	2302      	movs	r3, #2
 8000d38:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3a:	2302      	movs	r3, #2
 8000d3c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d42:	2300      	movs	r3, #0
 8000d44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000d46:	2301      	movs	r3, #1
 8000d48:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d4a:	f107 030c 	add.w	r3, r7, #12
 8000d4e:	4619      	mov	r1, r3
 8000d50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d54:	f000 fa78 	bl	8001248 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000d58:	bf00      	nop
 8000d5a:	3720      	adds	r7, #32
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	40021000 	.word	0x40021000

08000d64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b08a      	sub	sp, #40	; 0x28
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d6c:	f107 0314 	add.w	r3, r7, #20
 8000d70:	2200      	movs	r2, #0
 8000d72:	601a      	str	r2, [r3, #0]
 8000d74:	605a      	str	r2, [r3, #4]
 8000d76:	609a      	str	r2, [r3, #8]
 8000d78:	60da      	str	r2, [r3, #12]
 8000d7a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	4a17      	ldr	r2, [pc, #92]	; (8000de0 <HAL_UART_MspInit+0x7c>)
 8000d82:	4293      	cmp	r3, r2
 8000d84:	d127      	bne.n	8000dd6 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000d86:	4b17      	ldr	r3, [pc, #92]	; (8000de4 <HAL_UART_MspInit+0x80>)
 8000d88:	699b      	ldr	r3, [r3, #24]
 8000d8a:	4a16      	ldr	r2, [pc, #88]	; (8000de4 <HAL_UART_MspInit+0x80>)
 8000d8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d90:	6193      	str	r3, [r2, #24]
 8000d92:	4b14      	ldr	r3, [pc, #80]	; (8000de4 <HAL_UART_MspInit+0x80>)
 8000d94:	699b      	ldr	r3, [r3, #24]
 8000d96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d9a:	613b      	str	r3, [r7, #16]
 8000d9c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d9e:	4b11      	ldr	r3, [pc, #68]	; (8000de4 <HAL_UART_MspInit+0x80>)
 8000da0:	695b      	ldr	r3, [r3, #20]
 8000da2:	4a10      	ldr	r2, [pc, #64]	; (8000de4 <HAL_UART_MspInit+0x80>)
 8000da4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000da8:	6153      	str	r3, [r2, #20]
 8000daa:	4b0e      	ldr	r3, [pc, #56]	; (8000de4 <HAL_UART_MspInit+0x80>)
 8000dac:	695b      	ldr	r3, [r3, #20]
 8000dae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000db2:	60fb      	str	r3, [r7, #12]
 8000db4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000db6:	2330      	movs	r3, #48	; 0x30
 8000db8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dba:	2302      	movs	r3, #2
 8000dbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000dc2:	2303      	movs	r3, #3
 8000dc4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000dc6:	2307      	movs	r3, #7
 8000dc8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dca:	f107 0314 	add.w	r3, r7, #20
 8000dce:	4619      	mov	r1, r3
 8000dd0:	4805      	ldr	r0, [pc, #20]	; (8000de8 <HAL_UART_MspInit+0x84>)
 8000dd2:	f000 fa39 	bl	8001248 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000dd6:	bf00      	nop
 8000dd8:	3728      	adds	r7, #40	; 0x28
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	40013800 	.word	0x40013800
 8000de4:	40021000 	.word	0x40021000
 8000de8:	48000800 	.word	0x48000800

08000dec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b08e      	sub	sp, #56	; 0x38
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000df4:	2300      	movs	r3, #0
 8000df6:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000dfc:	4b33      	ldr	r3, [pc, #204]	; (8000ecc <HAL_InitTick+0xe0>)
 8000dfe:	69db      	ldr	r3, [r3, #28]
 8000e00:	4a32      	ldr	r2, [pc, #200]	; (8000ecc <HAL_InitTick+0xe0>)
 8000e02:	f043 0310 	orr.w	r3, r3, #16
 8000e06:	61d3      	str	r3, [r2, #28]
 8000e08:	4b30      	ldr	r3, [pc, #192]	; (8000ecc <HAL_InitTick+0xe0>)
 8000e0a:	69db      	ldr	r3, [r3, #28]
 8000e0c:	f003 0310 	and.w	r3, r3, #16
 8000e10:	60fb      	str	r3, [r7, #12]
 8000e12:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e14:	f107 0210 	add.w	r2, r7, #16
 8000e18:	f107 0314 	add.w	r3, r7, #20
 8000e1c:	4611      	mov	r1, r2
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f001 fe28 	bl	8002a74 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000e24:	6a3b      	ldr	r3, [r7, #32]
 8000e26:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000e28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d103      	bne.n	8000e36 <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000e2e:	f001 fddd 	bl	80029ec <HAL_RCC_GetPCLK1Freq>
 8000e32:	6378      	str	r0, [r7, #52]	; 0x34
 8000e34:	e004      	b.n	8000e40 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000e36:	f001 fdd9 	bl	80029ec <HAL_RCC_GetPCLK1Freq>
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	005b      	lsls	r3, r3, #1
 8000e3e:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000e42:	4a23      	ldr	r2, [pc, #140]	; (8000ed0 <HAL_InitTick+0xe4>)
 8000e44:	fba2 2303 	umull	r2, r3, r2, r3
 8000e48:	0c9b      	lsrs	r3, r3, #18
 8000e4a:	3b01      	subs	r3, #1
 8000e4c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000e4e:	4b21      	ldr	r3, [pc, #132]	; (8000ed4 <HAL_InitTick+0xe8>)
 8000e50:	4a21      	ldr	r2, [pc, #132]	; (8000ed8 <HAL_InitTick+0xec>)
 8000e52:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000e54:	4b1f      	ldr	r3, [pc, #124]	; (8000ed4 <HAL_InitTick+0xe8>)
 8000e56:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000e5a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000e5c:	4a1d      	ldr	r2, [pc, #116]	; (8000ed4 <HAL_InitTick+0xe8>)
 8000e5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e60:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000e62:	4b1c      	ldr	r3, [pc, #112]	; (8000ed4 <HAL_InitTick+0xe8>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e68:	4b1a      	ldr	r3, [pc, #104]	; (8000ed4 <HAL_InitTick+0xe8>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e6e:	4b19      	ldr	r3, [pc, #100]	; (8000ed4 <HAL_InitTick+0xe8>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000e74:	4817      	ldr	r0, [pc, #92]	; (8000ed4 <HAL_InitTick+0xe8>)
 8000e76:	f001 ffc1 	bl	8002dfc <HAL_TIM_Base_Init>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000e80:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d11b      	bne.n	8000ec0 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000e88:	4812      	ldr	r0, [pc, #72]	; (8000ed4 <HAL_InitTick+0xe8>)
 8000e8a:	f002 f80f 	bl	8002eac <HAL_TIM_Base_Start_IT>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000e94:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d111      	bne.n	8000ec0 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000e9c:	2036      	movs	r0, #54	; 0x36
 8000e9e:	f000 f9c5 	bl	800122c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	2b0f      	cmp	r3, #15
 8000ea6:	d808      	bhi.n	8000eba <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	6879      	ldr	r1, [r7, #4]
 8000eac:	2036      	movs	r0, #54	; 0x36
 8000eae:	f000 f9a1 	bl	80011f4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000eb2:	4a0a      	ldr	r2, [pc, #40]	; (8000edc <HAL_InitTick+0xf0>)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	6013      	str	r3, [r2, #0]
 8000eb8:	e002      	b.n	8000ec0 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000ec0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	3738      	adds	r7, #56	; 0x38
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	40021000 	.word	0x40021000
 8000ed0:	431bde83 	.word	0x431bde83
 8000ed4:	200001b0 	.word	0x200001b0
 8000ed8:	40001000 	.word	0x40001000
 8000edc:	20000004 	.word	0x20000004

08000ee0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ee4:	e7fe      	b.n	8000ee4 <NMI_Handler+0x4>

08000ee6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ee6:	b480      	push	{r7}
 8000ee8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eea:	e7fe      	b.n	8000eea <HardFault_Handler+0x4>

08000eec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ef0:	e7fe      	b.n	8000ef0 <MemManage_Handler+0x4>

08000ef2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ef2:	b480      	push	{r7}
 8000ef4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ef6:	e7fe      	b.n	8000ef6 <BusFault_Handler+0x4>

08000ef8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000efc:	e7fe      	b.n	8000efc <UsageFault_Handler+0x4>

08000efe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000efe:	b480      	push	{r7}
 8000f00:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f02:	bf00      	nop
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr

08000f0c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BREAK_1_Pin);
 8000f10:	2020      	movs	r0, #32
 8000f12:	f000 fb23 	bl	800155c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BREAK_2_Pin);
 8000f16:	2040      	movs	r0, #64	; 0x40
 8000f18:	f000 fb20 	bl	800155c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000f1c:	bf00      	nop
 8000f1e:	bd80      	pop	{r7, pc}

08000f20 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000f24:	4802      	ldr	r0, [pc, #8]	; (8000f30 <TIM6_DAC_IRQHandler+0x10>)
 8000f26:	f002 f95d 	bl	80031e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000f2a:	bf00      	nop
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	200001b0 	.word	0x200001b0

08000f34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b086      	sub	sp, #24
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f3c:	4a14      	ldr	r2, [pc, #80]	; (8000f90 <_sbrk+0x5c>)
 8000f3e:	4b15      	ldr	r3, [pc, #84]	; (8000f94 <_sbrk+0x60>)
 8000f40:	1ad3      	subs	r3, r2, r3
 8000f42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f48:	4b13      	ldr	r3, [pc, #76]	; (8000f98 <_sbrk+0x64>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d102      	bne.n	8000f56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f50:	4b11      	ldr	r3, [pc, #68]	; (8000f98 <_sbrk+0x64>)
 8000f52:	4a12      	ldr	r2, [pc, #72]	; (8000f9c <_sbrk+0x68>)
 8000f54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f56:	4b10      	ldr	r3, [pc, #64]	; (8000f98 <_sbrk+0x64>)
 8000f58:	681a      	ldr	r2, [r3, #0]
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4413      	add	r3, r2
 8000f5e:	693a      	ldr	r2, [r7, #16]
 8000f60:	429a      	cmp	r2, r3
 8000f62:	d207      	bcs.n	8000f74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f64:	f006 fe64 	bl	8007c30 <__errno>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	220c      	movs	r2, #12
 8000f6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f6e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f72:	e009      	b.n	8000f88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f74:	4b08      	ldr	r3, [pc, #32]	; (8000f98 <_sbrk+0x64>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f7a:	4b07      	ldr	r3, [pc, #28]	; (8000f98 <_sbrk+0x64>)
 8000f7c:	681a      	ldr	r2, [r3, #0]
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	4413      	add	r3, r2
 8000f82:	4a05      	ldr	r2, [pc, #20]	; (8000f98 <_sbrk+0x64>)
 8000f84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f86:	68fb      	ldr	r3, [r7, #12]
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3718      	adds	r7, #24
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	20004000 	.word	0x20004000
 8000f94:	00000400 	.word	0x00000400
 8000f98:	200001fc 	.word	0x200001fc
 8000f9c:	20001d30 	.word	0x20001d30

08000fa0 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000fa4:	4b06      	ldr	r3, [pc, #24]	; (8000fc0 <SystemInit+0x20>)
 8000fa6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000faa:	4a05      	ldr	r2, [pc, #20]	; (8000fc0 <SystemInit+0x20>)
 8000fac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000fb0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fb4:	bf00      	nop
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	e000ed00 	.word	0xe000ed00

08000fc4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000fc4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ffc <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000fc8:	f7ff ffea 	bl	8000fa0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fcc:	480c      	ldr	r0, [pc, #48]	; (8001000 <LoopForever+0x6>)
  ldr r1, =_edata
 8000fce:	490d      	ldr	r1, [pc, #52]	; (8001004 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000fd0:	4a0d      	ldr	r2, [pc, #52]	; (8001008 <LoopForever+0xe>)
  movs r3, #0
 8000fd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fd4:	e002      	b.n	8000fdc <LoopCopyDataInit>

08000fd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fda:	3304      	adds	r3, #4

08000fdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fe0:	d3f9      	bcc.n	8000fd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fe2:	4a0a      	ldr	r2, [pc, #40]	; (800100c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000fe4:	4c0a      	ldr	r4, [pc, #40]	; (8001010 <LoopForever+0x16>)
  movs r3, #0
 8000fe6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fe8:	e001      	b.n	8000fee <LoopFillZerobss>

08000fea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fec:	3204      	adds	r2, #4

08000fee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ff0:	d3fb      	bcc.n	8000fea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ff2:	f006 fe23 	bl	8007c3c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ff6:	f7ff f9ad 	bl	8000354 <main>

08000ffa <LoopForever>:

LoopForever:
    b LoopForever
 8000ffa:	e7fe      	b.n	8000ffa <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000ffc:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001000:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001004:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001008:	08008848 	.word	0x08008848
  ldr r2, =_sbss
 800100c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001010:	20001d2c 	.word	0x20001d2c

08001014 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001014:	e7fe      	b.n	8001014 <ADC1_IRQHandler>
	...

08001018 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800101c:	4b08      	ldr	r3, [pc, #32]	; (8001040 <HAL_Init+0x28>)
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a07      	ldr	r2, [pc, #28]	; (8001040 <HAL_Init+0x28>)
 8001022:	f043 0310 	orr.w	r3, r3, #16
 8001026:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001028:	2003      	movs	r0, #3
 800102a:	f000 f8d8 	bl	80011de <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800102e:	200f      	movs	r0, #15
 8001030:	f7ff fedc 	bl	8000dec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001034:	f7ff fde4 	bl	8000c00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001038:	2300      	movs	r3, #0
}
 800103a:	4618      	mov	r0, r3
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	40022000 	.word	0x40022000

08001044 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001048:	4b06      	ldr	r3, [pc, #24]	; (8001064 <HAL_IncTick+0x20>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	461a      	mov	r2, r3
 800104e:	4b06      	ldr	r3, [pc, #24]	; (8001068 <HAL_IncTick+0x24>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4413      	add	r3, r2
 8001054:	4a04      	ldr	r2, [pc, #16]	; (8001068 <HAL_IncTick+0x24>)
 8001056:	6013      	str	r3, [r2, #0]
}
 8001058:	bf00      	nop
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	20000008 	.word	0x20000008
 8001068:	20000200 	.word	0x20000200

0800106c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
  return uwTick;  
 8001070:	4b03      	ldr	r3, [pc, #12]	; (8001080 <HAL_GetTick+0x14>)
 8001072:	681b      	ldr	r3, [r3, #0]
}
 8001074:	4618      	mov	r0, r3
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	20000200 	.word	0x20000200

08001084 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001084:	b480      	push	{r7}
 8001086:	b085      	sub	sp, #20
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	f003 0307 	and.w	r3, r3, #7
 8001092:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001094:	4b0c      	ldr	r3, [pc, #48]	; (80010c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001096:	68db      	ldr	r3, [r3, #12]
 8001098:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800109a:	68ba      	ldr	r2, [r7, #8]
 800109c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010a0:	4013      	ands	r3, r2
 80010a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010a8:	68bb      	ldr	r3, [r7, #8]
 80010aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010b6:	4a04      	ldr	r2, [pc, #16]	; (80010c8 <__NVIC_SetPriorityGrouping+0x44>)
 80010b8:	68bb      	ldr	r3, [r7, #8]
 80010ba:	60d3      	str	r3, [r2, #12]
}
 80010bc:	bf00      	nop
 80010be:	3714      	adds	r7, #20
 80010c0:	46bd      	mov	sp, r7
 80010c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c6:	4770      	bx	lr
 80010c8:	e000ed00 	.word	0xe000ed00

080010cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010d0:	4b04      	ldr	r3, [pc, #16]	; (80010e4 <__NVIC_GetPriorityGrouping+0x18>)
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	0a1b      	lsrs	r3, r3, #8
 80010d6:	f003 0307 	and.w	r3, r3, #7
}
 80010da:	4618      	mov	r0, r3
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr
 80010e4:	e000ed00 	.word	0xe000ed00

080010e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	4603      	mov	r3, r0
 80010f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	db0b      	blt.n	8001112 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80010fa:	79fb      	ldrb	r3, [r7, #7]
 80010fc:	f003 021f 	and.w	r2, r3, #31
 8001100:	4907      	ldr	r1, [pc, #28]	; (8001120 <__NVIC_EnableIRQ+0x38>)
 8001102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001106:	095b      	lsrs	r3, r3, #5
 8001108:	2001      	movs	r0, #1
 800110a:	fa00 f202 	lsl.w	r2, r0, r2
 800110e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001112:	bf00      	nop
 8001114:	370c      	adds	r7, #12
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	e000e100 	.word	0xe000e100

08001124 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001124:	b480      	push	{r7}
 8001126:	b083      	sub	sp, #12
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	6039      	str	r1, [r7, #0]
 800112e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001130:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001134:	2b00      	cmp	r3, #0
 8001136:	db0a      	blt.n	800114e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	b2da      	uxtb	r2, r3
 800113c:	490c      	ldr	r1, [pc, #48]	; (8001170 <__NVIC_SetPriority+0x4c>)
 800113e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001142:	0112      	lsls	r2, r2, #4
 8001144:	b2d2      	uxtb	r2, r2
 8001146:	440b      	add	r3, r1
 8001148:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800114c:	e00a      	b.n	8001164 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	b2da      	uxtb	r2, r3
 8001152:	4908      	ldr	r1, [pc, #32]	; (8001174 <__NVIC_SetPriority+0x50>)
 8001154:	79fb      	ldrb	r3, [r7, #7]
 8001156:	f003 030f 	and.w	r3, r3, #15
 800115a:	3b04      	subs	r3, #4
 800115c:	0112      	lsls	r2, r2, #4
 800115e:	b2d2      	uxtb	r2, r2
 8001160:	440b      	add	r3, r1
 8001162:	761a      	strb	r2, [r3, #24]
}
 8001164:	bf00      	nop
 8001166:	370c      	adds	r7, #12
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr
 8001170:	e000e100 	.word	0xe000e100
 8001174:	e000ed00 	.word	0xe000ed00

08001178 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001178:	b480      	push	{r7}
 800117a:	b089      	sub	sp, #36	; 0x24
 800117c:	af00      	add	r7, sp, #0
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	60b9      	str	r1, [r7, #8]
 8001182:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	f003 0307 	and.w	r3, r3, #7
 800118a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800118c:	69fb      	ldr	r3, [r7, #28]
 800118e:	f1c3 0307 	rsb	r3, r3, #7
 8001192:	2b04      	cmp	r3, #4
 8001194:	bf28      	it	cs
 8001196:	2304      	movcs	r3, #4
 8001198:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	3304      	adds	r3, #4
 800119e:	2b06      	cmp	r3, #6
 80011a0:	d902      	bls.n	80011a8 <NVIC_EncodePriority+0x30>
 80011a2:	69fb      	ldr	r3, [r7, #28]
 80011a4:	3b03      	subs	r3, #3
 80011a6:	e000      	b.n	80011aa <NVIC_EncodePriority+0x32>
 80011a8:	2300      	movs	r3, #0
 80011aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011ac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80011b0:	69bb      	ldr	r3, [r7, #24]
 80011b2:	fa02 f303 	lsl.w	r3, r2, r3
 80011b6:	43da      	mvns	r2, r3
 80011b8:	68bb      	ldr	r3, [r7, #8]
 80011ba:	401a      	ands	r2, r3
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011c0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	fa01 f303 	lsl.w	r3, r1, r3
 80011ca:	43d9      	mvns	r1, r3
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011d0:	4313      	orrs	r3, r2
         );
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3724      	adds	r7, #36	; 0x24
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr

080011de <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011de:	b580      	push	{r7, lr}
 80011e0:	b082      	sub	sp, #8
 80011e2:	af00      	add	r7, sp, #0
 80011e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011e6:	6878      	ldr	r0, [r7, #4]
 80011e8:	f7ff ff4c 	bl	8001084 <__NVIC_SetPriorityGrouping>
}
 80011ec:	bf00      	nop
 80011ee:	3708      	adds	r7, #8
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b086      	sub	sp, #24
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	4603      	mov	r3, r0
 80011fc:	60b9      	str	r1, [r7, #8]
 80011fe:	607a      	str	r2, [r7, #4]
 8001200:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001202:	2300      	movs	r3, #0
 8001204:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001206:	f7ff ff61 	bl	80010cc <__NVIC_GetPriorityGrouping>
 800120a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800120c:	687a      	ldr	r2, [r7, #4]
 800120e:	68b9      	ldr	r1, [r7, #8]
 8001210:	6978      	ldr	r0, [r7, #20]
 8001212:	f7ff ffb1 	bl	8001178 <NVIC_EncodePriority>
 8001216:	4602      	mov	r2, r0
 8001218:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800121c:	4611      	mov	r1, r2
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff ff80 	bl	8001124 <__NVIC_SetPriority>
}
 8001224:	bf00      	nop
 8001226:	3718      	adds	r7, #24
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}

0800122c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	4603      	mov	r3, r0
 8001234:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800123a:	4618      	mov	r0, r3
 800123c:	f7ff ff54 	bl	80010e8 <__NVIC_EnableIRQ>
}
 8001240:	bf00      	nop
 8001242:	3708      	adds	r7, #8
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}

08001248 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001248:	b480      	push	{r7}
 800124a:	b087      	sub	sp, #28
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001252:	2300      	movs	r3, #0
 8001254:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001256:	e14e      	b.n	80014f6 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	681a      	ldr	r2, [r3, #0]
 800125c:	2101      	movs	r1, #1
 800125e:	697b      	ldr	r3, [r7, #20]
 8001260:	fa01 f303 	lsl.w	r3, r1, r3
 8001264:	4013      	ands	r3, r2
 8001266:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	2b00      	cmp	r3, #0
 800126c:	f000 8140 	beq.w	80014f0 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	f003 0303 	and.w	r3, r3, #3
 8001278:	2b01      	cmp	r3, #1
 800127a:	d005      	beq.n	8001288 <HAL_GPIO_Init+0x40>
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f003 0303 	and.w	r3, r3, #3
 8001284:	2b02      	cmp	r3, #2
 8001286:	d130      	bne.n	80012ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	689b      	ldr	r3, [r3, #8]
 800128c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800128e:	697b      	ldr	r3, [r7, #20]
 8001290:	005b      	lsls	r3, r3, #1
 8001292:	2203      	movs	r2, #3
 8001294:	fa02 f303 	lsl.w	r3, r2, r3
 8001298:	43db      	mvns	r3, r3
 800129a:	693a      	ldr	r2, [r7, #16]
 800129c:	4013      	ands	r3, r2
 800129e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	68da      	ldr	r2, [r3, #12]
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	005b      	lsls	r3, r3, #1
 80012a8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ac:	693a      	ldr	r2, [r7, #16]
 80012ae:	4313      	orrs	r3, r2
 80012b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	693a      	ldr	r2, [r7, #16]
 80012b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012be:	2201      	movs	r2, #1
 80012c0:	697b      	ldr	r3, [r7, #20]
 80012c2:	fa02 f303 	lsl.w	r3, r2, r3
 80012c6:	43db      	mvns	r3, r3
 80012c8:	693a      	ldr	r2, [r7, #16]
 80012ca:	4013      	ands	r3, r2
 80012cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	685b      	ldr	r3, [r3, #4]
 80012d2:	091b      	lsrs	r3, r3, #4
 80012d4:	f003 0201 	and.w	r2, r3, #1
 80012d8:	697b      	ldr	r3, [r7, #20]
 80012da:	fa02 f303 	lsl.w	r3, r2, r3
 80012de:	693a      	ldr	r2, [r7, #16]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	693a      	ldr	r2, [r7, #16]
 80012e8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	f003 0303 	and.w	r3, r3, #3
 80012f2:	2b03      	cmp	r3, #3
 80012f4:	d017      	beq.n	8001326 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	68db      	ldr	r3, [r3, #12]
 80012fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80012fc:	697b      	ldr	r3, [r7, #20]
 80012fe:	005b      	lsls	r3, r3, #1
 8001300:	2203      	movs	r2, #3
 8001302:	fa02 f303 	lsl.w	r3, r2, r3
 8001306:	43db      	mvns	r3, r3
 8001308:	693a      	ldr	r2, [r7, #16]
 800130a:	4013      	ands	r3, r2
 800130c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800130e:	683b      	ldr	r3, [r7, #0]
 8001310:	689a      	ldr	r2, [r3, #8]
 8001312:	697b      	ldr	r3, [r7, #20]
 8001314:	005b      	lsls	r3, r3, #1
 8001316:	fa02 f303 	lsl.w	r3, r2, r3
 800131a:	693a      	ldr	r2, [r7, #16]
 800131c:	4313      	orrs	r3, r2
 800131e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	693a      	ldr	r2, [r7, #16]
 8001324:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	f003 0303 	and.w	r3, r3, #3
 800132e:	2b02      	cmp	r3, #2
 8001330:	d123      	bne.n	800137a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	08da      	lsrs	r2, r3, #3
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	3208      	adds	r2, #8
 800133a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800133e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	f003 0307 	and.w	r3, r3, #7
 8001346:	009b      	lsls	r3, r3, #2
 8001348:	220f      	movs	r2, #15
 800134a:	fa02 f303 	lsl.w	r3, r2, r3
 800134e:	43db      	mvns	r3, r3
 8001350:	693a      	ldr	r2, [r7, #16]
 8001352:	4013      	ands	r3, r2
 8001354:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	691a      	ldr	r2, [r3, #16]
 800135a:	697b      	ldr	r3, [r7, #20]
 800135c:	f003 0307 	and.w	r3, r3, #7
 8001360:	009b      	lsls	r3, r3, #2
 8001362:	fa02 f303 	lsl.w	r3, r2, r3
 8001366:	693a      	ldr	r2, [r7, #16]
 8001368:	4313      	orrs	r3, r2
 800136a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800136c:	697b      	ldr	r3, [r7, #20]
 800136e:	08da      	lsrs	r2, r3, #3
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	3208      	adds	r2, #8
 8001374:	6939      	ldr	r1, [r7, #16]
 8001376:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	005b      	lsls	r3, r3, #1
 8001384:	2203      	movs	r2, #3
 8001386:	fa02 f303 	lsl.w	r3, r2, r3
 800138a:	43db      	mvns	r3, r3
 800138c:	693a      	ldr	r2, [r7, #16]
 800138e:	4013      	ands	r3, r2
 8001390:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	f003 0203 	and.w	r2, r3, #3
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	005b      	lsls	r3, r3, #1
 800139e:	fa02 f303 	lsl.w	r3, r2, r3
 80013a2:	693a      	ldr	r2, [r7, #16]
 80013a4:	4313      	orrs	r3, r2
 80013a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	693a      	ldr	r2, [r7, #16]
 80013ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	f000 809a 	beq.w	80014f0 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013bc:	4b55      	ldr	r3, [pc, #340]	; (8001514 <HAL_GPIO_Init+0x2cc>)
 80013be:	699b      	ldr	r3, [r3, #24]
 80013c0:	4a54      	ldr	r2, [pc, #336]	; (8001514 <HAL_GPIO_Init+0x2cc>)
 80013c2:	f043 0301 	orr.w	r3, r3, #1
 80013c6:	6193      	str	r3, [r2, #24]
 80013c8:	4b52      	ldr	r3, [pc, #328]	; (8001514 <HAL_GPIO_Init+0x2cc>)
 80013ca:	699b      	ldr	r3, [r3, #24]
 80013cc:	f003 0301 	and.w	r3, r3, #1
 80013d0:	60bb      	str	r3, [r7, #8]
 80013d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80013d4:	4a50      	ldr	r2, [pc, #320]	; (8001518 <HAL_GPIO_Init+0x2d0>)
 80013d6:	697b      	ldr	r3, [r7, #20]
 80013d8:	089b      	lsrs	r3, r3, #2
 80013da:	3302      	adds	r3, #2
 80013dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80013e2:	697b      	ldr	r3, [r7, #20]
 80013e4:	f003 0303 	and.w	r3, r3, #3
 80013e8:	009b      	lsls	r3, r3, #2
 80013ea:	220f      	movs	r2, #15
 80013ec:	fa02 f303 	lsl.w	r3, r2, r3
 80013f0:	43db      	mvns	r3, r3
 80013f2:	693a      	ldr	r2, [r7, #16]
 80013f4:	4013      	ands	r3, r2
 80013f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80013fe:	d013      	beq.n	8001428 <HAL_GPIO_Init+0x1e0>
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	4a46      	ldr	r2, [pc, #280]	; (800151c <HAL_GPIO_Init+0x2d4>)
 8001404:	4293      	cmp	r3, r2
 8001406:	d00d      	beq.n	8001424 <HAL_GPIO_Init+0x1dc>
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	4a45      	ldr	r2, [pc, #276]	; (8001520 <HAL_GPIO_Init+0x2d8>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d007      	beq.n	8001420 <HAL_GPIO_Init+0x1d8>
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	4a44      	ldr	r2, [pc, #272]	; (8001524 <HAL_GPIO_Init+0x2dc>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d101      	bne.n	800141c <HAL_GPIO_Init+0x1d4>
 8001418:	2303      	movs	r3, #3
 800141a:	e006      	b.n	800142a <HAL_GPIO_Init+0x1e2>
 800141c:	2305      	movs	r3, #5
 800141e:	e004      	b.n	800142a <HAL_GPIO_Init+0x1e2>
 8001420:	2302      	movs	r3, #2
 8001422:	e002      	b.n	800142a <HAL_GPIO_Init+0x1e2>
 8001424:	2301      	movs	r3, #1
 8001426:	e000      	b.n	800142a <HAL_GPIO_Init+0x1e2>
 8001428:	2300      	movs	r3, #0
 800142a:	697a      	ldr	r2, [r7, #20]
 800142c:	f002 0203 	and.w	r2, r2, #3
 8001430:	0092      	lsls	r2, r2, #2
 8001432:	4093      	lsls	r3, r2
 8001434:	693a      	ldr	r2, [r7, #16]
 8001436:	4313      	orrs	r3, r2
 8001438:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800143a:	4937      	ldr	r1, [pc, #220]	; (8001518 <HAL_GPIO_Init+0x2d0>)
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	089b      	lsrs	r3, r3, #2
 8001440:	3302      	adds	r3, #2
 8001442:	693a      	ldr	r2, [r7, #16]
 8001444:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001448:	4b37      	ldr	r3, [pc, #220]	; (8001528 <HAL_GPIO_Init+0x2e0>)
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	43db      	mvns	r3, r3
 8001452:	693a      	ldr	r2, [r7, #16]
 8001454:	4013      	ands	r3, r2
 8001456:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001460:	2b00      	cmp	r3, #0
 8001462:	d003      	beq.n	800146c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001464:	693a      	ldr	r2, [r7, #16]
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	4313      	orrs	r3, r2
 800146a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800146c:	4a2e      	ldr	r2, [pc, #184]	; (8001528 <HAL_GPIO_Init+0x2e0>)
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001472:	4b2d      	ldr	r3, [pc, #180]	; (8001528 <HAL_GPIO_Init+0x2e0>)
 8001474:	68db      	ldr	r3, [r3, #12]
 8001476:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	43db      	mvns	r3, r3
 800147c:	693a      	ldr	r2, [r7, #16]
 800147e:	4013      	ands	r3, r2
 8001480:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001482:	683b      	ldr	r3, [r7, #0]
 8001484:	685b      	ldr	r3, [r3, #4]
 8001486:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800148a:	2b00      	cmp	r3, #0
 800148c:	d003      	beq.n	8001496 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800148e:	693a      	ldr	r2, [r7, #16]
 8001490:	68fb      	ldr	r3, [r7, #12]
 8001492:	4313      	orrs	r3, r2
 8001494:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001496:	4a24      	ldr	r2, [pc, #144]	; (8001528 <HAL_GPIO_Init+0x2e0>)
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800149c:	4b22      	ldr	r3, [pc, #136]	; (8001528 <HAL_GPIO_Init+0x2e0>)
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	43db      	mvns	r3, r3
 80014a6:	693a      	ldr	r2, [r7, #16]
 80014a8:	4013      	ands	r3, r2
 80014aa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d003      	beq.n	80014c0 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80014b8:	693a      	ldr	r2, [r7, #16]
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	4313      	orrs	r3, r2
 80014be:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80014c0:	4a19      	ldr	r2, [pc, #100]	; (8001528 <HAL_GPIO_Init+0x2e0>)
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014c6:	4b18      	ldr	r3, [pc, #96]	; (8001528 <HAL_GPIO_Init+0x2e0>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	43db      	mvns	r3, r3
 80014d0:	693a      	ldr	r2, [r7, #16]
 80014d2:	4013      	ands	r3, r2
 80014d4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d003      	beq.n	80014ea <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80014e2:	693a      	ldr	r2, [r7, #16]
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	4313      	orrs	r3, r2
 80014e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80014ea:	4a0f      	ldr	r2, [pc, #60]	; (8001528 <HAL_GPIO_Init+0x2e0>)
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	3301      	adds	r3, #1
 80014f4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	fa22 f303 	lsr.w	r3, r2, r3
 8001500:	2b00      	cmp	r3, #0
 8001502:	f47f aea9 	bne.w	8001258 <HAL_GPIO_Init+0x10>
  }
}
 8001506:	bf00      	nop
 8001508:	bf00      	nop
 800150a:	371c      	adds	r7, #28
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr
 8001514:	40021000 	.word	0x40021000
 8001518:	40010000 	.word	0x40010000
 800151c:	48000400 	.word	0x48000400
 8001520:	48000800 	.word	0x48000800
 8001524:	48000c00 	.word	0x48000c00
 8001528:	40010400 	.word	0x40010400

0800152c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800152c:	b480      	push	{r7}
 800152e:	b085      	sub	sp, #20
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	460b      	mov	r3, r1
 8001536:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	691a      	ldr	r2, [r3, #16]
 800153c:	887b      	ldrh	r3, [r7, #2]
 800153e:	4013      	ands	r3, r2
 8001540:	2b00      	cmp	r3, #0
 8001542:	d002      	beq.n	800154a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001544:	2301      	movs	r3, #1
 8001546:	73fb      	strb	r3, [r7, #15]
 8001548:	e001      	b.n	800154e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800154a:	2300      	movs	r3, #0
 800154c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800154e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001550:	4618      	mov	r0, r3
 8001552:	3714      	adds	r7, #20
 8001554:	46bd      	mov	sp, r7
 8001556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155a:	4770      	bx	lr

0800155c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	4603      	mov	r3, r0
 8001564:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001566:	4b08      	ldr	r3, [pc, #32]	; (8001588 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001568:	695a      	ldr	r2, [r3, #20]
 800156a:	88fb      	ldrh	r3, [r7, #6]
 800156c:	4013      	ands	r3, r2
 800156e:	2b00      	cmp	r3, #0
 8001570:	d006      	beq.n	8001580 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001572:	4a05      	ldr	r2, [pc, #20]	; (8001588 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001574:	88fb      	ldrh	r3, [r7, #6]
 8001576:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001578:	88fb      	ldrh	r3, [r7, #6]
 800157a:	4618      	mov	r0, r3
 800157c:	f7ff f938 	bl	80007f0 <HAL_GPIO_EXTI_Callback>
  }
}
 8001580:	bf00      	nop
 8001582:	3708      	adds	r7, #8
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	40010400 	.word	0x40010400

0800158c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8001592:	af00      	add	r7, sp, #0
 8001594:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001598:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800159c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800159e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015a2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d102      	bne.n	80015b2 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80015ac:	2301      	movs	r3, #1
 80015ae:	f001 b823 	b.w	80025f8 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80015b6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	f003 0301 	and.w	r3, r3, #1
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	f000 817d 	beq.w	80018c2 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80015c8:	4bbc      	ldr	r3, [pc, #752]	; (80018bc <HAL_RCC_OscConfig+0x330>)
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f003 030c 	and.w	r3, r3, #12
 80015d0:	2b04      	cmp	r3, #4
 80015d2:	d00c      	beq.n	80015ee <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80015d4:	4bb9      	ldr	r3, [pc, #740]	; (80018bc <HAL_RCC_OscConfig+0x330>)
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f003 030c 	and.w	r3, r3, #12
 80015dc:	2b08      	cmp	r3, #8
 80015de:	d15c      	bne.n	800169a <HAL_RCC_OscConfig+0x10e>
 80015e0:	4bb6      	ldr	r3, [pc, #728]	; (80018bc <HAL_RCC_OscConfig+0x330>)
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80015ec:	d155      	bne.n	800169a <HAL_RCC_OscConfig+0x10e>
 80015ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015f2:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015f6:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80015fa:	fa93 f3a3 	rbit	r3, r3
 80015fe:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001602:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001606:	fab3 f383 	clz	r3, r3
 800160a:	b2db      	uxtb	r3, r3
 800160c:	095b      	lsrs	r3, r3, #5
 800160e:	b2db      	uxtb	r3, r3
 8001610:	f043 0301 	orr.w	r3, r3, #1
 8001614:	b2db      	uxtb	r3, r3
 8001616:	2b01      	cmp	r3, #1
 8001618:	d102      	bne.n	8001620 <HAL_RCC_OscConfig+0x94>
 800161a:	4ba8      	ldr	r3, [pc, #672]	; (80018bc <HAL_RCC_OscConfig+0x330>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	e015      	b.n	800164c <HAL_RCC_OscConfig+0xc0>
 8001620:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001624:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001628:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800162c:	fa93 f3a3 	rbit	r3, r3
 8001630:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8001634:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001638:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800163c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001640:	fa93 f3a3 	rbit	r3, r3
 8001644:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8001648:	4b9c      	ldr	r3, [pc, #624]	; (80018bc <HAL_RCC_OscConfig+0x330>)
 800164a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800164c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001650:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8001654:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8001658:	fa92 f2a2 	rbit	r2, r2
 800165c:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8001660:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8001664:	fab2 f282 	clz	r2, r2
 8001668:	b2d2      	uxtb	r2, r2
 800166a:	f042 0220 	orr.w	r2, r2, #32
 800166e:	b2d2      	uxtb	r2, r2
 8001670:	f002 021f 	and.w	r2, r2, #31
 8001674:	2101      	movs	r1, #1
 8001676:	fa01 f202 	lsl.w	r2, r1, r2
 800167a:	4013      	ands	r3, r2
 800167c:	2b00      	cmp	r3, #0
 800167e:	f000 811f 	beq.w	80018c0 <HAL_RCC_OscConfig+0x334>
 8001682:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001686:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	2b00      	cmp	r3, #0
 8001690:	f040 8116 	bne.w	80018c0 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	f000 bfaf 	b.w	80025f8 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800169a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800169e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016aa:	d106      	bne.n	80016ba <HAL_RCC_OscConfig+0x12e>
 80016ac:	4b83      	ldr	r3, [pc, #524]	; (80018bc <HAL_RCC_OscConfig+0x330>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a82      	ldr	r2, [pc, #520]	; (80018bc <HAL_RCC_OscConfig+0x330>)
 80016b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016b6:	6013      	str	r3, [r2, #0]
 80016b8:	e036      	b.n	8001728 <HAL_RCC_OscConfig+0x19c>
 80016ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016be:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d10c      	bne.n	80016e4 <HAL_RCC_OscConfig+0x158>
 80016ca:	4b7c      	ldr	r3, [pc, #496]	; (80018bc <HAL_RCC_OscConfig+0x330>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a7b      	ldr	r2, [pc, #492]	; (80018bc <HAL_RCC_OscConfig+0x330>)
 80016d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016d4:	6013      	str	r3, [r2, #0]
 80016d6:	4b79      	ldr	r3, [pc, #484]	; (80018bc <HAL_RCC_OscConfig+0x330>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a78      	ldr	r2, [pc, #480]	; (80018bc <HAL_RCC_OscConfig+0x330>)
 80016dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016e0:	6013      	str	r3, [r2, #0]
 80016e2:	e021      	b.n	8001728 <HAL_RCC_OscConfig+0x19c>
 80016e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80016e8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80016f4:	d10c      	bne.n	8001710 <HAL_RCC_OscConfig+0x184>
 80016f6:	4b71      	ldr	r3, [pc, #452]	; (80018bc <HAL_RCC_OscConfig+0x330>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a70      	ldr	r2, [pc, #448]	; (80018bc <HAL_RCC_OscConfig+0x330>)
 80016fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001700:	6013      	str	r3, [r2, #0]
 8001702:	4b6e      	ldr	r3, [pc, #440]	; (80018bc <HAL_RCC_OscConfig+0x330>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4a6d      	ldr	r2, [pc, #436]	; (80018bc <HAL_RCC_OscConfig+0x330>)
 8001708:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800170c:	6013      	str	r3, [r2, #0]
 800170e:	e00b      	b.n	8001728 <HAL_RCC_OscConfig+0x19c>
 8001710:	4b6a      	ldr	r3, [pc, #424]	; (80018bc <HAL_RCC_OscConfig+0x330>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a69      	ldr	r2, [pc, #420]	; (80018bc <HAL_RCC_OscConfig+0x330>)
 8001716:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800171a:	6013      	str	r3, [r2, #0]
 800171c:	4b67      	ldr	r3, [pc, #412]	; (80018bc <HAL_RCC_OscConfig+0x330>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a66      	ldr	r2, [pc, #408]	; (80018bc <HAL_RCC_OscConfig+0x330>)
 8001722:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001726:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001728:	4b64      	ldr	r3, [pc, #400]	; (80018bc <HAL_RCC_OscConfig+0x330>)
 800172a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800172c:	f023 020f 	bic.w	r2, r3, #15
 8001730:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001734:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	689b      	ldr	r3, [r3, #8]
 800173c:	495f      	ldr	r1, [pc, #380]	; (80018bc <HAL_RCC_OscConfig+0x330>)
 800173e:	4313      	orrs	r3, r2
 8001740:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001742:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001746:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d059      	beq.n	8001806 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001752:	f7ff fc8b 	bl	800106c <HAL_GetTick>
 8001756:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800175a:	e00a      	b.n	8001772 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800175c:	f7ff fc86 	bl	800106c <HAL_GetTick>
 8001760:	4602      	mov	r2, r0
 8001762:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001766:	1ad3      	subs	r3, r2, r3
 8001768:	2b64      	cmp	r3, #100	; 0x64
 800176a:	d902      	bls.n	8001772 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 800176c:	2303      	movs	r3, #3
 800176e:	f000 bf43 	b.w	80025f8 <HAL_RCC_OscConfig+0x106c>
 8001772:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001776:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800177a:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800177e:	fa93 f3a3 	rbit	r3, r3
 8001782:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8001786:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800178a:	fab3 f383 	clz	r3, r3
 800178e:	b2db      	uxtb	r3, r3
 8001790:	095b      	lsrs	r3, r3, #5
 8001792:	b2db      	uxtb	r3, r3
 8001794:	f043 0301 	orr.w	r3, r3, #1
 8001798:	b2db      	uxtb	r3, r3
 800179a:	2b01      	cmp	r3, #1
 800179c:	d102      	bne.n	80017a4 <HAL_RCC_OscConfig+0x218>
 800179e:	4b47      	ldr	r3, [pc, #284]	; (80018bc <HAL_RCC_OscConfig+0x330>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	e015      	b.n	80017d0 <HAL_RCC_OscConfig+0x244>
 80017a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80017a8:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ac:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80017b0:	fa93 f3a3 	rbit	r3, r3
 80017b4:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80017b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80017bc:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80017c0:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80017c4:	fa93 f3a3 	rbit	r3, r3
 80017c8:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80017cc:	4b3b      	ldr	r3, [pc, #236]	; (80018bc <HAL_RCC_OscConfig+0x330>)
 80017ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017d0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80017d4:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80017d8:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80017dc:	fa92 f2a2 	rbit	r2, r2
 80017e0:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80017e4:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80017e8:	fab2 f282 	clz	r2, r2
 80017ec:	b2d2      	uxtb	r2, r2
 80017ee:	f042 0220 	orr.w	r2, r2, #32
 80017f2:	b2d2      	uxtb	r2, r2
 80017f4:	f002 021f 	and.w	r2, r2, #31
 80017f8:	2101      	movs	r1, #1
 80017fa:	fa01 f202 	lsl.w	r2, r1, r2
 80017fe:	4013      	ands	r3, r2
 8001800:	2b00      	cmp	r3, #0
 8001802:	d0ab      	beq.n	800175c <HAL_RCC_OscConfig+0x1d0>
 8001804:	e05d      	b.n	80018c2 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001806:	f7ff fc31 	bl	800106c <HAL_GetTick>
 800180a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800180e:	e00a      	b.n	8001826 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001810:	f7ff fc2c 	bl	800106c <HAL_GetTick>
 8001814:	4602      	mov	r2, r0
 8001816:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800181a:	1ad3      	subs	r3, r2, r3
 800181c:	2b64      	cmp	r3, #100	; 0x64
 800181e:	d902      	bls.n	8001826 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8001820:	2303      	movs	r3, #3
 8001822:	f000 bee9 	b.w	80025f8 <HAL_RCC_OscConfig+0x106c>
 8001826:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800182a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800182e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8001832:	fa93 f3a3 	rbit	r3, r3
 8001836:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800183a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800183e:	fab3 f383 	clz	r3, r3
 8001842:	b2db      	uxtb	r3, r3
 8001844:	095b      	lsrs	r3, r3, #5
 8001846:	b2db      	uxtb	r3, r3
 8001848:	f043 0301 	orr.w	r3, r3, #1
 800184c:	b2db      	uxtb	r3, r3
 800184e:	2b01      	cmp	r3, #1
 8001850:	d102      	bne.n	8001858 <HAL_RCC_OscConfig+0x2cc>
 8001852:	4b1a      	ldr	r3, [pc, #104]	; (80018bc <HAL_RCC_OscConfig+0x330>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	e015      	b.n	8001884 <HAL_RCC_OscConfig+0x2f8>
 8001858:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800185c:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001860:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8001864:	fa93 f3a3 	rbit	r3, r3
 8001868:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 800186c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001870:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8001874:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8001878:	fa93 f3a3 	rbit	r3, r3
 800187c:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8001880:	4b0e      	ldr	r3, [pc, #56]	; (80018bc <HAL_RCC_OscConfig+0x330>)
 8001882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001884:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001888:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 800188c:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001890:	fa92 f2a2 	rbit	r2, r2
 8001894:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8001898:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 800189c:	fab2 f282 	clz	r2, r2
 80018a0:	b2d2      	uxtb	r2, r2
 80018a2:	f042 0220 	orr.w	r2, r2, #32
 80018a6:	b2d2      	uxtb	r2, r2
 80018a8:	f002 021f 	and.w	r2, r2, #31
 80018ac:	2101      	movs	r1, #1
 80018ae:	fa01 f202 	lsl.w	r2, r1, r2
 80018b2:	4013      	ands	r3, r2
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d1ab      	bne.n	8001810 <HAL_RCC_OscConfig+0x284>
 80018b8:	e003      	b.n	80018c2 <HAL_RCC_OscConfig+0x336>
 80018ba:	bf00      	nop
 80018bc:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018c2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80018c6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f003 0302 	and.w	r3, r3, #2
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	f000 817d 	beq.w	8001bd2 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80018d8:	4ba6      	ldr	r3, [pc, #664]	; (8001b74 <HAL_RCC_OscConfig+0x5e8>)
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f003 030c 	and.w	r3, r3, #12
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d00b      	beq.n	80018fc <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80018e4:	4ba3      	ldr	r3, [pc, #652]	; (8001b74 <HAL_RCC_OscConfig+0x5e8>)
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	f003 030c 	and.w	r3, r3, #12
 80018ec:	2b08      	cmp	r3, #8
 80018ee:	d172      	bne.n	80019d6 <HAL_RCC_OscConfig+0x44a>
 80018f0:	4ba0      	ldr	r3, [pc, #640]	; (8001b74 <HAL_RCC_OscConfig+0x5e8>)
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d16c      	bne.n	80019d6 <HAL_RCC_OscConfig+0x44a>
 80018fc:	2302      	movs	r3, #2
 80018fe:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001902:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8001906:	fa93 f3a3 	rbit	r3, r3
 800190a:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800190e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001912:	fab3 f383 	clz	r3, r3
 8001916:	b2db      	uxtb	r3, r3
 8001918:	095b      	lsrs	r3, r3, #5
 800191a:	b2db      	uxtb	r3, r3
 800191c:	f043 0301 	orr.w	r3, r3, #1
 8001920:	b2db      	uxtb	r3, r3
 8001922:	2b01      	cmp	r3, #1
 8001924:	d102      	bne.n	800192c <HAL_RCC_OscConfig+0x3a0>
 8001926:	4b93      	ldr	r3, [pc, #588]	; (8001b74 <HAL_RCC_OscConfig+0x5e8>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	e013      	b.n	8001954 <HAL_RCC_OscConfig+0x3c8>
 800192c:	2302      	movs	r3, #2
 800192e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001932:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8001936:	fa93 f3a3 	rbit	r3, r3
 800193a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800193e:	2302      	movs	r3, #2
 8001940:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8001944:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8001948:	fa93 f3a3 	rbit	r3, r3
 800194c:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8001950:	4b88      	ldr	r3, [pc, #544]	; (8001b74 <HAL_RCC_OscConfig+0x5e8>)
 8001952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001954:	2202      	movs	r2, #2
 8001956:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 800195a:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800195e:	fa92 f2a2 	rbit	r2, r2
 8001962:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8001966:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800196a:	fab2 f282 	clz	r2, r2
 800196e:	b2d2      	uxtb	r2, r2
 8001970:	f042 0220 	orr.w	r2, r2, #32
 8001974:	b2d2      	uxtb	r2, r2
 8001976:	f002 021f 	and.w	r2, r2, #31
 800197a:	2101      	movs	r1, #1
 800197c:	fa01 f202 	lsl.w	r2, r1, r2
 8001980:	4013      	ands	r3, r2
 8001982:	2b00      	cmp	r3, #0
 8001984:	d00a      	beq.n	800199c <HAL_RCC_OscConfig+0x410>
 8001986:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800198a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	691b      	ldr	r3, [r3, #16]
 8001992:	2b01      	cmp	r3, #1
 8001994:	d002      	beq.n	800199c <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	f000 be2e 	b.w	80025f8 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800199c:	4b75      	ldr	r3, [pc, #468]	; (8001b74 <HAL_RCC_OscConfig+0x5e8>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80019a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019a8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	695b      	ldr	r3, [r3, #20]
 80019b0:	21f8      	movs	r1, #248	; 0xf8
 80019b2:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019b6:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80019ba:	fa91 f1a1 	rbit	r1, r1
 80019be:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80019c2:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80019c6:	fab1 f181 	clz	r1, r1
 80019ca:	b2c9      	uxtb	r1, r1
 80019cc:	408b      	lsls	r3, r1
 80019ce:	4969      	ldr	r1, [pc, #420]	; (8001b74 <HAL_RCC_OscConfig+0x5e8>)
 80019d0:	4313      	orrs	r3, r2
 80019d2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019d4:	e0fd      	b.n	8001bd2 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80019d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80019da:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	691b      	ldr	r3, [r3, #16]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	f000 8088 	beq.w	8001af8 <HAL_RCC_OscConfig+0x56c>
 80019e8:	2301      	movs	r3, #1
 80019ea:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ee:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 80019f2:	fa93 f3a3 	rbit	r3, r3
 80019f6:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 80019fa:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80019fe:	fab3 f383 	clz	r3, r3
 8001a02:	b2db      	uxtb	r3, r3
 8001a04:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001a08:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	461a      	mov	r2, r3
 8001a10:	2301      	movs	r3, #1
 8001a12:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a14:	f7ff fb2a 	bl	800106c <HAL_GetTick>
 8001a18:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a1c:	e00a      	b.n	8001a34 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a1e:	f7ff fb25 	bl	800106c <HAL_GetTick>
 8001a22:	4602      	mov	r2, r0
 8001a24:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d902      	bls.n	8001a34 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8001a2e:	2303      	movs	r3, #3
 8001a30:	f000 bde2 	b.w	80025f8 <HAL_RCC_OscConfig+0x106c>
 8001a34:	2302      	movs	r3, #2
 8001a36:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a3a:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8001a3e:	fa93 f3a3 	rbit	r3, r3
 8001a42:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8001a46:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a4a:	fab3 f383 	clz	r3, r3
 8001a4e:	b2db      	uxtb	r3, r3
 8001a50:	095b      	lsrs	r3, r3, #5
 8001a52:	b2db      	uxtb	r3, r3
 8001a54:	f043 0301 	orr.w	r3, r3, #1
 8001a58:	b2db      	uxtb	r3, r3
 8001a5a:	2b01      	cmp	r3, #1
 8001a5c:	d102      	bne.n	8001a64 <HAL_RCC_OscConfig+0x4d8>
 8001a5e:	4b45      	ldr	r3, [pc, #276]	; (8001b74 <HAL_RCC_OscConfig+0x5e8>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	e013      	b.n	8001a8c <HAL_RCC_OscConfig+0x500>
 8001a64:	2302      	movs	r3, #2
 8001a66:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a6a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8001a6e:	fa93 f3a3 	rbit	r3, r3
 8001a72:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8001a76:	2302      	movs	r3, #2
 8001a78:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8001a7c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8001a80:	fa93 f3a3 	rbit	r3, r3
 8001a84:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8001a88:	4b3a      	ldr	r3, [pc, #232]	; (8001b74 <HAL_RCC_OscConfig+0x5e8>)
 8001a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a8c:	2202      	movs	r2, #2
 8001a8e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8001a92:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8001a96:	fa92 f2a2 	rbit	r2, r2
 8001a9a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8001a9e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8001aa2:	fab2 f282 	clz	r2, r2
 8001aa6:	b2d2      	uxtb	r2, r2
 8001aa8:	f042 0220 	orr.w	r2, r2, #32
 8001aac:	b2d2      	uxtb	r2, r2
 8001aae:	f002 021f 	and.w	r2, r2, #31
 8001ab2:	2101      	movs	r1, #1
 8001ab4:	fa01 f202 	lsl.w	r2, r1, r2
 8001ab8:	4013      	ands	r3, r2
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d0af      	beq.n	8001a1e <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001abe:	4b2d      	ldr	r3, [pc, #180]	; (8001b74 <HAL_RCC_OscConfig+0x5e8>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ac6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001aca:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	695b      	ldr	r3, [r3, #20]
 8001ad2:	21f8      	movs	r1, #248	; 0xf8
 8001ad4:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ad8:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001adc:	fa91 f1a1 	rbit	r1, r1
 8001ae0:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8001ae4:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8001ae8:	fab1 f181 	clz	r1, r1
 8001aec:	b2c9      	uxtb	r1, r1
 8001aee:	408b      	lsls	r3, r1
 8001af0:	4920      	ldr	r1, [pc, #128]	; (8001b74 <HAL_RCC_OscConfig+0x5e8>)
 8001af2:	4313      	orrs	r3, r2
 8001af4:	600b      	str	r3, [r1, #0]
 8001af6:	e06c      	b.n	8001bd2 <HAL_RCC_OscConfig+0x646>
 8001af8:	2301      	movs	r3, #1
 8001afa:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001afe:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8001b02:	fa93 f3a3 	rbit	r3, r3
 8001b06:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8001b0a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b0e:	fab3 f383 	clz	r3, r3
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001b18:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	461a      	mov	r2, r3
 8001b20:	2300      	movs	r3, #0
 8001b22:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b24:	f7ff faa2 	bl	800106c <HAL_GetTick>
 8001b28:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b2c:	e00a      	b.n	8001b44 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b2e:	f7ff fa9d 	bl	800106c <HAL_GetTick>
 8001b32:	4602      	mov	r2, r0
 8001b34:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b38:	1ad3      	subs	r3, r2, r3
 8001b3a:	2b02      	cmp	r3, #2
 8001b3c:	d902      	bls.n	8001b44 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8001b3e:	2303      	movs	r3, #3
 8001b40:	f000 bd5a 	b.w	80025f8 <HAL_RCC_OscConfig+0x106c>
 8001b44:	2302      	movs	r3, #2
 8001b46:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b4a:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001b4e:	fa93 f3a3 	rbit	r3, r3
 8001b52:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8001b56:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b5a:	fab3 f383 	clz	r3, r3
 8001b5e:	b2db      	uxtb	r3, r3
 8001b60:	095b      	lsrs	r3, r3, #5
 8001b62:	b2db      	uxtb	r3, r3
 8001b64:	f043 0301 	orr.w	r3, r3, #1
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d104      	bne.n	8001b78 <HAL_RCC_OscConfig+0x5ec>
 8001b6e:	4b01      	ldr	r3, [pc, #4]	; (8001b74 <HAL_RCC_OscConfig+0x5e8>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	e015      	b.n	8001ba0 <HAL_RCC_OscConfig+0x614>
 8001b74:	40021000 	.word	0x40021000
 8001b78:	2302      	movs	r3, #2
 8001b7a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b7e:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001b82:	fa93 f3a3 	rbit	r3, r3
 8001b86:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001b90:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001b94:	fa93 f3a3 	rbit	r3, r3
 8001b98:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001b9c:	4bc8      	ldr	r3, [pc, #800]	; (8001ec0 <HAL_RCC_OscConfig+0x934>)
 8001b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba0:	2202      	movs	r2, #2
 8001ba2:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8001ba6:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001baa:	fa92 f2a2 	rbit	r2, r2
 8001bae:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8001bb2:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8001bb6:	fab2 f282 	clz	r2, r2
 8001bba:	b2d2      	uxtb	r2, r2
 8001bbc:	f042 0220 	orr.w	r2, r2, #32
 8001bc0:	b2d2      	uxtb	r2, r2
 8001bc2:	f002 021f 	and.w	r2, r2, #31
 8001bc6:	2101      	movs	r1, #1
 8001bc8:	fa01 f202 	lsl.w	r2, r1, r2
 8001bcc:	4013      	ands	r3, r2
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d1ad      	bne.n	8001b2e <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bd2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bd6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f003 0308 	and.w	r3, r3, #8
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	f000 8110 	beq.w	8001e08 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001be8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001bec:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	699b      	ldr	r3, [r3, #24]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d079      	beq.n	8001cec <HAL_RCC_OscConfig+0x760>
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bfe:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001c02:	fa93 f3a3 	rbit	r3, r3
 8001c06:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8001c0a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c0e:	fab3 f383 	clz	r3, r3
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	461a      	mov	r2, r3
 8001c16:	4bab      	ldr	r3, [pc, #684]	; (8001ec4 <HAL_RCC_OscConfig+0x938>)
 8001c18:	4413      	add	r3, r2
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	2301      	movs	r3, #1
 8001c20:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c22:	f7ff fa23 	bl	800106c <HAL_GetTick>
 8001c26:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c2a:	e00a      	b.n	8001c42 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c2c:	f7ff fa1e 	bl	800106c <HAL_GetTick>
 8001c30:	4602      	mov	r2, r0
 8001c32:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	2b02      	cmp	r3, #2
 8001c3a:	d902      	bls.n	8001c42 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8001c3c:	2303      	movs	r3, #3
 8001c3e:	f000 bcdb 	b.w	80025f8 <HAL_RCC_OscConfig+0x106c>
 8001c42:	2302      	movs	r3, #2
 8001c44:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c48:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001c4c:	fa93 f3a3 	rbit	r3, r3
 8001c50:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001c54:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c58:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001c5c:	2202      	movs	r2, #2
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c64:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	fa93 f2a3 	rbit	r2, r3
 8001c6e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c72:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8001c76:	601a      	str	r2, [r3, #0]
 8001c78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c7c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001c80:	2202      	movs	r2, #2
 8001c82:	601a      	str	r2, [r3, #0]
 8001c84:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c88:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	fa93 f2a3 	rbit	r2, r3
 8001c92:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001c96:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001c9a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c9c:	4b88      	ldr	r3, [pc, #544]	; (8001ec0 <HAL_RCC_OscConfig+0x934>)
 8001c9e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001ca0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ca4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001ca8:	2102      	movs	r1, #2
 8001caa:	6019      	str	r1, [r3, #0]
 8001cac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cb0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	fa93 f1a3 	rbit	r1, r3
 8001cba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cbe:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001cc2:	6019      	str	r1, [r3, #0]
  return result;
 8001cc4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cc8:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	fab3 f383 	clz	r3, r3
 8001cd2:	b2db      	uxtb	r3, r3
 8001cd4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001cd8:	b2db      	uxtb	r3, r3
 8001cda:	f003 031f 	and.w	r3, r3, #31
 8001cde:	2101      	movs	r1, #1
 8001ce0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d0a0      	beq.n	8001c2c <HAL_RCC_OscConfig+0x6a0>
 8001cea:	e08d      	b.n	8001e08 <HAL_RCC_OscConfig+0x87c>
 8001cec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cf0:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001cf4:	2201      	movs	r2, #1
 8001cf6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001cfc:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	fa93 f2a3 	rbit	r2, r3
 8001d06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d0a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001d0e:	601a      	str	r2, [r3, #0]
  return result;
 8001d10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d14:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001d18:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d1a:	fab3 f383 	clz	r3, r3
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	461a      	mov	r2, r3
 8001d22:	4b68      	ldr	r3, [pc, #416]	; (8001ec4 <HAL_RCC_OscConfig+0x938>)
 8001d24:	4413      	add	r3, r2
 8001d26:	009b      	lsls	r3, r3, #2
 8001d28:	461a      	mov	r2, r3
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d2e:	f7ff f99d 	bl	800106c <HAL_GetTick>
 8001d32:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001d36:	e00a      	b.n	8001d4e <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001d38:	f7ff f998 	bl	800106c <HAL_GetTick>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001d42:	1ad3      	subs	r3, r2, r3
 8001d44:	2b02      	cmp	r3, #2
 8001d46:	d902      	bls.n	8001d4e <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8001d48:	2303      	movs	r3, #3
 8001d4a:	f000 bc55 	b.w	80025f8 <HAL_RCC_OscConfig+0x106c>
 8001d4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d52:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001d56:	2202      	movs	r2, #2
 8001d58:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d5e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	fa93 f2a3 	rbit	r2, r3
 8001d68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d6c:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8001d70:	601a      	str	r2, [r3, #0]
 8001d72:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d76:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001d7a:	2202      	movs	r2, #2
 8001d7c:	601a      	str	r2, [r3, #0]
 8001d7e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d82:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	fa93 f2a3 	rbit	r2, r3
 8001d8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d90:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8001d94:	601a      	str	r2, [r3, #0]
 8001d96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001d9a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001d9e:	2202      	movs	r2, #2
 8001da0:	601a      	str	r2, [r3, #0]
 8001da2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001da6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	fa93 f2a3 	rbit	r2, r3
 8001db0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001db4:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001db8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dba:	4b41      	ldr	r3, [pc, #260]	; (8001ec0 <HAL_RCC_OscConfig+0x934>)
 8001dbc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001dbe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dc2:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001dc6:	2102      	movs	r1, #2
 8001dc8:	6019      	str	r1, [r3, #0]
 8001dca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001dce:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	fa93 f1a3 	rbit	r1, r3
 8001dd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ddc:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001de0:	6019      	str	r1, [r3, #0]
  return result;
 8001de2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001de6:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	fab3 f383 	clz	r3, r3
 8001df0:	b2db      	uxtb	r3, r3
 8001df2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	f003 031f 	and.w	r3, r3, #31
 8001dfc:	2101      	movs	r1, #1
 8001dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8001e02:	4013      	ands	r3, r2
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d197      	bne.n	8001d38 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001e08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e0c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f003 0304 	and.w	r3, r3, #4
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	f000 81a1 	beq.w	8002160 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e24:	4b26      	ldr	r3, [pc, #152]	; (8001ec0 <HAL_RCC_OscConfig+0x934>)
 8001e26:	69db      	ldr	r3, [r3, #28]
 8001e28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d116      	bne.n	8001e5e <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e30:	4b23      	ldr	r3, [pc, #140]	; (8001ec0 <HAL_RCC_OscConfig+0x934>)
 8001e32:	69db      	ldr	r3, [r3, #28]
 8001e34:	4a22      	ldr	r2, [pc, #136]	; (8001ec0 <HAL_RCC_OscConfig+0x934>)
 8001e36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e3a:	61d3      	str	r3, [r2, #28]
 8001e3c:	4b20      	ldr	r3, [pc, #128]	; (8001ec0 <HAL_RCC_OscConfig+0x934>)
 8001e3e:	69db      	ldr	r3, [r3, #28]
 8001e40:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001e44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e48:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8001e4c:	601a      	str	r2, [r3, #0]
 8001e4e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001e52:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8001e56:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e5e:	4b1a      	ldr	r3, [pc, #104]	; (8001ec8 <HAL_RCC_OscConfig+0x93c>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d11a      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e6a:	4b17      	ldr	r3, [pc, #92]	; (8001ec8 <HAL_RCC_OscConfig+0x93c>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a16      	ldr	r2, [pc, #88]	; (8001ec8 <HAL_RCC_OscConfig+0x93c>)
 8001e70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e74:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e76:	f7ff f8f9 	bl	800106c <HAL_GetTick>
 8001e7a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e7e:	e009      	b.n	8001e94 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e80:	f7ff f8f4 	bl	800106c <HAL_GetTick>
 8001e84:	4602      	mov	r2, r0
 8001e86:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001e8a:	1ad3      	subs	r3, r2, r3
 8001e8c:	2b64      	cmp	r3, #100	; 0x64
 8001e8e:	d901      	bls.n	8001e94 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8001e90:	2303      	movs	r3, #3
 8001e92:	e3b1      	b.n	80025f8 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e94:	4b0c      	ldr	r3, [pc, #48]	; (8001ec8 <HAL_RCC_OscConfig+0x93c>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d0ef      	beq.n	8001e80 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ea0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ea4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	68db      	ldr	r3, [r3, #12]
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d10d      	bne.n	8001ecc <HAL_RCC_OscConfig+0x940>
 8001eb0:	4b03      	ldr	r3, [pc, #12]	; (8001ec0 <HAL_RCC_OscConfig+0x934>)
 8001eb2:	6a1b      	ldr	r3, [r3, #32]
 8001eb4:	4a02      	ldr	r2, [pc, #8]	; (8001ec0 <HAL_RCC_OscConfig+0x934>)
 8001eb6:	f043 0301 	orr.w	r3, r3, #1
 8001eba:	6213      	str	r3, [r2, #32]
 8001ebc:	e03c      	b.n	8001f38 <HAL_RCC_OscConfig+0x9ac>
 8001ebe:	bf00      	nop
 8001ec0:	40021000 	.word	0x40021000
 8001ec4:	10908120 	.word	0x10908120
 8001ec8:	40007000 	.word	0x40007000
 8001ecc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ed0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d10c      	bne.n	8001ef6 <HAL_RCC_OscConfig+0x96a>
 8001edc:	4bc1      	ldr	r3, [pc, #772]	; (80021e4 <HAL_RCC_OscConfig+0xc58>)
 8001ede:	6a1b      	ldr	r3, [r3, #32]
 8001ee0:	4ac0      	ldr	r2, [pc, #768]	; (80021e4 <HAL_RCC_OscConfig+0xc58>)
 8001ee2:	f023 0301 	bic.w	r3, r3, #1
 8001ee6:	6213      	str	r3, [r2, #32]
 8001ee8:	4bbe      	ldr	r3, [pc, #760]	; (80021e4 <HAL_RCC_OscConfig+0xc58>)
 8001eea:	6a1b      	ldr	r3, [r3, #32]
 8001eec:	4abd      	ldr	r2, [pc, #756]	; (80021e4 <HAL_RCC_OscConfig+0xc58>)
 8001eee:	f023 0304 	bic.w	r3, r3, #4
 8001ef2:	6213      	str	r3, [r2, #32]
 8001ef4:	e020      	b.n	8001f38 <HAL_RCC_OscConfig+0x9ac>
 8001ef6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001efa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	68db      	ldr	r3, [r3, #12]
 8001f02:	2b05      	cmp	r3, #5
 8001f04:	d10c      	bne.n	8001f20 <HAL_RCC_OscConfig+0x994>
 8001f06:	4bb7      	ldr	r3, [pc, #732]	; (80021e4 <HAL_RCC_OscConfig+0xc58>)
 8001f08:	6a1b      	ldr	r3, [r3, #32]
 8001f0a:	4ab6      	ldr	r2, [pc, #728]	; (80021e4 <HAL_RCC_OscConfig+0xc58>)
 8001f0c:	f043 0304 	orr.w	r3, r3, #4
 8001f10:	6213      	str	r3, [r2, #32]
 8001f12:	4bb4      	ldr	r3, [pc, #720]	; (80021e4 <HAL_RCC_OscConfig+0xc58>)
 8001f14:	6a1b      	ldr	r3, [r3, #32]
 8001f16:	4ab3      	ldr	r2, [pc, #716]	; (80021e4 <HAL_RCC_OscConfig+0xc58>)
 8001f18:	f043 0301 	orr.w	r3, r3, #1
 8001f1c:	6213      	str	r3, [r2, #32]
 8001f1e:	e00b      	b.n	8001f38 <HAL_RCC_OscConfig+0x9ac>
 8001f20:	4bb0      	ldr	r3, [pc, #704]	; (80021e4 <HAL_RCC_OscConfig+0xc58>)
 8001f22:	6a1b      	ldr	r3, [r3, #32]
 8001f24:	4aaf      	ldr	r2, [pc, #700]	; (80021e4 <HAL_RCC_OscConfig+0xc58>)
 8001f26:	f023 0301 	bic.w	r3, r3, #1
 8001f2a:	6213      	str	r3, [r2, #32]
 8001f2c:	4bad      	ldr	r3, [pc, #692]	; (80021e4 <HAL_RCC_OscConfig+0xc58>)
 8001f2e:	6a1b      	ldr	r3, [r3, #32]
 8001f30:	4aac      	ldr	r2, [pc, #688]	; (80021e4 <HAL_RCC_OscConfig+0xc58>)
 8001f32:	f023 0304 	bic.w	r3, r3, #4
 8001f36:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001f38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f3c:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	f000 8081 	beq.w	800204c <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f4a:	f7ff f88f 	bl	800106c <HAL_GetTick>
 8001f4e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f52:	e00b      	b.n	8001f6c <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001f54:	f7ff f88a 	bl	800106c <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001f5e:	1ad3      	subs	r3, r2, r3
 8001f60:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d901      	bls.n	8001f6c <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8001f68:	2303      	movs	r3, #3
 8001f6a:	e345      	b.n	80025f8 <HAL_RCC_OscConfig+0x106c>
 8001f6c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f70:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001f74:	2202      	movs	r2, #2
 8001f76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f7c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	fa93 f2a3 	rbit	r2, r3
 8001f86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f8a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8001f8e:	601a      	str	r2, [r3, #0]
 8001f90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001f94:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001f98:	2202      	movs	r2, #2
 8001f9a:	601a      	str	r2, [r3, #0]
 8001f9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fa0:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	fa93 f2a3 	rbit	r2, r3
 8001faa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fae:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001fb2:	601a      	str	r2, [r3, #0]
  return result;
 8001fb4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fb8:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8001fbc:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fbe:	fab3 f383 	clz	r3, r3
 8001fc2:	b2db      	uxtb	r3, r3
 8001fc4:	095b      	lsrs	r3, r3, #5
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	f043 0302 	orr.w	r3, r3, #2
 8001fcc:	b2db      	uxtb	r3, r3
 8001fce:	2b02      	cmp	r3, #2
 8001fd0:	d102      	bne.n	8001fd8 <HAL_RCC_OscConfig+0xa4c>
 8001fd2:	4b84      	ldr	r3, [pc, #528]	; (80021e4 <HAL_RCC_OscConfig+0xc58>)
 8001fd4:	6a1b      	ldr	r3, [r3, #32]
 8001fd6:	e013      	b.n	8002000 <HAL_RCC_OscConfig+0xa74>
 8001fd8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fdc:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001fe0:	2202      	movs	r2, #2
 8001fe2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fe4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001fe8:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	fa93 f2a3 	rbit	r2, r3
 8001ff2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8001ff6:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8001ffa:	601a      	str	r2, [r3, #0]
 8001ffc:	4b79      	ldr	r3, [pc, #484]	; (80021e4 <HAL_RCC_OscConfig+0xc58>)
 8001ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002000:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002004:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002008:	2102      	movs	r1, #2
 800200a:	6011      	str	r1, [r2, #0]
 800200c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002010:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002014:	6812      	ldr	r2, [r2, #0]
 8002016:	fa92 f1a2 	rbit	r1, r2
 800201a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800201e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002022:	6011      	str	r1, [r2, #0]
  return result;
 8002024:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002028:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800202c:	6812      	ldr	r2, [r2, #0]
 800202e:	fab2 f282 	clz	r2, r2
 8002032:	b2d2      	uxtb	r2, r2
 8002034:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002038:	b2d2      	uxtb	r2, r2
 800203a:	f002 021f 	and.w	r2, r2, #31
 800203e:	2101      	movs	r1, #1
 8002040:	fa01 f202 	lsl.w	r2, r1, r2
 8002044:	4013      	ands	r3, r2
 8002046:	2b00      	cmp	r3, #0
 8002048:	d084      	beq.n	8001f54 <HAL_RCC_OscConfig+0x9c8>
 800204a:	e07f      	b.n	800214c <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800204c:	f7ff f80e 	bl	800106c <HAL_GetTick>
 8002050:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002054:	e00b      	b.n	800206e <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002056:	f7ff f809 	bl	800106c <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002060:	1ad3      	subs	r3, r2, r3
 8002062:	f241 3288 	movw	r2, #5000	; 0x1388
 8002066:	4293      	cmp	r3, r2
 8002068:	d901      	bls.n	800206e <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800206a:	2303      	movs	r3, #3
 800206c:	e2c4      	b.n	80025f8 <HAL_RCC_OscConfig+0x106c>
 800206e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002072:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002076:	2202      	movs	r2, #2
 8002078:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800207a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800207e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	fa93 f2a3 	rbit	r2, r3
 8002088:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800208c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002090:	601a      	str	r2, [r3, #0]
 8002092:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002096:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800209a:	2202      	movs	r2, #2
 800209c:	601a      	str	r2, [r3, #0]
 800209e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020a2:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	fa93 f2a3 	rbit	r2, r3
 80020ac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020b0:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80020b4:	601a      	str	r2, [r3, #0]
  return result;
 80020b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020ba:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80020be:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020c0:	fab3 f383 	clz	r3, r3
 80020c4:	b2db      	uxtb	r3, r3
 80020c6:	095b      	lsrs	r3, r3, #5
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	f043 0302 	orr.w	r3, r3, #2
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	d102      	bne.n	80020da <HAL_RCC_OscConfig+0xb4e>
 80020d4:	4b43      	ldr	r3, [pc, #268]	; (80021e4 <HAL_RCC_OscConfig+0xc58>)
 80020d6:	6a1b      	ldr	r3, [r3, #32]
 80020d8:	e013      	b.n	8002102 <HAL_RCC_OscConfig+0xb76>
 80020da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020de:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80020e2:	2202      	movs	r2, #2
 80020e4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020ea:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	fa93 f2a3 	rbit	r2, r3
 80020f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80020f8:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 80020fc:	601a      	str	r2, [r3, #0]
 80020fe:	4b39      	ldr	r3, [pc, #228]	; (80021e4 <HAL_RCC_OscConfig+0xc58>)
 8002100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002102:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002106:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 800210a:	2102      	movs	r1, #2
 800210c:	6011      	str	r1, [r2, #0]
 800210e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002112:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8002116:	6812      	ldr	r2, [r2, #0]
 8002118:	fa92 f1a2 	rbit	r1, r2
 800211c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002120:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002124:	6011      	str	r1, [r2, #0]
  return result;
 8002126:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800212a:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 800212e:	6812      	ldr	r2, [r2, #0]
 8002130:	fab2 f282 	clz	r2, r2
 8002134:	b2d2      	uxtb	r2, r2
 8002136:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800213a:	b2d2      	uxtb	r2, r2
 800213c:	f002 021f 	and.w	r2, r2, #31
 8002140:	2101      	movs	r1, #1
 8002142:	fa01 f202 	lsl.w	r2, r1, r2
 8002146:	4013      	ands	r3, r2
 8002148:	2b00      	cmp	r3, #0
 800214a:	d184      	bne.n	8002056 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800214c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002150:	2b01      	cmp	r3, #1
 8002152:	d105      	bne.n	8002160 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002154:	4b23      	ldr	r3, [pc, #140]	; (80021e4 <HAL_RCC_OscConfig+0xc58>)
 8002156:	69db      	ldr	r3, [r3, #28]
 8002158:	4a22      	ldr	r2, [pc, #136]	; (80021e4 <HAL_RCC_OscConfig+0xc58>)
 800215a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800215e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002160:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002164:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	69db      	ldr	r3, [r3, #28]
 800216c:	2b00      	cmp	r3, #0
 800216e:	f000 8242 	beq.w	80025f6 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002172:	4b1c      	ldr	r3, [pc, #112]	; (80021e4 <HAL_RCC_OscConfig+0xc58>)
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	f003 030c 	and.w	r3, r3, #12
 800217a:	2b08      	cmp	r3, #8
 800217c:	f000 8213 	beq.w	80025a6 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002180:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002184:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	69db      	ldr	r3, [r3, #28]
 800218c:	2b02      	cmp	r3, #2
 800218e:	f040 8162 	bne.w	8002456 <HAL_RCC_OscConfig+0xeca>
 8002192:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002196:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 800219a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800219e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021a4:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	fa93 f2a3 	rbit	r2, r3
 80021ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021b2:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80021b6:	601a      	str	r2, [r3, #0]
  return result;
 80021b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80021bc:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80021c0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021c2:	fab3 f383 	clz	r3, r3
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80021cc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	461a      	mov	r2, r3
 80021d4:	2300      	movs	r3, #0
 80021d6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021d8:	f7fe ff48 	bl	800106c <HAL_GetTick>
 80021dc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021e0:	e00c      	b.n	80021fc <HAL_RCC_OscConfig+0xc70>
 80021e2:	bf00      	nop
 80021e4:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021e8:	f7fe ff40 	bl	800106c <HAL_GetTick>
 80021ec:	4602      	mov	r2, r0
 80021ee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80021f2:	1ad3      	subs	r3, r2, r3
 80021f4:	2b02      	cmp	r3, #2
 80021f6:	d901      	bls.n	80021fc <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80021f8:	2303      	movs	r3, #3
 80021fa:	e1fd      	b.n	80025f8 <HAL_RCC_OscConfig+0x106c>
 80021fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002200:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002204:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002208:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800220a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800220e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	fa93 f2a3 	rbit	r2, r3
 8002218:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800221c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8002220:	601a      	str	r2, [r3, #0]
  return result;
 8002222:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002226:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800222a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800222c:	fab3 f383 	clz	r3, r3
 8002230:	b2db      	uxtb	r3, r3
 8002232:	095b      	lsrs	r3, r3, #5
 8002234:	b2db      	uxtb	r3, r3
 8002236:	f043 0301 	orr.w	r3, r3, #1
 800223a:	b2db      	uxtb	r3, r3
 800223c:	2b01      	cmp	r3, #1
 800223e:	d102      	bne.n	8002246 <HAL_RCC_OscConfig+0xcba>
 8002240:	4bb0      	ldr	r3, [pc, #704]	; (8002504 <HAL_RCC_OscConfig+0xf78>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	e027      	b.n	8002296 <HAL_RCC_OscConfig+0xd0a>
 8002246:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800224a:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800224e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002252:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002254:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002258:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	fa93 f2a3 	rbit	r2, r3
 8002262:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002266:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 800226a:	601a      	str	r2, [r3, #0]
 800226c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002270:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002274:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002278:	601a      	str	r2, [r3, #0]
 800227a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800227e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	fa93 f2a3 	rbit	r2, r3
 8002288:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800228c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8002290:	601a      	str	r2, [r3, #0]
 8002292:	4b9c      	ldr	r3, [pc, #624]	; (8002504 <HAL_RCC_OscConfig+0xf78>)
 8002294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002296:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800229a:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 800229e:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80022a2:	6011      	str	r1, [r2, #0]
 80022a4:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80022a8:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80022ac:	6812      	ldr	r2, [r2, #0]
 80022ae:	fa92 f1a2 	rbit	r1, r2
 80022b2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80022b6:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80022ba:	6011      	str	r1, [r2, #0]
  return result;
 80022bc:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80022c0:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80022c4:	6812      	ldr	r2, [r2, #0]
 80022c6:	fab2 f282 	clz	r2, r2
 80022ca:	b2d2      	uxtb	r2, r2
 80022cc:	f042 0220 	orr.w	r2, r2, #32
 80022d0:	b2d2      	uxtb	r2, r2
 80022d2:	f002 021f 	and.w	r2, r2, #31
 80022d6:	2101      	movs	r1, #1
 80022d8:	fa01 f202 	lsl.w	r2, r1, r2
 80022dc:	4013      	ands	r3, r2
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d182      	bne.n	80021e8 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022e2:	4b88      	ldr	r3, [pc, #544]	; (8002504 <HAL_RCC_OscConfig+0xf78>)
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80022ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022ee:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80022f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80022fa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	6a1b      	ldr	r3, [r3, #32]
 8002302:	430b      	orrs	r3, r1
 8002304:	497f      	ldr	r1, [pc, #508]	; (8002504 <HAL_RCC_OscConfig+0xf78>)
 8002306:	4313      	orrs	r3, r2
 8002308:	604b      	str	r3, [r1, #4]
 800230a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800230e:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8002312:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002316:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002318:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800231c:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	fa93 f2a3 	rbit	r2, r3
 8002326:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800232a:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800232e:	601a      	str	r2, [r3, #0]
  return result;
 8002330:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002334:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8002338:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800233a:	fab3 f383 	clz	r3, r3
 800233e:	b2db      	uxtb	r3, r3
 8002340:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002344:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002348:	009b      	lsls	r3, r3, #2
 800234a:	461a      	mov	r2, r3
 800234c:	2301      	movs	r3, #1
 800234e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002350:	f7fe fe8c 	bl	800106c <HAL_GetTick>
 8002354:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002358:	e009      	b.n	800236e <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800235a:	f7fe fe87 	bl	800106c <HAL_GetTick>
 800235e:	4602      	mov	r2, r0
 8002360:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	2b02      	cmp	r3, #2
 8002368:	d901      	bls.n	800236e <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e144      	b.n	80025f8 <HAL_RCC_OscConfig+0x106c>
 800236e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002372:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002376:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800237a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800237c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002380:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	fa93 f2a3 	rbit	r2, r3
 800238a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800238e:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8002392:	601a      	str	r2, [r3, #0]
  return result;
 8002394:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002398:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 800239c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800239e:	fab3 f383 	clz	r3, r3
 80023a2:	b2db      	uxtb	r3, r3
 80023a4:	095b      	lsrs	r3, r3, #5
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	f043 0301 	orr.w	r3, r3, #1
 80023ac:	b2db      	uxtb	r3, r3
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d102      	bne.n	80023b8 <HAL_RCC_OscConfig+0xe2c>
 80023b2:	4b54      	ldr	r3, [pc, #336]	; (8002504 <HAL_RCC_OscConfig+0xf78>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	e027      	b.n	8002408 <HAL_RCC_OscConfig+0xe7c>
 80023b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023bc:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80023c0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80023c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023ca:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	fa93 f2a3 	rbit	r2, r3
 80023d4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023d8:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80023dc:	601a      	str	r2, [r3, #0]
 80023de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023e2:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80023e6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80023ea:	601a      	str	r2, [r3, #0]
 80023ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023f0:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	fa93 f2a3 	rbit	r2, r3
 80023fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023fe:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8002402:	601a      	str	r2, [r3, #0]
 8002404:	4b3f      	ldr	r3, [pc, #252]	; (8002504 <HAL_RCC_OscConfig+0xf78>)
 8002406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002408:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800240c:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8002410:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002414:	6011      	str	r1, [r2, #0]
 8002416:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800241a:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800241e:	6812      	ldr	r2, [r2, #0]
 8002420:	fa92 f1a2 	rbit	r1, r2
 8002424:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002428:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 800242c:	6011      	str	r1, [r2, #0]
  return result;
 800242e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002432:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8002436:	6812      	ldr	r2, [r2, #0]
 8002438:	fab2 f282 	clz	r2, r2
 800243c:	b2d2      	uxtb	r2, r2
 800243e:	f042 0220 	orr.w	r2, r2, #32
 8002442:	b2d2      	uxtb	r2, r2
 8002444:	f002 021f 	and.w	r2, r2, #31
 8002448:	2101      	movs	r1, #1
 800244a:	fa01 f202 	lsl.w	r2, r1, r2
 800244e:	4013      	ands	r3, r2
 8002450:	2b00      	cmp	r3, #0
 8002452:	d082      	beq.n	800235a <HAL_RCC_OscConfig+0xdce>
 8002454:	e0cf      	b.n	80025f6 <HAL_RCC_OscConfig+0x106a>
 8002456:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800245a:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800245e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002462:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002464:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002468:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	fa93 f2a3 	rbit	r2, r3
 8002472:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002476:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 800247a:	601a      	str	r2, [r3, #0]
  return result;
 800247c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002480:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8002484:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002486:	fab3 f383 	clz	r3, r3
 800248a:	b2db      	uxtb	r3, r3
 800248c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002490:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002494:	009b      	lsls	r3, r3, #2
 8002496:	461a      	mov	r2, r3
 8002498:	2300      	movs	r3, #0
 800249a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800249c:	f7fe fde6 	bl	800106c <HAL_GetTick>
 80024a0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024a4:	e009      	b.n	80024ba <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80024a6:	f7fe fde1 	bl	800106c <HAL_GetTick>
 80024aa:	4602      	mov	r2, r0
 80024ac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	2b02      	cmp	r3, #2
 80024b4:	d901      	bls.n	80024ba <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80024b6:	2303      	movs	r3, #3
 80024b8:	e09e      	b.n	80025f8 <HAL_RCC_OscConfig+0x106c>
 80024ba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024be:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80024c2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80024c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024cc:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	fa93 f2a3 	rbit	r2, r3
 80024d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024da:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80024de:	601a      	str	r2, [r3, #0]
  return result;
 80024e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024e4:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 80024e8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024ea:	fab3 f383 	clz	r3, r3
 80024ee:	b2db      	uxtb	r3, r3
 80024f0:	095b      	lsrs	r3, r3, #5
 80024f2:	b2db      	uxtb	r3, r3
 80024f4:	f043 0301 	orr.w	r3, r3, #1
 80024f8:	b2db      	uxtb	r3, r3
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d104      	bne.n	8002508 <HAL_RCC_OscConfig+0xf7c>
 80024fe:	4b01      	ldr	r3, [pc, #4]	; (8002504 <HAL_RCC_OscConfig+0xf78>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	e029      	b.n	8002558 <HAL_RCC_OscConfig+0xfcc>
 8002504:	40021000 	.word	0x40021000
 8002508:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800250c:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8002510:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002514:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002516:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800251a:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	fa93 f2a3 	rbit	r2, r3
 8002524:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002528:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 800252c:	601a      	str	r2, [r3, #0]
 800252e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002532:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8002536:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800253a:	601a      	str	r2, [r3, #0]
 800253c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002540:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	fa93 f2a3 	rbit	r2, r3
 800254a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800254e:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8002552:	601a      	str	r2, [r3, #0]
 8002554:	4b2b      	ldr	r3, [pc, #172]	; (8002604 <HAL_RCC_OscConfig+0x1078>)
 8002556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002558:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800255c:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8002560:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8002564:	6011      	str	r1, [r2, #0]
 8002566:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800256a:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800256e:	6812      	ldr	r2, [r2, #0]
 8002570:	fa92 f1a2 	rbit	r1, r2
 8002574:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002578:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800257c:	6011      	str	r1, [r2, #0]
  return result;
 800257e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002582:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8002586:	6812      	ldr	r2, [r2, #0]
 8002588:	fab2 f282 	clz	r2, r2
 800258c:	b2d2      	uxtb	r2, r2
 800258e:	f042 0220 	orr.w	r2, r2, #32
 8002592:	b2d2      	uxtb	r2, r2
 8002594:	f002 021f 	and.w	r2, r2, #31
 8002598:	2101      	movs	r1, #1
 800259a:	fa01 f202 	lsl.w	r2, r1, r2
 800259e:	4013      	ands	r3, r2
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d180      	bne.n	80024a6 <HAL_RCC_OscConfig+0xf1a>
 80025a4:	e027      	b.n	80025f6 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025aa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	69db      	ldr	r3, [r3, #28]
 80025b2:	2b01      	cmp	r3, #1
 80025b4:	d101      	bne.n	80025ba <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80025b6:	2301      	movs	r3, #1
 80025b8:	e01e      	b.n	80025f8 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80025ba:	4b12      	ldr	r3, [pc, #72]	; (8002604 <HAL_RCC_OscConfig+0x1078>)
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80025c2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80025c6:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80025ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025ce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	6a1b      	ldr	r3, [r3, #32]
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d10b      	bne.n	80025f2 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80025da:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80025de:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80025e2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80025e6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80025ee:	429a      	cmp	r2, r3
 80025f0:	d001      	beq.n	80025f6 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e000      	b.n	80025f8 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 80025f6:	2300      	movs	r3, #0
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	40021000 	.word	0x40021000

08002608 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b09e      	sub	sp, #120	; 0x78
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
 8002610:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002612:	2300      	movs	r3, #0
 8002614:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d101      	bne.n	8002620 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800261c:	2301      	movs	r3, #1
 800261e:	e162      	b.n	80028e6 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002620:	4b90      	ldr	r3, [pc, #576]	; (8002864 <HAL_RCC_ClockConfig+0x25c>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f003 0307 	and.w	r3, r3, #7
 8002628:	683a      	ldr	r2, [r7, #0]
 800262a:	429a      	cmp	r2, r3
 800262c:	d910      	bls.n	8002650 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800262e:	4b8d      	ldr	r3, [pc, #564]	; (8002864 <HAL_RCC_ClockConfig+0x25c>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f023 0207 	bic.w	r2, r3, #7
 8002636:	498b      	ldr	r1, [pc, #556]	; (8002864 <HAL_RCC_ClockConfig+0x25c>)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	4313      	orrs	r3, r2
 800263c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800263e:	4b89      	ldr	r3, [pc, #548]	; (8002864 <HAL_RCC_ClockConfig+0x25c>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f003 0307 	and.w	r3, r3, #7
 8002646:	683a      	ldr	r2, [r7, #0]
 8002648:	429a      	cmp	r2, r3
 800264a:	d001      	beq.n	8002650 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	e14a      	b.n	80028e6 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0302 	and.w	r3, r3, #2
 8002658:	2b00      	cmp	r3, #0
 800265a:	d008      	beq.n	800266e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800265c:	4b82      	ldr	r3, [pc, #520]	; (8002868 <HAL_RCC_ClockConfig+0x260>)
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	497f      	ldr	r1, [pc, #508]	; (8002868 <HAL_RCC_ClockConfig+0x260>)
 800266a:	4313      	orrs	r3, r2
 800266c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0301 	and.w	r3, r3, #1
 8002676:	2b00      	cmp	r3, #0
 8002678:	f000 80dc 	beq.w	8002834 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	2b01      	cmp	r3, #1
 8002682:	d13c      	bne.n	80026fe <HAL_RCC_ClockConfig+0xf6>
 8002684:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002688:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800268a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800268c:	fa93 f3a3 	rbit	r3, r3
 8002690:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8002692:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002694:	fab3 f383 	clz	r3, r3
 8002698:	b2db      	uxtb	r3, r3
 800269a:	095b      	lsrs	r3, r3, #5
 800269c:	b2db      	uxtb	r3, r3
 800269e:	f043 0301 	orr.w	r3, r3, #1
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	d102      	bne.n	80026ae <HAL_RCC_ClockConfig+0xa6>
 80026a8:	4b6f      	ldr	r3, [pc, #444]	; (8002868 <HAL_RCC_ClockConfig+0x260>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	e00f      	b.n	80026ce <HAL_RCC_ClockConfig+0xc6>
 80026ae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026b2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026b4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80026b6:	fa93 f3a3 	rbit	r3, r3
 80026ba:	667b      	str	r3, [r7, #100]	; 0x64
 80026bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026c0:	663b      	str	r3, [r7, #96]	; 0x60
 80026c2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80026c4:	fa93 f3a3 	rbit	r3, r3
 80026c8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80026ca:	4b67      	ldr	r3, [pc, #412]	; (8002868 <HAL_RCC_ClockConfig+0x260>)
 80026cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ce:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80026d2:	65ba      	str	r2, [r7, #88]	; 0x58
 80026d4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80026d6:	fa92 f2a2 	rbit	r2, r2
 80026da:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80026dc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80026de:	fab2 f282 	clz	r2, r2
 80026e2:	b2d2      	uxtb	r2, r2
 80026e4:	f042 0220 	orr.w	r2, r2, #32
 80026e8:	b2d2      	uxtb	r2, r2
 80026ea:	f002 021f 	and.w	r2, r2, #31
 80026ee:	2101      	movs	r1, #1
 80026f0:	fa01 f202 	lsl.w	r2, r1, r2
 80026f4:	4013      	ands	r3, r2
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d17b      	bne.n	80027f2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80026fa:	2301      	movs	r3, #1
 80026fc:	e0f3      	b.n	80028e6 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	2b02      	cmp	r3, #2
 8002704:	d13c      	bne.n	8002780 <HAL_RCC_ClockConfig+0x178>
 8002706:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800270a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800270c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800270e:	fa93 f3a3 	rbit	r3, r3
 8002712:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002714:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002716:	fab3 f383 	clz	r3, r3
 800271a:	b2db      	uxtb	r3, r3
 800271c:	095b      	lsrs	r3, r3, #5
 800271e:	b2db      	uxtb	r3, r3
 8002720:	f043 0301 	orr.w	r3, r3, #1
 8002724:	b2db      	uxtb	r3, r3
 8002726:	2b01      	cmp	r3, #1
 8002728:	d102      	bne.n	8002730 <HAL_RCC_ClockConfig+0x128>
 800272a:	4b4f      	ldr	r3, [pc, #316]	; (8002868 <HAL_RCC_ClockConfig+0x260>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	e00f      	b.n	8002750 <HAL_RCC_ClockConfig+0x148>
 8002730:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002734:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002736:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002738:	fa93 f3a3 	rbit	r3, r3
 800273c:	647b      	str	r3, [r7, #68]	; 0x44
 800273e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002742:	643b      	str	r3, [r7, #64]	; 0x40
 8002744:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002746:	fa93 f3a3 	rbit	r3, r3
 800274a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800274c:	4b46      	ldr	r3, [pc, #280]	; (8002868 <HAL_RCC_ClockConfig+0x260>)
 800274e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002750:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002754:	63ba      	str	r2, [r7, #56]	; 0x38
 8002756:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002758:	fa92 f2a2 	rbit	r2, r2
 800275c:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800275e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002760:	fab2 f282 	clz	r2, r2
 8002764:	b2d2      	uxtb	r2, r2
 8002766:	f042 0220 	orr.w	r2, r2, #32
 800276a:	b2d2      	uxtb	r2, r2
 800276c:	f002 021f 	and.w	r2, r2, #31
 8002770:	2101      	movs	r1, #1
 8002772:	fa01 f202 	lsl.w	r2, r1, r2
 8002776:	4013      	ands	r3, r2
 8002778:	2b00      	cmp	r3, #0
 800277a:	d13a      	bne.n	80027f2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e0b2      	b.n	80028e6 <HAL_RCC_ClockConfig+0x2de>
 8002780:	2302      	movs	r3, #2
 8002782:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002786:	fa93 f3a3 	rbit	r3, r3
 800278a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800278c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800278e:	fab3 f383 	clz	r3, r3
 8002792:	b2db      	uxtb	r3, r3
 8002794:	095b      	lsrs	r3, r3, #5
 8002796:	b2db      	uxtb	r3, r3
 8002798:	f043 0301 	orr.w	r3, r3, #1
 800279c:	b2db      	uxtb	r3, r3
 800279e:	2b01      	cmp	r3, #1
 80027a0:	d102      	bne.n	80027a8 <HAL_RCC_ClockConfig+0x1a0>
 80027a2:	4b31      	ldr	r3, [pc, #196]	; (8002868 <HAL_RCC_ClockConfig+0x260>)
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	e00d      	b.n	80027c4 <HAL_RCC_ClockConfig+0x1bc>
 80027a8:	2302      	movs	r3, #2
 80027aa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027ae:	fa93 f3a3 	rbit	r3, r3
 80027b2:	627b      	str	r3, [r7, #36]	; 0x24
 80027b4:	2302      	movs	r3, #2
 80027b6:	623b      	str	r3, [r7, #32]
 80027b8:	6a3b      	ldr	r3, [r7, #32]
 80027ba:	fa93 f3a3 	rbit	r3, r3
 80027be:	61fb      	str	r3, [r7, #28]
 80027c0:	4b29      	ldr	r3, [pc, #164]	; (8002868 <HAL_RCC_ClockConfig+0x260>)
 80027c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c4:	2202      	movs	r2, #2
 80027c6:	61ba      	str	r2, [r7, #24]
 80027c8:	69ba      	ldr	r2, [r7, #24]
 80027ca:	fa92 f2a2 	rbit	r2, r2
 80027ce:	617a      	str	r2, [r7, #20]
  return result;
 80027d0:	697a      	ldr	r2, [r7, #20]
 80027d2:	fab2 f282 	clz	r2, r2
 80027d6:	b2d2      	uxtb	r2, r2
 80027d8:	f042 0220 	orr.w	r2, r2, #32
 80027dc:	b2d2      	uxtb	r2, r2
 80027de:	f002 021f 	and.w	r2, r2, #31
 80027e2:	2101      	movs	r1, #1
 80027e4:	fa01 f202 	lsl.w	r2, r1, r2
 80027e8:	4013      	ands	r3, r2
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d101      	bne.n	80027f2 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e079      	b.n	80028e6 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027f2:	4b1d      	ldr	r3, [pc, #116]	; (8002868 <HAL_RCC_ClockConfig+0x260>)
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	f023 0203 	bic.w	r2, r3, #3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	491a      	ldr	r1, [pc, #104]	; (8002868 <HAL_RCC_ClockConfig+0x260>)
 8002800:	4313      	orrs	r3, r2
 8002802:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002804:	f7fe fc32 	bl	800106c <HAL_GetTick>
 8002808:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800280a:	e00a      	b.n	8002822 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800280c:	f7fe fc2e 	bl	800106c <HAL_GetTick>
 8002810:	4602      	mov	r2, r0
 8002812:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	f241 3288 	movw	r2, #5000	; 0x1388
 800281a:	4293      	cmp	r3, r2
 800281c:	d901      	bls.n	8002822 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e061      	b.n	80028e6 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002822:	4b11      	ldr	r3, [pc, #68]	; (8002868 <HAL_RCC_ClockConfig+0x260>)
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	f003 020c 	and.w	r2, r3, #12
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	009b      	lsls	r3, r3, #2
 8002830:	429a      	cmp	r2, r3
 8002832:	d1eb      	bne.n	800280c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002834:	4b0b      	ldr	r3, [pc, #44]	; (8002864 <HAL_RCC_ClockConfig+0x25c>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 0307 	and.w	r3, r3, #7
 800283c:	683a      	ldr	r2, [r7, #0]
 800283e:	429a      	cmp	r2, r3
 8002840:	d214      	bcs.n	800286c <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002842:	4b08      	ldr	r3, [pc, #32]	; (8002864 <HAL_RCC_ClockConfig+0x25c>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f023 0207 	bic.w	r2, r3, #7
 800284a:	4906      	ldr	r1, [pc, #24]	; (8002864 <HAL_RCC_ClockConfig+0x25c>)
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	4313      	orrs	r3, r2
 8002850:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002852:	4b04      	ldr	r3, [pc, #16]	; (8002864 <HAL_RCC_ClockConfig+0x25c>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f003 0307 	and.w	r3, r3, #7
 800285a:	683a      	ldr	r2, [r7, #0]
 800285c:	429a      	cmp	r2, r3
 800285e:	d005      	beq.n	800286c <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	e040      	b.n	80028e6 <HAL_RCC_ClockConfig+0x2de>
 8002864:	40022000 	.word	0x40022000
 8002868:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f003 0304 	and.w	r3, r3, #4
 8002874:	2b00      	cmp	r3, #0
 8002876:	d008      	beq.n	800288a <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002878:	4b1d      	ldr	r3, [pc, #116]	; (80028f0 <HAL_RCC_ClockConfig+0x2e8>)
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	491a      	ldr	r1, [pc, #104]	; (80028f0 <HAL_RCC_ClockConfig+0x2e8>)
 8002886:	4313      	orrs	r3, r2
 8002888:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0308 	and.w	r3, r3, #8
 8002892:	2b00      	cmp	r3, #0
 8002894:	d009      	beq.n	80028aa <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002896:	4b16      	ldr	r3, [pc, #88]	; (80028f0 <HAL_RCC_ClockConfig+0x2e8>)
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	691b      	ldr	r3, [r3, #16]
 80028a2:	00db      	lsls	r3, r3, #3
 80028a4:	4912      	ldr	r1, [pc, #72]	; (80028f0 <HAL_RCC_ClockConfig+0x2e8>)
 80028a6:	4313      	orrs	r3, r2
 80028a8:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80028aa:	f000 f829 	bl	8002900 <HAL_RCC_GetSysClockFreq>
 80028ae:	4601      	mov	r1, r0
 80028b0:	4b0f      	ldr	r3, [pc, #60]	; (80028f0 <HAL_RCC_ClockConfig+0x2e8>)
 80028b2:	685b      	ldr	r3, [r3, #4]
 80028b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028b8:	22f0      	movs	r2, #240	; 0xf0
 80028ba:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028bc:	693a      	ldr	r2, [r7, #16]
 80028be:	fa92 f2a2 	rbit	r2, r2
 80028c2:	60fa      	str	r2, [r7, #12]
  return result;
 80028c4:	68fa      	ldr	r2, [r7, #12]
 80028c6:	fab2 f282 	clz	r2, r2
 80028ca:	b2d2      	uxtb	r2, r2
 80028cc:	40d3      	lsrs	r3, r2
 80028ce:	4a09      	ldr	r2, [pc, #36]	; (80028f4 <HAL_RCC_ClockConfig+0x2ec>)
 80028d0:	5cd3      	ldrb	r3, [r2, r3]
 80028d2:	fa21 f303 	lsr.w	r3, r1, r3
 80028d6:	4a08      	ldr	r2, [pc, #32]	; (80028f8 <HAL_RCC_ClockConfig+0x2f0>)
 80028d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80028da:	4b08      	ldr	r3, [pc, #32]	; (80028fc <HAL_RCC_ClockConfig+0x2f4>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4618      	mov	r0, r3
 80028e0:	f7fe fa84 	bl	8000dec <HAL_InitTick>
  
  return HAL_OK;
 80028e4:	2300      	movs	r3, #0
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3778      	adds	r7, #120	; 0x78
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	40021000 	.word	0x40021000
 80028f4:	080087d4 	.word	0x080087d4
 80028f8:	20000000 	.word	0x20000000
 80028fc:	20000004 	.word	0x20000004

08002900 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002900:	b480      	push	{r7}
 8002902:	b08b      	sub	sp, #44	; 0x2c
 8002904:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002906:	2300      	movs	r3, #0
 8002908:	61fb      	str	r3, [r7, #28]
 800290a:	2300      	movs	r3, #0
 800290c:	61bb      	str	r3, [r7, #24]
 800290e:	2300      	movs	r3, #0
 8002910:	627b      	str	r3, [r7, #36]	; 0x24
 8002912:	2300      	movs	r3, #0
 8002914:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002916:	2300      	movs	r3, #0
 8002918:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800291a:	4b29      	ldr	r3, [pc, #164]	; (80029c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002920:	69fb      	ldr	r3, [r7, #28]
 8002922:	f003 030c 	and.w	r3, r3, #12
 8002926:	2b04      	cmp	r3, #4
 8002928:	d002      	beq.n	8002930 <HAL_RCC_GetSysClockFreq+0x30>
 800292a:	2b08      	cmp	r3, #8
 800292c:	d003      	beq.n	8002936 <HAL_RCC_GetSysClockFreq+0x36>
 800292e:	e03c      	b.n	80029aa <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002930:	4b24      	ldr	r3, [pc, #144]	; (80029c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002932:	623b      	str	r3, [r7, #32]
      break;
 8002934:	e03c      	b.n	80029b0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800293c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002940:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002942:	68ba      	ldr	r2, [r7, #8]
 8002944:	fa92 f2a2 	rbit	r2, r2
 8002948:	607a      	str	r2, [r7, #4]
  return result;
 800294a:	687a      	ldr	r2, [r7, #4]
 800294c:	fab2 f282 	clz	r2, r2
 8002950:	b2d2      	uxtb	r2, r2
 8002952:	40d3      	lsrs	r3, r2
 8002954:	4a1c      	ldr	r2, [pc, #112]	; (80029c8 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002956:	5cd3      	ldrb	r3, [r2, r3]
 8002958:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800295a:	4b19      	ldr	r3, [pc, #100]	; (80029c0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800295c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800295e:	f003 030f 	and.w	r3, r3, #15
 8002962:	220f      	movs	r2, #15
 8002964:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002966:	693a      	ldr	r2, [r7, #16]
 8002968:	fa92 f2a2 	rbit	r2, r2
 800296c:	60fa      	str	r2, [r7, #12]
  return result;
 800296e:	68fa      	ldr	r2, [r7, #12]
 8002970:	fab2 f282 	clz	r2, r2
 8002974:	b2d2      	uxtb	r2, r2
 8002976:	40d3      	lsrs	r3, r2
 8002978:	4a14      	ldr	r2, [pc, #80]	; (80029cc <HAL_RCC_GetSysClockFreq+0xcc>)
 800297a:	5cd3      	ldrb	r3, [r2, r3]
 800297c:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800297e:	69fb      	ldr	r3, [r7, #28]
 8002980:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d008      	beq.n	800299a <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002988:	4a0e      	ldr	r2, [pc, #56]	; (80029c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 800298a:	69bb      	ldr	r3, [r7, #24]
 800298c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	fb02 f303 	mul.w	r3, r2, r3
 8002996:	627b      	str	r3, [r7, #36]	; 0x24
 8002998:	e004      	b.n	80029a4 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	4a0c      	ldr	r2, [pc, #48]	; (80029d0 <HAL_RCC_GetSysClockFreq+0xd0>)
 800299e:	fb02 f303 	mul.w	r3, r2, r3
 80029a2:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80029a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a6:	623b      	str	r3, [r7, #32]
      break;
 80029a8:	e002      	b.n	80029b0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80029aa:	4b06      	ldr	r3, [pc, #24]	; (80029c4 <HAL_RCC_GetSysClockFreq+0xc4>)
 80029ac:	623b      	str	r3, [r7, #32]
      break;
 80029ae:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029b0:	6a3b      	ldr	r3, [r7, #32]
}
 80029b2:	4618      	mov	r0, r3
 80029b4:	372c      	adds	r7, #44	; 0x2c
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr
 80029be:	bf00      	nop
 80029c0:	40021000 	.word	0x40021000
 80029c4:	007a1200 	.word	0x007a1200
 80029c8:	080087ec 	.word	0x080087ec
 80029cc:	080087fc 	.word	0x080087fc
 80029d0:	003d0900 	.word	0x003d0900

080029d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029d8:	4b03      	ldr	r3, [pc, #12]	; (80029e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80029da:	681b      	ldr	r3, [r3, #0]
}
 80029dc:	4618      	mov	r0, r3
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	20000000 	.word	0x20000000

080029ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b082      	sub	sp, #8
 80029f0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80029f2:	f7ff ffef 	bl	80029d4 <HAL_RCC_GetHCLKFreq>
 80029f6:	4601      	mov	r1, r0
 80029f8:	4b0b      	ldr	r3, [pc, #44]	; (8002a28 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002a00:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002a04:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a06:	687a      	ldr	r2, [r7, #4]
 8002a08:	fa92 f2a2 	rbit	r2, r2
 8002a0c:	603a      	str	r2, [r7, #0]
  return result;
 8002a0e:	683a      	ldr	r2, [r7, #0]
 8002a10:	fab2 f282 	clz	r2, r2
 8002a14:	b2d2      	uxtb	r2, r2
 8002a16:	40d3      	lsrs	r3, r2
 8002a18:	4a04      	ldr	r2, [pc, #16]	; (8002a2c <HAL_RCC_GetPCLK1Freq+0x40>)
 8002a1a:	5cd3      	ldrb	r3, [r2, r3]
 8002a1c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8002a20:	4618      	mov	r0, r3
 8002a22:	3708      	adds	r7, #8
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}
 8002a28:	40021000 	.word	0x40021000
 8002a2c:	080087e4 	.word	0x080087e4

08002a30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b082      	sub	sp, #8
 8002a34:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002a36:	f7ff ffcd 	bl	80029d4 <HAL_RCC_GetHCLKFreq>
 8002a3a:	4601      	mov	r1, r0
 8002a3c:	4b0b      	ldr	r3, [pc, #44]	; (8002a6c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002a44:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002a48:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	fa92 f2a2 	rbit	r2, r2
 8002a50:	603a      	str	r2, [r7, #0]
  return result;
 8002a52:	683a      	ldr	r2, [r7, #0]
 8002a54:	fab2 f282 	clz	r2, r2
 8002a58:	b2d2      	uxtb	r2, r2
 8002a5a:	40d3      	lsrs	r3, r2
 8002a5c:	4a04      	ldr	r2, [pc, #16]	; (8002a70 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002a5e:	5cd3      	ldrb	r3, [r2, r3]
 8002a60:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002a64:	4618      	mov	r0, r3
 8002a66:	3708      	adds	r7, #8
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	40021000 	.word	0x40021000
 8002a70:	080087e4 	.word	0x080087e4

08002a74 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b083      	sub	sp, #12
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
 8002a7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	220f      	movs	r2, #15
 8002a82:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002a84:	4b12      	ldr	r3, [pc, #72]	; (8002ad0 <HAL_RCC_GetClockConfig+0x5c>)
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	f003 0203 	and.w	r2, r3, #3
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8002a90:	4b0f      	ldr	r3, [pc, #60]	; (8002ad0 <HAL_RCC_GetClockConfig+0x5c>)
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8002a9c:	4b0c      	ldr	r3, [pc, #48]	; (8002ad0 <HAL_RCC_GetClockConfig+0x5c>)
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002aa8:	4b09      	ldr	r3, [pc, #36]	; (8002ad0 <HAL_RCC_GetClockConfig+0x5c>)
 8002aaa:	685b      	ldr	r3, [r3, #4]
 8002aac:	08db      	lsrs	r3, r3, #3
 8002aae:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8002ab6:	4b07      	ldr	r3, [pc, #28]	; (8002ad4 <HAL_RCC_GetClockConfig+0x60>)
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f003 0207 	and.w	r2, r3, #7
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	601a      	str	r2, [r3, #0]
}
 8002ac2:	bf00      	nop
 8002ac4:	370c      	adds	r7, #12
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002acc:	4770      	bx	lr
 8002ace:	bf00      	nop
 8002ad0:	40021000 	.word	0x40021000
 8002ad4:	40022000 	.word	0x40022000

08002ad8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b092      	sub	sp, #72	; 0x48
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	f000 80d4 	beq.w	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002afc:	4b4e      	ldr	r3, [pc, #312]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002afe:	69db      	ldr	r3, [r3, #28]
 8002b00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d10e      	bne.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b08:	4b4b      	ldr	r3, [pc, #300]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b0a:	69db      	ldr	r3, [r3, #28]
 8002b0c:	4a4a      	ldr	r2, [pc, #296]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b12:	61d3      	str	r3, [r2, #28]
 8002b14:	4b48      	ldr	r3, [pc, #288]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b16:	69db      	ldr	r3, [r3, #28]
 8002b18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b1c:	60bb      	str	r3, [r7, #8]
 8002b1e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b20:	2301      	movs	r3, #1
 8002b22:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b26:	4b45      	ldr	r3, [pc, #276]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d118      	bne.n	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b32:	4b42      	ldr	r3, [pc, #264]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a41      	ldr	r2, [pc, #260]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002b38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b3c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b3e:	f7fe fa95 	bl	800106c <HAL_GetTick>
 8002b42:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b44:	e008      	b.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b46:	f7fe fa91 	bl	800106c <HAL_GetTick>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002b4e:	1ad3      	subs	r3, r2, r3
 8002b50:	2b64      	cmp	r3, #100	; 0x64
 8002b52:	d901      	bls.n	8002b58 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002b54:	2303      	movs	r3, #3
 8002b56:	e14b      	b.n	8002df0 <HAL_RCCEx_PeriphCLKConfig+0x318>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b58:	4b38      	ldr	r3, [pc, #224]	; (8002c3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d0f0      	beq.n	8002b46 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002b64:	4b34      	ldr	r3, [pc, #208]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b66:	6a1b      	ldr	r3, [r3, #32]
 8002b68:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b6c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002b6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	f000 8084 	beq.w	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b7e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002b80:	429a      	cmp	r2, r3
 8002b82:	d07c      	beq.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b84:	4b2c      	ldr	r3, [pc, #176]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b86:	6a1b      	ldr	r3, [r3, #32]
 8002b88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b8c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002b8e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002b92:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b96:	fa93 f3a3 	rbit	r3, r3
 8002b9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8002b9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b9e:	fab3 f383 	clz	r3, r3
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	461a      	mov	r2, r3
 8002ba6:	4b26      	ldr	r3, [pc, #152]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002ba8:	4413      	add	r3, r2
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	461a      	mov	r2, r3
 8002bae:	2301      	movs	r3, #1
 8002bb0:	6013      	str	r3, [r2, #0]
 8002bb2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002bb6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bba:	fa93 f3a3 	rbit	r3, r3
 8002bbe:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002bc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002bc2:	fab3 f383 	clz	r3, r3
 8002bc6:	b2db      	uxtb	r3, r3
 8002bc8:	461a      	mov	r2, r3
 8002bca:	4b1d      	ldr	r3, [pc, #116]	; (8002c40 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002bcc:	4413      	add	r3, r2
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002bd6:	4a18      	ldr	r2, [pc, #96]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002bd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bda:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002bdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bde:	f003 0301 	and.w	r3, r3, #1
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d04b      	beq.n	8002c7e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002be6:	f7fe fa41 	bl	800106c <HAL_GetTick>
 8002bea:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bec:	e00a      	b.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bee:	f7fe fa3d 	bl	800106c <HAL_GetTick>
 8002bf2:	4602      	mov	r2, r0
 8002bf4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002bf6:	1ad3      	subs	r3, r2, r3
 8002bf8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d901      	bls.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8002c00:	2303      	movs	r3, #3
 8002c02:	e0f5      	b.n	8002df0 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8002c04:	2302      	movs	r3, #2
 8002c06:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c0a:	fa93 f3a3 	rbit	r3, r3
 8002c0e:	627b      	str	r3, [r7, #36]	; 0x24
 8002c10:	2302      	movs	r3, #2
 8002c12:	623b      	str	r3, [r7, #32]
 8002c14:	6a3b      	ldr	r3, [r7, #32]
 8002c16:	fa93 f3a3 	rbit	r3, r3
 8002c1a:	61fb      	str	r3, [r7, #28]
  return result;
 8002c1c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c1e:	fab3 f383 	clz	r3, r3
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	095b      	lsrs	r3, r3, #5
 8002c26:	b2db      	uxtb	r3, r3
 8002c28:	f043 0302 	orr.w	r3, r3, #2
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	2b02      	cmp	r3, #2
 8002c30:	d108      	bne.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002c32:	4b01      	ldr	r3, [pc, #4]	; (8002c38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002c34:	6a1b      	ldr	r3, [r3, #32]
 8002c36:	e00d      	b.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8002c38:	40021000 	.word	0x40021000
 8002c3c:	40007000 	.word	0x40007000
 8002c40:	10908100 	.word	0x10908100
 8002c44:	2302      	movs	r3, #2
 8002c46:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c48:	69bb      	ldr	r3, [r7, #24]
 8002c4a:	fa93 f3a3 	rbit	r3, r3
 8002c4e:	617b      	str	r3, [r7, #20]
 8002c50:	4b69      	ldr	r3, [pc, #420]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c54:	2202      	movs	r2, #2
 8002c56:	613a      	str	r2, [r7, #16]
 8002c58:	693a      	ldr	r2, [r7, #16]
 8002c5a:	fa92 f2a2 	rbit	r2, r2
 8002c5e:	60fa      	str	r2, [r7, #12]
  return result;
 8002c60:	68fa      	ldr	r2, [r7, #12]
 8002c62:	fab2 f282 	clz	r2, r2
 8002c66:	b2d2      	uxtb	r2, r2
 8002c68:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002c6c:	b2d2      	uxtb	r2, r2
 8002c6e:	f002 021f 	and.w	r2, r2, #31
 8002c72:	2101      	movs	r1, #1
 8002c74:	fa01 f202 	lsl.w	r2, r1, r2
 8002c78:	4013      	ands	r3, r2
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d0b7      	beq.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002c7e:	4b5e      	ldr	r3, [pc, #376]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002c80:	6a1b      	ldr	r3, [r3, #32]
 8002c82:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	685b      	ldr	r3, [r3, #4]
 8002c8a:	495b      	ldr	r1, [pc, #364]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002c90:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d105      	bne.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c98:	4b57      	ldr	r3, [pc, #348]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002c9a:	69db      	ldr	r3, [r3, #28]
 8002c9c:	4a56      	ldr	r2, [pc, #344]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002c9e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ca2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f003 0301 	and.w	r3, r3, #1
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d008      	beq.n	8002cc2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002cb0:	4b51      	ldr	r3, [pc, #324]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002cb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cb4:	f023 0203 	bic.w	r2, r3, #3
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	494e      	ldr	r1, [pc, #312]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f003 0320 	and.w	r3, r3, #32
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d008      	beq.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002cce:	4b4a      	ldr	r3, [pc, #296]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002cd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cd2:	f023 0210 	bic.w	r2, r3, #16
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	68db      	ldr	r3, [r3, #12]
 8002cda:	4947      	ldr	r1, [pc, #284]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d008      	beq.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002cec:	4b42      	ldr	r3, [pc, #264]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cf8:	493f      	ldr	r1, [pc, #252]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002cfa:	4313      	orrs	r3, r2
 8002cfc:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d008      	beq.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002d0a:	4b3b      	ldr	r3, [pc, #236]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d0e:	f023 0220 	bic.w	r2, r3, #32
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	691b      	ldr	r3, [r3, #16]
 8002d16:	4938      	ldr	r1, [pc, #224]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d008      	beq.n	8002d3a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d28:	4b33      	ldr	r3, [pc, #204]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002d2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d2c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	695b      	ldr	r3, [r3, #20]
 8002d34:	4930      	ldr	r1, [pc, #192]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002d36:	4313      	orrs	r3, r2
 8002d38:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d008      	beq.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002d46:	4b2c      	ldr	r3, [pc, #176]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	69db      	ldr	r3, [r3, #28]
 8002d52:	4929      	ldr	r1, [pc, #164]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002d54:	4313      	orrs	r3, r2
 8002d56:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d008      	beq.n	8002d76 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8002d64:	4b24      	ldr	r3, [pc, #144]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002d66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d68:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	699b      	ldr	r3, [r3, #24]
 8002d70:	4921      	ldr	r1, [pc, #132]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002d72:	4313      	orrs	r3, r2
 8002d74:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d008      	beq.n	8002d94 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002d82:	4b1d      	ldr	r3, [pc, #116]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d86:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6a1b      	ldr	r3, [r3, #32]
 8002d8e:	491a      	ldr	r1, [pc, #104]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002d90:	4313      	orrs	r3, r2
 8002d92:	630b      	str	r3, [r1, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d008      	beq.n	8002db2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002da0:	4b15      	ldr	r3, [pc, #84]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dac:	4912      	ldr	r1, [pc, #72]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002dae:	4313      	orrs	r3, r2
 8002db0:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d008      	beq.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002dbe:	4b0e      	ldr	r3, [pc, #56]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc2:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dca:	490b      	ldr	r1, [pc, #44]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002dcc:	4313      	orrs	r3, r2
 8002dce:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d008      	beq.n	8002dee <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002ddc:	4b06      	ldr	r3, [pc, #24]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002de8:	4903      	ldr	r1, [pc, #12]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8002dea:	4313      	orrs	r3, r2
 8002dec:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002dee:	2300      	movs	r3, #0
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3748      	adds	r7, #72	; 0x48
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	40021000 	.word	0x40021000

08002dfc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d101      	bne.n	8002e0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e049      	b.n	8002ea2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d106      	bne.n	8002e28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e22:	6878      	ldr	r0, [r7, #4]
 8002e24:	f7fd ff14 	bl	8000c50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2202      	movs	r2, #2
 8002e2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681a      	ldr	r2, [r3, #0]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	3304      	adds	r3, #4
 8002e38:	4619      	mov	r1, r3
 8002e3a:	4610      	mov	r0, r2
 8002e3c:	f000 fcf8 	bl	8003830 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2201      	movs	r2, #1
 8002e44:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2201      	movs	r2, #1
 8002e54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	2201      	movs	r2, #1
 8002e64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	2201      	movs	r2, #1
 8002e74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2201      	movs	r2, #1
 8002e84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ea0:	2300      	movs	r3, #0
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3708      	adds	r7, #8
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
	...

08002eac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b085      	sub	sp, #20
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d001      	beq.n	8002ec4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e03b      	b.n	8002f3c <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2202      	movs	r2, #2
 8002ec8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	68da      	ldr	r2, [r3, #12]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f042 0201 	orr.w	r2, r2, #1
 8002eda:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a19      	ldr	r2, [pc, #100]	; (8002f48 <HAL_TIM_Base_Start_IT+0x9c>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d009      	beq.n	8002efa <HAL_TIM_Base_Start_IT+0x4e>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002eee:	d004      	beq.n	8002efa <HAL_TIM_Base_Start_IT+0x4e>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	4a15      	ldr	r2, [pc, #84]	; (8002f4c <HAL_TIM_Base_Start_IT+0xa0>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d115      	bne.n	8002f26 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	689a      	ldr	r2, [r3, #8]
 8002f00:	4b13      	ldr	r3, [pc, #76]	; (8002f50 <HAL_TIM_Base_Start_IT+0xa4>)
 8002f02:	4013      	ands	r3, r2
 8002f04:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	2b06      	cmp	r3, #6
 8002f0a:	d015      	beq.n	8002f38 <HAL_TIM_Base_Start_IT+0x8c>
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f12:	d011      	beq.n	8002f38 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	681a      	ldr	r2, [r3, #0]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f042 0201 	orr.w	r2, r2, #1
 8002f22:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f24:	e008      	b.n	8002f38 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f042 0201 	orr.w	r2, r2, #1
 8002f34:	601a      	str	r2, [r3, #0]
 8002f36:	e000      	b.n	8002f3a <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f38:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002f3a:	2300      	movs	r3, #0
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3714      	adds	r7, #20
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr
 8002f48:	40012c00 	.word	0x40012c00
 8002f4c:	40014000 	.word	0x40014000
 8002f50:	00010007 	.word	0x00010007

08002f54 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d101      	bne.n	8002f66 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e049      	b.n	8002ffa <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d106      	bne.n	8002f80 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2200      	movs	r2, #0
 8002f76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	f000 f841 	bl	8003002 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2202      	movs	r2, #2
 8002f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	3304      	adds	r3, #4
 8002f90:	4619      	mov	r1, r3
 8002f92:	4610      	mov	r0, r2
 8002f94:	f000 fc4c 	bl	8003830 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2201      	movs	r2, #1
 8002fac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2201      	movs	r2, #1
 8002fbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	2201      	movs	r2, #1
 8002fcc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2201      	movs	r2, #1
 8002fdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2201      	movs	r2, #1
 8002fec:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2201      	movs	r2, #1
 8002ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ff8:	2300      	movs	r3, #0
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3708      	adds	r7, #8
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}

08003002 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003002:	b480      	push	{r7}
 8003004:	b083      	sub	sp, #12
 8003006:	af00      	add	r7, sp, #0
 8003008:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800300a:	bf00      	nop
 800300c:	370c      	adds	r7, #12
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr
	...

08003018 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b084      	sub	sp, #16
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
 8003020:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	2b00      	cmp	r3, #0
 8003026:	d109      	bne.n	800303c <HAL_TIM_PWM_Start+0x24>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800302e:	b2db      	uxtb	r3, r3
 8003030:	2b01      	cmp	r3, #1
 8003032:	bf14      	ite	ne
 8003034:	2301      	movne	r3, #1
 8003036:	2300      	moveq	r3, #0
 8003038:	b2db      	uxtb	r3, r3
 800303a:	e03c      	b.n	80030b6 <HAL_TIM_PWM_Start+0x9e>
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	2b04      	cmp	r3, #4
 8003040:	d109      	bne.n	8003056 <HAL_TIM_PWM_Start+0x3e>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003048:	b2db      	uxtb	r3, r3
 800304a:	2b01      	cmp	r3, #1
 800304c:	bf14      	ite	ne
 800304e:	2301      	movne	r3, #1
 8003050:	2300      	moveq	r3, #0
 8003052:	b2db      	uxtb	r3, r3
 8003054:	e02f      	b.n	80030b6 <HAL_TIM_PWM_Start+0x9e>
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	2b08      	cmp	r3, #8
 800305a:	d109      	bne.n	8003070 <HAL_TIM_PWM_Start+0x58>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003062:	b2db      	uxtb	r3, r3
 8003064:	2b01      	cmp	r3, #1
 8003066:	bf14      	ite	ne
 8003068:	2301      	movne	r3, #1
 800306a:	2300      	moveq	r3, #0
 800306c:	b2db      	uxtb	r3, r3
 800306e:	e022      	b.n	80030b6 <HAL_TIM_PWM_Start+0x9e>
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	2b0c      	cmp	r3, #12
 8003074:	d109      	bne.n	800308a <HAL_TIM_PWM_Start+0x72>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800307c:	b2db      	uxtb	r3, r3
 800307e:	2b01      	cmp	r3, #1
 8003080:	bf14      	ite	ne
 8003082:	2301      	movne	r3, #1
 8003084:	2300      	moveq	r3, #0
 8003086:	b2db      	uxtb	r3, r3
 8003088:	e015      	b.n	80030b6 <HAL_TIM_PWM_Start+0x9e>
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	2b10      	cmp	r3, #16
 800308e:	d109      	bne.n	80030a4 <HAL_TIM_PWM_Start+0x8c>
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003096:	b2db      	uxtb	r3, r3
 8003098:	2b01      	cmp	r3, #1
 800309a:	bf14      	ite	ne
 800309c:	2301      	movne	r3, #1
 800309e:	2300      	moveq	r3, #0
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	e008      	b.n	80030b6 <HAL_TIM_PWM_Start+0x9e>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	bf14      	ite	ne
 80030b0:	2301      	movne	r3, #1
 80030b2:	2300      	moveq	r3, #0
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d001      	beq.n	80030be <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	e083      	b.n	80031c6 <HAL_TIM_PWM_Start+0x1ae>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d104      	bne.n	80030ce <HAL_TIM_PWM_Start+0xb6>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2202      	movs	r2, #2
 80030c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80030cc:	e023      	b.n	8003116 <HAL_TIM_PWM_Start+0xfe>
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	2b04      	cmp	r3, #4
 80030d2:	d104      	bne.n	80030de <HAL_TIM_PWM_Start+0xc6>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2202      	movs	r2, #2
 80030d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80030dc:	e01b      	b.n	8003116 <HAL_TIM_PWM_Start+0xfe>
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	2b08      	cmp	r3, #8
 80030e2:	d104      	bne.n	80030ee <HAL_TIM_PWM_Start+0xd6>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2202      	movs	r2, #2
 80030e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80030ec:	e013      	b.n	8003116 <HAL_TIM_PWM_Start+0xfe>
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	2b0c      	cmp	r3, #12
 80030f2:	d104      	bne.n	80030fe <HAL_TIM_PWM_Start+0xe6>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2202      	movs	r2, #2
 80030f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80030fc:	e00b      	b.n	8003116 <HAL_TIM_PWM_Start+0xfe>
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	2b10      	cmp	r3, #16
 8003102:	d104      	bne.n	800310e <HAL_TIM_PWM_Start+0xf6>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2202      	movs	r2, #2
 8003108:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800310c:	e003      	b.n	8003116 <HAL_TIM_PWM_Start+0xfe>
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2202      	movs	r2, #2
 8003112:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	2201      	movs	r2, #1
 800311c:	6839      	ldr	r1, [r7, #0]
 800311e:	4618      	mov	r0, r3
 8003120:	f000 ff34 	bl	8003f8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a29      	ldr	r2, [pc, #164]	; (80031d0 <HAL_TIM_PWM_Start+0x1b8>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d00e      	beq.n	800314c <HAL_TIM_PWM_Start+0x134>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a28      	ldr	r2, [pc, #160]	; (80031d4 <HAL_TIM_PWM_Start+0x1bc>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d009      	beq.n	800314c <HAL_TIM_PWM_Start+0x134>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a26      	ldr	r2, [pc, #152]	; (80031d8 <HAL_TIM_PWM_Start+0x1c0>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d004      	beq.n	800314c <HAL_TIM_PWM_Start+0x134>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a25      	ldr	r2, [pc, #148]	; (80031dc <HAL_TIM_PWM_Start+0x1c4>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d101      	bne.n	8003150 <HAL_TIM_PWM_Start+0x138>
 800314c:	2301      	movs	r3, #1
 800314e:	e000      	b.n	8003152 <HAL_TIM_PWM_Start+0x13a>
 8003150:	2300      	movs	r3, #0
 8003152:	2b00      	cmp	r3, #0
 8003154:	d007      	beq.n	8003166 <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003164:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a19      	ldr	r2, [pc, #100]	; (80031d0 <HAL_TIM_PWM_Start+0x1b8>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d009      	beq.n	8003184 <HAL_TIM_PWM_Start+0x16c>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003178:	d004      	beq.n	8003184 <HAL_TIM_PWM_Start+0x16c>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a15      	ldr	r2, [pc, #84]	; (80031d4 <HAL_TIM_PWM_Start+0x1bc>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d115      	bne.n	80031b0 <HAL_TIM_PWM_Start+0x198>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	689a      	ldr	r2, [r3, #8]
 800318a:	4b15      	ldr	r3, [pc, #84]	; (80031e0 <HAL_TIM_PWM_Start+0x1c8>)
 800318c:	4013      	ands	r3, r2
 800318e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2b06      	cmp	r3, #6
 8003194:	d015      	beq.n	80031c2 <HAL_TIM_PWM_Start+0x1aa>
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800319c:	d011      	beq.n	80031c2 <HAL_TIM_PWM_Start+0x1aa>
    {
      __HAL_TIM_ENABLE(htim);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f042 0201 	orr.w	r2, r2, #1
 80031ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031ae:	e008      	b.n	80031c2 <HAL_TIM_PWM_Start+0x1aa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f042 0201 	orr.w	r2, r2, #1
 80031be:	601a      	str	r2, [r3, #0]
 80031c0:	e000      	b.n	80031c4 <HAL_TIM_PWM_Start+0x1ac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031c2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80031c4:	2300      	movs	r3, #0
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3710      	adds	r7, #16
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}
 80031ce:	bf00      	nop
 80031d0:	40012c00 	.word	0x40012c00
 80031d4:	40014000 	.word	0x40014000
 80031d8:	40014400 	.word	0x40014400
 80031dc:	40014800 	.word	0x40014800
 80031e0:	00010007 	.word	0x00010007

080031e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b082      	sub	sp, #8
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	691b      	ldr	r3, [r3, #16]
 80031f2:	f003 0302 	and.w	r3, r3, #2
 80031f6:	2b02      	cmp	r3, #2
 80031f8:	d122      	bne.n	8003240 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	68db      	ldr	r3, [r3, #12]
 8003200:	f003 0302 	and.w	r3, r3, #2
 8003204:	2b02      	cmp	r3, #2
 8003206:	d11b      	bne.n	8003240 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f06f 0202 	mvn.w	r2, #2
 8003210:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2201      	movs	r2, #1
 8003216:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	699b      	ldr	r3, [r3, #24]
 800321e:	f003 0303 	and.w	r3, r3, #3
 8003222:	2b00      	cmp	r3, #0
 8003224:	d003      	beq.n	800322e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	f000 fae3 	bl	80037f2 <HAL_TIM_IC_CaptureCallback>
 800322c:	e005      	b.n	800323a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800322e:	6878      	ldr	r0, [r7, #4]
 8003230:	f000 fad5 	bl	80037de <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003234:	6878      	ldr	r0, [r7, #4]
 8003236:	f000 fae6 	bl	8003806 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2200      	movs	r2, #0
 800323e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	691b      	ldr	r3, [r3, #16]
 8003246:	f003 0304 	and.w	r3, r3, #4
 800324a:	2b04      	cmp	r3, #4
 800324c:	d122      	bne.n	8003294 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	68db      	ldr	r3, [r3, #12]
 8003254:	f003 0304 	and.w	r3, r3, #4
 8003258:	2b04      	cmp	r3, #4
 800325a:	d11b      	bne.n	8003294 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f06f 0204 	mvn.w	r2, #4
 8003264:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2202      	movs	r2, #2
 800326a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	699b      	ldr	r3, [r3, #24]
 8003272:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003276:	2b00      	cmp	r3, #0
 8003278:	d003      	beq.n	8003282 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800327a:	6878      	ldr	r0, [r7, #4]
 800327c:	f000 fab9 	bl	80037f2 <HAL_TIM_IC_CaptureCallback>
 8003280:	e005      	b.n	800328e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f000 faab 	bl	80037de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f000 fabc 	bl	8003806 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2200      	movs	r2, #0
 8003292:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	691b      	ldr	r3, [r3, #16]
 800329a:	f003 0308 	and.w	r3, r3, #8
 800329e:	2b08      	cmp	r3, #8
 80032a0:	d122      	bne.n	80032e8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	f003 0308 	and.w	r3, r3, #8
 80032ac:	2b08      	cmp	r3, #8
 80032ae:	d11b      	bne.n	80032e8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f06f 0208 	mvn.w	r2, #8
 80032b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	2204      	movs	r2, #4
 80032be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	69db      	ldr	r3, [r3, #28]
 80032c6:	f003 0303 	and.w	r3, r3, #3
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d003      	beq.n	80032d6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f000 fa8f 	bl	80037f2 <HAL_TIM_IC_CaptureCallback>
 80032d4:	e005      	b.n	80032e2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	f000 fa81 	bl	80037de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f000 fa92 	bl	8003806 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2200      	movs	r2, #0
 80032e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	691b      	ldr	r3, [r3, #16]
 80032ee:	f003 0310 	and.w	r3, r3, #16
 80032f2:	2b10      	cmp	r3, #16
 80032f4:	d122      	bne.n	800333c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	f003 0310 	and.w	r3, r3, #16
 8003300:	2b10      	cmp	r3, #16
 8003302:	d11b      	bne.n	800333c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f06f 0210 	mvn.w	r2, #16
 800330c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2208      	movs	r2, #8
 8003312:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	69db      	ldr	r3, [r3, #28]
 800331a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800331e:	2b00      	cmp	r3, #0
 8003320:	d003      	beq.n	800332a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	f000 fa65 	bl	80037f2 <HAL_TIM_IC_CaptureCallback>
 8003328:	e005      	b.n	8003336 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	f000 fa57 	bl	80037de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003330:	6878      	ldr	r0, [r7, #4]
 8003332:	f000 fa68 	bl	8003806 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	691b      	ldr	r3, [r3, #16]
 8003342:	f003 0301 	and.w	r3, r3, #1
 8003346:	2b01      	cmp	r3, #1
 8003348:	d10e      	bne.n	8003368 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	68db      	ldr	r3, [r3, #12]
 8003350:	f003 0301 	and.w	r3, r3, #1
 8003354:	2b01      	cmp	r3, #1
 8003356:	d107      	bne.n	8003368 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f06f 0201 	mvn.w	r2, #1
 8003360:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	f7fd fc26 	bl	8000bb4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	691b      	ldr	r3, [r3, #16]
 800336e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003372:	2b80      	cmp	r3, #128	; 0x80
 8003374:	d10e      	bne.n	8003394 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	68db      	ldr	r3, [r3, #12]
 800337c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003380:	2b80      	cmp	r3, #128	; 0x80
 8003382:	d107      	bne.n	8003394 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800338c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f000 fe92 	bl	80040b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	691b      	ldr	r3, [r3, #16]
 800339a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800339e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033a2:	d10e      	bne.n	80033c2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	68db      	ldr	r3, [r3, #12]
 80033aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033ae:	2b80      	cmp	r3, #128	; 0x80
 80033b0:	d107      	bne.n	80033c2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80033ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80033bc:	6878      	ldr	r0, [r7, #4]
 80033be:	f000 fe85 	bl	80040cc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	691b      	ldr	r3, [r3, #16]
 80033c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033cc:	2b40      	cmp	r3, #64	; 0x40
 80033ce:	d10e      	bne.n	80033ee <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	68db      	ldr	r3, [r3, #12]
 80033d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033da:	2b40      	cmp	r3, #64	; 0x40
 80033dc:	d107      	bne.n	80033ee <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80033e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80033e8:	6878      	ldr	r0, [r7, #4]
 80033ea:	f000 fa16 	bl	800381a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	691b      	ldr	r3, [r3, #16]
 80033f4:	f003 0320 	and.w	r3, r3, #32
 80033f8:	2b20      	cmp	r3, #32
 80033fa:	d10e      	bne.n	800341a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	68db      	ldr	r3, [r3, #12]
 8003402:	f003 0320 	and.w	r3, r3, #32
 8003406:	2b20      	cmp	r3, #32
 8003408:	d107      	bne.n	800341a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f06f 0220 	mvn.w	r2, #32
 8003412:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003414:	6878      	ldr	r0, [r7, #4]
 8003416:	f000 fe45 	bl	80040a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800341a:	bf00      	nop
 800341c:	3708      	adds	r7, #8
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
	...

08003424 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b086      	sub	sp, #24
 8003428:	af00      	add	r7, sp, #0
 800342a:	60f8      	str	r0, [r7, #12]
 800342c:	60b9      	str	r1, [r7, #8]
 800342e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003430:	2300      	movs	r3, #0
 8003432:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800343a:	2b01      	cmp	r3, #1
 800343c:	d101      	bne.n	8003442 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800343e:	2302      	movs	r3, #2
 8003440:	e0ff      	b.n	8003642 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	2201      	movs	r2, #1
 8003446:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2b14      	cmp	r3, #20
 800344e:	f200 80f0 	bhi.w	8003632 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003452:	a201      	add	r2, pc, #4	; (adr r2, 8003458 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003458:	080034ad 	.word	0x080034ad
 800345c:	08003633 	.word	0x08003633
 8003460:	08003633 	.word	0x08003633
 8003464:	08003633 	.word	0x08003633
 8003468:	080034ed 	.word	0x080034ed
 800346c:	08003633 	.word	0x08003633
 8003470:	08003633 	.word	0x08003633
 8003474:	08003633 	.word	0x08003633
 8003478:	0800352f 	.word	0x0800352f
 800347c:	08003633 	.word	0x08003633
 8003480:	08003633 	.word	0x08003633
 8003484:	08003633 	.word	0x08003633
 8003488:	0800356f 	.word	0x0800356f
 800348c:	08003633 	.word	0x08003633
 8003490:	08003633 	.word	0x08003633
 8003494:	08003633 	.word	0x08003633
 8003498:	080035b1 	.word	0x080035b1
 800349c:	08003633 	.word	0x08003633
 80034a0:	08003633 	.word	0x08003633
 80034a4:	08003633 	.word	0x08003633
 80034a8:	080035f1 	.word	0x080035f1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	68b9      	ldr	r1, [r7, #8]
 80034b2:	4618      	mov	r0, r3
 80034b4:	f000 fa2a 	bl	800390c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	699a      	ldr	r2, [r3, #24]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f042 0208 	orr.w	r2, r2, #8
 80034c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	699a      	ldr	r2, [r3, #24]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f022 0204 	bic.w	r2, r2, #4
 80034d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	6999      	ldr	r1, [r3, #24]
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	691a      	ldr	r2, [r3, #16]
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	430a      	orrs	r2, r1
 80034e8:	619a      	str	r2, [r3, #24]
      break;
 80034ea:	e0a5      	b.n	8003638 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	68b9      	ldr	r1, [r7, #8]
 80034f2:	4618      	mov	r0, r3
 80034f4:	f000 fa90 	bl	8003a18 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	699a      	ldr	r2, [r3, #24]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003506:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	699a      	ldr	r2, [r3, #24]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003516:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	6999      	ldr	r1, [r3, #24]
 800351e:	68bb      	ldr	r3, [r7, #8]
 8003520:	691b      	ldr	r3, [r3, #16]
 8003522:	021a      	lsls	r2, r3, #8
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	430a      	orrs	r2, r1
 800352a:	619a      	str	r2, [r3, #24]
      break;
 800352c:	e084      	b.n	8003638 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	68b9      	ldr	r1, [r7, #8]
 8003534:	4618      	mov	r0, r3
 8003536:	f000 faef 	bl	8003b18 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	69da      	ldr	r2, [r3, #28]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f042 0208 	orr.w	r2, r2, #8
 8003548:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	69da      	ldr	r2, [r3, #28]
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f022 0204 	bic.w	r2, r2, #4
 8003558:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	69d9      	ldr	r1, [r3, #28]
 8003560:	68bb      	ldr	r3, [r7, #8]
 8003562:	691a      	ldr	r2, [r3, #16]
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	430a      	orrs	r2, r1
 800356a:	61da      	str	r2, [r3, #28]
      break;
 800356c:	e064      	b.n	8003638 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	68b9      	ldr	r1, [r7, #8]
 8003574:	4618      	mov	r0, r3
 8003576:	f000 fb4d 	bl	8003c14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	69da      	ldr	r2, [r3, #28]
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003588:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	69da      	ldr	r2, [r3, #28]
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003598:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	69d9      	ldr	r1, [r3, #28]
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	691b      	ldr	r3, [r3, #16]
 80035a4:	021a      	lsls	r2, r3, #8
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	430a      	orrs	r2, r1
 80035ac:	61da      	str	r2, [r3, #28]
      break;
 80035ae:	e043      	b.n	8003638 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	68b9      	ldr	r1, [r7, #8]
 80035b6:	4618      	mov	r0, r3
 80035b8:	f000 fb90 	bl	8003cdc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f042 0208 	orr.w	r2, r2, #8
 80035ca:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f022 0204 	bic.w	r2, r2, #4
 80035da:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	691a      	ldr	r2, [r3, #16]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	430a      	orrs	r2, r1
 80035ec:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80035ee:	e023      	b.n	8003638 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	68b9      	ldr	r1, [r7, #8]
 80035f6:	4618      	mov	r0, r3
 80035f8:	f000 fbce 	bl	8003d98 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800360a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800361a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	691b      	ldr	r3, [r3, #16]
 8003626:	021a      	lsls	r2, r3, #8
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	430a      	orrs	r2, r1
 800362e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003630:	e002      	b.n	8003638 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8003632:	2301      	movs	r3, #1
 8003634:	75fb      	strb	r3, [r7, #23]
      break;
 8003636:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2200      	movs	r2, #0
 800363c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003640:	7dfb      	ldrb	r3, [r7, #23]
}
 8003642:	4618      	mov	r0, r3
 8003644:	3718      	adds	r7, #24
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}
 800364a:	bf00      	nop

0800364c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b084      	sub	sp, #16
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
 8003654:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003656:	2300      	movs	r3, #0
 8003658:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003660:	2b01      	cmp	r3, #1
 8003662:	d101      	bne.n	8003668 <HAL_TIM_ConfigClockSource+0x1c>
 8003664:	2302      	movs	r3, #2
 8003666:	e0b6      	b.n	80037d6 <HAL_TIM_ConfigClockSource+0x18a>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2201      	movs	r2, #1
 800366c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2202      	movs	r2, #2
 8003674:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	689b      	ldr	r3, [r3, #8]
 800367e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003686:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800368a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003692:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	68ba      	ldr	r2, [r7, #8]
 800369a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036a4:	d03e      	beq.n	8003724 <HAL_TIM_ConfigClockSource+0xd8>
 80036a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036aa:	f200 8087 	bhi.w	80037bc <HAL_TIM_ConfigClockSource+0x170>
 80036ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036b2:	f000 8086 	beq.w	80037c2 <HAL_TIM_ConfigClockSource+0x176>
 80036b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036ba:	d87f      	bhi.n	80037bc <HAL_TIM_ConfigClockSource+0x170>
 80036bc:	2b70      	cmp	r3, #112	; 0x70
 80036be:	d01a      	beq.n	80036f6 <HAL_TIM_ConfigClockSource+0xaa>
 80036c0:	2b70      	cmp	r3, #112	; 0x70
 80036c2:	d87b      	bhi.n	80037bc <HAL_TIM_ConfigClockSource+0x170>
 80036c4:	2b60      	cmp	r3, #96	; 0x60
 80036c6:	d050      	beq.n	800376a <HAL_TIM_ConfigClockSource+0x11e>
 80036c8:	2b60      	cmp	r3, #96	; 0x60
 80036ca:	d877      	bhi.n	80037bc <HAL_TIM_ConfigClockSource+0x170>
 80036cc:	2b50      	cmp	r3, #80	; 0x50
 80036ce:	d03c      	beq.n	800374a <HAL_TIM_ConfigClockSource+0xfe>
 80036d0:	2b50      	cmp	r3, #80	; 0x50
 80036d2:	d873      	bhi.n	80037bc <HAL_TIM_ConfigClockSource+0x170>
 80036d4:	2b40      	cmp	r3, #64	; 0x40
 80036d6:	d058      	beq.n	800378a <HAL_TIM_ConfigClockSource+0x13e>
 80036d8:	2b40      	cmp	r3, #64	; 0x40
 80036da:	d86f      	bhi.n	80037bc <HAL_TIM_ConfigClockSource+0x170>
 80036dc:	2b30      	cmp	r3, #48	; 0x30
 80036de:	d064      	beq.n	80037aa <HAL_TIM_ConfigClockSource+0x15e>
 80036e0:	2b30      	cmp	r3, #48	; 0x30
 80036e2:	d86b      	bhi.n	80037bc <HAL_TIM_ConfigClockSource+0x170>
 80036e4:	2b20      	cmp	r3, #32
 80036e6:	d060      	beq.n	80037aa <HAL_TIM_ConfigClockSource+0x15e>
 80036e8:	2b20      	cmp	r3, #32
 80036ea:	d867      	bhi.n	80037bc <HAL_TIM_ConfigClockSource+0x170>
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d05c      	beq.n	80037aa <HAL_TIM_ConfigClockSource+0x15e>
 80036f0:	2b10      	cmp	r3, #16
 80036f2:	d05a      	beq.n	80037aa <HAL_TIM_ConfigClockSource+0x15e>
 80036f4:	e062      	b.n	80037bc <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80036fa:	683b      	ldr	r3, [r7, #0]
 80036fc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003706:	f000 fc21 	bl	8003f4c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003712:	68bb      	ldr	r3, [r7, #8]
 8003714:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003718:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	68ba      	ldr	r2, [r7, #8]
 8003720:	609a      	str	r2, [r3, #8]
      break;
 8003722:	e04f      	b.n	80037c4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003734:	f000 fc0a 	bl	8003f4c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	689a      	ldr	r2, [r3, #8]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003746:	609a      	str	r2, [r3, #8]
      break;
 8003748:	e03c      	b.n	80037c4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003756:	461a      	mov	r2, r3
 8003758:	f000 fb7e 	bl	8003e58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	2150      	movs	r1, #80	; 0x50
 8003762:	4618      	mov	r0, r3
 8003764:	f000 fbd7 	bl	8003f16 <TIM_ITRx_SetConfig>
      break;
 8003768:	e02c      	b.n	80037c4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003776:	461a      	mov	r2, r3
 8003778:	f000 fb9d 	bl	8003eb6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	2160      	movs	r1, #96	; 0x60
 8003782:	4618      	mov	r0, r3
 8003784:	f000 fbc7 	bl	8003f16 <TIM_ITRx_SetConfig>
      break;
 8003788:	e01c      	b.n	80037c4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003796:	461a      	mov	r2, r3
 8003798:	f000 fb5e 	bl	8003e58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	2140      	movs	r1, #64	; 0x40
 80037a2:	4618      	mov	r0, r3
 80037a4:	f000 fbb7 	bl	8003f16 <TIM_ITRx_SetConfig>
      break;
 80037a8:	e00c      	b.n	80037c4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4619      	mov	r1, r3
 80037b4:	4610      	mov	r0, r2
 80037b6:	f000 fbae 	bl	8003f16 <TIM_ITRx_SetConfig>
      break;
 80037ba:	e003      	b.n	80037c4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	73fb      	strb	r3, [r7, #15]
      break;
 80037c0:	e000      	b.n	80037c4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80037c2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2201      	movs	r2, #1
 80037c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2200      	movs	r2, #0
 80037d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80037d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80037d6:	4618      	mov	r0, r3
 80037d8:	3710      	adds	r7, #16
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}

080037de <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037de:	b480      	push	{r7}
 80037e0:	b083      	sub	sp, #12
 80037e2:	af00      	add	r7, sp, #0
 80037e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037e6:	bf00      	nop
 80037e8:	370c      	adds	r7, #12
 80037ea:	46bd      	mov	sp, r7
 80037ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f0:	4770      	bx	lr

080037f2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80037f2:	b480      	push	{r7}
 80037f4:	b083      	sub	sp, #12
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80037fa:	bf00      	nop
 80037fc:	370c      	adds	r7, #12
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr

08003806 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003806:	b480      	push	{r7}
 8003808:	b083      	sub	sp, #12
 800380a:	af00      	add	r7, sp, #0
 800380c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800380e:	bf00      	nop
 8003810:	370c      	adds	r7, #12
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr

0800381a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800381a:	b480      	push	{r7}
 800381c:	b083      	sub	sp, #12
 800381e:	af00      	add	r7, sp, #0
 8003820:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003822:	bf00      	nop
 8003824:	370c      	adds	r7, #12
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr
	...

08003830 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003830:	b480      	push	{r7}
 8003832:	b085      	sub	sp, #20
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
 8003838:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	4a2e      	ldr	r2, [pc, #184]	; (80038fc <TIM_Base_SetConfig+0xcc>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d003      	beq.n	8003850 <TIM_Base_SetConfig+0x20>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800384e:	d108      	bne.n	8003862 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003856:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	68fa      	ldr	r2, [r7, #12]
 800385e:	4313      	orrs	r3, r2
 8003860:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a25      	ldr	r2, [pc, #148]	; (80038fc <TIM_Base_SetConfig+0xcc>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d00f      	beq.n	800388a <TIM_Base_SetConfig+0x5a>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003870:	d00b      	beq.n	800388a <TIM_Base_SetConfig+0x5a>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4a22      	ldr	r2, [pc, #136]	; (8003900 <TIM_Base_SetConfig+0xd0>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d007      	beq.n	800388a <TIM_Base_SetConfig+0x5a>
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	4a21      	ldr	r2, [pc, #132]	; (8003904 <TIM_Base_SetConfig+0xd4>)
 800387e:	4293      	cmp	r3, r2
 8003880:	d003      	beq.n	800388a <TIM_Base_SetConfig+0x5a>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	4a20      	ldr	r2, [pc, #128]	; (8003908 <TIM_Base_SetConfig+0xd8>)
 8003886:	4293      	cmp	r3, r2
 8003888:	d108      	bne.n	800389c <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003890:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	68db      	ldr	r3, [r3, #12]
 8003896:	68fa      	ldr	r2, [r7, #12]
 8003898:	4313      	orrs	r3, r2
 800389a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	695b      	ldr	r3, [r3, #20]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	68fa      	ldr	r2, [r7, #12]
 80038ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	689a      	ldr	r2, [r3, #8]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	4a0e      	ldr	r2, [pc, #56]	; (80038fc <TIM_Base_SetConfig+0xcc>)
 80038c4:	4293      	cmp	r3, r2
 80038c6:	d00b      	beq.n	80038e0 <TIM_Base_SetConfig+0xb0>
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	4a0d      	ldr	r2, [pc, #52]	; (8003900 <TIM_Base_SetConfig+0xd0>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d007      	beq.n	80038e0 <TIM_Base_SetConfig+0xb0>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	4a0c      	ldr	r2, [pc, #48]	; (8003904 <TIM_Base_SetConfig+0xd4>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d003      	beq.n	80038e0 <TIM_Base_SetConfig+0xb0>
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	4a0b      	ldr	r2, [pc, #44]	; (8003908 <TIM_Base_SetConfig+0xd8>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d103      	bne.n	80038e8 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	691a      	ldr	r2, [r3, #16]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	615a      	str	r2, [r3, #20]
}
 80038ee:	bf00      	nop
 80038f0:	3714      	adds	r7, #20
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr
 80038fa:	bf00      	nop
 80038fc:	40012c00 	.word	0x40012c00
 8003900:	40014000 	.word	0x40014000
 8003904:	40014400 	.word	0x40014400
 8003908:	40014800 	.word	0x40014800

0800390c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800390c:	b480      	push	{r7}
 800390e:	b087      	sub	sp, #28
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
 8003914:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6a1b      	ldr	r3, [r3, #32]
 800391a:	f023 0201 	bic.w	r2, r3, #1
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6a1b      	ldr	r3, [r3, #32]
 8003926:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	699b      	ldr	r3, [r3, #24]
 8003932:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800393a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800393e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	f023 0303 	bic.w	r3, r3, #3
 8003946:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	68fa      	ldr	r2, [r7, #12]
 800394e:	4313      	orrs	r3, r2
 8003950:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	f023 0302 	bic.w	r3, r3, #2
 8003958:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	697a      	ldr	r2, [r7, #20]
 8003960:	4313      	orrs	r3, r2
 8003962:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	4a28      	ldr	r2, [pc, #160]	; (8003a08 <TIM_OC1_SetConfig+0xfc>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d00b      	beq.n	8003984 <TIM_OC1_SetConfig+0x78>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	4a27      	ldr	r2, [pc, #156]	; (8003a0c <TIM_OC1_SetConfig+0x100>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d007      	beq.n	8003984 <TIM_OC1_SetConfig+0x78>
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	4a26      	ldr	r2, [pc, #152]	; (8003a10 <TIM_OC1_SetConfig+0x104>)
 8003978:	4293      	cmp	r3, r2
 800397a:	d003      	beq.n	8003984 <TIM_OC1_SetConfig+0x78>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	4a25      	ldr	r2, [pc, #148]	; (8003a14 <TIM_OC1_SetConfig+0x108>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d10c      	bne.n	800399e <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	f023 0308 	bic.w	r3, r3, #8
 800398a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	68db      	ldr	r3, [r3, #12]
 8003990:	697a      	ldr	r2, [r7, #20]
 8003992:	4313      	orrs	r3, r2
 8003994:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	f023 0304 	bic.w	r3, r3, #4
 800399c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4a19      	ldr	r2, [pc, #100]	; (8003a08 <TIM_OC1_SetConfig+0xfc>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d00b      	beq.n	80039be <TIM_OC1_SetConfig+0xb2>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	4a18      	ldr	r2, [pc, #96]	; (8003a0c <TIM_OC1_SetConfig+0x100>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d007      	beq.n	80039be <TIM_OC1_SetConfig+0xb2>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	4a17      	ldr	r2, [pc, #92]	; (8003a10 <TIM_OC1_SetConfig+0x104>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d003      	beq.n	80039be <TIM_OC1_SetConfig+0xb2>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	4a16      	ldr	r2, [pc, #88]	; (8003a14 <TIM_OC1_SetConfig+0x108>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d111      	bne.n	80039e2 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80039c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80039cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	695b      	ldr	r3, [r3, #20]
 80039d2:	693a      	ldr	r2, [r7, #16]
 80039d4:	4313      	orrs	r3, r2
 80039d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	699b      	ldr	r3, [r3, #24]
 80039dc:	693a      	ldr	r2, [r7, #16]
 80039de:	4313      	orrs	r3, r2
 80039e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	693a      	ldr	r2, [r7, #16]
 80039e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	68fa      	ldr	r2, [r7, #12]
 80039ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	685a      	ldr	r2, [r3, #4]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	697a      	ldr	r2, [r7, #20]
 80039fa:	621a      	str	r2, [r3, #32]
}
 80039fc:	bf00      	nop
 80039fe:	371c      	adds	r7, #28
 8003a00:	46bd      	mov	sp, r7
 8003a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a06:	4770      	bx	lr
 8003a08:	40012c00 	.word	0x40012c00
 8003a0c:	40014000 	.word	0x40014000
 8003a10:	40014400 	.word	0x40014400
 8003a14:	40014800 	.word	0x40014800

08003a18 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b087      	sub	sp, #28
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
 8003a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6a1b      	ldr	r3, [r3, #32]
 8003a26:	f023 0210 	bic.w	r2, r3, #16
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a1b      	ldr	r3, [r3, #32]
 8003a32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	699b      	ldr	r3, [r3, #24]
 8003a3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a46:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	021b      	lsls	r3, r3, #8
 8003a5a:	68fa      	ldr	r2, [r7, #12]
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	f023 0320 	bic.w	r3, r3, #32
 8003a66:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	011b      	lsls	r3, r3, #4
 8003a6e:	697a      	ldr	r2, [r7, #20]
 8003a70:	4313      	orrs	r3, r2
 8003a72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	4a24      	ldr	r2, [pc, #144]	; (8003b08 <TIM_OC2_SetConfig+0xf0>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d10d      	bne.n	8003a98 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a82:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	011b      	lsls	r3, r3, #4
 8003a8a:	697a      	ldr	r2, [r7, #20]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a96:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	4a1b      	ldr	r2, [pc, #108]	; (8003b08 <TIM_OC2_SetConfig+0xf0>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d00b      	beq.n	8003ab8 <TIM_OC2_SetConfig+0xa0>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	4a1a      	ldr	r2, [pc, #104]	; (8003b0c <TIM_OC2_SetConfig+0xf4>)
 8003aa4:	4293      	cmp	r3, r2
 8003aa6:	d007      	beq.n	8003ab8 <TIM_OC2_SetConfig+0xa0>
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	4a19      	ldr	r2, [pc, #100]	; (8003b10 <TIM_OC2_SetConfig+0xf8>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d003      	beq.n	8003ab8 <TIM_OC2_SetConfig+0xa0>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	4a18      	ldr	r2, [pc, #96]	; (8003b14 <TIM_OC2_SetConfig+0xfc>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d113      	bne.n	8003ae0 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003abe:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003ac0:	693b      	ldr	r3, [r7, #16]
 8003ac2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003ac6:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	695b      	ldr	r3, [r3, #20]
 8003acc:	009b      	lsls	r3, r3, #2
 8003ace:	693a      	ldr	r2, [r7, #16]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	699b      	ldr	r3, [r3, #24]
 8003ad8:	009b      	lsls	r3, r3, #2
 8003ada:	693a      	ldr	r2, [r7, #16]
 8003adc:	4313      	orrs	r3, r2
 8003ade:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	693a      	ldr	r2, [r7, #16]
 8003ae4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	68fa      	ldr	r2, [r7, #12]
 8003aea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	685a      	ldr	r2, [r3, #4]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	697a      	ldr	r2, [r7, #20]
 8003af8:	621a      	str	r2, [r3, #32]
}
 8003afa:	bf00      	nop
 8003afc:	371c      	adds	r7, #28
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr
 8003b06:	bf00      	nop
 8003b08:	40012c00 	.word	0x40012c00
 8003b0c:	40014000 	.word	0x40014000
 8003b10:	40014400 	.word	0x40014400
 8003b14:	40014800 	.word	0x40014800

08003b18 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b18:	b480      	push	{r7}
 8003b1a:	b087      	sub	sp, #28
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
 8003b20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6a1b      	ldr	r3, [r3, #32]
 8003b26:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6a1b      	ldr	r3, [r3, #32]
 8003b32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	69db      	ldr	r3, [r3, #28]
 8003b3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	f023 0303 	bic.w	r3, r3, #3
 8003b52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	68fa      	ldr	r2, [r7, #12]
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003b64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	689b      	ldr	r3, [r3, #8]
 8003b6a:	021b      	lsls	r3, r3, #8
 8003b6c:	697a      	ldr	r2, [r7, #20]
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	4a23      	ldr	r2, [pc, #140]	; (8003c04 <TIM_OC3_SetConfig+0xec>)
 8003b76:	4293      	cmp	r3, r2
 8003b78:	d10d      	bne.n	8003b96 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003b80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	021b      	lsls	r3, r3, #8
 8003b88:	697a      	ldr	r2, [r7, #20]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003b94:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	4a1a      	ldr	r2, [pc, #104]	; (8003c04 <TIM_OC3_SetConfig+0xec>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d00b      	beq.n	8003bb6 <TIM_OC3_SetConfig+0x9e>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	4a19      	ldr	r2, [pc, #100]	; (8003c08 <TIM_OC3_SetConfig+0xf0>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d007      	beq.n	8003bb6 <TIM_OC3_SetConfig+0x9e>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	4a18      	ldr	r2, [pc, #96]	; (8003c0c <TIM_OC3_SetConfig+0xf4>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d003      	beq.n	8003bb6 <TIM_OC3_SetConfig+0x9e>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	4a17      	ldr	r2, [pc, #92]	; (8003c10 <TIM_OC3_SetConfig+0xf8>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d113      	bne.n	8003bde <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003bb6:	693b      	ldr	r3, [r7, #16]
 8003bb8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003bbc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003bbe:	693b      	ldr	r3, [r7, #16]
 8003bc0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003bc4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	695b      	ldr	r3, [r3, #20]
 8003bca:	011b      	lsls	r3, r3, #4
 8003bcc:	693a      	ldr	r2, [r7, #16]
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	699b      	ldr	r3, [r3, #24]
 8003bd6:	011b      	lsls	r3, r3, #4
 8003bd8:	693a      	ldr	r2, [r7, #16]
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	693a      	ldr	r2, [r7, #16]
 8003be2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	68fa      	ldr	r2, [r7, #12]
 8003be8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003bea:	683b      	ldr	r3, [r7, #0]
 8003bec:	685a      	ldr	r2, [r3, #4]
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	697a      	ldr	r2, [r7, #20]
 8003bf6:	621a      	str	r2, [r3, #32]
}
 8003bf8:	bf00      	nop
 8003bfa:	371c      	adds	r7, #28
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c02:	4770      	bx	lr
 8003c04:	40012c00 	.word	0x40012c00
 8003c08:	40014000 	.word	0x40014000
 8003c0c:	40014400 	.word	0x40014400
 8003c10:	40014800 	.word	0x40014800

08003c14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b087      	sub	sp, #28
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
 8003c1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a1b      	ldr	r3, [r3, #32]
 8003c22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a1b      	ldr	r3, [r3, #32]
 8003c2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	69db      	ldr	r3, [r3, #28]
 8003c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003c46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	021b      	lsls	r3, r3, #8
 8003c56:	68fa      	ldr	r2, [r7, #12]
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003c62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	031b      	lsls	r3, r3, #12
 8003c6a:	693a      	ldr	r2, [r7, #16]
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	4a16      	ldr	r2, [pc, #88]	; (8003ccc <TIM_OC4_SetConfig+0xb8>)
 8003c74:	4293      	cmp	r3, r2
 8003c76:	d00b      	beq.n	8003c90 <TIM_OC4_SetConfig+0x7c>
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	4a15      	ldr	r2, [pc, #84]	; (8003cd0 <TIM_OC4_SetConfig+0xbc>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d007      	beq.n	8003c90 <TIM_OC4_SetConfig+0x7c>
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	4a14      	ldr	r2, [pc, #80]	; (8003cd4 <TIM_OC4_SetConfig+0xc0>)
 8003c84:	4293      	cmp	r3, r2
 8003c86:	d003      	beq.n	8003c90 <TIM_OC4_SetConfig+0x7c>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	4a13      	ldr	r2, [pc, #76]	; (8003cd8 <TIM_OC4_SetConfig+0xc4>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d109      	bne.n	8003ca4 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003c96:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	695b      	ldr	r3, [r3, #20]
 8003c9c:	019b      	lsls	r3, r3, #6
 8003c9e:	697a      	ldr	r2, [r7, #20]
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	697a      	ldr	r2, [r7, #20]
 8003ca8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	68fa      	ldr	r2, [r7, #12]
 8003cae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	685a      	ldr	r2, [r3, #4]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	693a      	ldr	r2, [r7, #16]
 8003cbc:	621a      	str	r2, [r3, #32]
}
 8003cbe:	bf00      	nop
 8003cc0:	371c      	adds	r7, #28
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc8:	4770      	bx	lr
 8003cca:	bf00      	nop
 8003ccc:	40012c00 	.word	0x40012c00
 8003cd0:	40014000 	.word	0x40014000
 8003cd4:	40014400 	.word	0x40014400
 8003cd8:	40014800 	.word	0x40014800

08003cdc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b087      	sub	sp, #28
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6a1b      	ldr	r3, [r3, #32]
 8003cea:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6a1b      	ldr	r3, [r3, #32]
 8003cf6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d0e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	68fa      	ldr	r2, [r7, #12]
 8003d16:	4313      	orrs	r3, r2
 8003d18:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003d20:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	689b      	ldr	r3, [r3, #8]
 8003d26:	041b      	lsls	r3, r3, #16
 8003d28:	693a      	ldr	r2, [r7, #16]
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	4a15      	ldr	r2, [pc, #84]	; (8003d88 <TIM_OC5_SetConfig+0xac>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d00b      	beq.n	8003d4e <TIM_OC5_SetConfig+0x72>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	4a14      	ldr	r2, [pc, #80]	; (8003d8c <TIM_OC5_SetConfig+0xb0>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d007      	beq.n	8003d4e <TIM_OC5_SetConfig+0x72>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	4a13      	ldr	r2, [pc, #76]	; (8003d90 <TIM_OC5_SetConfig+0xb4>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d003      	beq.n	8003d4e <TIM_OC5_SetConfig+0x72>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4a12      	ldr	r2, [pc, #72]	; (8003d94 <TIM_OC5_SetConfig+0xb8>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d109      	bne.n	8003d62 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d54:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	695b      	ldr	r3, [r3, #20]
 8003d5a:	021b      	lsls	r3, r3, #8
 8003d5c:	697a      	ldr	r2, [r7, #20]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	697a      	ldr	r2, [r7, #20]
 8003d66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	68fa      	ldr	r2, [r7, #12]
 8003d6c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	685a      	ldr	r2, [r3, #4]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	693a      	ldr	r2, [r7, #16]
 8003d7a:	621a      	str	r2, [r3, #32]
}
 8003d7c:	bf00      	nop
 8003d7e:	371c      	adds	r7, #28
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr
 8003d88:	40012c00 	.word	0x40012c00
 8003d8c:	40014000 	.word	0x40014000
 8003d90:	40014400 	.word	0x40014400
 8003d94:	40014800 	.word	0x40014800

08003d98 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b087      	sub	sp, #28
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	6078      	str	r0, [r7, #4]
 8003da0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6a1b      	ldr	r3, [r3, #32]
 8003da6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6a1b      	ldr	r3, [r3, #32]
 8003db2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003dc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003dca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	021b      	lsls	r3, r3, #8
 8003dd2:	68fa      	ldr	r2, [r7, #12]
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003dde:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	051b      	lsls	r3, r3, #20
 8003de6:	693a      	ldr	r2, [r7, #16]
 8003de8:	4313      	orrs	r3, r2
 8003dea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	4a16      	ldr	r2, [pc, #88]	; (8003e48 <TIM_OC6_SetConfig+0xb0>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d00b      	beq.n	8003e0c <TIM_OC6_SetConfig+0x74>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	4a15      	ldr	r2, [pc, #84]	; (8003e4c <TIM_OC6_SetConfig+0xb4>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d007      	beq.n	8003e0c <TIM_OC6_SetConfig+0x74>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	4a14      	ldr	r2, [pc, #80]	; (8003e50 <TIM_OC6_SetConfig+0xb8>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d003      	beq.n	8003e0c <TIM_OC6_SetConfig+0x74>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	4a13      	ldr	r2, [pc, #76]	; (8003e54 <TIM_OC6_SetConfig+0xbc>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d109      	bne.n	8003e20 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e12:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	695b      	ldr	r3, [r3, #20]
 8003e18:	029b      	lsls	r3, r3, #10
 8003e1a:	697a      	ldr	r2, [r7, #20]
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	697a      	ldr	r2, [r7, #20]
 8003e24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	68fa      	ldr	r2, [r7, #12]
 8003e2a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	685a      	ldr	r2, [r3, #4]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	693a      	ldr	r2, [r7, #16]
 8003e38:	621a      	str	r2, [r3, #32]
}
 8003e3a:	bf00      	nop
 8003e3c:	371c      	adds	r7, #28
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr
 8003e46:	bf00      	nop
 8003e48:	40012c00 	.word	0x40012c00
 8003e4c:	40014000 	.word	0x40014000
 8003e50:	40014400 	.word	0x40014400
 8003e54:	40014800 	.word	0x40014800

08003e58 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b087      	sub	sp, #28
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	60f8      	str	r0, [r7, #12]
 8003e60:	60b9      	str	r1, [r7, #8]
 8003e62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	6a1b      	ldr	r3, [r3, #32]
 8003e68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	6a1b      	ldr	r3, [r3, #32]
 8003e6e:	f023 0201 	bic.w	r2, r3, #1
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	699b      	ldr	r3, [r3, #24]
 8003e7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	011b      	lsls	r3, r3, #4
 8003e88:	693a      	ldr	r2, [r7, #16]
 8003e8a:	4313      	orrs	r3, r2
 8003e8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	f023 030a 	bic.w	r3, r3, #10
 8003e94:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e96:	697a      	ldr	r2, [r7, #20]
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	693a      	ldr	r2, [r7, #16]
 8003ea2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	697a      	ldr	r2, [r7, #20]
 8003ea8:	621a      	str	r2, [r3, #32]
}
 8003eaa:	bf00      	nop
 8003eac:	371c      	adds	r7, #28
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr

08003eb6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003eb6:	b480      	push	{r7}
 8003eb8:	b087      	sub	sp, #28
 8003eba:	af00      	add	r7, sp, #0
 8003ebc:	60f8      	str	r0, [r7, #12]
 8003ebe:	60b9      	str	r1, [r7, #8]
 8003ec0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	6a1b      	ldr	r3, [r3, #32]
 8003ec6:	f023 0210 	bic.w	r2, r3, #16
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	699b      	ldr	r3, [r3, #24]
 8003ed2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6a1b      	ldr	r3, [r3, #32]
 8003ed8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003ee0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	031b      	lsls	r3, r3, #12
 8003ee6:	697a      	ldr	r2, [r7, #20]
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003ef2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	011b      	lsls	r3, r3, #4
 8003ef8:	693a      	ldr	r2, [r7, #16]
 8003efa:	4313      	orrs	r3, r2
 8003efc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	697a      	ldr	r2, [r7, #20]
 8003f02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	693a      	ldr	r2, [r7, #16]
 8003f08:	621a      	str	r2, [r3, #32]
}
 8003f0a:	bf00      	nop
 8003f0c:	371c      	adds	r7, #28
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f14:	4770      	bx	lr

08003f16 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003f16:	b480      	push	{r7}
 8003f18:	b085      	sub	sp, #20
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	6078      	str	r0, [r7, #4]
 8003f1e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f2c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003f2e:	683a      	ldr	r2, [r7, #0]
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	f043 0307 	orr.w	r3, r3, #7
 8003f38:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	68fa      	ldr	r2, [r7, #12]
 8003f3e:	609a      	str	r2, [r3, #8]
}
 8003f40:	bf00      	nop
 8003f42:	3714      	adds	r7, #20
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr

08003f4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b087      	sub	sp, #28
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	60f8      	str	r0, [r7, #12]
 8003f54:	60b9      	str	r1, [r7, #8]
 8003f56:	607a      	str	r2, [r7, #4]
 8003f58:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f66:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	021a      	lsls	r2, r3, #8
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	431a      	orrs	r2, r3
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	4313      	orrs	r3, r2
 8003f74:	697a      	ldr	r2, [r7, #20]
 8003f76:	4313      	orrs	r3, r2
 8003f78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	697a      	ldr	r2, [r7, #20]
 8003f7e:	609a      	str	r2, [r3, #8]
}
 8003f80:	bf00      	nop
 8003f82:	371c      	adds	r7, #28
 8003f84:	46bd      	mov	sp, r7
 8003f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8a:	4770      	bx	lr

08003f8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b087      	sub	sp, #28
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	60f8      	str	r0, [r7, #12]
 8003f94:	60b9      	str	r1, [r7, #8]
 8003f96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	f003 031f 	and.w	r3, r3, #31
 8003f9e:	2201      	movs	r2, #1
 8003fa0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	6a1a      	ldr	r2, [r3, #32]
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	43db      	mvns	r3, r3
 8003fae:	401a      	ands	r2, r3
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	6a1a      	ldr	r2, [r3, #32]
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	f003 031f 	and.w	r3, r3, #31
 8003fbe:	6879      	ldr	r1, [r7, #4]
 8003fc0:	fa01 f303 	lsl.w	r3, r1, r3
 8003fc4:	431a      	orrs	r2, r3
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	621a      	str	r2, [r3, #32]
}
 8003fca:	bf00      	nop
 8003fcc:	371c      	adds	r7, #28
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd4:	4770      	bx	lr
	...

08003fd8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b085      	sub	sp, #20
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
 8003fe0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fe8:	2b01      	cmp	r3, #1
 8003fea:	d101      	bne.n	8003ff0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003fec:	2302      	movs	r3, #2
 8003fee:	e04f      	b.n	8004090 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2201      	movs	r2, #1
 8003ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2202      	movs	r2, #2
 8003ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	4a21      	ldr	r2, [pc, #132]	; (800409c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d108      	bne.n	800402c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004020:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	68fa      	ldr	r2, [r7, #12]
 8004028:	4313      	orrs	r3, r2
 800402a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004032:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	68fa      	ldr	r2, [r7, #12]
 800403a:	4313      	orrs	r3, r2
 800403c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	68fa      	ldr	r2, [r7, #12]
 8004044:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4a14      	ldr	r2, [pc, #80]	; (800409c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800404c:	4293      	cmp	r3, r2
 800404e:	d009      	beq.n	8004064 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004058:	d004      	beq.n	8004064 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	4a10      	ldr	r2, [pc, #64]	; (80040a0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004060:	4293      	cmp	r3, r2
 8004062:	d10c      	bne.n	800407e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800406a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	689b      	ldr	r3, [r3, #8]
 8004070:	68ba      	ldr	r2, [r7, #8]
 8004072:	4313      	orrs	r3, r2
 8004074:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	68ba      	ldr	r2, [r7, #8]
 800407c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2201      	movs	r2, #1
 8004082:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2200      	movs	r2, #0
 800408a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800408e:	2300      	movs	r3, #0
}
 8004090:	4618      	mov	r0, r3
 8004092:	3714      	adds	r7, #20
 8004094:	46bd      	mov	sp, r7
 8004096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409a:	4770      	bx	lr
 800409c:	40012c00 	.word	0x40012c00
 80040a0:	40014000 	.word	0x40014000

080040a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b083      	sub	sp, #12
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80040ac:	bf00      	nop
 80040ae:	370c      	adds	r7, #12
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr

080040b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b083      	sub	sp, #12
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80040c0:	bf00      	nop
 80040c2:	370c      	adds	r7, #12
 80040c4:	46bd      	mov	sp, r7
 80040c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ca:	4770      	bx	lr

080040cc <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80040cc:	b480      	push	{r7}
 80040ce:	b083      	sub	sp, #12
 80040d0:	af00      	add	r7, sp, #0
 80040d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80040d4:	bf00      	nop
 80040d6:	370c      	adds	r7, #12
 80040d8:	46bd      	mov	sp, r7
 80040da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040de:	4770      	bx	lr

080040e0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b082      	sub	sp, #8
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d101      	bne.n	80040f2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	e040      	b.n	8004174 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d106      	bne.n	8004108 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2200      	movs	r2, #0
 80040fe:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f7fc fe2e 	bl	8000d64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2224      	movs	r2, #36	; 0x24
 800410c:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f022 0201 	bic.w	r2, r2, #1
 800411c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f000 f980 	bl	8004424 <UART_SetConfig>
 8004124:	4603      	mov	r3, r0
 8004126:	2b01      	cmp	r3, #1
 8004128:	d101      	bne.n	800412e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e022      	b.n	8004174 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004132:	2b00      	cmp	r3, #0
 8004134:	d002      	beq.n	800413c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	f000 faaa 	bl	8004690 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	685a      	ldr	r2, [r3, #4]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800414a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	689a      	ldr	r2, [r3, #8]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800415a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f042 0201 	orr.w	r2, r2, #1
 800416a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f000 fb31 	bl	80047d4 <UART_CheckIdleState>
 8004172:	4603      	mov	r3, r0
}
 8004174:	4618      	mov	r0, r3
 8004176:	3708      	adds	r7, #8
 8004178:	46bd      	mov	sp, r7
 800417a:	bd80      	pop	{r7, pc}

0800417c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b08a      	sub	sp, #40	; 0x28
 8004180:	af02      	add	r7, sp, #8
 8004182:	60f8      	str	r0, [r7, #12]
 8004184:	60b9      	str	r1, [r7, #8]
 8004186:	603b      	str	r3, [r7, #0]
 8004188:	4613      	mov	r3, r2
 800418a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004190:	2b20      	cmp	r3, #32
 8004192:	d178      	bne.n	8004286 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d002      	beq.n	80041a0 <HAL_UART_Transmit+0x24>
 800419a:	88fb      	ldrh	r3, [r7, #6]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d101      	bne.n	80041a4 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80041a0:	2301      	movs	r3, #1
 80041a2:	e071      	b.n	8004288 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2200      	movs	r2, #0
 80041a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	2221      	movs	r2, #33	; 0x21
 80041b0:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80041b2:	f7fc ff5b 	bl	800106c <HAL_GetTick>
 80041b6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	88fa      	ldrh	r2, [r7, #6]
 80041bc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	88fa      	ldrh	r2, [r7, #6]
 80041c4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041d0:	d108      	bne.n	80041e4 <HAL_UART_Transmit+0x68>
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	691b      	ldr	r3, [r3, #16]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d104      	bne.n	80041e4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80041da:	2300      	movs	r3, #0
 80041dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	61bb      	str	r3, [r7, #24]
 80041e2:	e003      	b.n	80041ec <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80041e8:	2300      	movs	r3, #0
 80041ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80041ec:	e030      	b.n	8004250 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	9300      	str	r3, [sp, #0]
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	2200      	movs	r2, #0
 80041f6:	2180      	movs	r1, #128	; 0x80
 80041f8:	68f8      	ldr	r0, [r7, #12]
 80041fa:	f000 fb93 	bl	8004924 <UART_WaitOnFlagUntilTimeout>
 80041fe:	4603      	mov	r3, r0
 8004200:	2b00      	cmp	r3, #0
 8004202:	d004      	beq.n	800420e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2220      	movs	r2, #32
 8004208:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e03c      	b.n	8004288 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d10b      	bne.n	800422c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004214:	69bb      	ldr	r3, [r7, #24]
 8004216:	881a      	ldrh	r2, [r3, #0]
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004220:	b292      	uxth	r2, r2
 8004222:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004224:	69bb      	ldr	r3, [r7, #24]
 8004226:	3302      	adds	r3, #2
 8004228:	61bb      	str	r3, [r7, #24]
 800422a:	e008      	b.n	800423e <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800422c:	69fb      	ldr	r3, [r7, #28]
 800422e:	781a      	ldrb	r2, [r3, #0]
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	b292      	uxth	r2, r2
 8004236:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004238:	69fb      	ldr	r3, [r7, #28]
 800423a:	3301      	adds	r3, #1
 800423c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004244:	b29b      	uxth	r3, r3
 8004246:	3b01      	subs	r3, #1
 8004248:	b29a      	uxth	r2, r3
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004256:	b29b      	uxth	r3, r3
 8004258:	2b00      	cmp	r3, #0
 800425a:	d1c8      	bne.n	80041ee <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800425c:	683b      	ldr	r3, [r7, #0]
 800425e:	9300      	str	r3, [sp, #0]
 8004260:	697b      	ldr	r3, [r7, #20]
 8004262:	2200      	movs	r2, #0
 8004264:	2140      	movs	r1, #64	; 0x40
 8004266:	68f8      	ldr	r0, [r7, #12]
 8004268:	f000 fb5c 	bl	8004924 <UART_WaitOnFlagUntilTimeout>
 800426c:	4603      	mov	r3, r0
 800426e:	2b00      	cmp	r3, #0
 8004270:	d004      	beq.n	800427c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2220      	movs	r2, #32
 8004276:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004278:	2303      	movs	r3, #3
 800427a:	e005      	b.n	8004288 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2220      	movs	r2, #32
 8004280:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004282:	2300      	movs	r3, #0
 8004284:	e000      	b.n	8004288 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8004286:	2302      	movs	r3, #2
  }
}
 8004288:	4618      	mov	r0, r3
 800428a:	3720      	adds	r7, #32
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}

08004290 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b08a      	sub	sp, #40	; 0x28
 8004294:	af02      	add	r7, sp, #8
 8004296:	60f8      	str	r0, [r7, #12]
 8004298:	60b9      	str	r1, [r7, #8]
 800429a:	603b      	str	r3, [r7, #0]
 800429c:	4613      	mov	r3, r2
 800429e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80042a6:	2b20      	cmp	r3, #32
 80042a8:	f040 80b6 	bne.w	8004418 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d002      	beq.n	80042b8 <HAL_UART_Receive+0x28>
 80042b2:	88fb      	ldrh	r3, [r7, #6]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d101      	bne.n	80042bc <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	e0ae      	b.n	800441a <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2200      	movs	r2, #0
 80042c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2222      	movs	r2, #34	; 0x22
 80042c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	2200      	movs	r2, #0
 80042d0:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80042d2:	f7fc fecb 	bl	800106c <HAL_GetTick>
 80042d6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	88fa      	ldrh	r2, [r7, #6]
 80042dc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	88fa      	ldrh	r2, [r7, #6]
 80042e4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042f0:	d10e      	bne.n	8004310 <HAL_UART_Receive+0x80>
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	691b      	ldr	r3, [r3, #16]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d105      	bne.n	8004306 <HAL_UART_Receive+0x76>
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004300:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004304:	e02d      	b.n	8004362 <HAL_UART_Receive+0xd2>
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	22ff      	movs	r2, #255	; 0xff
 800430a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800430e:	e028      	b.n	8004362 <HAL_UART_Receive+0xd2>
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d10d      	bne.n	8004334 <HAL_UART_Receive+0xa4>
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	691b      	ldr	r3, [r3, #16]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d104      	bne.n	800432a <HAL_UART_Receive+0x9a>
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	22ff      	movs	r2, #255	; 0xff
 8004324:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004328:	e01b      	b.n	8004362 <HAL_UART_Receive+0xd2>
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	227f      	movs	r2, #127	; 0x7f
 800432e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004332:	e016      	b.n	8004362 <HAL_UART_Receive+0xd2>
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800433c:	d10d      	bne.n	800435a <HAL_UART_Receive+0xca>
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d104      	bne.n	8004350 <HAL_UART_Receive+0xc0>
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	227f      	movs	r2, #127	; 0x7f
 800434a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800434e:	e008      	b.n	8004362 <HAL_UART_Receive+0xd2>
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	223f      	movs	r2, #63	; 0x3f
 8004354:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004358:	e003      	b.n	8004362 <HAL_UART_Receive+0xd2>
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	2200      	movs	r2, #0
 800435e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004368:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004372:	d108      	bne.n	8004386 <HAL_UART_Receive+0xf6>
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	691b      	ldr	r3, [r3, #16]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d104      	bne.n	8004386 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800437c:	2300      	movs	r3, #0
 800437e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	61bb      	str	r3, [r7, #24]
 8004384:	e003      	b.n	800438e <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800438a:	2300      	movs	r3, #0
 800438c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800438e:	e037      	b.n	8004400 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	9300      	str	r3, [sp, #0]
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	2200      	movs	r2, #0
 8004398:	2120      	movs	r1, #32
 800439a:	68f8      	ldr	r0, [r7, #12]
 800439c:	f000 fac2 	bl	8004924 <UART_WaitOnFlagUntilTimeout>
 80043a0:	4603      	mov	r3, r0
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d005      	beq.n	80043b2 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2220      	movs	r2, #32
 80043aa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80043ae:	2303      	movs	r3, #3
 80043b0:	e033      	b.n	800441a <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d10c      	bne.n	80043d2 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80043be:	b29a      	uxth	r2, r3
 80043c0:	8a7b      	ldrh	r3, [r7, #18]
 80043c2:	4013      	ands	r3, r2
 80043c4:	b29a      	uxth	r2, r3
 80043c6:	69bb      	ldr	r3, [r7, #24]
 80043c8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80043ca:	69bb      	ldr	r3, [r7, #24]
 80043cc:	3302      	adds	r3, #2
 80043ce:	61bb      	str	r3, [r7, #24]
 80043d0:	e00d      	b.n	80043ee <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80043d8:	b29b      	uxth	r3, r3
 80043da:	b2da      	uxtb	r2, r3
 80043dc:	8a7b      	ldrh	r3, [r7, #18]
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	4013      	ands	r3, r2
 80043e2:	b2da      	uxtb	r2, r3
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80043e8:	69fb      	ldr	r3, [r7, #28]
 80043ea:	3301      	adds	r3, #1
 80043ec:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80043f4:	b29b      	uxth	r3, r3
 80043f6:	3b01      	subs	r3, #1
 80043f8:	b29a      	uxth	r2, r3
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004406:	b29b      	uxth	r3, r3
 8004408:	2b00      	cmp	r3, #0
 800440a:	d1c1      	bne.n	8004390 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2220      	movs	r2, #32
 8004410:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8004414:	2300      	movs	r3, #0
 8004416:	e000      	b.n	800441a <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8004418:	2302      	movs	r3, #2
  }
}
 800441a:	4618      	mov	r0, r3
 800441c:	3720      	adds	r7, #32
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}
	...

08004424 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b088      	sub	sp, #32
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800442c:	2300      	movs	r3, #0
 800442e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	689a      	ldr	r2, [r3, #8]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	691b      	ldr	r3, [r3, #16]
 8004438:	431a      	orrs	r2, r3
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	695b      	ldr	r3, [r3, #20]
 800443e:	431a      	orrs	r2, r3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	69db      	ldr	r3, [r3, #28]
 8004444:	4313      	orrs	r3, r2
 8004446:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	681a      	ldr	r2, [r3, #0]
 800444e:	4b8a      	ldr	r3, [pc, #552]	; (8004678 <UART_SetConfig+0x254>)
 8004450:	4013      	ands	r3, r2
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	6812      	ldr	r2, [r2, #0]
 8004456:	6979      	ldr	r1, [r7, #20]
 8004458:	430b      	orrs	r3, r1
 800445a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	68da      	ldr	r2, [r3, #12]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	430a      	orrs	r2, r1
 8004470:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	699b      	ldr	r3, [r3, #24]
 8004476:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6a1b      	ldr	r3, [r3, #32]
 800447c:	697a      	ldr	r2, [r7, #20]
 800447e:	4313      	orrs	r3, r2
 8004480:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	697a      	ldr	r2, [r7, #20]
 8004492:	430a      	orrs	r2, r1
 8004494:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4a78      	ldr	r2, [pc, #480]	; (800467c <UART_SetConfig+0x258>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d120      	bne.n	80044e2 <UART_SetConfig+0xbe>
 80044a0:	4b77      	ldr	r3, [pc, #476]	; (8004680 <UART_SetConfig+0x25c>)
 80044a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044a4:	f003 0303 	and.w	r3, r3, #3
 80044a8:	2b03      	cmp	r3, #3
 80044aa:	d817      	bhi.n	80044dc <UART_SetConfig+0xb8>
 80044ac:	a201      	add	r2, pc, #4	; (adr r2, 80044b4 <UART_SetConfig+0x90>)
 80044ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044b2:	bf00      	nop
 80044b4:	080044c5 	.word	0x080044c5
 80044b8:	080044d1 	.word	0x080044d1
 80044bc:	080044d7 	.word	0x080044d7
 80044c0:	080044cb 	.word	0x080044cb
 80044c4:	2300      	movs	r3, #0
 80044c6:	77fb      	strb	r3, [r7, #31]
 80044c8:	e01d      	b.n	8004506 <UART_SetConfig+0xe2>
 80044ca:	2302      	movs	r3, #2
 80044cc:	77fb      	strb	r3, [r7, #31]
 80044ce:	e01a      	b.n	8004506 <UART_SetConfig+0xe2>
 80044d0:	2304      	movs	r3, #4
 80044d2:	77fb      	strb	r3, [r7, #31]
 80044d4:	e017      	b.n	8004506 <UART_SetConfig+0xe2>
 80044d6:	2308      	movs	r3, #8
 80044d8:	77fb      	strb	r3, [r7, #31]
 80044da:	e014      	b.n	8004506 <UART_SetConfig+0xe2>
 80044dc:	2310      	movs	r3, #16
 80044de:	77fb      	strb	r3, [r7, #31]
 80044e0:	e011      	b.n	8004506 <UART_SetConfig+0xe2>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4a67      	ldr	r2, [pc, #412]	; (8004684 <UART_SetConfig+0x260>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d102      	bne.n	80044f2 <UART_SetConfig+0xce>
 80044ec:	2300      	movs	r3, #0
 80044ee:	77fb      	strb	r3, [r7, #31]
 80044f0:	e009      	b.n	8004506 <UART_SetConfig+0xe2>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4a64      	ldr	r2, [pc, #400]	; (8004688 <UART_SetConfig+0x264>)
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d102      	bne.n	8004502 <UART_SetConfig+0xde>
 80044fc:	2300      	movs	r3, #0
 80044fe:	77fb      	strb	r3, [r7, #31]
 8004500:	e001      	b.n	8004506 <UART_SetConfig+0xe2>
 8004502:	2310      	movs	r3, #16
 8004504:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	69db      	ldr	r3, [r3, #28]
 800450a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800450e:	d15a      	bne.n	80045c6 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8004510:	7ffb      	ldrb	r3, [r7, #31]
 8004512:	2b08      	cmp	r3, #8
 8004514:	d827      	bhi.n	8004566 <UART_SetConfig+0x142>
 8004516:	a201      	add	r2, pc, #4	; (adr r2, 800451c <UART_SetConfig+0xf8>)
 8004518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800451c:	08004541 	.word	0x08004541
 8004520:	08004549 	.word	0x08004549
 8004524:	08004551 	.word	0x08004551
 8004528:	08004567 	.word	0x08004567
 800452c:	08004557 	.word	0x08004557
 8004530:	08004567 	.word	0x08004567
 8004534:	08004567 	.word	0x08004567
 8004538:	08004567 	.word	0x08004567
 800453c:	0800455f 	.word	0x0800455f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004540:	f7fe fa54 	bl	80029ec <HAL_RCC_GetPCLK1Freq>
 8004544:	61b8      	str	r0, [r7, #24]
        break;
 8004546:	e013      	b.n	8004570 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004548:	f7fe fa72 	bl	8002a30 <HAL_RCC_GetPCLK2Freq>
 800454c:	61b8      	str	r0, [r7, #24]
        break;
 800454e:	e00f      	b.n	8004570 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004550:	4b4e      	ldr	r3, [pc, #312]	; (800468c <UART_SetConfig+0x268>)
 8004552:	61bb      	str	r3, [r7, #24]
        break;
 8004554:	e00c      	b.n	8004570 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004556:	f7fe f9d3 	bl	8002900 <HAL_RCC_GetSysClockFreq>
 800455a:	61b8      	str	r0, [r7, #24]
        break;
 800455c:	e008      	b.n	8004570 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800455e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004562:	61bb      	str	r3, [r7, #24]
        break;
 8004564:	e004      	b.n	8004570 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8004566:	2300      	movs	r3, #0
 8004568:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	77bb      	strb	r3, [r7, #30]
        break;
 800456e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004570:	69bb      	ldr	r3, [r7, #24]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d074      	beq.n	8004660 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004576:	69bb      	ldr	r3, [r7, #24]
 8004578:	005a      	lsls	r2, r3, #1
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	085b      	lsrs	r3, r3, #1
 8004580:	441a      	add	r2, r3
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	fbb2 f3f3 	udiv	r3, r2, r3
 800458a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	2b0f      	cmp	r3, #15
 8004590:	d916      	bls.n	80045c0 <UART_SetConfig+0x19c>
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004598:	d212      	bcs.n	80045c0 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	b29b      	uxth	r3, r3
 800459e:	f023 030f 	bic.w	r3, r3, #15
 80045a2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80045a4:	693b      	ldr	r3, [r7, #16]
 80045a6:	085b      	lsrs	r3, r3, #1
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	f003 0307 	and.w	r3, r3, #7
 80045ae:	b29a      	uxth	r2, r3
 80045b0:	89fb      	ldrh	r3, [r7, #14]
 80045b2:	4313      	orrs	r3, r2
 80045b4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	89fa      	ldrh	r2, [r7, #14]
 80045bc:	60da      	str	r2, [r3, #12]
 80045be:	e04f      	b.n	8004660 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	77bb      	strb	r3, [r7, #30]
 80045c4:	e04c      	b.n	8004660 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80045c6:	7ffb      	ldrb	r3, [r7, #31]
 80045c8:	2b08      	cmp	r3, #8
 80045ca:	d828      	bhi.n	800461e <UART_SetConfig+0x1fa>
 80045cc:	a201      	add	r2, pc, #4	; (adr r2, 80045d4 <UART_SetConfig+0x1b0>)
 80045ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045d2:	bf00      	nop
 80045d4:	080045f9 	.word	0x080045f9
 80045d8:	08004601 	.word	0x08004601
 80045dc:	08004609 	.word	0x08004609
 80045e0:	0800461f 	.word	0x0800461f
 80045e4:	0800460f 	.word	0x0800460f
 80045e8:	0800461f 	.word	0x0800461f
 80045ec:	0800461f 	.word	0x0800461f
 80045f0:	0800461f 	.word	0x0800461f
 80045f4:	08004617 	.word	0x08004617
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80045f8:	f7fe f9f8 	bl	80029ec <HAL_RCC_GetPCLK1Freq>
 80045fc:	61b8      	str	r0, [r7, #24]
        break;
 80045fe:	e013      	b.n	8004628 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004600:	f7fe fa16 	bl	8002a30 <HAL_RCC_GetPCLK2Freq>
 8004604:	61b8      	str	r0, [r7, #24]
        break;
 8004606:	e00f      	b.n	8004628 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004608:	4b20      	ldr	r3, [pc, #128]	; (800468c <UART_SetConfig+0x268>)
 800460a:	61bb      	str	r3, [r7, #24]
        break;
 800460c:	e00c      	b.n	8004628 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800460e:	f7fe f977 	bl	8002900 <HAL_RCC_GetSysClockFreq>
 8004612:	61b8      	str	r0, [r7, #24]
        break;
 8004614:	e008      	b.n	8004628 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004616:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800461a:	61bb      	str	r3, [r7, #24]
        break;
 800461c:	e004      	b.n	8004628 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800461e:	2300      	movs	r3, #0
 8004620:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004622:	2301      	movs	r3, #1
 8004624:	77bb      	strb	r3, [r7, #30]
        break;
 8004626:	bf00      	nop
    }

    if (pclk != 0U)
 8004628:	69bb      	ldr	r3, [r7, #24]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d018      	beq.n	8004660 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	085a      	lsrs	r2, r3, #1
 8004634:	69bb      	ldr	r3, [r7, #24]
 8004636:	441a      	add	r2, r3
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004640:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	2b0f      	cmp	r3, #15
 8004646:	d909      	bls.n	800465c <UART_SetConfig+0x238>
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800464e:	d205      	bcs.n	800465c <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	b29a      	uxth	r2, r3
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	60da      	str	r2, [r3, #12]
 800465a:	e001      	b.n	8004660 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2200      	movs	r2, #0
 8004664:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2200      	movs	r2, #0
 800466a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800466c:	7fbb      	ldrb	r3, [r7, #30]
}
 800466e:	4618      	mov	r0, r3
 8004670:	3720      	adds	r7, #32
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}
 8004676:	bf00      	nop
 8004678:	efff69f3 	.word	0xefff69f3
 800467c:	40013800 	.word	0x40013800
 8004680:	40021000 	.word	0x40021000
 8004684:	40004400 	.word	0x40004400
 8004688:	40004800 	.word	0x40004800
 800468c:	007a1200 	.word	0x007a1200

08004690 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004690:	b480      	push	{r7}
 8004692:	b083      	sub	sp, #12
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800469c:	f003 0301 	and.w	r3, r3, #1
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d00a      	beq.n	80046ba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	430a      	orrs	r2, r1
 80046b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046be:	f003 0302 	and.w	r3, r3, #2
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d00a      	beq.n	80046dc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	430a      	orrs	r2, r1
 80046da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e0:	f003 0304 	and.w	r3, r3, #4
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d00a      	beq.n	80046fe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	430a      	orrs	r2, r1
 80046fc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004702:	f003 0308 	and.w	r3, r3, #8
 8004706:	2b00      	cmp	r3, #0
 8004708:	d00a      	beq.n	8004720 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	430a      	orrs	r2, r1
 800471e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004724:	f003 0310 	and.w	r3, r3, #16
 8004728:	2b00      	cmp	r3, #0
 800472a:	d00a      	beq.n	8004742 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	689b      	ldr	r3, [r3, #8]
 8004732:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	430a      	orrs	r2, r1
 8004740:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004746:	f003 0320 	and.w	r3, r3, #32
 800474a:	2b00      	cmp	r3, #0
 800474c:	d00a      	beq.n	8004764 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	689b      	ldr	r3, [r3, #8]
 8004754:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	430a      	orrs	r2, r1
 8004762:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004768:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800476c:	2b00      	cmp	r3, #0
 800476e:	d01a      	beq.n	80047a6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	430a      	orrs	r2, r1
 8004784:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800478a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800478e:	d10a      	bne.n	80047a6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	430a      	orrs	r2, r1
 80047a4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d00a      	beq.n	80047c8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	430a      	orrs	r2, r1
 80047c6:	605a      	str	r2, [r3, #4]
  }
}
 80047c8:	bf00      	nop
 80047ca:	370c      	adds	r7, #12
 80047cc:	46bd      	mov	sp, r7
 80047ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d2:	4770      	bx	lr

080047d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b098      	sub	sp, #96	; 0x60
 80047d8:	af02      	add	r7, sp, #8
 80047da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2200      	movs	r2, #0
 80047e0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80047e4:	f7fc fc42 	bl	800106c <HAL_GetTick>
 80047e8:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 0308 	and.w	r3, r3, #8
 80047f4:	2b08      	cmp	r3, #8
 80047f6:	d12e      	bne.n	8004856 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80047f8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80047fc:	9300      	str	r3, [sp, #0]
 80047fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004800:	2200      	movs	r2, #0
 8004802:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004806:	6878      	ldr	r0, [r7, #4]
 8004808:	f000 f88c 	bl	8004924 <UART_WaitOnFlagUntilTimeout>
 800480c:	4603      	mov	r3, r0
 800480e:	2b00      	cmp	r3, #0
 8004810:	d021      	beq.n	8004856 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004818:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800481a:	e853 3f00 	ldrex	r3, [r3]
 800481e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004820:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004822:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004826:	653b      	str	r3, [r7, #80]	; 0x50
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	461a      	mov	r2, r3
 800482e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004830:	647b      	str	r3, [r7, #68]	; 0x44
 8004832:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004834:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004836:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004838:	e841 2300 	strex	r3, r2, [r1]
 800483c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800483e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004840:	2b00      	cmp	r3, #0
 8004842:	d1e6      	bne.n	8004812 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2220      	movs	r2, #32
 8004848:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	2200      	movs	r2, #0
 800484e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004852:	2303      	movs	r3, #3
 8004854:	e062      	b.n	800491c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 0304 	and.w	r3, r3, #4
 8004860:	2b04      	cmp	r3, #4
 8004862:	d149      	bne.n	80048f8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004864:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004868:	9300      	str	r3, [sp, #0]
 800486a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800486c:	2200      	movs	r2, #0
 800486e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f000 f856 	bl	8004924 <UART_WaitOnFlagUntilTimeout>
 8004878:	4603      	mov	r3, r0
 800487a:	2b00      	cmp	r3, #0
 800487c:	d03c      	beq.n	80048f8 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004886:	e853 3f00 	ldrex	r3, [r3]
 800488a:	623b      	str	r3, [r7, #32]
   return(result);
 800488c:	6a3b      	ldr	r3, [r7, #32]
 800488e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004892:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	461a      	mov	r2, r3
 800489a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800489c:	633b      	str	r3, [r7, #48]	; 0x30
 800489e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048a0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80048a2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80048a4:	e841 2300 	strex	r3, r2, [r1]
 80048a8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80048aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d1e6      	bne.n	800487e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	3308      	adds	r3, #8
 80048b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	e853 3f00 	ldrex	r3, [r3]
 80048be:	60fb      	str	r3, [r7, #12]
   return(result);
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f023 0301 	bic.w	r3, r3, #1
 80048c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	3308      	adds	r3, #8
 80048ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80048d0:	61fa      	str	r2, [r7, #28]
 80048d2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048d4:	69b9      	ldr	r1, [r7, #24]
 80048d6:	69fa      	ldr	r2, [r7, #28]
 80048d8:	e841 2300 	strex	r3, r2, [r1]
 80048dc:	617b      	str	r3, [r7, #20]
   return(result);
 80048de:	697b      	ldr	r3, [r7, #20]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d1e5      	bne.n	80048b0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2220      	movs	r2, #32
 80048e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2200      	movs	r2, #0
 80048f0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80048f4:	2303      	movs	r3, #3
 80048f6:	e011      	b.n	800491c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2220      	movs	r2, #32
 80048fc:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2220      	movs	r2, #32
 8004902:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2200      	movs	r2, #0
 800490a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2200      	movs	r2, #0
 8004910:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	2200      	movs	r2, #0
 8004916:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800491a:	2300      	movs	r3, #0
}
 800491c:	4618      	mov	r0, r3
 800491e:	3758      	adds	r7, #88	; 0x58
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}

08004924 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b084      	sub	sp, #16
 8004928:	af00      	add	r7, sp, #0
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
 800492e:	603b      	str	r3, [r7, #0]
 8004930:	4613      	mov	r3, r2
 8004932:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004934:	e049      	b.n	80049ca <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004936:	69bb      	ldr	r3, [r7, #24]
 8004938:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800493c:	d045      	beq.n	80049ca <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800493e:	f7fc fb95 	bl	800106c <HAL_GetTick>
 8004942:	4602      	mov	r2, r0
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	1ad3      	subs	r3, r2, r3
 8004948:	69ba      	ldr	r2, [r7, #24]
 800494a:	429a      	cmp	r2, r3
 800494c:	d302      	bcc.n	8004954 <UART_WaitOnFlagUntilTimeout+0x30>
 800494e:	69bb      	ldr	r3, [r7, #24]
 8004950:	2b00      	cmp	r3, #0
 8004952:	d101      	bne.n	8004958 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004954:	2303      	movs	r3, #3
 8004956:	e048      	b.n	80049ea <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 0304 	and.w	r3, r3, #4
 8004962:	2b00      	cmp	r3, #0
 8004964:	d031      	beq.n	80049ca <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	69db      	ldr	r3, [r3, #28]
 800496c:	f003 0308 	and.w	r3, r3, #8
 8004970:	2b08      	cmp	r3, #8
 8004972:	d110      	bne.n	8004996 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	2208      	movs	r2, #8
 800497a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800497c:	68f8      	ldr	r0, [r7, #12]
 800497e:	f000 f838 	bl	80049f2 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2208      	movs	r2, #8
 8004986:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2200      	movs	r2, #0
 800498e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	e029      	b.n	80049ea <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	69db      	ldr	r3, [r3, #28]
 800499c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80049a4:	d111      	bne.n	80049ca <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80049ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80049b0:	68f8      	ldr	r0, [r7, #12]
 80049b2:	f000 f81e 	bl	80049f2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2220      	movs	r2, #32
 80049ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80049c6:	2303      	movs	r3, #3
 80049c8:	e00f      	b.n	80049ea <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	69da      	ldr	r2, [r3, #28]
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	4013      	ands	r3, r2
 80049d4:	68ba      	ldr	r2, [r7, #8]
 80049d6:	429a      	cmp	r2, r3
 80049d8:	bf0c      	ite	eq
 80049da:	2301      	moveq	r3, #1
 80049dc:	2300      	movne	r3, #0
 80049de:	b2db      	uxtb	r3, r3
 80049e0:	461a      	mov	r2, r3
 80049e2:	79fb      	ldrb	r3, [r7, #7]
 80049e4:	429a      	cmp	r2, r3
 80049e6:	d0a6      	beq.n	8004936 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80049e8:	2300      	movs	r3, #0
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3710      	adds	r7, #16
 80049ee:	46bd      	mov	sp, r7
 80049f0:	bd80      	pop	{r7, pc}

080049f2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80049f2:	b480      	push	{r7}
 80049f4:	b095      	sub	sp, #84	; 0x54
 80049f6:	af00      	add	r7, sp, #0
 80049f8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a02:	e853 3f00 	ldrex	r3, [r3]
 8004a06:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004a08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a0a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004a0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	461a      	mov	r2, r3
 8004a16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a18:	643b      	str	r3, [r7, #64]	; 0x40
 8004a1a:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a1c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004a1e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004a20:	e841 2300 	strex	r3, r2, [r1]
 8004a24:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004a26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d1e6      	bne.n	80049fa <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	3308      	adds	r3, #8
 8004a32:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a34:	6a3b      	ldr	r3, [r7, #32]
 8004a36:	e853 3f00 	ldrex	r3, [r3]
 8004a3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8004a3c:	69fb      	ldr	r3, [r7, #28]
 8004a3e:	f023 0301 	bic.w	r3, r3, #1
 8004a42:	64bb      	str	r3, [r7, #72]	; 0x48
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	3308      	adds	r3, #8
 8004a4a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004a4c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004a4e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a50:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004a54:	e841 2300 	strex	r3, r2, [r1]
 8004a58:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d1e5      	bne.n	8004a2c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a64:	2b01      	cmp	r3, #1
 8004a66:	d118      	bne.n	8004a9a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	e853 3f00 	ldrex	r3, [r3]
 8004a74:	60bb      	str	r3, [r7, #8]
   return(result);
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	f023 0310 	bic.w	r3, r3, #16
 8004a7c:	647b      	str	r3, [r7, #68]	; 0x44
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	461a      	mov	r2, r3
 8004a84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a86:	61bb      	str	r3, [r7, #24]
 8004a88:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a8a:	6979      	ldr	r1, [r7, #20]
 8004a8c:	69ba      	ldr	r2, [r7, #24]
 8004a8e:	e841 2300 	strex	r3, r2, [r1]
 8004a92:	613b      	str	r3, [r7, #16]
   return(result);
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d1e6      	bne.n	8004a68 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2220      	movs	r2, #32
 8004a9e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004aae:	bf00      	nop
 8004ab0:	3754      	adds	r7, #84	; 0x54
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab8:	4770      	bx	lr
	...

08004abc <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004abc:	b480      	push	{r7}
 8004abe:	b085      	sub	sp, #20
 8004ac0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ac2:	f3ef 8305 	mrs	r3, IPSR
 8004ac6:	60bb      	str	r3, [r7, #8]
  return(result);
 8004ac8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d10f      	bne.n	8004aee <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ace:	f3ef 8310 	mrs	r3, PRIMASK
 8004ad2:	607b      	str	r3, [r7, #4]
  return(result);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d109      	bne.n	8004aee <osKernelInitialize+0x32>
 8004ada:	4b11      	ldr	r3, [pc, #68]	; (8004b20 <osKernelInitialize+0x64>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	2b02      	cmp	r3, #2
 8004ae0:	d109      	bne.n	8004af6 <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004ae2:	f3ef 8311 	mrs	r3, BASEPRI
 8004ae6:	603b      	str	r3, [r7, #0]
  return(result);
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d003      	beq.n	8004af6 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8004aee:	f06f 0305 	mvn.w	r3, #5
 8004af2:	60fb      	str	r3, [r7, #12]
 8004af4:	e00c      	b.n	8004b10 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004af6:	4b0a      	ldr	r3, [pc, #40]	; (8004b20 <osKernelInitialize+0x64>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d105      	bne.n	8004b0a <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8004afe:	4b08      	ldr	r3, [pc, #32]	; (8004b20 <osKernelInitialize+0x64>)
 8004b00:	2201      	movs	r2, #1
 8004b02:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004b04:	2300      	movs	r3, #0
 8004b06:	60fb      	str	r3, [r7, #12]
 8004b08:	e002      	b.n	8004b10 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8004b0a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004b0e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004b10:	68fb      	ldr	r3, [r7, #12]
}
 8004b12:	4618      	mov	r0, r3
 8004b14:	3714      	adds	r7, #20
 8004b16:	46bd      	mov	sp, r7
 8004b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1c:	4770      	bx	lr
 8004b1e:	bf00      	nop
 8004b20:	20000204 	.word	0x20000204

08004b24 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b084      	sub	sp, #16
 8004b28:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b2a:	f3ef 8305 	mrs	r3, IPSR
 8004b2e:	60bb      	str	r3, [r7, #8]
  return(result);
 8004b30:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d10f      	bne.n	8004b56 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b36:	f3ef 8310 	mrs	r3, PRIMASK
 8004b3a:	607b      	str	r3, [r7, #4]
  return(result);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d109      	bne.n	8004b56 <osKernelStart+0x32>
 8004b42:	4b11      	ldr	r3, [pc, #68]	; (8004b88 <osKernelStart+0x64>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2b02      	cmp	r3, #2
 8004b48:	d109      	bne.n	8004b5e <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004b4a:	f3ef 8311 	mrs	r3, BASEPRI
 8004b4e:	603b      	str	r3, [r7, #0]
  return(result);
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d003      	beq.n	8004b5e <osKernelStart+0x3a>
    stat = osErrorISR;
 8004b56:	f06f 0305 	mvn.w	r3, #5
 8004b5a:	60fb      	str	r3, [r7, #12]
 8004b5c:	e00e      	b.n	8004b7c <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8004b5e:	4b0a      	ldr	r3, [pc, #40]	; (8004b88 <osKernelStart+0x64>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	2b01      	cmp	r3, #1
 8004b64:	d107      	bne.n	8004b76 <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8004b66:	4b08      	ldr	r3, [pc, #32]	; (8004b88 <osKernelStart+0x64>)
 8004b68:	2202      	movs	r2, #2
 8004b6a:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8004b6c:	f001 fb60 	bl	8006230 <vTaskStartScheduler>
      stat = osOK;
 8004b70:	2300      	movs	r3, #0
 8004b72:	60fb      	str	r3, [r7, #12]
 8004b74:	e002      	b.n	8004b7c <osKernelStart+0x58>
    } else {
      stat = osError;
 8004b76:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004b7a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3710      	adds	r7, #16
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}
 8004b86:	bf00      	nop
 8004b88:	20000204 	.word	0x20000204

08004b8c <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b092      	sub	sp, #72	; 0x48
 8004b90:	af04      	add	r7, sp, #16
 8004b92:	60f8      	str	r0, [r7, #12]
 8004b94:	60b9      	str	r1, [r7, #8]
 8004b96:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b9c:	f3ef 8305 	mrs	r3, IPSR
 8004ba0:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	f040 8094 	bne.w	8004cd2 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004baa:	f3ef 8310 	mrs	r3, PRIMASK
 8004bae:	623b      	str	r3, [r7, #32]
  return(result);
 8004bb0:	6a3b      	ldr	r3, [r7, #32]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	f040 808d 	bne.w	8004cd2 <osThreadNew+0x146>
 8004bb8:	4b48      	ldr	r3, [pc, #288]	; (8004cdc <osThreadNew+0x150>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	2b02      	cmp	r3, #2
 8004bbe:	d106      	bne.n	8004bce <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004bc0:	f3ef 8311 	mrs	r3, BASEPRI
 8004bc4:	61fb      	str	r3, [r7, #28]
  return(result);
 8004bc6:	69fb      	ldr	r3, [r7, #28]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	f040 8082 	bne.w	8004cd2 <osThreadNew+0x146>
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d07e      	beq.n	8004cd2 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8004bd4:	2380      	movs	r3, #128	; 0x80
 8004bd6:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8004bd8:	2318      	movs	r3, #24
 8004bda:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8004bdc:	2300      	movs	r3, #0
 8004bde:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8004be0:	f107 031b 	add.w	r3, r7, #27
 8004be4:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8004be6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004bea:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d045      	beq.n	8004c7e <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d002      	beq.n	8004c00 <osThreadNew+0x74>
        name = attr->name;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	699b      	ldr	r3, [r3, #24]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d002      	beq.n	8004c0e <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	699b      	ldr	r3, [r3, #24]
 8004c0c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d008      	beq.n	8004c26 <osThreadNew+0x9a>
 8004c14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c16:	2b38      	cmp	r3, #56	; 0x38
 8004c18:	d805      	bhi.n	8004c26 <osThreadNew+0x9a>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	f003 0301 	and.w	r3, r3, #1
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d001      	beq.n	8004c2a <osThreadNew+0x9e>
        return (NULL);
 8004c26:	2300      	movs	r3, #0
 8004c28:	e054      	b.n	8004cd4 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	695b      	ldr	r3, [r3, #20]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d003      	beq.n	8004c3a <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	695b      	ldr	r3, [r3, #20]
 8004c36:	089b      	lsrs	r3, r3, #2
 8004c38:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d00e      	beq.n	8004c60 <osThreadNew+0xd4>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	68db      	ldr	r3, [r3, #12]
 8004c46:	2ba7      	cmp	r3, #167	; 0xa7
 8004c48:	d90a      	bls.n	8004c60 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d006      	beq.n	8004c60 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	695b      	ldr	r3, [r3, #20]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d002      	beq.n	8004c60 <osThreadNew+0xd4>
        mem = 1;
 8004c5a:	2301      	movs	r3, #1
 8004c5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c5e:	e010      	b.n	8004c82 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d10c      	bne.n	8004c82 <osThreadNew+0xf6>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d108      	bne.n	8004c82 <osThreadNew+0xf6>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	691b      	ldr	r3, [r3, #16]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d104      	bne.n	8004c82 <osThreadNew+0xf6>
          mem = 0;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c7c:	e001      	b.n	8004c82 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8004c82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d110      	bne.n	8004caa <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8004c8c:	687a      	ldr	r2, [r7, #4]
 8004c8e:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004c90:	9202      	str	r2, [sp, #8]
 8004c92:	9301      	str	r3, [sp, #4]
 8004c94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c96:	9300      	str	r3, [sp, #0]
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c9c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004c9e:	68f8      	ldr	r0, [r7, #12]
 8004ca0:	f001 f8e2 	bl	8005e68 <xTaskCreateStatic>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	617b      	str	r3, [r7, #20]
 8004ca8:	e013      	b.n	8004cd2 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8004caa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d110      	bne.n	8004cd2 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004cb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cb2:	b29a      	uxth	r2, r3
 8004cb4:	f107 0314 	add.w	r3, r7, #20
 8004cb8:	9301      	str	r3, [sp, #4]
 8004cba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cbc:	9300      	str	r3, [sp, #0]
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004cc2:	68f8      	ldr	r0, [r7, #12]
 8004cc4:	f001 f92c 	bl	8005f20 <xTaskCreate>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	2b01      	cmp	r3, #1
 8004ccc:	d001      	beq.n	8004cd2 <osThreadNew+0x146>
          hTask = NULL;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004cd2:	697b      	ldr	r3, [r7, #20]
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3738      	adds	r7, #56	; 0x38
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}
 8004cdc:	20000204 	.word	0x20000204

08004ce0 <osThreadYield>:
  }

  return (prio);
}

osStatus_t osThreadYield (void) {
 8004ce0:	b480      	push	{r7}
 8004ce2:	b085      	sub	sp, #20
 8004ce4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ce6:	f3ef 8305 	mrs	r3, IPSR
 8004cea:	60bb      	str	r3, [r7, #8]
  return(result);
 8004cec:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d10f      	bne.n	8004d12 <osThreadYield+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004cf2:	f3ef 8310 	mrs	r3, PRIMASK
 8004cf6:	607b      	str	r3, [r7, #4]
  return(result);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d109      	bne.n	8004d12 <osThreadYield+0x32>
 8004cfe:	4b0f      	ldr	r3, [pc, #60]	; (8004d3c <osThreadYield+0x5c>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	2b02      	cmp	r3, #2
 8004d04:	d109      	bne.n	8004d1a <osThreadYield+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004d06:	f3ef 8311 	mrs	r3, BASEPRI
 8004d0a:	603b      	str	r3, [r7, #0]
  return(result);
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d003      	beq.n	8004d1a <osThreadYield+0x3a>
    stat = osErrorISR;
 8004d12:	f06f 0305 	mvn.w	r3, #5
 8004d16:	60fb      	str	r3, [r7, #12]
 8004d18:	e009      	b.n	8004d2e <osThreadYield+0x4e>
  } else {
    stat = osOK;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	60fb      	str	r3, [r7, #12]
    taskYIELD();
 8004d1e:	4b08      	ldr	r3, [pc, #32]	; (8004d40 <osThreadYield+0x60>)
 8004d20:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d24:	601a      	str	r2, [r3, #0]
 8004d26:	f3bf 8f4f 	dsb	sy
 8004d2a:	f3bf 8f6f 	isb	sy
  }

  return (stat);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	3714      	adds	r7, #20
 8004d34:	46bd      	mov	sp, r7
 8004d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3a:	4770      	bx	lr
 8004d3c:	20000204 	.word	0x20000204
 8004d40:	e000ed04 	.word	0xe000ed04

08004d44 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b086      	sub	sp, #24
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d4c:	f3ef 8305 	mrs	r3, IPSR
 8004d50:	613b      	str	r3, [r7, #16]
  return(result);
 8004d52:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d10f      	bne.n	8004d78 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d58:	f3ef 8310 	mrs	r3, PRIMASK
 8004d5c:	60fb      	str	r3, [r7, #12]
  return(result);
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d109      	bne.n	8004d78 <osDelay+0x34>
 8004d64:	4b0d      	ldr	r3, [pc, #52]	; (8004d9c <osDelay+0x58>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	2b02      	cmp	r3, #2
 8004d6a:	d109      	bne.n	8004d80 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004d6c:	f3ef 8311 	mrs	r3, BASEPRI
 8004d70:	60bb      	str	r3, [r7, #8]
  return(result);
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d003      	beq.n	8004d80 <osDelay+0x3c>
    stat = osErrorISR;
 8004d78:	f06f 0305 	mvn.w	r3, #5
 8004d7c:	617b      	str	r3, [r7, #20]
 8004d7e:	e007      	b.n	8004d90 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8004d80:	2300      	movs	r3, #0
 8004d82:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d002      	beq.n	8004d90 <osDelay+0x4c>
      vTaskDelay(ticks);
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f001 fa1c 	bl	80061c8 <vTaskDelay>
    }
  }

  return (stat);
 8004d90:	697b      	ldr	r3, [r7, #20]
}
 8004d92:	4618      	mov	r0, r3
 8004d94:	3718      	adds	r7, #24
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	20000204 	.word	0x20000204

08004da0 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b08c      	sub	sp, #48	; 0x30
 8004da4:	af02      	add	r7, sp, #8
 8004da6:	60f8      	str	r0, [r7, #12]
 8004da8:	60b9      	str	r1, [r7, #8]
 8004daa:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8004dac:	2300      	movs	r3, #0
 8004dae:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004db0:	f3ef 8305 	mrs	r3, IPSR
 8004db4:	61bb      	str	r3, [r7, #24]
  return(result);
 8004db6:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d16f      	bne.n	8004e9c <osMessageQueueNew+0xfc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dbc:	f3ef 8310 	mrs	r3, PRIMASK
 8004dc0:	617b      	str	r3, [r7, #20]
  return(result);
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d169      	bne.n	8004e9c <osMessageQueueNew+0xfc>
 8004dc8:	4b37      	ldr	r3, [pc, #220]	; (8004ea8 <osMessageQueueNew+0x108>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	2b02      	cmp	r3, #2
 8004dce:	d105      	bne.n	8004ddc <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004dd0:	f3ef 8311 	mrs	r3, BASEPRI
 8004dd4:	613b      	str	r3, [r7, #16]
  return(result);
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d15f      	bne.n	8004e9c <osMessageQueueNew+0xfc>
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d05c      	beq.n	8004e9c <osMessageQueueNew+0xfc>
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d059      	beq.n	8004e9c <osMessageQueueNew+0xfc>
    mem = -1;
 8004de8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004dec:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d029      	beq.n	8004e48 <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d012      	beq.n	8004e22 <osMessageQueueNew+0x82>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	68db      	ldr	r3, [r3, #12]
 8004e00:	2b4f      	cmp	r3, #79	; 0x4f
 8004e02:	d90e      	bls.n	8004e22 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d00a      	beq.n	8004e22 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	695a      	ldr	r2, [r3, #20]
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	68b9      	ldr	r1, [r7, #8]
 8004e14:	fb01 f303 	mul.w	r3, r1, r3
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d302      	bcc.n	8004e22 <osMessageQueueNew+0x82>
        mem = 1;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	623b      	str	r3, [r7, #32]
 8004e20:	e014      	b.n	8004e4c <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d110      	bne.n	8004e4c <osMessageQueueNew+0xac>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	68db      	ldr	r3, [r3, #12]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d10c      	bne.n	8004e4c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d108      	bne.n	8004e4c <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	695b      	ldr	r3, [r3, #20]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d104      	bne.n	8004e4c <osMessageQueueNew+0xac>
          mem = 0;
 8004e42:	2300      	movs	r3, #0
 8004e44:	623b      	str	r3, [r7, #32]
 8004e46:	e001      	b.n	8004e4c <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 8004e48:	2300      	movs	r3, #0
 8004e4a:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8004e4c:	6a3b      	ldr	r3, [r7, #32]
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d10b      	bne.n	8004e6a <osMessageQueueNew+0xca>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	691a      	ldr	r2, [r3, #16]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	2100      	movs	r1, #0
 8004e5c:	9100      	str	r1, [sp, #0]
 8004e5e:	68b9      	ldr	r1, [r7, #8]
 8004e60:	68f8      	ldr	r0, [r7, #12]
 8004e62:	f000 fa8b 	bl	800537c <xQueueGenericCreateStatic>
 8004e66:	6278      	str	r0, [r7, #36]	; 0x24
 8004e68:	e008      	b.n	8004e7c <osMessageQueueNew+0xdc>
    }
    else {
      if (mem == 0) {
 8004e6a:	6a3b      	ldr	r3, [r7, #32]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d105      	bne.n	8004e7c <osMessageQueueNew+0xdc>
        hQueue = xQueueCreate (msg_count, msg_size);
 8004e70:	2200      	movs	r2, #0
 8004e72:	68b9      	ldr	r1, [r7, #8]
 8004e74:	68f8      	ldr	r0, [r7, #12]
 8004e76:	f000 faf8 	bl	800546a <xQueueGenericCreate>
 8004e7a:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8004e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d00c      	beq.n	8004e9c <osMessageQueueNew+0xfc>
      if (attr != NULL) {
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d003      	beq.n	8004e90 <osMessageQueueNew+0xf0>
        name = attr->name;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	61fb      	str	r3, [r7, #28]
 8004e8e:	e001      	b.n	8004e94 <osMessageQueueNew+0xf4>
      } else {
        name = NULL;
 8004e90:	2300      	movs	r3, #0
 8004e92:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8004e94:	69f9      	ldr	r1, [r7, #28]
 8004e96:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004e98:	f000 ff88 	bl	8005dac <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8004e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	3728      	adds	r7, #40	; 0x28
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}
 8004ea6:	bf00      	nop
 8004ea8:	20000204 	.word	0x20000204

08004eac <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b08a      	sub	sp, #40	; 0x28
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	60f8      	str	r0, [r7, #12]
 8004eb4:	60b9      	str	r1, [r7, #8]
 8004eb6:	603b      	str	r3, [r7, #0]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ec4:	f3ef 8305 	mrs	r3, IPSR
 8004ec8:	61fb      	str	r3, [r7, #28]
  return(result);
 8004eca:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d10f      	bne.n	8004ef0 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ed0:	f3ef 8310 	mrs	r3, PRIMASK
 8004ed4:	61bb      	str	r3, [r7, #24]
  return(result);
 8004ed6:	69bb      	ldr	r3, [r7, #24]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d109      	bne.n	8004ef0 <osMessageQueuePut+0x44>
 8004edc:	4b2b      	ldr	r3, [pc, #172]	; (8004f8c <osMessageQueuePut+0xe0>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2b02      	cmp	r3, #2
 8004ee2:	d12e      	bne.n	8004f42 <osMessageQueuePut+0x96>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004ee4:	f3ef 8311 	mrs	r3, BASEPRI
 8004ee8:	617b      	str	r3, [r7, #20]
  return(result);
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d028      	beq.n	8004f42 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004ef0:	6a3b      	ldr	r3, [r7, #32]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d005      	beq.n	8004f02 <osMessageQueuePut+0x56>
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d002      	beq.n	8004f02 <osMessageQueuePut+0x56>
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d003      	beq.n	8004f0a <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 8004f02:	f06f 0303 	mvn.w	r3, #3
 8004f06:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004f08:	e039      	b.n	8004f7e <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8004f0e:	f107 0210 	add.w	r2, r7, #16
 8004f12:	2300      	movs	r3, #0
 8004f14:	68b9      	ldr	r1, [r7, #8]
 8004f16:	6a38      	ldr	r0, [r7, #32]
 8004f18:	f000 fc06 	bl	8005728 <xQueueGenericSendFromISR>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	2b01      	cmp	r3, #1
 8004f20:	d003      	beq.n	8004f2a <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 8004f22:	f06f 0302 	mvn.w	r3, #2
 8004f26:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004f28:	e029      	b.n	8004f7e <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d026      	beq.n	8004f7e <osMessageQueuePut+0xd2>
 8004f30:	4b17      	ldr	r3, [pc, #92]	; (8004f90 <osMessageQueuePut+0xe4>)
 8004f32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f36:	601a      	str	r2, [r3, #0]
 8004f38:	f3bf 8f4f 	dsb	sy
 8004f3c:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004f40:	e01d      	b.n	8004f7e <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004f42:	6a3b      	ldr	r3, [r7, #32]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d002      	beq.n	8004f4e <osMessageQueuePut+0xa2>
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d103      	bne.n	8004f56 <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8004f4e:	f06f 0303 	mvn.w	r3, #3
 8004f52:	627b      	str	r3, [r7, #36]	; 0x24
 8004f54:	e014      	b.n	8004f80 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004f56:	2300      	movs	r3, #0
 8004f58:	683a      	ldr	r2, [r7, #0]
 8004f5a:	68b9      	ldr	r1, [r7, #8]
 8004f5c:	6a38      	ldr	r0, [r7, #32]
 8004f5e:	f000 fae5 	bl	800552c <xQueueGenericSend>
 8004f62:	4603      	mov	r3, r0
 8004f64:	2b01      	cmp	r3, #1
 8004f66:	d00b      	beq.n	8004f80 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d003      	beq.n	8004f76 <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 8004f6e:	f06f 0301 	mvn.w	r3, #1
 8004f72:	627b      	str	r3, [r7, #36]	; 0x24
 8004f74:	e004      	b.n	8004f80 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 8004f76:	f06f 0302 	mvn.w	r3, #2
 8004f7a:	627b      	str	r3, [r7, #36]	; 0x24
 8004f7c:	e000      	b.n	8004f80 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004f7e:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8004f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3728      	adds	r7, #40	; 0x28
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}
 8004f8a:	bf00      	nop
 8004f8c:	20000204 	.word	0x20000204
 8004f90:	e000ed04 	.word	0xe000ed04

08004f94 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b08a      	sub	sp, #40	; 0x28
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	60f8      	str	r0, [r7, #12]
 8004f9c:	60b9      	str	r1, [r7, #8]
 8004f9e:	607a      	str	r2, [r7, #4]
 8004fa0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004faa:	f3ef 8305 	mrs	r3, IPSR
 8004fae:	61fb      	str	r3, [r7, #28]
  return(result);
 8004fb0:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d10f      	bne.n	8004fd6 <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004fb6:	f3ef 8310 	mrs	r3, PRIMASK
 8004fba:	61bb      	str	r3, [r7, #24]
  return(result);
 8004fbc:	69bb      	ldr	r3, [r7, #24]
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d109      	bne.n	8004fd6 <osMessageQueueGet+0x42>
 8004fc2:	4b2b      	ldr	r3, [pc, #172]	; (8005070 <osMessageQueueGet+0xdc>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	2b02      	cmp	r3, #2
 8004fc8:	d12e      	bne.n	8005028 <osMessageQueueGet+0x94>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004fca:	f3ef 8311 	mrs	r3, BASEPRI
 8004fce:	617b      	str	r3, [r7, #20]
  return(result);
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d028      	beq.n	8005028 <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004fd6:	6a3b      	ldr	r3, [r7, #32]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d005      	beq.n	8004fe8 <osMessageQueueGet+0x54>
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d002      	beq.n	8004fe8 <osMessageQueueGet+0x54>
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d003      	beq.n	8004ff0 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8004fe8:	f06f 0303 	mvn.w	r3, #3
 8004fec:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004fee:	e038      	b.n	8005062 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8004ff4:	f107 0310 	add.w	r3, r7, #16
 8004ff8:	461a      	mov	r2, r3
 8004ffa:	68b9      	ldr	r1, [r7, #8]
 8004ffc:	6a38      	ldr	r0, [r7, #32]
 8004ffe:	f000 fd0b 	bl	8005a18 <xQueueReceiveFromISR>
 8005002:	4603      	mov	r3, r0
 8005004:	2b01      	cmp	r3, #1
 8005006:	d003      	beq.n	8005010 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8005008:	f06f 0302 	mvn.w	r3, #2
 800500c:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800500e:	e028      	b.n	8005062 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8005010:	693b      	ldr	r3, [r7, #16]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d025      	beq.n	8005062 <osMessageQueueGet+0xce>
 8005016:	4b17      	ldr	r3, [pc, #92]	; (8005074 <osMessageQueueGet+0xe0>)
 8005018:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800501c:	601a      	str	r2, [r3, #0]
 800501e:	f3bf 8f4f 	dsb	sy
 8005022:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005026:	e01c      	b.n	8005062 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8005028:	6a3b      	ldr	r3, [r7, #32]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d002      	beq.n	8005034 <osMessageQueueGet+0xa0>
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d103      	bne.n	800503c <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8005034:	f06f 0303 	mvn.w	r3, #3
 8005038:	627b      	str	r3, [r7, #36]	; 0x24
 800503a:	e013      	b.n	8005064 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800503c:	683a      	ldr	r2, [r7, #0]
 800503e:	68b9      	ldr	r1, [r7, #8]
 8005040:	6a38      	ldr	r0, [r7, #32]
 8005042:	f000 fc09 	bl	8005858 <xQueueReceive>
 8005046:	4603      	mov	r3, r0
 8005048:	2b01      	cmp	r3, #1
 800504a:	d00b      	beq.n	8005064 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d003      	beq.n	800505a <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8005052:	f06f 0301 	mvn.w	r3, #1
 8005056:	627b      	str	r3, [r7, #36]	; 0x24
 8005058:	e004      	b.n	8005064 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 800505a:	f06f 0302 	mvn.w	r3, #2
 800505e:	627b      	str	r3, [r7, #36]	; 0x24
 8005060:	e000      	b.n	8005064 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8005062:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8005064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005066:	4618      	mov	r0, r3
 8005068:	3728      	adds	r7, #40	; 0x28
 800506a:	46bd      	mov	sp, r7
 800506c:	bd80      	pop	{r7, pc}
 800506e:	bf00      	nop
 8005070:	20000204 	.word	0x20000204
 8005074:	e000ed04 	.word	0xe000ed04

08005078 <osMessageQueueGetCount>:
  }

  return (size);
}

uint32_t osMessageQueueGetCount (osMessageQueueId_t mq_id) {
 8005078:	b580      	push	{r7, lr}
 800507a:	b088      	sub	sp, #32
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	61bb      	str	r3, [r7, #24]
  UBaseType_t count;

  if (hQueue == NULL) {
 8005084:	69bb      	ldr	r3, [r7, #24]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d102      	bne.n	8005090 <osMessageQueueGetCount+0x18>
    count = 0U;
 800508a:	2300      	movs	r3, #0
 800508c:	61fb      	str	r3, [r7, #28]
 800508e:	e01e      	b.n	80050ce <osMessageQueueGetCount+0x56>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005090:	f3ef 8305 	mrs	r3, IPSR
 8005094:	617b      	str	r3, [r7, #20]
  return(result);
 8005096:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8005098:	2b00      	cmp	r3, #0
 800509a:	d10f      	bne.n	80050bc <osMessageQueueGetCount+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800509c:	f3ef 8310 	mrs	r3, PRIMASK
 80050a0:	613b      	str	r3, [r7, #16]
  return(result);
 80050a2:	693b      	ldr	r3, [r7, #16]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d109      	bne.n	80050bc <osMessageQueueGetCount+0x44>
 80050a8:	4b0b      	ldr	r3, [pc, #44]	; (80050d8 <osMessageQueueGetCount+0x60>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d10a      	bne.n	80050c6 <osMessageQueueGetCount+0x4e>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80050b0:	f3ef 8311 	mrs	r3, BASEPRI
 80050b4:	60fb      	str	r3, [r7, #12]
  return(result);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d004      	beq.n	80050c6 <osMessageQueueGetCount+0x4e>
    count = uxQueueMessagesWaitingFromISR (hQueue);
 80050bc:	69b8      	ldr	r0, [r7, #24]
 80050be:	f000 fd49 	bl	8005b54 <uxQueueMessagesWaitingFromISR>
 80050c2:	61f8      	str	r0, [r7, #28]
 80050c4:	e003      	b.n	80050ce <osMessageQueueGetCount+0x56>
  }
  else {
    count = uxQueueMessagesWaiting (hQueue);
 80050c6:	69b8      	ldr	r0, [r7, #24]
 80050c8:	f000 fd26 	bl	8005b18 <uxQueueMessagesWaiting>
 80050cc:	61f8      	str	r0, [r7, #28]
  }

  return ((uint32_t)count);
 80050ce:	69fb      	ldr	r3, [r7, #28]
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	3720      	adds	r7, #32
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}
 80050d8:	20000204 	.word	0x20000204

080050dc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80050dc:	b480      	push	{r7}
 80050de:	b085      	sub	sp, #20
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	60f8      	str	r0, [r7, #12]
 80050e4:	60b9      	str	r1, [r7, #8]
 80050e6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	4a07      	ldr	r2, [pc, #28]	; (8005108 <vApplicationGetIdleTaskMemory+0x2c>)
 80050ec:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	4a06      	ldr	r2, [pc, #24]	; (800510c <vApplicationGetIdleTaskMemory+0x30>)
 80050f2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2280      	movs	r2, #128	; 0x80
 80050f8:	601a      	str	r2, [r3, #0]
}
 80050fa:	bf00      	nop
 80050fc:	3714      	adds	r7, #20
 80050fe:	46bd      	mov	sp, r7
 8005100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005104:	4770      	bx	lr
 8005106:	bf00      	nop
 8005108:	20000208 	.word	0x20000208
 800510c:	200002b0 	.word	0x200002b0

08005110 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005110:	b480      	push	{r7}
 8005112:	b085      	sub	sp, #20
 8005114:	af00      	add	r7, sp, #0
 8005116:	60f8      	str	r0, [r7, #12]
 8005118:	60b9      	str	r1, [r7, #8]
 800511a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	4a07      	ldr	r2, [pc, #28]	; (800513c <vApplicationGetTimerTaskMemory+0x2c>)
 8005120:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005122:	68bb      	ldr	r3, [r7, #8]
 8005124:	4a06      	ldr	r2, [pc, #24]	; (8005140 <vApplicationGetTimerTaskMemory+0x30>)
 8005126:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800512e:	601a      	str	r2, [r3, #0]
}
 8005130:	bf00      	nop
 8005132:	3714      	adds	r7, #20
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr
 800513c:	200004b0 	.word	0x200004b0
 8005140:	20000558 	.word	0x20000558

08005144 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005144:	b480      	push	{r7}
 8005146:	b083      	sub	sp, #12
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f103 0208 	add.w	r2, r3, #8
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800515c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	f103 0208 	add.w	r2, r3, #8
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	f103 0208 	add.w	r2, r3, #8
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005178:	bf00      	nop
 800517a:	370c      	adds	r7, #12
 800517c:	46bd      	mov	sp, r7
 800517e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005182:	4770      	bx	lr

08005184 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005184:	b480      	push	{r7}
 8005186:	b083      	sub	sp, #12
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2200      	movs	r2, #0
 8005190:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005192:	bf00      	nop
 8005194:	370c      	adds	r7, #12
 8005196:	46bd      	mov	sp, r7
 8005198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519c:	4770      	bx	lr

0800519e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800519e:	b480      	push	{r7}
 80051a0:	b085      	sub	sp, #20
 80051a2:	af00      	add	r7, sp, #0
 80051a4:	6078      	str	r0, [r7, #4]
 80051a6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	68fa      	ldr	r2, [r7, #12]
 80051b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	689a      	ldr	r2, [r3, #8]
 80051b8:	683b      	ldr	r3, [r7, #0]
 80051ba:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	683a      	ldr	r2, [r7, #0]
 80051c2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	683a      	ldr	r2, [r7, #0]
 80051c8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	687a      	ldr	r2, [r7, #4]
 80051ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	1c5a      	adds	r2, r3, #1
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	601a      	str	r2, [r3, #0]
}
 80051da:	bf00      	nop
 80051dc:	3714      	adds	r7, #20
 80051de:	46bd      	mov	sp, r7
 80051e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e4:	4770      	bx	lr

080051e6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80051e6:	b480      	push	{r7}
 80051e8:	b085      	sub	sp, #20
 80051ea:	af00      	add	r7, sp, #0
 80051ec:	6078      	str	r0, [r7, #4]
 80051ee:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80051fc:	d103      	bne.n	8005206 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	691b      	ldr	r3, [r3, #16]
 8005202:	60fb      	str	r3, [r7, #12]
 8005204:	e00c      	b.n	8005220 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	3308      	adds	r3, #8
 800520a:	60fb      	str	r3, [r7, #12]
 800520c:	e002      	b.n	8005214 <vListInsert+0x2e>
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	60fb      	str	r3, [r7, #12]
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	68ba      	ldr	r2, [r7, #8]
 800521c:	429a      	cmp	r2, r3
 800521e:	d2f6      	bcs.n	800520e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	685a      	ldr	r2, [r3, #4]
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	683a      	ldr	r2, [r7, #0]
 800522e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	68fa      	ldr	r2, [r7, #12]
 8005234:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	683a      	ldr	r2, [r7, #0]
 800523a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	687a      	ldr	r2, [r7, #4]
 8005240:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	1c5a      	adds	r2, r3, #1
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	601a      	str	r2, [r3, #0]
}
 800524c:	bf00      	nop
 800524e:	3714      	adds	r7, #20
 8005250:	46bd      	mov	sp, r7
 8005252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005256:	4770      	bx	lr

08005258 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005258:	b480      	push	{r7}
 800525a:	b085      	sub	sp, #20
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	691b      	ldr	r3, [r3, #16]
 8005264:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	687a      	ldr	r2, [r7, #4]
 800526c:	6892      	ldr	r2, [r2, #8]
 800526e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	687a      	ldr	r2, [r7, #4]
 8005276:	6852      	ldr	r2, [r2, #4]
 8005278:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	687a      	ldr	r2, [r7, #4]
 8005280:	429a      	cmp	r2, r3
 8005282:	d103      	bne.n	800528c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	689a      	ldr	r2, [r3, #8]
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2200      	movs	r2, #0
 8005290:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	1e5a      	subs	r2, r3, #1
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	681b      	ldr	r3, [r3, #0]
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	3714      	adds	r7, #20
 80052a4:	46bd      	mov	sp, r7
 80052a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052aa:	4770      	bx	lr

080052ac <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b084      	sub	sp, #16
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
 80052b4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d10a      	bne.n	80052d6 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80052c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052c4:	f383 8811 	msr	BASEPRI, r3
 80052c8:	f3bf 8f6f 	isb	sy
 80052cc:	f3bf 8f4f 	dsb	sy
 80052d0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80052d2:	bf00      	nop
 80052d4:	e7fe      	b.n	80052d4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80052d6:	f002 f92d 	bl	8007534 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681a      	ldr	r2, [r3, #0]
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052e2:	68f9      	ldr	r1, [r7, #12]
 80052e4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80052e6:	fb01 f303 	mul.w	r3, r1, r3
 80052ea:	441a      	add	r2, r3
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	2200      	movs	r2, #0
 80052f4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681a      	ldr	r2, [r3, #0]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005306:	3b01      	subs	r3, #1
 8005308:	68f9      	ldr	r1, [r7, #12]
 800530a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800530c:	fb01 f303 	mul.w	r3, r1, r3
 8005310:	441a      	add	r2, r3
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	22ff      	movs	r2, #255	; 0xff
 800531a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	22ff      	movs	r2, #255	; 0xff
 8005322:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d114      	bne.n	8005356 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	691b      	ldr	r3, [r3, #16]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d01a      	beq.n	800536a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	3310      	adds	r3, #16
 8005338:	4618      	mov	r0, r3
 800533a:	f001 fa17 	bl	800676c <xTaskRemoveFromEventList>
 800533e:	4603      	mov	r3, r0
 8005340:	2b00      	cmp	r3, #0
 8005342:	d012      	beq.n	800536a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005344:	4b0c      	ldr	r3, [pc, #48]	; (8005378 <xQueueGenericReset+0xcc>)
 8005346:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800534a:	601a      	str	r2, [r3, #0]
 800534c:	f3bf 8f4f 	dsb	sy
 8005350:	f3bf 8f6f 	isb	sy
 8005354:	e009      	b.n	800536a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	3310      	adds	r3, #16
 800535a:	4618      	mov	r0, r3
 800535c:	f7ff fef2 	bl	8005144 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	3324      	adds	r3, #36	; 0x24
 8005364:	4618      	mov	r0, r3
 8005366:	f7ff feed 	bl	8005144 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800536a:	f002 f913 	bl	8007594 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800536e:	2301      	movs	r3, #1
}
 8005370:	4618      	mov	r0, r3
 8005372:	3710      	adds	r7, #16
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}
 8005378:	e000ed04 	.word	0xe000ed04

0800537c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800537c:	b580      	push	{r7, lr}
 800537e:	b08e      	sub	sp, #56	; 0x38
 8005380:	af02      	add	r7, sp, #8
 8005382:	60f8      	str	r0, [r7, #12]
 8005384:	60b9      	str	r1, [r7, #8]
 8005386:	607a      	str	r2, [r7, #4]
 8005388:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d10a      	bne.n	80053a6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8005390:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005394:	f383 8811 	msr	BASEPRI, r3
 8005398:	f3bf 8f6f 	isb	sy
 800539c:	f3bf 8f4f 	dsb	sy
 80053a0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80053a2:	bf00      	nop
 80053a4:	e7fe      	b.n	80053a4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80053a6:	683b      	ldr	r3, [r7, #0]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d10a      	bne.n	80053c2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80053ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053b0:	f383 8811 	msr	BASEPRI, r3
 80053b4:	f3bf 8f6f 	isb	sy
 80053b8:	f3bf 8f4f 	dsb	sy
 80053bc:	627b      	str	r3, [r7, #36]	; 0x24
}
 80053be:	bf00      	nop
 80053c0:	e7fe      	b.n	80053c0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d002      	beq.n	80053ce <xQueueGenericCreateStatic+0x52>
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d001      	beq.n	80053d2 <xQueueGenericCreateStatic+0x56>
 80053ce:	2301      	movs	r3, #1
 80053d0:	e000      	b.n	80053d4 <xQueueGenericCreateStatic+0x58>
 80053d2:	2300      	movs	r3, #0
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d10a      	bne.n	80053ee <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80053d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053dc:	f383 8811 	msr	BASEPRI, r3
 80053e0:	f3bf 8f6f 	isb	sy
 80053e4:	f3bf 8f4f 	dsb	sy
 80053e8:	623b      	str	r3, [r7, #32]
}
 80053ea:	bf00      	nop
 80053ec:	e7fe      	b.n	80053ec <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d102      	bne.n	80053fa <xQueueGenericCreateStatic+0x7e>
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d101      	bne.n	80053fe <xQueueGenericCreateStatic+0x82>
 80053fa:	2301      	movs	r3, #1
 80053fc:	e000      	b.n	8005400 <xQueueGenericCreateStatic+0x84>
 80053fe:	2300      	movs	r3, #0
 8005400:	2b00      	cmp	r3, #0
 8005402:	d10a      	bne.n	800541a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8005404:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005408:	f383 8811 	msr	BASEPRI, r3
 800540c:	f3bf 8f6f 	isb	sy
 8005410:	f3bf 8f4f 	dsb	sy
 8005414:	61fb      	str	r3, [r7, #28]
}
 8005416:	bf00      	nop
 8005418:	e7fe      	b.n	8005418 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800541a:	2350      	movs	r3, #80	; 0x50
 800541c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	2b50      	cmp	r3, #80	; 0x50
 8005422:	d00a      	beq.n	800543a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8005424:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005428:	f383 8811 	msr	BASEPRI, r3
 800542c:	f3bf 8f6f 	isb	sy
 8005430:	f3bf 8f4f 	dsb	sy
 8005434:	61bb      	str	r3, [r7, #24]
}
 8005436:	bf00      	nop
 8005438:	e7fe      	b.n	8005438 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800543e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005440:	2b00      	cmp	r3, #0
 8005442:	d00d      	beq.n	8005460 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005446:	2201      	movs	r2, #1
 8005448:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800544c:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005452:	9300      	str	r3, [sp, #0]
 8005454:	4613      	mov	r3, r2
 8005456:	687a      	ldr	r2, [r7, #4]
 8005458:	68b9      	ldr	r1, [r7, #8]
 800545a:	68f8      	ldr	r0, [r7, #12]
 800545c:	f000 f843 	bl	80054e6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8005460:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005462:	4618      	mov	r0, r3
 8005464:	3730      	adds	r7, #48	; 0x30
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}

0800546a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800546a:	b580      	push	{r7, lr}
 800546c:	b08a      	sub	sp, #40	; 0x28
 800546e:	af02      	add	r7, sp, #8
 8005470:	60f8      	str	r0, [r7, #12]
 8005472:	60b9      	str	r1, [r7, #8]
 8005474:	4613      	mov	r3, r2
 8005476:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d10a      	bne.n	8005494 <xQueueGenericCreate+0x2a>
	__asm volatile
 800547e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005482:	f383 8811 	msr	BASEPRI, r3
 8005486:	f3bf 8f6f 	isb	sy
 800548a:	f3bf 8f4f 	dsb	sy
 800548e:	613b      	str	r3, [r7, #16]
}
 8005490:	bf00      	nop
 8005492:	e7fe      	b.n	8005492 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d102      	bne.n	80054a0 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800549a:	2300      	movs	r3, #0
 800549c:	61fb      	str	r3, [r7, #28]
 800549e:	e004      	b.n	80054aa <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	68ba      	ldr	r2, [r7, #8]
 80054a4:	fb02 f303 	mul.w	r3, r2, r3
 80054a8:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80054aa:	69fb      	ldr	r3, [r7, #28]
 80054ac:	3350      	adds	r3, #80	; 0x50
 80054ae:	4618      	mov	r0, r3
 80054b0:	f002 f962 	bl	8007778 <pvPortMalloc>
 80054b4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80054b6:	69bb      	ldr	r3, [r7, #24]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d00f      	beq.n	80054dc <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80054bc:	69bb      	ldr	r3, [r7, #24]
 80054be:	3350      	adds	r3, #80	; 0x50
 80054c0:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80054c2:	69bb      	ldr	r3, [r7, #24]
 80054c4:	2200      	movs	r2, #0
 80054c6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80054ca:	79fa      	ldrb	r2, [r7, #7]
 80054cc:	69bb      	ldr	r3, [r7, #24]
 80054ce:	9300      	str	r3, [sp, #0]
 80054d0:	4613      	mov	r3, r2
 80054d2:	697a      	ldr	r2, [r7, #20]
 80054d4:	68b9      	ldr	r1, [r7, #8]
 80054d6:	68f8      	ldr	r0, [r7, #12]
 80054d8:	f000 f805 	bl	80054e6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80054dc:	69bb      	ldr	r3, [r7, #24]
	}
 80054de:	4618      	mov	r0, r3
 80054e0:	3720      	adds	r7, #32
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bd80      	pop	{r7, pc}

080054e6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80054e6:	b580      	push	{r7, lr}
 80054e8:	b084      	sub	sp, #16
 80054ea:	af00      	add	r7, sp, #0
 80054ec:	60f8      	str	r0, [r7, #12]
 80054ee:	60b9      	str	r1, [r7, #8]
 80054f0:	607a      	str	r2, [r7, #4]
 80054f2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d103      	bne.n	8005502 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80054fa:	69bb      	ldr	r3, [r7, #24]
 80054fc:	69ba      	ldr	r2, [r7, #24]
 80054fe:	601a      	str	r2, [r3, #0]
 8005500:	e002      	b.n	8005508 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005502:	69bb      	ldr	r3, [r7, #24]
 8005504:	687a      	ldr	r2, [r7, #4]
 8005506:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005508:	69bb      	ldr	r3, [r7, #24]
 800550a:	68fa      	ldr	r2, [r7, #12]
 800550c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800550e:	69bb      	ldr	r3, [r7, #24]
 8005510:	68ba      	ldr	r2, [r7, #8]
 8005512:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005514:	2101      	movs	r1, #1
 8005516:	69b8      	ldr	r0, [r7, #24]
 8005518:	f7ff fec8 	bl	80052ac <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800551c:	69bb      	ldr	r3, [r7, #24]
 800551e:	78fa      	ldrb	r2, [r7, #3]
 8005520:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005524:	bf00      	nop
 8005526:	3710      	adds	r7, #16
 8005528:	46bd      	mov	sp, r7
 800552a:	bd80      	pop	{r7, pc}

0800552c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b08e      	sub	sp, #56	; 0x38
 8005530:	af00      	add	r7, sp, #0
 8005532:	60f8      	str	r0, [r7, #12]
 8005534:	60b9      	str	r1, [r7, #8]
 8005536:	607a      	str	r2, [r7, #4]
 8005538:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800553a:	2300      	movs	r3, #0
 800553c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005544:	2b00      	cmp	r3, #0
 8005546:	d10a      	bne.n	800555e <xQueueGenericSend+0x32>
	__asm volatile
 8005548:	f04f 0350 	mov.w	r3, #80	; 0x50
 800554c:	f383 8811 	msr	BASEPRI, r3
 8005550:	f3bf 8f6f 	isb	sy
 8005554:	f3bf 8f4f 	dsb	sy
 8005558:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800555a:	bf00      	nop
 800555c:	e7fe      	b.n	800555c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d103      	bne.n	800556c <xQueueGenericSend+0x40>
 8005564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005568:	2b00      	cmp	r3, #0
 800556a:	d101      	bne.n	8005570 <xQueueGenericSend+0x44>
 800556c:	2301      	movs	r3, #1
 800556e:	e000      	b.n	8005572 <xQueueGenericSend+0x46>
 8005570:	2300      	movs	r3, #0
 8005572:	2b00      	cmp	r3, #0
 8005574:	d10a      	bne.n	800558c <xQueueGenericSend+0x60>
	__asm volatile
 8005576:	f04f 0350 	mov.w	r3, #80	; 0x50
 800557a:	f383 8811 	msr	BASEPRI, r3
 800557e:	f3bf 8f6f 	isb	sy
 8005582:	f3bf 8f4f 	dsb	sy
 8005586:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005588:	bf00      	nop
 800558a:	e7fe      	b.n	800558a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	2b02      	cmp	r3, #2
 8005590:	d103      	bne.n	800559a <xQueueGenericSend+0x6e>
 8005592:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005594:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005596:	2b01      	cmp	r3, #1
 8005598:	d101      	bne.n	800559e <xQueueGenericSend+0x72>
 800559a:	2301      	movs	r3, #1
 800559c:	e000      	b.n	80055a0 <xQueueGenericSend+0x74>
 800559e:	2300      	movs	r3, #0
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d10a      	bne.n	80055ba <xQueueGenericSend+0x8e>
	__asm volatile
 80055a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055a8:	f383 8811 	msr	BASEPRI, r3
 80055ac:	f3bf 8f6f 	isb	sy
 80055b0:	f3bf 8f4f 	dsb	sy
 80055b4:	623b      	str	r3, [r7, #32]
}
 80055b6:	bf00      	nop
 80055b8:	e7fe      	b.n	80055b8 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80055ba:	f001 fa9f 	bl	8006afc <xTaskGetSchedulerState>
 80055be:	4603      	mov	r3, r0
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d102      	bne.n	80055ca <xQueueGenericSend+0x9e>
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d101      	bne.n	80055ce <xQueueGenericSend+0xa2>
 80055ca:	2301      	movs	r3, #1
 80055cc:	e000      	b.n	80055d0 <xQueueGenericSend+0xa4>
 80055ce:	2300      	movs	r3, #0
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d10a      	bne.n	80055ea <xQueueGenericSend+0xbe>
	__asm volatile
 80055d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055d8:	f383 8811 	msr	BASEPRI, r3
 80055dc:	f3bf 8f6f 	isb	sy
 80055e0:	f3bf 8f4f 	dsb	sy
 80055e4:	61fb      	str	r3, [r7, #28]
}
 80055e6:	bf00      	nop
 80055e8:	e7fe      	b.n	80055e8 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80055ea:	f001 ffa3 	bl	8007534 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80055ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80055f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055f6:	429a      	cmp	r2, r3
 80055f8:	d302      	bcc.n	8005600 <xQueueGenericSend+0xd4>
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	2b02      	cmp	r3, #2
 80055fe:	d129      	bne.n	8005654 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005600:	683a      	ldr	r2, [r7, #0]
 8005602:	68b9      	ldr	r1, [r7, #8]
 8005604:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005606:	f000 fac1 	bl	8005b8c <prvCopyDataToQueue>
 800560a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800560c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800560e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005610:	2b00      	cmp	r3, #0
 8005612:	d010      	beq.n	8005636 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005616:	3324      	adds	r3, #36	; 0x24
 8005618:	4618      	mov	r0, r3
 800561a:	f001 f8a7 	bl	800676c <xTaskRemoveFromEventList>
 800561e:	4603      	mov	r3, r0
 8005620:	2b00      	cmp	r3, #0
 8005622:	d013      	beq.n	800564c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005624:	4b3f      	ldr	r3, [pc, #252]	; (8005724 <xQueueGenericSend+0x1f8>)
 8005626:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800562a:	601a      	str	r2, [r3, #0]
 800562c:	f3bf 8f4f 	dsb	sy
 8005630:	f3bf 8f6f 	isb	sy
 8005634:	e00a      	b.n	800564c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005638:	2b00      	cmp	r3, #0
 800563a:	d007      	beq.n	800564c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800563c:	4b39      	ldr	r3, [pc, #228]	; (8005724 <xQueueGenericSend+0x1f8>)
 800563e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005642:	601a      	str	r2, [r3, #0]
 8005644:	f3bf 8f4f 	dsb	sy
 8005648:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800564c:	f001 ffa2 	bl	8007594 <vPortExitCritical>
				return pdPASS;
 8005650:	2301      	movs	r3, #1
 8005652:	e063      	b.n	800571c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d103      	bne.n	8005662 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800565a:	f001 ff9b 	bl	8007594 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800565e:	2300      	movs	r3, #0
 8005660:	e05c      	b.n	800571c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005662:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005664:	2b00      	cmp	r3, #0
 8005666:	d106      	bne.n	8005676 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005668:	f107 0314 	add.w	r3, r7, #20
 800566c:	4618      	mov	r0, r3
 800566e:	f001 f8e1 	bl	8006834 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005672:	2301      	movs	r3, #1
 8005674:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005676:	f001 ff8d 	bl	8007594 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800567a:	f000 fe49 	bl	8006310 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800567e:	f001 ff59 	bl	8007534 <vPortEnterCritical>
 8005682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005684:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005688:	b25b      	sxtb	r3, r3
 800568a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800568e:	d103      	bne.n	8005698 <xQueueGenericSend+0x16c>
 8005690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005692:	2200      	movs	r2, #0
 8005694:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800569a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800569e:	b25b      	sxtb	r3, r3
 80056a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80056a4:	d103      	bne.n	80056ae <xQueueGenericSend+0x182>
 80056a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056a8:	2200      	movs	r2, #0
 80056aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80056ae:	f001 ff71 	bl	8007594 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80056b2:	1d3a      	adds	r2, r7, #4
 80056b4:	f107 0314 	add.w	r3, r7, #20
 80056b8:	4611      	mov	r1, r2
 80056ba:	4618      	mov	r0, r3
 80056bc:	f001 f8d0 	bl	8006860 <xTaskCheckForTimeOut>
 80056c0:	4603      	mov	r3, r0
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d124      	bne.n	8005710 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80056c6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80056c8:	f000 fb58 	bl	8005d7c <prvIsQueueFull>
 80056cc:	4603      	mov	r3, r0
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d018      	beq.n	8005704 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80056d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056d4:	3310      	adds	r3, #16
 80056d6:	687a      	ldr	r2, [r7, #4]
 80056d8:	4611      	mov	r1, r2
 80056da:	4618      	mov	r0, r3
 80056dc:	f000 fff6 	bl	80066cc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80056e0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80056e2:	f000 fae3 	bl	8005cac <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80056e6:	f000 fe21 	bl	800632c <xTaskResumeAll>
 80056ea:	4603      	mov	r3, r0
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	f47f af7c 	bne.w	80055ea <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80056f2:	4b0c      	ldr	r3, [pc, #48]	; (8005724 <xQueueGenericSend+0x1f8>)
 80056f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80056f8:	601a      	str	r2, [r3, #0]
 80056fa:	f3bf 8f4f 	dsb	sy
 80056fe:	f3bf 8f6f 	isb	sy
 8005702:	e772      	b.n	80055ea <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005704:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005706:	f000 fad1 	bl	8005cac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800570a:	f000 fe0f 	bl	800632c <xTaskResumeAll>
 800570e:	e76c      	b.n	80055ea <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005710:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005712:	f000 facb 	bl	8005cac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005716:	f000 fe09 	bl	800632c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800571a:	2300      	movs	r3, #0
		}
	}
}
 800571c:	4618      	mov	r0, r3
 800571e:	3738      	adds	r7, #56	; 0x38
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}
 8005724:	e000ed04 	.word	0xe000ed04

08005728 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b08e      	sub	sp, #56	; 0x38
 800572c:	af00      	add	r7, sp, #0
 800572e:	60f8      	str	r0, [r7, #12]
 8005730:	60b9      	str	r1, [r7, #8]
 8005732:	607a      	str	r2, [r7, #4]
 8005734:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800573a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800573c:	2b00      	cmp	r3, #0
 800573e:	d10a      	bne.n	8005756 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8005740:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005744:	f383 8811 	msr	BASEPRI, r3
 8005748:	f3bf 8f6f 	isb	sy
 800574c:	f3bf 8f4f 	dsb	sy
 8005750:	627b      	str	r3, [r7, #36]	; 0x24
}
 8005752:	bf00      	nop
 8005754:	e7fe      	b.n	8005754 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d103      	bne.n	8005764 <xQueueGenericSendFromISR+0x3c>
 800575c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800575e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005760:	2b00      	cmp	r3, #0
 8005762:	d101      	bne.n	8005768 <xQueueGenericSendFromISR+0x40>
 8005764:	2301      	movs	r3, #1
 8005766:	e000      	b.n	800576a <xQueueGenericSendFromISR+0x42>
 8005768:	2300      	movs	r3, #0
 800576a:	2b00      	cmp	r3, #0
 800576c:	d10a      	bne.n	8005784 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800576e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005772:	f383 8811 	msr	BASEPRI, r3
 8005776:	f3bf 8f6f 	isb	sy
 800577a:	f3bf 8f4f 	dsb	sy
 800577e:	623b      	str	r3, [r7, #32]
}
 8005780:	bf00      	nop
 8005782:	e7fe      	b.n	8005782 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	2b02      	cmp	r3, #2
 8005788:	d103      	bne.n	8005792 <xQueueGenericSendFromISR+0x6a>
 800578a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800578c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800578e:	2b01      	cmp	r3, #1
 8005790:	d101      	bne.n	8005796 <xQueueGenericSendFromISR+0x6e>
 8005792:	2301      	movs	r3, #1
 8005794:	e000      	b.n	8005798 <xQueueGenericSendFromISR+0x70>
 8005796:	2300      	movs	r3, #0
 8005798:	2b00      	cmp	r3, #0
 800579a:	d10a      	bne.n	80057b2 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800579c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057a0:	f383 8811 	msr	BASEPRI, r3
 80057a4:	f3bf 8f6f 	isb	sy
 80057a8:	f3bf 8f4f 	dsb	sy
 80057ac:	61fb      	str	r3, [r7, #28]
}
 80057ae:	bf00      	nop
 80057b0:	e7fe      	b.n	80057b0 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80057b2:	f001 ffa1 	bl	80076f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80057b6:	f3ef 8211 	mrs	r2, BASEPRI
 80057ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057be:	f383 8811 	msr	BASEPRI, r3
 80057c2:	f3bf 8f6f 	isb	sy
 80057c6:	f3bf 8f4f 	dsb	sy
 80057ca:	61ba      	str	r2, [r7, #24]
 80057cc:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80057ce:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80057d0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80057d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80057d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057da:	429a      	cmp	r2, r3
 80057dc:	d302      	bcc.n	80057e4 <xQueueGenericSendFromISR+0xbc>
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	2b02      	cmp	r3, #2
 80057e2:	d12c      	bne.n	800583e <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80057e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80057e6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80057ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80057ee:	683a      	ldr	r2, [r7, #0]
 80057f0:	68b9      	ldr	r1, [r7, #8]
 80057f2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80057f4:	f000 f9ca 	bl	8005b8c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80057f8:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80057fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005800:	d112      	bne.n	8005828 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005806:	2b00      	cmp	r3, #0
 8005808:	d016      	beq.n	8005838 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800580a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800580c:	3324      	adds	r3, #36	; 0x24
 800580e:	4618      	mov	r0, r3
 8005810:	f000 ffac 	bl	800676c <xTaskRemoveFromEventList>
 8005814:	4603      	mov	r3, r0
 8005816:	2b00      	cmp	r3, #0
 8005818:	d00e      	beq.n	8005838 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d00b      	beq.n	8005838 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2201      	movs	r2, #1
 8005824:	601a      	str	r2, [r3, #0]
 8005826:	e007      	b.n	8005838 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005828:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800582c:	3301      	adds	r3, #1
 800582e:	b2db      	uxtb	r3, r3
 8005830:	b25a      	sxtb	r2, r3
 8005832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005834:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8005838:	2301      	movs	r3, #1
 800583a:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800583c:	e001      	b.n	8005842 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800583e:	2300      	movs	r3, #0
 8005840:	637b      	str	r3, [r7, #52]	; 0x34
 8005842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005844:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005846:	693b      	ldr	r3, [r7, #16]
 8005848:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800584c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800584e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005850:	4618      	mov	r0, r3
 8005852:	3738      	adds	r7, #56	; 0x38
 8005854:	46bd      	mov	sp, r7
 8005856:	bd80      	pop	{r7, pc}

08005858 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005858:	b580      	push	{r7, lr}
 800585a:	b08c      	sub	sp, #48	; 0x30
 800585c:	af00      	add	r7, sp, #0
 800585e:	60f8      	str	r0, [r7, #12]
 8005860:	60b9      	str	r1, [r7, #8]
 8005862:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005864:	2300      	movs	r3, #0
 8005866:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800586c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800586e:	2b00      	cmp	r3, #0
 8005870:	d10a      	bne.n	8005888 <xQueueReceive+0x30>
	__asm volatile
 8005872:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005876:	f383 8811 	msr	BASEPRI, r3
 800587a:	f3bf 8f6f 	isb	sy
 800587e:	f3bf 8f4f 	dsb	sy
 8005882:	623b      	str	r3, [r7, #32]
}
 8005884:	bf00      	nop
 8005886:	e7fe      	b.n	8005886 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005888:	68bb      	ldr	r3, [r7, #8]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d103      	bne.n	8005896 <xQueueReceive+0x3e>
 800588e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005892:	2b00      	cmp	r3, #0
 8005894:	d101      	bne.n	800589a <xQueueReceive+0x42>
 8005896:	2301      	movs	r3, #1
 8005898:	e000      	b.n	800589c <xQueueReceive+0x44>
 800589a:	2300      	movs	r3, #0
 800589c:	2b00      	cmp	r3, #0
 800589e:	d10a      	bne.n	80058b6 <xQueueReceive+0x5e>
	__asm volatile
 80058a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058a4:	f383 8811 	msr	BASEPRI, r3
 80058a8:	f3bf 8f6f 	isb	sy
 80058ac:	f3bf 8f4f 	dsb	sy
 80058b0:	61fb      	str	r3, [r7, #28]
}
 80058b2:	bf00      	nop
 80058b4:	e7fe      	b.n	80058b4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80058b6:	f001 f921 	bl	8006afc <xTaskGetSchedulerState>
 80058ba:	4603      	mov	r3, r0
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d102      	bne.n	80058c6 <xQueueReceive+0x6e>
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d101      	bne.n	80058ca <xQueueReceive+0x72>
 80058c6:	2301      	movs	r3, #1
 80058c8:	e000      	b.n	80058cc <xQueueReceive+0x74>
 80058ca:	2300      	movs	r3, #0
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d10a      	bne.n	80058e6 <xQueueReceive+0x8e>
	__asm volatile
 80058d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058d4:	f383 8811 	msr	BASEPRI, r3
 80058d8:	f3bf 8f6f 	isb	sy
 80058dc:	f3bf 8f4f 	dsb	sy
 80058e0:	61bb      	str	r3, [r7, #24]
}
 80058e2:	bf00      	nop
 80058e4:	e7fe      	b.n	80058e4 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80058e6:	f001 fe25 	bl	8007534 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80058ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ee:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80058f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d01f      	beq.n	8005936 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80058f6:	68b9      	ldr	r1, [r7, #8]
 80058f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80058fa:	f000 f9b1 	bl	8005c60 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80058fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005900:	1e5a      	subs	r2, r3, #1
 8005902:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005904:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005908:	691b      	ldr	r3, [r3, #16]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d00f      	beq.n	800592e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800590e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005910:	3310      	adds	r3, #16
 8005912:	4618      	mov	r0, r3
 8005914:	f000 ff2a 	bl	800676c <xTaskRemoveFromEventList>
 8005918:	4603      	mov	r3, r0
 800591a:	2b00      	cmp	r3, #0
 800591c:	d007      	beq.n	800592e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800591e:	4b3d      	ldr	r3, [pc, #244]	; (8005a14 <xQueueReceive+0x1bc>)
 8005920:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005924:	601a      	str	r2, [r3, #0]
 8005926:	f3bf 8f4f 	dsb	sy
 800592a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800592e:	f001 fe31 	bl	8007594 <vPortExitCritical>
				return pdPASS;
 8005932:	2301      	movs	r3, #1
 8005934:	e069      	b.n	8005a0a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d103      	bne.n	8005944 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800593c:	f001 fe2a 	bl	8007594 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005940:	2300      	movs	r3, #0
 8005942:	e062      	b.n	8005a0a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005944:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005946:	2b00      	cmp	r3, #0
 8005948:	d106      	bne.n	8005958 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800594a:	f107 0310 	add.w	r3, r7, #16
 800594e:	4618      	mov	r0, r3
 8005950:	f000 ff70 	bl	8006834 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005954:	2301      	movs	r3, #1
 8005956:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005958:	f001 fe1c 	bl	8007594 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800595c:	f000 fcd8 	bl	8006310 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005960:	f001 fde8 	bl	8007534 <vPortEnterCritical>
 8005964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005966:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800596a:	b25b      	sxtb	r3, r3
 800596c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005970:	d103      	bne.n	800597a <xQueueReceive+0x122>
 8005972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005974:	2200      	movs	r2, #0
 8005976:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800597a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800597c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005980:	b25b      	sxtb	r3, r3
 8005982:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005986:	d103      	bne.n	8005990 <xQueueReceive+0x138>
 8005988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800598a:	2200      	movs	r2, #0
 800598c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005990:	f001 fe00 	bl	8007594 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005994:	1d3a      	adds	r2, r7, #4
 8005996:	f107 0310 	add.w	r3, r7, #16
 800599a:	4611      	mov	r1, r2
 800599c:	4618      	mov	r0, r3
 800599e:	f000 ff5f 	bl	8006860 <xTaskCheckForTimeOut>
 80059a2:	4603      	mov	r3, r0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d123      	bne.n	80059f0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80059a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80059aa:	f000 f9d1 	bl	8005d50 <prvIsQueueEmpty>
 80059ae:	4603      	mov	r3, r0
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d017      	beq.n	80059e4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80059b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059b6:	3324      	adds	r3, #36	; 0x24
 80059b8:	687a      	ldr	r2, [r7, #4]
 80059ba:	4611      	mov	r1, r2
 80059bc:	4618      	mov	r0, r3
 80059be:	f000 fe85 	bl	80066cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80059c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80059c4:	f000 f972 	bl	8005cac <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80059c8:	f000 fcb0 	bl	800632c <xTaskResumeAll>
 80059cc:	4603      	mov	r3, r0
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d189      	bne.n	80058e6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 80059d2:	4b10      	ldr	r3, [pc, #64]	; (8005a14 <xQueueReceive+0x1bc>)
 80059d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80059d8:	601a      	str	r2, [r3, #0]
 80059da:	f3bf 8f4f 	dsb	sy
 80059de:	f3bf 8f6f 	isb	sy
 80059e2:	e780      	b.n	80058e6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80059e4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80059e6:	f000 f961 	bl	8005cac <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80059ea:	f000 fc9f 	bl	800632c <xTaskResumeAll>
 80059ee:	e77a      	b.n	80058e6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80059f0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80059f2:	f000 f95b 	bl	8005cac <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80059f6:	f000 fc99 	bl	800632c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80059fa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80059fc:	f000 f9a8 	bl	8005d50 <prvIsQueueEmpty>
 8005a00:	4603      	mov	r3, r0
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	f43f af6f 	beq.w	80058e6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005a08:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3730      	adds	r7, #48	; 0x30
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}
 8005a12:	bf00      	nop
 8005a14:	e000ed04 	.word	0xe000ed04

08005a18 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b08e      	sub	sp, #56	; 0x38
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	60f8      	str	r0, [r7, #12]
 8005a20:	60b9      	str	r1, [r7, #8]
 8005a22:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005a28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d10a      	bne.n	8005a44 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8005a2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a32:	f383 8811 	msr	BASEPRI, r3
 8005a36:	f3bf 8f6f 	isb	sy
 8005a3a:	f3bf 8f4f 	dsb	sy
 8005a3e:	623b      	str	r3, [r7, #32]
}
 8005a40:	bf00      	nop
 8005a42:	e7fe      	b.n	8005a42 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d103      	bne.n	8005a52 <xQueueReceiveFromISR+0x3a>
 8005a4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d101      	bne.n	8005a56 <xQueueReceiveFromISR+0x3e>
 8005a52:	2301      	movs	r3, #1
 8005a54:	e000      	b.n	8005a58 <xQueueReceiveFromISR+0x40>
 8005a56:	2300      	movs	r3, #0
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d10a      	bne.n	8005a72 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8005a5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a60:	f383 8811 	msr	BASEPRI, r3
 8005a64:	f3bf 8f6f 	isb	sy
 8005a68:	f3bf 8f4f 	dsb	sy
 8005a6c:	61fb      	str	r3, [r7, #28]
}
 8005a6e:	bf00      	nop
 8005a70:	e7fe      	b.n	8005a70 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005a72:	f001 fe41 	bl	80076f8 <vPortValidateInterruptPriority>
	__asm volatile
 8005a76:	f3ef 8211 	mrs	r2, BASEPRI
 8005a7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a7e:	f383 8811 	msr	BASEPRI, r3
 8005a82:	f3bf 8f6f 	isb	sy
 8005a86:	f3bf 8f4f 	dsb	sy
 8005a8a:	61ba      	str	r2, [r7, #24]
 8005a8c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8005a8e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005a90:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a96:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d02f      	beq.n	8005afe <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8005a9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005aa0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005aa4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005aa8:	68b9      	ldr	r1, [r7, #8]
 8005aaa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005aac:	f000 f8d8 	bl	8005c60 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005ab0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ab2:	1e5a      	subs	r2, r3, #1
 8005ab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ab6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005ab8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005abc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005ac0:	d112      	bne.n	8005ae8 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005ac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ac4:	691b      	ldr	r3, [r3, #16]
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d016      	beq.n	8005af8 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005aca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005acc:	3310      	adds	r3, #16
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f000 fe4c 	bl	800676c <xTaskRemoveFromEventList>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d00e      	beq.n	8005af8 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d00b      	beq.n	8005af8 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2201      	movs	r2, #1
 8005ae4:	601a      	str	r2, [r3, #0]
 8005ae6:	e007      	b.n	8005af8 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005ae8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005aec:	3301      	adds	r3, #1
 8005aee:	b2db      	uxtb	r3, r3
 8005af0:	b25a      	sxtb	r2, r3
 8005af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005af4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8005af8:	2301      	movs	r3, #1
 8005afa:	637b      	str	r3, [r7, #52]	; 0x34
 8005afc:	e001      	b.n	8005b02 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8005afe:	2300      	movs	r3, #0
 8005b00:	637b      	str	r3, [r7, #52]	; 0x34
 8005b02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b04:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	f383 8811 	msr	BASEPRI, r3
}
 8005b0c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005b0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005b10:	4618      	mov	r0, r3
 8005b12:	3738      	adds	r7, #56	; 0x38
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bd80      	pop	{r7, pc}

08005b18 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b084      	sub	sp, #16
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d10a      	bne.n	8005b3c <uxQueueMessagesWaiting+0x24>
	__asm volatile
 8005b26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b2a:	f383 8811 	msr	BASEPRI, r3
 8005b2e:	f3bf 8f6f 	isb	sy
 8005b32:	f3bf 8f4f 	dsb	sy
 8005b36:	60bb      	str	r3, [r7, #8]
}
 8005b38:	bf00      	nop
 8005b3a:	e7fe      	b.n	8005b3a <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8005b3c:	f001 fcfa 	bl	8007534 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b44:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8005b46:	f001 fd25 	bl	8007594 <vPortExitCritical>

	return uxReturn;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3710      	adds	r7, #16
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}

08005b54 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8005b54:	b480      	push	{r7}
 8005b56:	b085      	sub	sp, #20
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d10a      	bne.n	8005b78 <uxQueueMessagesWaitingFromISR+0x24>
	__asm volatile
 8005b62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b66:	f383 8811 	msr	BASEPRI, r3
 8005b6a:	f3bf 8f6f 	isb	sy
 8005b6e:	f3bf 8f4f 	dsb	sy
 8005b72:	60bb      	str	r3, [r7, #8]
}
 8005b74:	bf00      	nop
 8005b76:	e7fe      	b.n	8005b76 <uxQueueMessagesWaitingFromISR+0x22>

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b7c:	60fb      	str	r3, [r7, #12]

	return uxReturn;
 8005b7e:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8005b80:	4618      	mov	r0, r3
 8005b82:	3714      	adds	r7, #20
 8005b84:	46bd      	mov	sp, r7
 8005b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8a:	4770      	bx	lr

08005b8c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b086      	sub	sp, #24
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	60f8      	str	r0, [r7, #12]
 8005b94:	60b9      	str	r1, [r7, #8]
 8005b96:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005b98:	2300      	movs	r3, #0
 8005b9a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ba0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d10d      	bne.n	8005bc6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d14d      	bne.n	8005c4e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	685b      	ldr	r3, [r3, #4]
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f000 ffbe 	bl	8006b38 <xTaskPriorityDisinherit>
 8005bbc:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	605a      	str	r2, [r3, #4]
 8005bc4:	e043      	b.n	8005c4e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d119      	bne.n	8005c00 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	6898      	ldr	r0, [r3, #8]
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bd4:	461a      	mov	r2, r3
 8005bd6:	68b9      	ldr	r1, [r7, #8]
 8005bd8:	f002 f856 	bl	8007c88 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	689a      	ldr	r2, [r3, #8]
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005be4:	441a      	add	r2, r3
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	689a      	ldr	r2, [r3, #8]
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	429a      	cmp	r2, r3
 8005bf4:	d32b      	bcc.n	8005c4e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681a      	ldr	r2, [r3, #0]
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	609a      	str	r2, [r3, #8]
 8005bfe:	e026      	b.n	8005c4e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	68d8      	ldr	r0, [r3, #12]
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c08:	461a      	mov	r2, r3
 8005c0a:	68b9      	ldr	r1, [r7, #8]
 8005c0c:	f002 f83c 	bl	8007c88 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	68da      	ldr	r2, [r3, #12]
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c18:	425b      	negs	r3, r3
 8005c1a:	441a      	add	r2, r3
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	68da      	ldr	r2, [r3, #12]
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	429a      	cmp	r2, r3
 8005c2a:	d207      	bcs.n	8005c3c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	685a      	ldr	r2, [r3, #4]
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c34:	425b      	negs	r3, r3
 8005c36:	441a      	add	r2, r3
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2b02      	cmp	r3, #2
 8005c40:	d105      	bne.n	8005c4e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d002      	beq.n	8005c4e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005c48:	693b      	ldr	r3, [r7, #16]
 8005c4a:	3b01      	subs	r3, #1
 8005c4c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	1c5a      	adds	r2, r3, #1
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8005c56:	697b      	ldr	r3, [r7, #20]
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	3718      	adds	r7, #24
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bd80      	pop	{r7, pc}

08005c60 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b082      	sub	sp, #8
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
 8005c68:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d018      	beq.n	8005ca4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	68da      	ldr	r2, [r3, #12]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c7a:	441a      	add	r2, r3
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	68da      	ldr	r2, [r3, #12]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	429a      	cmp	r2, r3
 8005c8a:	d303      	bcc.n	8005c94 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681a      	ldr	r2, [r3, #0]
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	68d9      	ldr	r1, [r3, #12]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c9c:	461a      	mov	r2, r3
 8005c9e:	6838      	ldr	r0, [r7, #0]
 8005ca0:	f001 fff2 	bl	8007c88 <memcpy>
	}
}
 8005ca4:	bf00      	nop
 8005ca6:	3708      	adds	r7, #8
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}

08005cac <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b084      	sub	sp, #16
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005cb4:	f001 fc3e 	bl	8007534 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005cbe:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005cc0:	e011      	b.n	8005ce6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d012      	beq.n	8005cf0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	3324      	adds	r3, #36	; 0x24
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f000 fd4c 	bl	800676c <xTaskRemoveFromEventList>
 8005cd4:	4603      	mov	r3, r0
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d001      	beq.n	8005cde <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005cda:	f000 fe23 	bl	8006924 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005cde:	7bfb      	ldrb	r3, [r7, #15]
 8005ce0:	3b01      	subs	r3, #1
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005ce6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	dce9      	bgt.n	8005cc2 <prvUnlockQueue+0x16>
 8005cee:	e000      	b.n	8005cf2 <prvUnlockQueue+0x46>
					break;
 8005cf0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	22ff      	movs	r2, #255	; 0xff
 8005cf6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005cfa:	f001 fc4b 	bl	8007594 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005cfe:	f001 fc19 	bl	8007534 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005d08:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005d0a:	e011      	b.n	8005d30 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	691b      	ldr	r3, [r3, #16]
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d012      	beq.n	8005d3a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	3310      	adds	r3, #16
 8005d18:	4618      	mov	r0, r3
 8005d1a:	f000 fd27 	bl	800676c <xTaskRemoveFromEventList>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d001      	beq.n	8005d28 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005d24:	f000 fdfe 	bl	8006924 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005d28:	7bbb      	ldrb	r3, [r7, #14]
 8005d2a:	3b01      	subs	r3, #1
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005d30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	dce9      	bgt.n	8005d0c <prvUnlockQueue+0x60>
 8005d38:	e000      	b.n	8005d3c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005d3a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	22ff      	movs	r2, #255	; 0xff
 8005d40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8005d44:	f001 fc26 	bl	8007594 <vPortExitCritical>
}
 8005d48:	bf00      	nop
 8005d4a:	3710      	adds	r7, #16
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bd80      	pop	{r7, pc}

08005d50 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b084      	sub	sp, #16
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005d58:	f001 fbec 	bl	8007534 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d102      	bne.n	8005d6a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005d64:	2301      	movs	r3, #1
 8005d66:	60fb      	str	r3, [r7, #12]
 8005d68:	e001      	b.n	8005d6e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005d6e:	f001 fc11 	bl	8007594 <vPortExitCritical>

	return xReturn;
 8005d72:	68fb      	ldr	r3, [r7, #12]
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	3710      	adds	r7, #16
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bd80      	pop	{r7, pc}

08005d7c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b084      	sub	sp, #16
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005d84:	f001 fbd6 	bl	8007534 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d90:	429a      	cmp	r2, r3
 8005d92:	d102      	bne.n	8005d9a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005d94:	2301      	movs	r3, #1
 8005d96:	60fb      	str	r3, [r7, #12]
 8005d98:	e001      	b.n	8005d9e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005d9e:	f001 fbf9 	bl	8007594 <vPortExitCritical>

	return xReturn;
 8005da2:	68fb      	ldr	r3, [r7, #12]
}
 8005da4:	4618      	mov	r0, r3
 8005da6:	3710      	adds	r7, #16
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bd80      	pop	{r7, pc}

08005dac <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005dac:	b480      	push	{r7}
 8005dae:	b085      	sub	sp, #20
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
 8005db4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005db6:	2300      	movs	r3, #0
 8005db8:	60fb      	str	r3, [r7, #12]
 8005dba:	e014      	b.n	8005de6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005dbc:	4a0f      	ldr	r2, [pc, #60]	; (8005dfc <vQueueAddToRegistry+0x50>)
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d10b      	bne.n	8005de0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005dc8:	490c      	ldr	r1, [pc, #48]	; (8005dfc <vQueueAddToRegistry+0x50>)
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	683a      	ldr	r2, [r7, #0]
 8005dce:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005dd2:	4a0a      	ldr	r2, [pc, #40]	; (8005dfc <vQueueAddToRegistry+0x50>)
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	00db      	lsls	r3, r3, #3
 8005dd8:	4413      	add	r3, r2
 8005dda:	687a      	ldr	r2, [r7, #4]
 8005ddc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005dde:	e006      	b.n	8005dee <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	3301      	adds	r3, #1
 8005de4:	60fb      	str	r3, [r7, #12]
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2b07      	cmp	r3, #7
 8005dea:	d9e7      	bls.n	8005dbc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005dec:	bf00      	nop
 8005dee:	bf00      	nop
 8005df0:	3714      	adds	r7, #20
 8005df2:	46bd      	mov	sp, r7
 8005df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df8:	4770      	bx	lr
 8005dfa:	bf00      	nop
 8005dfc:	20000958 	.word	0x20000958

08005e00 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b086      	sub	sp, #24
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	60f8      	str	r0, [r7, #12]
 8005e08:	60b9      	str	r1, [r7, #8]
 8005e0a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005e10:	f001 fb90 	bl	8007534 <vPortEnterCritical>
 8005e14:	697b      	ldr	r3, [r7, #20]
 8005e16:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005e1a:	b25b      	sxtb	r3, r3
 8005e1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005e20:	d103      	bne.n	8005e2a <vQueueWaitForMessageRestricted+0x2a>
 8005e22:	697b      	ldr	r3, [r7, #20]
 8005e24:	2200      	movs	r2, #0
 8005e26:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005e30:	b25b      	sxtb	r3, r3
 8005e32:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005e36:	d103      	bne.n	8005e40 <vQueueWaitForMessageRestricted+0x40>
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005e40:	f001 fba8 	bl	8007594 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005e44:	697b      	ldr	r3, [r7, #20]
 8005e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d106      	bne.n	8005e5a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005e4c:	697b      	ldr	r3, [r7, #20]
 8005e4e:	3324      	adds	r3, #36	; 0x24
 8005e50:	687a      	ldr	r2, [r7, #4]
 8005e52:	68b9      	ldr	r1, [r7, #8]
 8005e54:	4618      	mov	r0, r3
 8005e56:	f000 fc5d 	bl	8006714 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005e5a:	6978      	ldr	r0, [r7, #20]
 8005e5c:	f7ff ff26 	bl	8005cac <prvUnlockQueue>
	}
 8005e60:	bf00      	nop
 8005e62:	3718      	adds	r7, #24
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}

08005e68 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b08e      	sub	sp, #56	; 0x38
 8005e6c:	af04      	add	r7, sp, #16
 8005e6e:	60f8      	str	r0, [r7, #12]
 8005e70:	60b9      	str	r1, [r7, #8]
 8005e72:	607a      	str	r2, [r7, #4]
 8005e74:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005e76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d10a      	bne.n	8005e92 <xTaskCreateStatic+0x2a>
	__asm volatile
 8005e7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e80:	f383 8811 	msr	BASEPRI, r3
 8005e84:	f3bf 8f6f 	isb	sy
 8005e88:	f3bf 8f4f 	dsb	sy
 8005e8c:	623b      	str	r3, [r7, #32]
}
 8005e8e:	bf00      	nop
 8005e90:	e7fe      	b.n	8005e90 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005e92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d10a      	bne.n	8005eae <xTaskCreateStatic+0x46>
	__asm volatile
 8005e98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e9c:	f383 8811 	msr	BASEPRI, r3
 8005ea0:	f3bf 8f6f 	isb	sy
 8005ea4:	f3bf 8f4f 	dsb	sy
 8005ea8:	61fb      	str	r3, [r7, #28]
}
 8005eaa:	bf00      	nop
 8005eac:	e7fe      	b.n	8005eac <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005eae:	23a8      	movs	r3, #168	; 0xa8
 8005eb0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005eb2:	693b      	ldr	r3, [r7, #16]
 8005eb4:	2ba8      	cmp	r3, #168	; 0xa8
 8005eb6:	d00a      	beq.n	8005ece <xTaskCreateStatic+0x66>
	__asm volatile
 8005eb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ebc:	f383 8811 	msr	BASEPRI, r3
 8005ec0:	f3bf 8f6f 	isb	sy
 8005ec4:	f3bf 8f4f 	dsb	sy
 8005ec8:	61bb      	str	r3, [r7, #24]
}
 8005eca:	bf00      	nop
 8005ecc:	e7fe      	b.n	8005ecc <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005ece:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d01e      	beq.n	8005f12 <xTaskCreateStatic+0xaa>
 8005ed4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d01b      	beq.n	8005f12 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005eda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005edc:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ee0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005ee2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ee6:	2202      	movs	r2, #2
 8005ee8:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005eec:	2300      	movs	r3, #0
 8005eee:	9303      	str	r3, [sp, #12]
 8005ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ef2:	9302      	str	r3, [sp, #8]
 8005ef4:	f107 0314 	add.w	r3, r7, #20
 8005ef8:	9301      	str	r3, [sp, #4]
 8005efa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005efc:	9300      	str	r3, [sp, #0]
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	687a      	ldr	r2, [r7, #4]
 8005f02:	68b9      	ldr	r1, [r7, #8]
 8005f04:	68f8      	ldr	r0, [r7, #12]
 8005f06:	f000 f851 	bl	8005fac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005f0a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005f0c:	f000 f8ec 	bl	80060e8 <prvAddNewTaskToReadyList>
 8005f10:	e001      	b.n	8005f16 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8005f12:	2300      	movs	r3, #0
 8005f14:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005f16:	697b      	ldr	r3, [r7, #20]
	}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3728      	adds	r7, #40	; 0x28
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}

08005f20 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b08c      	sub	sp, #48	; 0x30
 8005f24:	af04      	add	r7, sp, #16
 8005f26:	60f8      	str	r0, [r7, #12]
 8005f28:	60b9      	str	r1, [r7, #8]
 8005f2a:	603b      	str	r3, [r7, #0]
 8005f2c:	4613      	mov	r3, r2
 8005f2e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f30:	88fb      	ldrh	r3, [r7, #6]
 8005f32:	009b      	lsls	r3, r3, #2
 8005f34:	4618      	mov	r0, r3
 8005f36:	f001 fc1f 	bl	8007778 <pvPortMalloc>
 8005f3a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d00e      	beq.n	8005f60 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005f42:	20a8      	movs	r0, #168	; 0xa8
 8005f44:	f001 fc18 	bl	8007778 <pvPortMalloc>
 8005f48:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005f4a:	69fb      	ldr	r3, [r7, #28]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d003      	beq.n	8005f58 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005f50:	69fb      	ldr	r3, [r7, #28]
 8005f52:	697a      	ldr	r2, [r7, #20]
 8005f54:	631a      	str	r2, [r3, #48]	; 0x30
 8005f56:	e005      	b.n	8005f64 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005f58:	6978      	ldr	r0, [r7, #20]
 8005f5a:	f001 fcd1 	bl	8007900 <vPortFree>
 8005f5e:	e001      	b.n	8005f64 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005f60:	2300      	movs	r3, #0
 8005f62:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005f64:	69fb      	ldr	r3, [r7, #28]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d017      	beq.n	8005f9a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005f6a:	69fb      	ldr	r3, [r7, #28]
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005f72:	88fa      	ldrh	r2, [r7, #6]
 8005f74:	2300      	movs	r3, #0
 8005f76:	9303      	str	r3, [sp, #12]
 8005f78:	69fb      	ldr	r3, [r7, #28]
 8005f7a:	9302      	str	r3, [sp, #8]
 8005f7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f7e:	9301      	str	r3, [sp, #4]
 8005f80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f82:	9300      	str	r3, [sp, #0]
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	68b9      	ldr	r1, [r7, #8]
 8005f88:	68f8      	ldr	r0, [r7, #12]
 8005f8a:	f000 f80f 	bl	8005fac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005f8e:	69f8      	ldr	r0, [r7, #28]
 8005f90:	f000 f8aa 	bl	80060e8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005f94:	2301      	movs	r3, #1
 8005f96:	61bb      	str	r3, [r7, #24]
 8005f98:	e002      	b.n	8005fa0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005f9a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005f9e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005fa0:	69bb      	ldr	r3, [r7, #24]
	}
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	3720      	adds	r7, #32
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	bd80      	pop	{r7, pc}
	...

08005fac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b088      	sub	sp, #32
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	60f8      	str	r0, [r7, #12]
 8005fb4:	60b9      	str	r1, [r7, #8]
 8005fb6:	607a      	str	r2, [r7, #4]
 8005fb8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005fba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fbc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	009b      	lsls	r3, r3, #2
 8005fc2:	461a      	mov	r2, r3
 8005fc4:	21a5      	movs	r1, #165	; 0xa5
 8005fc6:	f001 fdd5 	bl	8007b74 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005fca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fcc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005fd4:	3b01      	subs	r3, #1
 8005fd6:	009b      	lsls	r3, r3, #2
 8005fd8:	4413      	add	r3, r2
 8005fda:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005fdc:	69bb      	ldr	r3, [r7, #24]
 8005fde:	f023 0307 	bic.w	r3, r3, #7
 8005fe2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005fe4:	69bb      	ldr	r3, [r7, #24]
 8005fe6:	f003 0307 	and.w	r3, r3, #7
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d00a      	beq.n	8006004 <prvInitialiseNewTask+0x58>
	__asm volatile
 8005fee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ff2:	f383 8811 	msr	BASEPRI, r3
 8005ff6:	f3bf 8f6f 	isb	sy
 8005ffa:	f3bf 8f4f 	dsb	sy
 8005ffe:	617b      	str	r3, [r7, #20]
}
 8006000:	bf00      	nop
 8006002:	e7fe      	b.n	8006002 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006004:	2300      	movs	r3, #0
 8006006:	61fb      	str	r3, [r7, #28]
 8006008:	e012      	b.n	8006030 <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800600a:	68ba      	ldr	r2, [r7, #8]
 800600c:	69fb      	ldr	r3, [r7, #28]
 800600e:	4413      	add	r3, r2
 8006010:	7819      	ldrb	r1, [r3, #0]
 8006012:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006014:	69fb      	ldr	r3, [r7, #28]
 8006016:	4413      	add	r3, r2
 8006018:	3334      	adds	r3, #52	; 0x34
 800601a:	460a      	mov	r2, r1
 800601c:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800601e:	68ba      	ldr	r2, [r7, #8]
 8006020:	69fb      	ldr	r3, [r7, #28]
 8006022:	4413      	add	r3, r2
 8006024:	781b      	ldrb	r3, [r3, #0]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d006      	beq.n	8006038 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800602a:	69fb      	ldr	r3, [r7, #28]
 800602c:	3301      	adds	r3, #1
 800602e:	61fb      	str	r3, [r7, #28]
 8006030:	69fb      	ldr	r3, [r7, #28]
 8006032:	2b0f      	cmp	r3, #15
 8006034:	d9e9      	bls.n	800600a <prvInitialiseNewTask+0x5e>
 8006036:	e000      	b.n	800603a <prvInitialiseNewTask+0x8e>
		{
			break;
 8006038:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800603a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800603c:	2200      	movs	r2, #0
 800603e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006042:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006044:	2b37      	cmp	r3, #55	; 0x37
 8006046:	d901      	bls.n	800604c <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006048:	2337      	movs	r3, #55	; 0x37
 800604a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800604c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800604e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006050:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006052:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006054:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006056:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006058:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800605a:	2200      	movs	r2, #0
 800605c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800605e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006060:	3304      	adds	r3, #4
 8006062:	4618      	mov	r0, r3
 8006064:	f7ff f88e 	bl	8005184 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006068:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800606a:	3318      	adds	r3, #24
 800606c:	4618      	mov	r0, r3
 800606e:	f7ff f889 	bl	8005184 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006072:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006074:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006076:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006078:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800607a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800607e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006080:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006082:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006084:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006086:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800608a:	2200      	movs	r2, #0
 800608c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006090:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006092:	2200      	movs	r2, #0
 8006094:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800609a:	3354      	adds	r3, #84	; 0x54
 800609c:	224c      	movs	r2, #76	; 0x4c
 800609e:	2100      	movs	r1, #0
 80060a0:	4618      	mov	r0, r3
 80060a2:	f001 fd67 	bl	8007b74 <memset>
 80060a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060a8:	4a0c      	ldr	r2, [pc, #48]	; (80060dc <prvInitialiseNewTask+0x130>)
 80060aa:	659a      	str	r2, [r3, #88]	; 0x58
 80060ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060ae:	4a0c      	ldr	r2, [pc, #48]	; (80060e0 <prvInitialiseNewTask+0x134>)
 80060b0:	65da      	str	r2, [r3, #92]	; 0x5c
 80060b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060b4:	4a0b      	ldr	r2, [pc, #44]	; (80060e4 <prvInitialiseNewTask+0x138>)
 80060b6:	661a      	str	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80060b8:	683a      	ldr	r2, [r7, #0]
 80060ba:	68f9      	ldr	r1, [r7, #12]
 80060bc:	69b8      	ldr	r0, [r7, #24]
 80060be:	f001 f90f 	bl	80072e0 <pxPortInitialiseStack>
 80060c2:	4602      	mov	r2, r0
 80060c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80060c6:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80060c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d002      	beq.n	80060d4 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80060ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060d2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80060d4:	bf00      	nop
 80060d6:	3720      	adds	r7, #32
 80060d8:	46bd      	mov	sp, r7
 80060da:	bd80      	pop	{r7, pc}
 80060dc:	20001be4 	.word	0x20001be4
 80060e0:	20001c4c 	.word	0x20001c4c
 80060e4:	20001cb4 	.word	0x20001cb4

080060e8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b082      	sub	sp, #8
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80060f0:	f001 fa20 	bl	8007534 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80060f4:	4b2d      	ldr	r3, [pc, #180]	; (80061ac <prvAddNewTaskToReadyList+0xc4>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	3301      	adds	r3, #1
 80060fa:	4a2c      	ldr	r2, [pc, #176]	; (80061ac <prvAddNewTaskToReadyList+0xc4>)
 80060fc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80060fe:	4b2c      	ldr	r3, [pc, #176]	; (80061b0 <prvAddNewTaskToReadyList+0xc8>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d109      	bne.n	800611a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006106:	4a2a      	ldr	r2, [pc, #168]	; (80061b0 <prvAddNewTaskToReadyList+0xc8>)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800610c:	4b27      	ldr	r3, [pc, #156]	; (80061ac <prvAddNewTaskToReadyList+0xc4>)
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	2b01      	cmp	r3, #1
 8006112:	d110      	bne.n	8006136 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006114:	f000 fc2a 	bl	800696c <prvInitialiseTaskLists>
 8006118:	e00d      	b.n	8006136 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800611a:	4b26      	ldr	r3, [pc, #152]	; (80061b4 <prvAddNewTaskToReadyList+0xcc>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d109      	bne.n	8006136 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006122:	4b23      	ldr	r3, [pc, #140]	; (80061b0 <prvAddNewTaskToReadyList+0xc8>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800612c:	429a      	cmp	r2, r3
 800612e:	d802      	bhi.n	8006136 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006130:	4a1f      	ldr	r2, [pc, #124]	; (80061b0 <prvAddNewTaskToReadyList+0xc8>)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006136:	4b20      	ldr	r3, [pc, #128]	; (80061b8 <prvAddNewTaskToReadyList+0xd0>)
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	3301      	adds	r3, #1
 800613c:	4a1e      	ldr	r2, [pc, #120]	; (80061b8 <prvAddNewTaskToReadyList+0xd0>)
 800613e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006140:	4b1d      	ldr	r3, [pc, #116]	; (80061b8 <prvAddNewTaskToReadyList+0xd0>)
 8006142:	681a      	ldr	r2, [r3, #0]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800614c:	4b1b      	ldr	r3, [pc, #108]	; (80061bc <prvAddNewTaskToReadyList+0xd4>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	429a      	cmp	r2, r3
 8006152:	d903      	bls.n	800615c <prvAddNewTaskToReadyList+0x74>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006158:	4a18      	ldr	r2, [pc, #96]	; (80061bc <prvAddNewTaskToReadyList+0xd4>)
 800615a:	6013      	str	r3, [r2, #0]
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006160:	4613      	mov	r3, r2
 8006162:	009b      	lsls	r3, r3, #2
 8006164:	4413      	add	r3, r2
 8006166:	009b      	lsls	r3, r3, #2
 8006168:	4a15      	ldr	r2, [pc, #84]	; (80061c0 <prvAddNewTaskToReadyList+0xd8>)
 800616a:	441a      	add	r2, r3
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	3304      	adds	r3, #4
 8006170:	4619      	mov	r1, r3
 8006172:	4610      	mov	r0, r2
 8006174:	f7ff f813 	bl	800519e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006178:	f001 fa0c 	bl	8007594 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800617c:	4b0d      	ldr	r3, [pc, #52]	; (80061b4 <prvAddNewTaskToReadyList+0xcc>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	2b00      	cmp	r3, #0
 8006182:	d00e      	beq.n	80061a2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006184:	4b0a      	ldr	r3, [pc, #40]	; (80061b0 <prvAddNewTaskToReadyList+0xc8>)
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800618e:	429a      	cmp	r2, r3
 8006190:	d207      	bcs.n	80061a2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006192:	4b0c      	ldr	r3, [pc, #48]	; (80061c4 <prvAddNewTaskToReadyList+0xdc>)
 8006194:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006198:	601a      	str	r2, [r3, #0]
 800619a:	f3bf 8f4f 	dsb	sy
 800619e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80061a2:	bf00      	nop
 80061a4:	3708      	adds	r7, #8
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bd80      	pop	{r7, pc}
 80061aa:	bf00      	nop
 80061ac:	20000e6c 	.word	0x20000e6c
 80061b0:	20000998 	.word	0x20000998
 80061b4:	20000e78 	.word	0x20000e78
 80061b8:	20000e88 	.word	0x20000e88
 80061bc:	20000e74 	.word	0x20000e74
 80061c0:	2000099c 	.word	0x2000099c
 80061c4:	e000ed04 	.word	0xe000ed04

080061c8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80061c8:	b580      	push	{r7, lr}
 80061ca:	b084      	sub	sp, #16
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80061d0:	2300      	movs	r3, #0
 80061d2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d017      	beq.n	800620a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80061da:	4b13      	ldr	r3, [pc, #76]	; (8006228 <vTaskDelay+0x60>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d00a      	beq.n	80061f8 <vTaskDelay+0x30>
	__asm volatile
 80061e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061e6:	f383 8811 	msr	BASEPRI, r3
 80061ea:	f3bf 8f6f 	isb	sy
 80061ee:	f3bf 8f4f 	dsb	sy
 80061f2:	60bb      	str	r3, [r7, #8]
}
 80061f4:	bf00      	nop
 80061f6:	e7fe      	b.n	80061f6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80061f8:	f000 f88a 	bl	8006310 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80061fc:	2100      	movs	r1, #0
 80061fe:	6878      	ldr	r0, [r7, #4]
 8006200:	f000 fd08 	bl	8006c14 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006204:	f000 f892 	bl	800632c <xTaskResumeAll>
 8006208:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d107      	bne.n	8006220 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006210:	4b06      	ldr	r3, [pc, #24]	; (800622c <vTaskDelay+0x64>)
 8006212:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006216:	601a      	str	r2, [r3, #0]
 8006218:	f3bf 8f4f 	dsb	sy
 800621c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006220:	bf00      	nop
 8006222:	3710      	adds	r7, #16
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}
 8006228:	20000e94 	.word	0x20000e94
 800622c:	e000ed04 	.word	0xe000ed04

08006230 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b08a      	sub	sp, #40	; 0x28
 8006234:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006236:	2300      	movs	r3, #0
 8006238:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800623a:	2300      	movs	r3, #0
 800623c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800623e:	463a      	mov	r2, r7
 8006240:	1d39      	adds	r1, r7, #4
 8006242:	f107 0308 	add.w	r3, r7, #8
 8006246:	4618      	mov	r0, r3
 8006248:	f7fe ff48 	bl	80050dc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800624c:	6839      	ldr	r1, [r7, #0]
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	68ba      	ldr	r2, [r7, #8]
 8006252:	9202      	str	r2, [sp, #8]
 8006254:	9301      	str	r3, [sp, #4]
 8006256:	2300      	movs	r3, #0
 8006258:	9300      	str	r3, [sp, #0]
 800625a:	2300      	movs	r3, #0
 800625c:	460a      	mov	r2, r1
 800625e:	4924      	ldr	r1, [pc, #144]	; (80062f0 <vTaskStartScheduler+0xc0>)
 8006260:	4824      	ldr	r0, [pc, #144]	; (80062f4 <vTaskStartScheduler+0xc4>)
 8006262:	f7ff fe01 	bl	8005e68 <xTaskCreateStatic>
 8006266:	4603      	mov	r3, r0
 8006268:	4a23      	ldr	r2, [pc, #140]	; (80062f8 <vTaskStartScheduler+0xc8>)
 800626a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800626c:	4b22      	ldr	r3, [pc, #136]	; (80062f8 <vTaskStartScheduler+0xc8>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	2b00      	cmp	r3, #0
 8006272:	d002      	beq.n	800627a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006274:	2301      	movs	r3, #1
 8006276:	617b      	str	r3, [r7, #20]
 8006278:	e001      	b.n	800627e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800627a:	2300      	movs	r3, #0
 800627c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	2b01      	cmp	r3, #1
 8006282:	d102      	bne.n	800628a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006284:	f000 fd1a 	bl	8006cbc <xTimerCreateTimerTask>
 8006288:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	2b01      	cmp	r3, #1
 800628e:	d11b      	bne.n	80062c8 <vTaskStartScheduler+0x98>
	__asm volatile
 8006290:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006294:	f383 8811 	msr	BASEPRI, r3
 8006298:	f3bf 8f6f 	isb	sy
 800629c:	f3bf 8f4f 	dsb	sy
 80062a0:	613b      	str	r3, [r7, #16]
}
 80062a2:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80062a4:	4b15      	ldr	r3, [pc, #84]	; (80062fc <vTaskStartScheduler+0xcc>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	3354      	adds	r3, #84	; 0x54
 80062aa:	4a15      	ldr	r2, [pc, #84]	; (8006300 <vTaskStartScheduler+0xd0>)
 80062ac:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80062ae:	4b15      	ldr	r3, [pc, #84]	; (8006304 <vTaskStartScheduler+0xd4>)
 80062b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80062b4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80062b6:	4b14      	ldr	r3, [pc, #80]	; (8006308 <vTaskStartScheduler+0xd8>)
 80062b8:	2201      	movs	r2, #1
 80062ba:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80062bc:	4b13      	ldr	r3, [pc, #76]	; (800630c <vTaskStartScheduler+0xdc>)
 80062be:	2200      	movs	r2, #0
 80062c0:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80062c2:	f001 f895 	bl	80073f0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80062c6:	e00e      	b.n	80062e6 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80062ce:	d10a      	bne.n	80062e6 <vTaskStartScheduler+0xb6>
	__asm volatile
 80062d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062d4:	f383 8811 	msr	BASEPRI, r3
 80062d8:	f3bf 8f6f 	isb	sy
 80062dc:	f3bf 8f4f 	dsb	sy
 80062e0:	60fb      	str	r3, [r7, #12]
}
 80062e2:	bf00      	nop
 80062e4:	e7fe      	b.n	80062e4 <vTaskStartScheduler+0xb4>
}
 80062e6:	bf00      	nop
 80062e8:	3718      	adds	r7, #24
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}
 80062ee:	bf00      	nop
 80062f0:	08008720 	.word	0x08008720
 80062f4:	0800693d 	.word	0x0800693d
 80062f8:	20000e90 	.word	0x20000e90
 80062fc:	20000998 	.word	0x20000998
 8006300:	2000005c 	.word	0x2000005c
 8006304:	20000e8c 	.word	0x20000e8c
 8006308:	20000e78 	.word	0x20000e78
 800630c:	20000e70 	.word	0x20000e70

08006310 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006310:	b480      	push	{r7}
 8006312:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006314:	4b04      	ldr	r3, [pc, #16]	; (8006328 <vTaskSuspendAll+0x18>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	3301      	adds	r3, #1
 800631a:	4a03      	ldr	r2, [pc, #12]	; (8006328 <vTaskSuspendAll+0x18>)
 800631c:	6013      	str	r3, [r2, #0]
}
 800631e:	bf00      	nop
 8006320:	46bd      	mov	sp, r7
 8006322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006326:	4770      	bx	lr
 8006328:	20000e94 	.word	0x20000e94

0800632c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b084      	sub	sp, #16
 8006330:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006332:	2300      	movs	r3, #0
 8006334:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006336:	2300      	movs	r3, #0
 8006338:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800633a:	4b42      	ldr	r3, [pc, #264]	; (8006444 <xTaskResumeAll+0x118>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d10a      	bne.n	8006358 <xTaskResumeAll+0x2c>
	__asm volatile
 8006342:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006346:	f383 8811 	msr	BASEPRI, r3
 800634a:	f3bf 8f6f 	isb	sy
 800634e:	f3bf 8f4f 	dsb	sy
 8006352:	603b      	str	r3, [r7, #0]
}
 8006354:	bf00      	nop
 8006356:	e7fe      	b.n	8006356 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006358:	f001 f8ec 	bl	8007534 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800635c:	4b39      	ldr	r3, [pc, #228]	; (8006444 <xTaskResumeAll+0x118>)
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	3b01      	subs	r3, #1
 8006362:	4a38      	ldr	r2, [pc, #224]	; (8006444 <xTaskResumeAll+0x118>)
 8006364:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006366:	4b37      	ldr	r3, [pc, #220]	; (8006444 <xTaskResumeAll+0x118>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d162      	bne.n	8006434 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800636e:	4b36      	ldr	r3, [pc, #216]	; (8006448 <xTaskResumeAll+0x11c>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d05e      	beq.n	8006434 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006376:	e02f      	b.n	80063d8 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8006378:	4b34      	ldr	r3, [pc, #208]	; (800644c <xTaskResumeAll+0x120>)
 800637a:	68db      	ldr	r3, [r3, #12]
 800637c:	68db      	ldr	r3, [r3, #12]
 800637e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	3318      	adds	r3, #24
 8006384:	4618      	mov	r0, r3
 8006386:	f7fe ff67 	bl	8005258 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	3304      	adds	r3, #4
 800638e:	4618      	mov	r0, r3
 8006390:	f7fe ff62 	bl	8005258 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006398:	4b2d      	ldr	r3, [pc, #180]	; (8006450 <xTaskResumeAll+0x124>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	429a      	cmp	r2, r3
 800639e:	d903      	bls.n	80063a8 <xTaskResumeAll+0x7c>
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063a4:	4a2a      	ldr	r2, [pc, #168]	; (8006450 <xTaskResumeAll+0x124>)
 80063a6:	6013      	str	r3, [r2, #0]
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063ac:	4613      	mov	r3, r2
 80063ae:	009b      	lsls	r3, r3, #2
 80063b0:	4413      	add	r3, r2
 80063b2:	009b      	lsls	r3, r3, #2
 80063b4:	4a27      	ldr	r2, [pc, #156]	; (8006454 <xTaskResumeAll+0x128>)
 80063b6:	441a      	add	r2, r3
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	3304      	adds	r3, #4
 80063bc:	4619      	mov	r1, r3
 80063be:	4610      	mov	r0, r2
 80063c0:	f7fe feed 	bl	800519e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80063c8:	4b23      	ldr	r3, [pc, #140]	; (8006458 <xTaskResumeAll+0x12c>)
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063ce:	429a      	cmp	r2, r3
 80063d0:	d302      	bcc.n	80063d8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80063d2:	4b22      	ldr	r3, [pc, #136]	; (800645c <xTaskResumeAll+0x130>)
 80063d4:	2201      	movs	r2, #1
 80063d6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80063d8:	4b1c      	ldr	r3, [pc, #112]	; (800644c <xTaskResumeAll+0x120>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d1cb      	bne.n	8006378 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d001      	beq.n	80063ea <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80063e6:	f000 fb63 	bl	8006ab0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80063ea:	4b1d      	ldr	r3, [pc, #116]	; (8006460 <xTaskResumeAll+0x134>)
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d010      	beq.n	8006418 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80063f6:	f000 f847 	bl	8006488 <xTaskIncrementTick>
 80063fa:	4603      	mov	r3, r0
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d002      	beq.n	8006406 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8006400:	4b16      	ldr	r3, [pc, #88]	; (800645c <xTaskResumeAll+0x130>)
 8006402:	2201      	movs	r2, #1
 8006404:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	3b01      	subs	r3, #1
 800640a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d1f1      	bne.n	80063f6 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8006412:	4b13      	ldr	r3, [pc, #76]	; (8006460 <xTaskResumeAll+0x134>)
 8006414:	2200      	movs	r2, #0
 8006416:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006418:	4b10      	ldr	r3, [pc, #64]	; (800645c <xTaskResumeAll+0x130>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d009      	beq.n	8006434 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006420:	2301      	movs	r3, #1
 8006422:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006424:	4b0f      	ldr	r3, [pc, #60]	; (8006464 <xTaskResumeAll+0x138>)
 8006426:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800642a:	601a      	str	r2, [r3, #0]
 800642c:	f3bf 8f4f 	dsb	sy
 8006430:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006434:	f001 f8ae 	bl	8007594 <vPortExitCritical>

	return xAlreadyYielded;
 8006438:	68bb      	ldr	r3, [r7, #8]
}
 800643a:	4618      	mov	r0, r3
 800643c:	3710      	adds	r7, #16
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}
 8006442:	bf00      	nop
 8006444:	20000e94 	.word	0x20000e94
 8006448:	20000e6c 	.word	0x20000e6c
 800644c:	20000e2c 	.word	0x20000e2c
 8006450:	20000e74 	.word	0x20000e74
 8006454:	2000099c 	.word	0x2000099c
 8006458:	20000998 	.word	0x20000998
 800645c:	20000e80 	.word	0x20000e80
 8006460:	20000e7c 	.word	0x20000e7c
 8006464:	e000ed04 	.word	0xe000ed04

08006468 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006468:	b480      	push	{r7}
 800646a:	b083      	sub	sp, #12
 800646c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800646e:	4b05      	ldr	r3, [pc, #20]	; (8006484 <xTaskGetTickCount+0x1c>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006474:	687b      	ldr	r3, [r7, #4]
}
 8006476:	4618      	mov	r0, r3
 8006478:	370c      	adds	r7, #12
 800647a:	46bd      	mov	sp, r7
 800647c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006480:	4770      	bx	lr
 8006482:	bf00      	nop
 8006484:	20000e70 	.word	0x20000e70

08006488 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b086      	sub	sp, #24
 800648c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800648e:	2300      	movs	r3, #0
 8006490:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006492:	4b51      	ldr	r3, [pc, #324]	; (80065d8 <xTaskIncrementTick+0x150>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	2b00      	cmp	r3, #0
 8006498:	f040 808e 	bne.w	80065b8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800649c:	4b4f      	ldr	r3, [pc, #316]	; (80065dc <xTaskIncrementTick+0x154>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	3301      	adds	r3, #1
 80064a2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80064a4:	4a4d      	ldr	r2, [pc, #308]	; (80065dc <xTaskIncrementTick+0x154>)
 80064a6:	693b      	ldr	r3, [r7, #16]
 80064a8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80064aa:	693b      	ldr	r3, [r7, #16]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d120      	bne.n	80064f2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80064b0:	4b4b      	ldr	r3, [pc, #300]	; (80065e0 <xTaskIncrementTick+0x158>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d00a      	beq.n	80064d0 <xTaskIncrementTick+0x48>
	__asm volatile
 80064ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064be:	f383 8811 	msr	BASEPRI, r3
 80064c2:	f3bf 8f6f 	isb	sy
 80064c6:	f3bf 8f4f 	dsb	sy
 80064ca:	603b      	str	r3, [r7, #0]
}
 80064cc:	bf00      	nop
 80064ce:	e7fe      	b.n	80064ce <xTaskIncrementTick+0x46>
 80064d0:	4b43      	ldr	r3, [pc, #268]	; (80065e0 <xTaskIncrementTick+0x158>)
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	60fb      	str	r3, [r7, #12]
 80064d6:	4b43      	ldr	r3, [pc, #268]	; (80065e4 <xTaskIncrementTick+0x15c>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a41      	ldr	r2, [pc, #260]	; (80065e0 <xTaskIncrementTick+0x158>)
 80064dc:	6013      	str	r3, [r2, #0]
 80064de:	4a41      	ldr	r2, [pc, #260]	; (80065e4 <xTaskIncrementTick+0x15c>)
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	6013      	str	r3, [r2, #0]
 80064e4:	4b40      	ldr	r3, [pc, #256]	; (80065e8 <xTaskIncrementTick+0x160>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	3301      	adds	r3, #1
 80064ea:	4a3f      	ldr	r2, [pc, #252]	; (80065e8 <xTaskIncrementTick+0x160>)
 80064ec:	6013      	str	r3, [r2, #0]
 80064ee:	f000 fadf 	bl	8006ab0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80064f2:	4b3e      	ldr	r3, [pc, #248]	; (80065ec <xTaskIncrementTick+0x164>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	693a      	ldr	r2, [r7, #16]
 80064f8:	429a      	cmp	r2, r3
 80064fa:	d34e      	bcc.n	800659a <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80064fc:	4b38      	ldr	r3, [pc, #224]	; (80065e0 <xTaskIncrementTick+0x158>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d101      	bne.n	800650a <xTaskIncrementTick+0x82>
 8006506:	2301      	movs	r3, #1
 8006508:	e000      	b.n	800650c <xTaskIncrementTick+0x84>
 800650a:	2300      	movs	r3, #0
 800650c:	2b00      	cmp	r3, #0
 800650e:	d004      	beq.n	800651a <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006510:	4b36      	ldr	r3, [pc, #216]	; (80065ec <xTaskIncrementTick+0x164>)
 8006512:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006516:	601a      	str	r2, [r3, #0]
					break;
 8006518:	e03f      	b.n	800659a <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800651a:	4b31      	ldr	r3, [pc, #196]	; (80065e0 <xTaskIncrementTick+0x158>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	68db      	ldr	r3, [r3, #12]
 8006520:	68db      	ldr	r3, [r3, #12]
 8006522:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800652a:	693a      	ldr	r2, [r7, #16]
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	429a      	cmp	r2, r3
 8006530:	d203      	bcs.n	800653a <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006532:	4a2e      	ldr	r2, [pc, #184]	; (80065ec <xTaskIncrementTick+0x164>)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6013      	str	r3, [r2, #0]
						break;
 8006538:	e02f      	b.n	800659a <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800653a:	68bb      	ldr	r3, [r7, #8]
 800653c:	3304      	adds	r3, #4
 800653e:	4618      	mov	r0, r3
 8006540:	f7fe fe8a 	bl	8005258 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006548:	2b00      	cmp	r3, #0
 800654a:	d004      	beq.n	8006556 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800654c:	68bb      	ldr	r3, [r7, #8]
 800654e:	3318      	adds	r3, #24
 8006550:	4618      	mov	r0, r3
 8006552:	f7fe fe81 	bl	8005258 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800655a:	4b25      	ldr	r3, [pc, #148]	; (80065f0 <xTaskIncrementTick+0x168>)
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	429a      	cmp	r2, r3
 8006560:	d903      	bls.n	800656a <xTaskIncrementTick+0xe2>
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006566:	4a22      	ldr	r2, [pc, #136]	; (80065f0 <xTaskIncrementTick+0x168>)
 8006568:	6013      	str	r3, [r2, #0]
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800656e:	4613      	mov	r3, r2
 8006570:	009b      	lsls	r3, r3, #2
 8006572:	4413      	add	r3, r2
 8006574:	009b      	lsls	r3, r3, #2
 8006576:	4a1f      	ldr	r2, [pc, #124]	; (80065f4 <xTaskIncrementTick+0x16c>)
 8006578:	441a      	add	r2, r3
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	3304      	adds	r3, #4
 800657e:	4619      	mov	r1, r3
 8006580:	4610      	mov	r0, r2
 8006582:	f7fe fe0c 	bl	800519e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006586:	68bb      	ldr	r3, [r7, #8]
 8006588:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800658a:	4b1b      	ldr	r3, [pc, #108]	; (80065f8 <xTaskIncrementTick+0x170>)
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006590:	429a      	cmp	r2, r3
 8006592:	d3b3      	bcc.n	80064fc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006594:	2301      	movs	r3, #1
 8006596:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006598:	e7b0      	b.n	80064fc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800659a:	4b17      	ldr	r3, [pc, #92]	; (80065f8 <xTaskIncrementTick+0x170>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065a0:	4914      	ldr	r1, [pc, #80]	; (80065f4 <xTaskIncrementTick+0x16c>)
 80065a2:	4613      	mov	r3, r2
 80065a4:	009b      	lsls	r3, r3, #2
 80065a6:	4413      	add	r3, r2
 80065a8:	009b      	lsls	r3, r3, #2
 80065aa:	440b      	add	r3, r1
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	2b01      	cmp	r3, #1
 80065b0:	d907      	bls.n	80065c2 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80065b2:	2301      	movs	r3, #1
 80065b4:	617b      	str	r3, [r7, #20]
 80065b6:	e004      	b.n	80065c2 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80065b8:	4b10      	ldr	r3, [pc, #64]	; (80065fc <xTaskIncrementTick+0x174>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	3301      	adds	r3, #1
 80065be:	4a0f      	ldr	r2, [pc, #60]	; (80065fc <xTaskIncrementTick+0x174>)
 80065c0:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80065c2:	4b0f      	ldr	r3, [pc, #60]	; (8006600 <xTaskIncrementTick+0x178>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d001      	beq.n	80065ce <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 80065ca:	2301      	movs	r3, #1
 80065cc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80065ce:	697b      	ldr	r3, [r7, #20]
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	3718      	adds	r7, #24
 80065d4:	46bd      	mov	sp, r7
 80065d6:	bd80      	pop	{r7, pc}
 80065d8:	20000e94 	.word	0x20000e94
 80065dc:	20000e70 	.word	0x20000e70
 80065e0:	20000e24 	.word	0x20000e24
 80065e4:	20000e28 	.word	0x20000e28
 80065e8:	20000e84 	.word	0x20000e84
 80065ec:	20000e8c 	.word	0x20000e8c
 80065f0:	20000e74 	.word	0x20000e74
 80065f4:	2000099c 	.word	0x2000099c
 80065f8:	20000998 	.word	0x20000998
 80065fc:	20000e7c 	.word	0x20000e7c
 8006600:	20000e80 	.word	0x20000e80

08006604 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006604:	b480      	push	{r7}
 8006606:	b085      	sub	sp, #20
 8006608:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800660a:	4b2a      	ldr	r3, [pc, #168]	; (80066b4 <vTaskSwitchContext+0xb0>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d003      	beq.n	800661a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006612:	4b29      	ldr	r3, [pc, #164]	; (80066b8 <vTaskSwitchContext+0xb4>)
 8006614:	2201      	movs	r2, #1
 8006616:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006618:	e046      	b.n	80066a8 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800661a:	4b27      	ldr	r3, [pc, #156]	; (80066b8 <vTaskSwitchContext+0xb4>)
 800661c:	2200      	movs	r2, #0
 800661e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8006620:	4b26      	ldr	r3, [pc, #152]	; (80066bc <vTaskSwitchContext+0xb8>)
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	60fb      	str	r3, [r7, #12]
 8006626:	e010      	b.n	800664a <vTaskSwitchContext+0x46>
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d10a      	bne.n	8006644 <vTaskSwitchContext+0x40>
	__asm volatile
 800662e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006632:	f383 8811 	msr	BASEPRI, r3
 8006636:	f3bf 8f6f 	isb	sy
 800663a:	f3bf 8f4f 	dsb	sy
 800663e:	607b      	str	r3, [r7, #4]
}
 8006640:	bf00      	nop
 8006642:	e7fe      	b.n	8006642 <vTaskSwitchContext+0x3e>
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	3b01      	subs	r3, #1
 8006648:	60fb      	str	r3, [r7, #12]
 800664a:	491d      	ldr	r1, [pc, #116]	; (80066c0 <vTaskSwitchContext+0xbc>)
 800664c:	68fa      	ldr	r2, [r7, #12]
 800664e:	4613      	mov	r3, r2
 8006650:	009b      	lsls	r3, r3, #2
 8006652:	4413      	add	r3, r2
 8006654:	009b      	lsls	r3, r3, #2
 8006656:	440b      	add	r3, r1
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	2b00      	cmp	r3, #0
 800665c:	d0e4      	beq.n	8006628 <vTaskSwitchContext+0x24>
 800665e:	68fa      	ldr	r2, [r7, #12]
 8006660:	4613      	mov	r3, r2
 8006662:	009b      	lsls	r3, r3, #2
 8006664:	4413      	add	r3, r2
 8006666:	009b      	lsls	r3, r3, #2
 8006668:	4a15      	ldr	r2, [pc, #84]	; (80066c0 <vTaskSwitchContext+0xbc>)
 800666a:	4413      	add	r3, r2
 800666c:	60bb      	str	r3, [r7, #8]
 800666e:	68bb      	ldr	r3, [r7, #8]
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	685a      	ldr	r2, [r3, #4]
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	605a      	str	r2, [r3, #4]
 8006678:	68bb      	ldr	r3, [r7, #8]
 800667a:	685a      	ldr	r2, [r3, #4]
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	3308      	adds	r3, #8
 8006680:	429a      	cmp	r2, r3
 8006682:	d104      	bne.n	800668e <vTaskSwitchContext+0x8a>
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	685b      	ldr	r3, [r3, #4]
 8006688:	685a      	ldr	r2, [r3, #4]
 800668a:	68bb      	ldr	r3, [r7, #8]
 800668c:	605a      	str	r2, [r3, #4]
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	685b      	ldr	r3, [r3, #4]
 8006692:	68db      	ldr	r3, [r3, #12]
 8006694:	4a0b      	ldr	r2, [pc, #44]	; (80066c4 <vTaskSwitchContext+0xc0>)
 8006696:	6013      	str	r3, [r2, #0]
 8006698:	4a08      	ldr	r2, [pc, #32]	; (80066bc <vTaskSwitchContext+0xb8>)
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800669e:	4b09      	ldr	r3, [pc, #36]	; (80066c4 <vTaskSwitchContext+0xc0>)
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	3354      	adds	r3, #84	; 0x54
 80066a4:	4a08      	ldr	r2, [pc, #32]	; (80066c8 <vTaskSwitchContext+0xc4>)
 80066a6:	6013      	str	r3, [r2, #0]
}
 80066a8:	bf00      	nop
 80066aa:	3714      	adds	r7, #20
 80066ac:	46bd      	mov	sp, r7
 80066ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b2:	4770      	bx	lr
 80066b4:	20000e94 	.word	0x20000e94
 80066b8:	20000e80 	.word	0x20000e80
 80066bc:	20000e74 	.word	0x20000e74
 80066c0:	2000099c 	.word	0x2000099c
 80066c4:	20000998 	.word	0x20000998
 80066c8:	2000005c 	.word	0x2000005c

080066cc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80066cc:	b580      	push	{r7, lr}
 80066ce:	b084      	sub	sp, #16
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
 80066d4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d10a      	bne.n	80066f2 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80066dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066e0:	f383 8811 	msr	BASEPRI, r3
 80066e4:	f3bf 8f6f 	isb	sy
 80066e8:	f3bf 8f4f 	dsb	sy
 80066ec:	60fb      	str	r3, [r7, #12]
}
 80066ee:	bf00      	nop
 80066f0:	e7fe      	b.n	80066f0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80066f2:	4b07      	ldr	r3, [pc, #28]	; (8006710 <vTaskPlaceOnEventList+0x44>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	3318      	adds	r3, #24
 80066f8:	4619      	mov	r1, r3
 80066fa:	6878      	ldr	r0, [r7, #4]
 80066fc:	f7fe fd73 	bl	80051e6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006700:	2101      	movs	r1, #1
 8006702:	6838      	ldr	r0, [r7, #0]
 8006704:	f000 fa86 	bl	8006c14 <prvAddCurrentTaskToDelayedList>
}
 8006708:	bf00      	nop
 800670a:	3710      	adds	r7, #16
 800670c:	46bd      	mov	sp, r7
 800670e:	bd80      	pop	{r7, pc}
 8006710:	20000998 	.word	0x20000998

08006714 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006714:	b580      	push	{r7, lr}
 8006716:	b086      	sub	sp, #24
 8006718:	af00      	add	r7, sp, #0
 800671a:	60f8      	str	r0, [r7, #12]
 800671c:	60b9      	str	r1, [r7, #8]
 800671e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d10a      	bne.n	800673c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8006726:	f04f 0350 	mov.w	r3, #80	; 0x50
 800672a:	f383 8811 	msr	BASEPRI, r3
 800672e:	f3bf 8f6f 	isb	sy
 8006732:	f3bf 8f4f 	dsb	sy
 8006736:	617b      	str	r3, [r7, #20]
}
 8006738:	bf00      	nop
 800673a:	e7fe      	b.n	800673a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800673c:	4b0a      	ldr	r3, [pc, #40]	; (8006768 <vTaskPlaceOnEventListRestricted+0x54>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	3318      	adds	r3, #24
 8006742:	4619      	mov	r1, r3
 8006744:	68f8      	ldr	r0, [r7, #12]
 8006746:	f7fe fd2a 	bl	800519e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d002      	beq.n	8006756 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8006750:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006754:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006756:	6879      	ldr	r1, [r7, #4]
 8006758:	68b8      	ldr	r0, [r7, #8]
 800675a:	f000 fa5b 	bl	8006c14 <prvAddCurrentTaskToDelayedList>
	}
 800675e:	bf00      	nop
 8006760:	3718      	adds	r7, #24
 8006762:	46bd      	mov	sp, r7
 8006764:	bd80      	pop	{r7, pc}
 8006766:	bf00      	nop
 8006768:	20000998 	.word	0x20000998

0800676c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b086      	sub	sp, #24
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	68db      	ldr	r3, [r3, #12]
 8006778:	68db      	ldr	r3, [r3, #12]
 800677a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800677c:	693b      	ldr	r3, [r7, #16]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d10a      	bne.n	8006798 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8006782:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006786:	f383 8811 	msr	BASEPRI, r3
 800678a:	f3bf 8f6f 	isb	sy
 800678e:	f3bf 8f4f 	dsb	sy
 8006792:	60fb      	str	r3, [r7, #12]
}
 8006794:	bf00      	nop
 8006796:	e7fe      	b.n	8006796 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006798:	693b      	ldr	r3, [r7, #16]
 800679a:	3318      	adds	r3, #24
 800679c:	4618      	mov	r0, r3
 800679e:	f7fe fd5b 	bl	8005258 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80067a2:	4b1e      	ldr	r3, [pc, #120]	; (800681c <xTaskRemoveFromEventList+0xb0>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d11d      	bne.n	80067e6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80067aa:	693b      	ldr	r3, [r7, #16]
 80067ac:	3304      	adds	r3, #4
 80067ae:	4618      	mov	r0, r3
 80067b0:	f7fe fd52 	bl	8005258 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067b8:	4b19      	ldr	r3, [pc, #100]	; (8006820 <xTaskRemoveFromEventList+0xb4>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	429a      	cmp	r2, r3
 80067be:	d903      	bls.n	80067c8 <xTaskRemoveFromEventList+0x5c>
 80067c0:	693b      	ldr	r3, [r7, #16]
 80067c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067c4:	4a16      	ldr	r2, [pc, #88]	; (8006820 <xTaskRemoveFromEventList+0xb4>)
 80067c6:	6013      	str	r3, [r2, #0]
 80067c8:	693b      	ldr	r3, [r7, #16]
 80067ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067cc:	4613      	mov	r3, r2
 80067ce:	009b      	lsls	r3, r3, #2
 80067d0:	4413      	add	r3, r2
 80067d2:	009b      	lsls	r3, r3, #2
 80067d4:	4a13      	ldr	r2, [pc, #76]	; (8006824 <xTaskRemoveFromEventList+0xb8>)
 80067d6:	441a      	add	r2, r3
 80067d8:	693b      	ldr	r3, [r7, #16]
 80067da:	3304      	adds	r3, #4
 80067dc:	4619      	mov	r1, r3
 80067de:	4610      	mov	r0, r2
 80067e0:	f7fe fcdd 	bl	800519e <vListInsertEnd>
 80067e4:	e005      	b.n	80067f2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80067e6:	693b      	ldr	r3, [r7, #16]
 80067e8:	3318      	adds	r3, #24
 80067ea:	4619      	mov	r1, r3
 80067ec:	480e      	ldr	r0, [pc, #56]	; (8006828 <xTaskRemoveFromEventList+0xbc>)
 80067ee:	f7fe fcd6 	bl	800519e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067f6:	4b0d      	ldr	r3, [pc, #52]	; (800682c <xTaskRemoveFromEventList+0xc0>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067fc:	429a      	cmp	r2, r3
 80067fe:	d905      	bls.n	800680c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006800:	2301      	movs	r3, #1
 8006802:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006804:	4b0a      	ldr	r3, [pc, #40]	; (8006830 <xTaskRemoveFromEventList+0xc4>)
 8006806:	2201      	movs	r2, #1
 8006808:	601a      	str	r2, [r3, #0]
 800680a:	e001      	b.n	8006810 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800680c:	2300      	movs	r3, #0
 800680e:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8006810:	697b      	ldr	r3, [r7, #20]
}
 8006812:	4618      	mov	r0, r3
 8006814:	3718      	adds	r7, #24
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}
 800681a:	bf00      	nop
 800681c:	20000e94 	.word	0x20000e94
 8006820:	20000e74 	.word	0x20000e74
 8006824:	2000099c 	.word	0x2000099c
 8006828:	20000e2c 	.word	0x20000e2c
 800682c:	20000998 	.word	0x20000998
 8006830:	20000e80 	.word	0x20000e80

08006834 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006834:	b480      	push	{r7}
 8006836:	b083      	sub	sp, #12
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800683c:	4b06      	ldr	r3, [pc, #24]	; (8006858 <vTaskInternalSetTimeOutState+0x24>)
 800683e:	681a      	ldr	r2, [r3, #0]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006844:	4b05      	ldr	r3, [pc, #20]	; (800685c <vTaskInternalSetTimeOutState+0x28>)
 8006846:	681a      	ldr	r2, [r3, #0]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	605a      	str	r2, [r3, #4]
}
 800684c:	bf00      	nop
 800684e:	370c      	adds	r7, #12
 8006850:	46bd      	mov	sp, r7
 8006852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006856:	4770      	bx	lr
 8006858:	20000e84 	.word	0x20000e84
 800685c:	20000e70 	.word	0x20000e70

08006860 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006860:	b580      	push	{r7, lr}
 8006862:	b088      	sub	sp, #32
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
 8006868:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d10a      	bne.n	8006886 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8006870:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006874:	f383 8811 	msr	BASEPRI, r3
 8006878:	f3bf 8f6f 	isb	sy
 800687c:	f3bf 8f4f 	dsb	sy
 8006880:	613b      	str	r3, [r7, #16]
}
 8006882:	bf00      	nop
 8006884:	e7fe      	b.n	8006884 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d10a      	bne.n	80068a2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800688c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006890:	f383 8811 	msr	BASEPRI, r3
 8006894:	f3bf 8f6f 	isb	sy
 8006898:	f3bf 8f4f 	dsb	sy
 800689c:	60fb      	str	r3, [r7, #12]
}
 800689e:	bf00      	nop
 80068a0:	e7fe      	b.n	80068a0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80068a2:	f000 fe47 	bl	8007534 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80068a6:	4b1d      	ldr	r3, [pc, #116]	; (800691c <xTaskCheckForTimeOut+0xbc>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	69ba      	ldr	r2, [r7, #24]
 80068b2:	1ad3      	subs	r3, r2, r3
 80068b4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80068be:	d102      	bne.n	80068c6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80068c0:	2300      	movs	r3, #0
 80068c2:	61fb      	str	r3, [r7, #28]
 80068c4:	e023      	b.n	800690e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681a      	ldr	r2, [r3, #0]
 80068ca:	4b15      	ldr	r3, [pc, #84]	; (8006920 <xTaskCheckForTimeOut+0xc0>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	429a      	cmp	r2, r3
 80068d0:	d007      	beq.n	80068e2 <xTaskCheckForTimeOut+0x82>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	685b      	ldr	r3, [r3, #4]
 80068d6:	69ba      	ldr	r2, [r7, #24]
 80068d8:	429a      	cmp	r2, r3
 80068da:	d302      	bcc.n	80068e2 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80068dc:	2301      	movs	r3, #1
 80068de:	61fb      	str	r3, [r7, #28]
 80068e0:	e015      	b.n	800690e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	697a      	ldr	r2, [r7, #20]
 80068e8:	429a      	cmp	r2, r3
 80068ea:	d20b      	bcs.n	8006904 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	681a      	ldr	r2, [r3, #0]
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	1ad2      	subs	r2, r2, r3
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	f7ff ff9b 	bl	8006834 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80068fe:	2300      	movs	r3, #0
 8006900:	61fb      	str	r3, [r7, #28]
 8006902:	e004      	b.n	800690e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	2200      	movs	r2, #0
 8006908:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800690a:	2301      	movs	r3, #1
 800690c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800690e:	f000 fe41 	bl	8007594 <vPortExitCritical>

	return xReturn;
 8006912:	69fb      	ldr	r3, [r7, #28]
}
 8006914:	4618      	mov	r0, r3
 8006916:	3720      	adds	r7, #32
 8006918:	46bd      	mov	sp, r7
 800691a:	bd80      	pop	{r7, pc}
 800691c:	20000e70 	.word	0x20000e70
 8006920:	20000e84 	.word	0x20000e84

08006924 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006924:	b480      	push	{r7}
 8006926:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006928:	4b03      	ldr	r3, [pc, #12]	; (8006938 <vTaskMissedYield+0x14>)
 800692a:	2201      	movs	r2, #1
 800692c:	601a      	str	r2, [r3, #0]
}
 800692e:	bf00      	nop
 8006930:	46bd      	mov	sp, r7
 8006932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006936:	4770      	bx	lr
 8006938:	20000e80 	.word	0x20000e80

0800693c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b082      	sub	sp, #8
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006944:	f000 f852 	bl	80069ec <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006948:	4b06      	ldr	r3, [pc, #24]	; (8006964 <prvIdleTask+0x28>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	2b01      	cmp	r3, #1
 800694e:	d9f9      	bls.n	8006944 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006950:	4b05      	ldr	r3, [pc, #20]	; (8006968 <prvIdleTask+0x2c>)
 8006952:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006956:	601a      	str	r2, [r3, #0]
 8006958:	f3bf 8f4f 	dsb	sy
 800695c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006960:	e7f0      	b.n	8006944 <prvIdleTask+0x8>
 8006962:	bf00      	nop
 8006964:	2000099c 	.word	0x2000099c
 8006968:	e000ed04 	.word	0xe000ed04

0800696c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b082      	sub	sp, #8
 8006970:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006972:	2300      	movs	r3, #0
 8006974:	607b      	str	r3, [r7, #4]
 8006976:	e00c      	b.n	8006992 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006978:	687a      	ldr	r2, [r7, #4]
 800697a:	4613      	mov	r3, r2
 800697c:	009b      	lsls	r3, r3, #2
 800697e:	4413      	add	r3, r2
 8006980:	009b      	lsls	r3, r3, #2
 8006982:	4a12      	ldr	r2, [pc, #72]	; (80069cc <prvInitialiseTaskLists+0x60>)
 8006984:	4413      	add	r3, r2
 8006986:	4618      	mov	r0, r3
 8006988:	f7fe fbdc 	bl	8005144 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	3301      	adds	r3, #1
 8006990:	607b      	str	r3, [r7, #4]
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2b37      	cmp	r3, #55	; 0x37
 8006996:	d9ef      	bls.n	8006978 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006998:	480d      	ldr	r0, [pc, #52]	; (80069d0 <prvInitialiseTaskLists+0x64>)
 800699a:	f7fe fbd3 	bl	8005144 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800699e:	480d      	ldr	r0, [pc, #52]	; (80069d4 <prvInitialiseTaskLists+0x68>)
 80069a0:	f7fe fbd0 	bl	8005144 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80069a4:	480c      	ldr	r0, [pc, #48]	; (80069d8 <prvInitialiseTaskLists+0x6c>)
 80069a6:	f7fe fbcd 	bl	8005144 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80069aa:	480c      	ldr	r0, [pc, #48]	; (80069dc <prvInitialiseTaskLists+0x70>)
 80069ac:	f7fe fbca 	bl	8005144 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80069b0:	480b      	ldr	r0, [pc, #44]	; (80069e0 <prvInitialiseTaskLists+0x74>)
 80069b2:	f7fe fbc7 	bl	8005144 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80069b6:	4b0b      	ldr	r3, [pc, #44]	; (80069e4 <prvInitialiseTaskLists+0x78>)
 80069b8:	4a05      	ldr	r2, [pc, #20]	; (80069d0 <prvInitialiseTaskLists+0x64>)
 80069ba:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80069bc:	4b0a      	ldr	r3, [pc, #40]	; (80069e8 <prvInitialiseTaskLists+0x7c>)
 80069be:	4a05      	ldr	r2, [pc, #20]	; (80069d4 <prvInitialiseTaskLists+0x68>)
 80069c0:	601a      	str	r2, [r3, #0]
}
 80069c2:	bf00      	nop
 80069c4:	3708      	adds	r7, #8
 80069c6:	46bd      	mov	sp, r7
 80069c8:	bd80      	pop	{r7, pc}
 80069ca:	bf00      	nop
 80069cc:	2000099c 	.word	0x2000099c
 80069d0:	20000dfc 	.word	0x20000dfc
 80069d4:	20000e10 	.word	0x20000e10
 80069d8:	20000e2c 	.word	0x20000e2c
 80069dc:	20000e40 	.word	0x20000e40
 80069e0:	20000e58 	.word	0x20000e58
 80069e4:	20000e24 	.word	0x20000e24
 80069e8:	20000e28 	.word	0x20000e28

080069ec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b082      	sub	sp, #8
 80069f0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80069f2:	e019      	b.n	8006a28 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80069f4:	f000 fd9e 	bl	8007534 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80069f8:	4b10      	ldr	r3, [pc, #64]	; (8006a3c <prvCheckTasksWaitingTermination+0x50>)
 80069fa:	68db      	ldr	r3, [r3, #12]
 80069fc:	68db      	ldr	r3, [r3, #12]
 80069fe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	3304      	adds	r3, #4
 8006a04:	4618      	mov	r0, r3
 8006a06:	f7fe fc27 	bl	8005258 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006a0a:	4b0d      	ldr	r3, [pc, #52]	; (8006a40 <prvCheckTasksWaitingTermination+0x54>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	3b01      	subs	r3, #1
 8006a10:	4a0b      	ldr	r2, [pc, #44]	; (8006a40 <prvCheckTasksWaitingTermination+0x54>)
 8006a12:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006a14:	4b0b      	ldr	r3, [pc, #44]	; (8006a44 <prvCheckTasksWaitingTermination+0x58>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	3b01      	subs	r3, #1
 8006a1a:	4a0a      	ldr	r2, [pc, #40]	; (8006a44 <prvCheckTasksWaitingTermination+0x58>)
 8006a1c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006a1e:	f000 fdb9 	bl	8007594 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006a22:	6878      	ldr	r0, [r7, #4]
 8006a24:	f000 f810 	bl	8006a48 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006a28:	4b06      	ldr	r3, [pc, #24]	; (8006a44 <prvCheckTasksWaitingTermination+0x58>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d1e1      	bne.n	80069f4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006a30:	bf00      	nop
 8006a32:	bf00      	nop
 8006a34:	3708      	adds	r7, #8
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}
 8006a3a:	bf00      	nop
 8006a3c:	20000e40 	.word	0x20000e40
 8006a40:	20000e6c 	.word	0x20000e6c
 8006a44:	20000e54 	.word	0x20000e54

08006a48 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006a48:	b580      	push	{r7, lr}
 8006a4a:	b084      	sub	sp, #16
 8006a4c:	af00      	add	r7, sp, #0
 8006a4e:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	3354      	adds	r3, #84	; 0x54
 8006a54:	4618      	mov	r0, r3
 8006a56:	f001 f895 	bl	8007b84 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d108      	bne.n	8006a76 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a68:	4618      	mov	r0, r3
 8006a6a:	f000 ff49 	bl	8007900 <vPortFree>
				vPortFree( pxTCB );
 8006a6e:	6878      	ldr	r0, [r7, #4]
 8006a70:	f000 ff46 	bl	8007900 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006a74:	e018      	b.n	8006aa8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8006a7c:	2b01      	cmp	r3, #1
 8006a7e:	d103      	bne.n	8006a88 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f000 ff3d 	bl	8007900 <vPortFree>
	}
 8006a86:	e00f      	b.n	8006aa8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8006a8e:	2b02      	cmp	r3, #2
 8006a90:	d00a      	beq.n	8006aa8 <prvDeleteTCB+0x60>
	__asm volatile
 8006a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a96:	f383 8811 	msr	BASEPRI, r3
 8006a9a:	f3bf 8f6f 	isb	sy
 8006a9e:	f3bf 8f4f 	dsb	sy
 8006aa2:	60fb      	str	r3, [r7, #12]
}
 8006aa4:	bf00      	nop
 8006aa6:	e7fe      	b.n	8006aa6 <prvDeleteTCB+0x5e>
	}
 8006aa8:	bf00      	nop
 8006aaa:	3710      	adds	r7, #16
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b083      	sub	sp, #12
 8006ab4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006ab6:	4b0f      	ldr	r3, [pc, #60]	; (8006af4 <prvResetNextTaskUnblockTime+0x44>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d101      	bne.n	8006ac4 <prvResetNextTaskUnblockTime+0x14>
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	e000      	b.n	8006ac6 <prvResetNextTaskUnblockTime+0x16>
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d004      	beq.n	8006ad4 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006aca:	4b0b      	ldr	r3, [pc, #44]	; (8006af8 <prvResetNextTaskUnblockTime+0x48>)
 8006acc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006ad0:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006ad2:	e008      	b.n	8006ae6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006ad4:	4b07      	ldr	r3, [pc, #28]	; (8006af4 <prvResetNextTaskUnblockTime+0x44>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	68db      	ldr	r3, [r3, #12]
 8006ada:	68db      	ldr	r3, [r3, #12]
 8006adc:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	4a05      	ldr	r2, [pc, #20]	; (8006af8 <prvResetNextTaskUnblockTime+0x48>)
 8006ae4:	6013      	str	r3, [r2, #0]
}
 8006ae6:	bf00      	nop
 8006ae8:	370c      	adds	r7, #12
 8006aea:	46bd      	mov	sp, r7
 8006aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af0:	4770      	bx	lr
 8006af2:	bf00      	nop
 8006af4:	20000e24 	.word	0x20000e24
 8006af8:	20000e8c 	.word	0x20000e8c

08006afc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006afc:	b480      	push	{r7}
 8006afe:	b083      	sub	sp, #12
 8006b00:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006b02:	4b0b      	ldr	r3, [pc, #44]	; (8006b30 <xTaskGetSchedulerState+0x34>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d102      	bne.n	8006b10 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	607b      	str	r3, [r7, #4]
 8006b0e:	e008      	b.n	8006b22 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b10:	4b08      	ldr	r3, [pc, #32]	; (8006b34 <xTaskGetSchedulerState+0x38>)
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d102      	bne.n	8006b1e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006b18:	2302      	movs	r3, #2
 8006b1a:	607b      	str	r3, [r7, #4]
 8006b1c:	e001      	b.n	8006b22 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006b1e:	2300      	movs	r3, #0
 8006b20:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006b22:	687b      	ldr	r3, [r7, #4]
	}
 8006b24:	4618      	mov	r0, r3
 8006b26:	370c      	adds	r7, #12
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2e:	4770      	bx	lr
 8006b30:	20000e78 	.word	0x20000e78
 8006b34:	20000e94 	.word	0x20000e94

08006b38 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b086      	sub	sp, #24
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006b44:	2300      	movs	r3, #0
 8006b46:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d056      	beq.n	8006bfc <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006b4e:	4b2e      	ldr	r3, [pc, #184]	; (8006c08 <xTaskPriorityDisinherit+0xd0>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	693a      	ldr	r2, [r7, #16]
 8006b54:	429a      	cmp	r2, r3
 8006b56:	d00a      	beq.n	8006b6e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8006b58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b5c:	f383 8811 	msr	BASEPRI, r3
 8006b60:	f3bf 8f6f 	isb	sy
 8006b64:	f3bf 8f4f 	dsb	sy
 8006b68:	60fb      	str	r3, [r7, #12]
}
 8006b6a:	bf00      	nop
 8006b6c:	e7fe      	b.n	8006b6c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d10a      	bne.n	8006b8c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8006b76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b7a:	f383 8811 	msr	BASEPRI, r3
 8006b7e:	f3bf 8f6f 	isb	sy
 8006b82:	f3bf 8f4f 	dsb	sy
 8006b86:	60bb      	str	r3, [r7, #8]
}
 8006b88:	bf00      	nop
 8006b8a:	e7fe      	b.n	8006b8a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8006b8c:	693b      	ldr	r3, [r7, #16]
 8006b8e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b90:	1e5a      	subs	r2, r3, #1
 8006b92:	693b      	ldr	r3, [r7, #16]
 8006b94:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006b96:	693b      	ldr	r3, [r7, #16]
 8006b98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	d02c      	beq.n	8006bfc <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006ba2:	693b      	ldr	r3, [r7, #16]
 8006ba4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d128      	bne.n	8006bfc <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006baa:	693b      	ldr	r3, [r7, #16]
 8006bac:	3304      	adds	r3, #4
 8006bae:	4618      	mov	r0, r3
 8006bb0:	f7fe fb52 	bl	8005258 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006bb4:	693b      	ldr	r3, [r7, #16]
 8006bb6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006bb8:	693b      	ldr	r3, [r7, #16]
 8006bba:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bc0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006bc8:	693b      	ldr	r3, [r7, #16]
 8006bca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bcc:	4b0f      	ldr	r3, [pc, #60]	; (8006c0c <xTaskPriorityDisinherit+0xd4>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d903      	bls.n	8006bdc <xTaskPriorityDisinherit+0xa4>
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bd8:	4a0c      	ldr	r2, [pc, #48]	; (8006c0c <xTaskPriorityDisinherit+0xd4>)
 8006bda:	6013      	str	r3, [r2, #0]
 8006bdc:	693b      	ldr	r3, [r7, #16]
 8006bde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006be0:	4613      	mov	r3, r2
 8006be2:	009b      	lsls	r3, r3, #2
 8006be4:	4413      	add	r3, r2
 8006be6:	009b      	lsls	r3, r3, #2
 8006be8:	4a09      	ldr	r2, [pc, #36]	; (8006c10 <xTaskPriorityDisinherit+0xd8>)
 8006bea:	441a      	add	r2, r3
 8006bec:	693b      	ldr	r3, [r7, #16]
 8006bee:	3304      	adds	r3, #4
 8006bf0:	4619      	mov	r1, r3
 8006bf2:	4610      	mov	r0, r2
 8006bf4:	f7fe fad3 	bl	800519e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006bf8:	2301      	movs	r3, #1
 8006bfa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006bfc:	697b      	ldr	r3, [r7, #20]
	}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3718      	adds	r7, #24
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}
 8006c06:	bf00      	nop
 8006c08:	20000998 	.word	0x20000998
 8006c0c:	20000e74 	.word	0x20000e74
 8006c10:	2000099c 	.word	0x2000099c

08006c14 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b084      	sub	sp, #16
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
 8006c1c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006c1e:	4b21      	ldr	r3, [pc, #132]	; (8006ca4 <prvAddCurrentTaskToDelayedList+0x90>)
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006c24:	4b20      	ldr	r3, [pc, #128]	; (8006ca8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	3304      	adds	r3, #4
 8006c2a:	4618      	mov	r0, r3
 8006c2c:	f7fe fb14 	bl	8005258 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006c36:	d10a      	bne.n	8006c4e <prvAddCurrentTaskToDelayedList+0x3a>
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d007      	beq.n	8006c4e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006c3e:	4b1a      	ldr	r3, [pc, #104]	; (8006ca8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	3304      	adds	r3, #4
 8006c44:	4619      	mov	r1, r3
 8006c46:	4819      	ldr	r0, [pc, #100]	; (8006cac <prvAddCurrentTaskToDelayedList+0x98>)
 8006c48:	f7fe faa9 	bl	800519e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006c4c:	e026      	b.n	8006c9c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006c4e:	68fa      	ldr	r2, [r7, #12]
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	4413      	add	r3, r2
 8006c54:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006c56:	4b14      	ldr	r3, [pc, #80]	; (8006ca8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	68ba      	ldr	r2, [r7, #8]
 8006c5c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006c5e:	68ba      	ldr	r2, [r7, #8]
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	429a      	cmp	r2, r3
 8006c64:	d209      	bcs.n	8006c7a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006c66:	4b12      	ldr	r3, [pc, #72]	; (8006cb0 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006c68:	681a      	ldr	r2, [r3, #0]
 8006c6a:	4b0f      	ldr	r3, [pc, #60]	; (8006ca8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	3304      	adds	r3, #4
 8006c70:	4619      	mov	r1, r3
 8006c72:	4610      	mov	r0, r2
 8006c74:	f7fe fab7 	bl	80051e6 <vListInsert>
}
 8006c78:	e010      	b.n	8006c9c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006c7a:	4b0e      	ldr	r3, [pc, #56]	; (8006cb4 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006c7c:	681a      	ldr	r2, [r3, #0]
 8006c7e:	4b0a      	ldr	r3, [pc, #40]	; (8006ca8 <prvAddCurrentTaskToDelayedList+0x94>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	3304      	adds	r3, #4
 8006c84:	4619      	mov	r1, r3
 8006c86:	4610      	mov	r0, r2
 8006c88:	f7fe faad 	bl	80051e6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006c8c:	4b0a      	ldr	r3, [pc, #40]	; (8006cb8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	68ba      	ldr	r2, [r7, #8]
 8006c92:	429a      	cmp	r2, r3
 8006c94:	d202      	bcs.n	8006c9c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006c96:	4a08      	ldr	r2, [pc, #32]	; (8006cb8 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006c98:	68bb      	ldr	r3, [r7, #8]
 8006c9a:	6013      	str	r3, [r2, #0]
}
 8006c9c:	bf00      	nop
 8006c9e:	3710      	adds	r7, #16
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	bd80      	pop	{r7, pc}
 8006ca4:	20000e70 	.word	0x20000e70
 8006ca8:	20000998 	.word	0x20000998
 8006cac:	20000e58 	.word	0x20000e58
 8006cb0:	20000e28 	.word	0x20000e28
 8006cb4:	20000e24 	.word	0x20000e24
 8006cb8:	20000e8c 	.word	0x20000e8c

08006cbc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b08a      	sub	sp, #40	; 0x28
 8006cc0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006cc6:	f000 facb 	bl	8007260 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006cca:	4b1c      	ldr	r3, [pc, #112]	; (8006d3c <xTimerCreateTimerTask+0x80>)
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d021      	beq.n	8006d16 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006cda:	1d3a      	adds	r2, r7, #4
 8006cdc:	f107 0108 	add.w	r1, r7, #8
 8006ce0:	f107 030c 	add.w	r3, r7, #12
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	f7fe fa13 	bl	8005110 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006cea:	6879      	ldr	r1, [r7, #4]
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	68fa      	ldr	r2, [r7, #12]
 8006cf0:	9202      	str	r2, [sp, #8]
 8006cf2:	9301      	str	r3, [sp, #4]
 8006cf4:	2302      	movs	r3, #2
 8006cf6:	9300      	str	r3, [sp, #0]
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	460a      	mov	r2, r1
 8006cfc:	4910      	ldr	r1, [pc, #64]	; (8006d40 <xTimerCreateTimerTask+0x84>)
 8006cfe:	4811      	ldr	r0, [pc, #68]	; (8006d44 <xTimerCreateTimerTask+0x88>)
 8006d00:	f7ff f8b2 	bl	8005e68 <xTaskCreateStatic>
 8006d04:	4603      	mov	r3, r0
 8006d06:	4a10      	ldr	r2, [pc, #64]	; (8006d48 <xTimerCreateTimerTask+0x8c>)
 8006d08:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006d0a:	4b0f      	ldr	r3, [pc, #60]	; (8006d48 <xTimerCreateTimerTask+0x8c>)
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d001      	beq.n	8006d16 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006d12:	2301      	movs	r3, #1
 8006d14:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006d16:	697b      	ldr	r3, [r7, #20]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d10a      	bne.n	8006d32 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8006d1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d20:	f383 8811 	msr	BASEPRI, r3
 8006d24:	f3bf 8f6f 	isb	sy
 8006d28:	f3bf 8f4f 	dsb	sy
 8006d2c:	613b      	str	r3, [r7, #16]
}
 8006d2e:	bf00      	nop
 8006d30:	e7fe      	b.n	8006d30 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006d32:	697b      	ldr	r3, [r7, #20]
}
 8006d34:	4618      	mov	r0, r3
 8006d36:	3718      	adds	r7, #24
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd80      	pop	{r7, pc}
 8006d3c:	20000ec8 	.word	0x20000ec8
 8006d40:	08008728 	.word	0x08008728
 8006d44:	08006e69 	.word	0x08006e69
 8006d48:	20000ecc 	.word	0x20000ecc

08006d4c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b08a      	sub	sp, #40	; 0x28
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	60f8      	str	r0, [r7, #12]
 8006d54:	60b9      	str	r1, [r7, #8]
 8006d56:	607a      	str	r2, [r7, #4]
 8006d58:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d10a      	bne.n	8006d7a <xTimerGenericCommand+0x2e>
	__asm volatile
 8006d64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d68:	f383 8811 	msr	BASEPRI, r3
 8006d6c:	f3bf 8f6f 	isb	sy
 8006d70:	f3bf 8f4f 	dsb	sy
 8006d74:	623b      	str	r3, [r7, #32]
}
 8006d76:	bf00      	nop
 8006d78:	e7fe      	b.n	8006d78 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006d7a:	4b1a      	ldr	r3, [pc, #104]	; (8006de4 <xTimerGenericCommand+0x98>)
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d02a      	beq.n	8006dd8 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006d8e:	68bb      	ldr	r3, [r7, #8]
 8006d90:	2b05      	cmp	r3, #5
 8006d92:	dc18      	bgt.n	8006dc6 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006d94:	f7ff feb2 	bl	8006afc <xTaskGetSchedulerState>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	2b02      	cmp	r3, #2
 8006d9c:	d109      	bne.n	8006db2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006d9e:	4b11      	ldr	r3, [pc, #68]	; (8006de4 <xTimerGenericCommand+0x98>)
 8006da0:	6818      	ldr	r0, [r3, #0]
 8006da2:	f107 0110 	add.w	r1, r7, #16
 8006da6:	2300      	movs	r3, #0
 8006da8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006daa:	f7fe fbbf 	bl	800552c <xQueueGenericSend>
 8006dae:	6278      	str	r0, [r7, #36]	; 0x24
 8006db0:	e012      	b.n	8006dd8 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006db2:	4b0c      	ldr	r3, [pc, #48]	; (8006de4 <xTimerGenericCommand+0x98>)
 8006db4:	6818      	ldr	r0, [r3, #0]
 8006db6:	f107 0110 	add.w	r1, r7, #16
 8006dba:	2300      	movs	r3, #0
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	f7fe fbb5 	bl	800552c <xQueueGenericSend>
 8006dc2:	6278      	str	r0, [r7, #36]	; 0x24
 8006dc4:	e008      	b.n	8006dd8 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006dc6:	4b07      	ldr	r3, [pc, #28]	; (8006de4 <xTimerGenericCommand+0x98>)
 8006dc8:	6818      	ldr	r0, [r3, #0]
 8006dca:	f107 0110 	add.w	r1, r7, #16
 8006dce:	2300      	movs	r3, #0
 8006dd0:	683a      	ldr	r2, [r7, #0]
 8006dd2:	f7fe fca9 	bl	8005728 <xQueueGenericSendFromISR>
 8006dd6:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006dd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8006dda:	4618      	mov	r0, r3
 8006ddc:	3728      	adds	r7, #40	; 0x28
 8006dde:	46bd      	mov	sp, r7
 8006de0:	bd80      	pop	{r7, pc}
 8006de2:	bf00      	nop
 8006de4:	20000ec8 	.word	0x20000ec8

08006de8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006de8:	b580      	push	{r7, lr}
 8006dea:	b088      	sub	sp, #32
 8006dec:	af02      	add	r7, sp, #8
 8006dee:	6078      	str	r0, [r7, #4]
 8006df0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006df2:	4b1c      	ldr	r3, [pc, #112]	; (8006e64 <prvProcessExpiredTimer+0x7c>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	68db      	ldr	r3, [r3, #12]
 8006df8:	68db      	ldr	r3, [r3, #12]
 8006dfa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	3304      	adds	r3, #4
 8006e00:	4618      	mov	r0, r3
 8006e02:	f7fe fa29 	bl	8005258 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006e06:	697b      	ldr	r3, [r7, #20]
 8006e08:	69db      	ldr	r3, [r3, #28]
 8006e0a:	2b01      	cmp	r3, #1
 8006e0c:	d122      	bne.n	8006e54 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006e0e:	697b      	ldr	r3, [r7, #20]
 8006e10:	699a      	ldr	r2, [r3, #24]
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	18d1      	adds	r1, r2, r3
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	683a      	ldr	r2, [r7, #0]
 8006e1a:	6978      	ldr	r0, [r7, #20]
 8006e1c:	f000 f8c8 	bl	8006fb0 <prvInsertTimerInActiveList>
 8006e20:	4603      	mov	r3, r0
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d016      	beq.n	8006e54 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006e26:	2300      	movs	r3, #0
 8006e28:	9300      	str	r3, [sp, #0]
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	687a      	ldr	r2, [r7, #4]
 8006e2e:	2100      	movs	r1, #0
 8006e30:	6978      	ldr	r0, [r7, #20]
 8006e32:	f7ff ff8b 	bl	8006d4c <xTimerGenericCommand>
 8006e36:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006e38:	693b      	ldr	r3, [r7, #16]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d10a      	bne.n	8006e54 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 8006e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e42:	f383 8811 	msr	BASEPRI, r3
 8006e46:	f3bf 8f6f 	isb	sy
 8006e4a:	f3bf 8f4f 	dsb	sy
 8006e4e:	60fb      	str	r3, [r7, #12]
}
 8006e50:	bf00      	nop
 8006e52:	e7fe      	b.n	8006e52 <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e54:	697b      	ldr	r3, [r7, #20]
 8006e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e58:	6978      	ldr	r0, [r7, #20]
 8006e5a:	4798      	blx	r3
}
 8006e5c:	bf00      	nop
 8006e5e:	3718      	adds	r7, #24
 8006e60:	46bd      	mov	sp, r7
 8006e62:	bd80      	pop	{r7, pc}
 8006e64:	20000ec0 	.word	0x20000ec0

08006e68 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b084      	sub	sp, #16
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006e70:	f107 0308 	add.w	r3, r7, #8
 8006e74:	4618      	mov	r0, r3
 8006e76:	f000 f857 	bl	8006f28 <prvGetNextExpireTime>
 8006e7a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	4619      	mov	r1, r3
 8006e80:	68f8      	ldr	r0, [r7, #12]
 8006e82:	f000 f803 	bl	8006e8c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006e86:	f000 f8d5 	bl	8007034 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006e8a:	e7f1      	b.n	8006e70 <prvTimerTask+0x8>

08006e8c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b084      	sub	sp, #16
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
 8006e94:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006e96:	f7ff fa3b 	bl	8006310 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006e9a:	f107 0308 	add.w	r3, r7, #8
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	f000 f866 	bl	8006f70 <prvSampleTimeNow>
 8006ea4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d130      	bne.n	8006f0e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006eac:	683b      	ldr	r3, [r7, #0]
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d10a      	bne.n	8006ec8 <prvProcessTimerOrBlockTask+0x3c>
 8006eb2:	687a      	ldr	r2, [r7, #4]
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	429a      	cmp	r2, r3
 8006eb8:	d806      	bhi.n	8006ec8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006eba:	f7ff fa37 	bl	800632c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006ebe:	68f9      	ldr	r1, [r7, #12]
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f7ff ff91 	bl	8006de8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006ec6:	e024      	b.n	8006f12 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006ec8:	683b      	ldr	r3, [r7, #0]
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d008      	beq.n	8006ee0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006ece:	4b13      	ldr	r3, [pc, #76]	; (8006f1c <prvProcessTimerOrBlockTask+0x90>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	bf0c      	ite	eq
 8006ed8:	2301      	moveq	r3, #1
 8006eda:	2300      	movne	r3, #0
 8006edc:	b2db      	uxtb	r3, r3
 8006ede:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006ee0:	4b0f      	ldr	r3, [pc, #60]	; (8006f20 <prvProcessTimerOrBlockTask+0x94>)
 8006ee2:	6818      	ldr	r0, [r3, #0]
 8006ee4:	687a      	ldr	r2, [r7, #4]
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	1ad3      	subs	r3, r2, r3
 8006eea:	683a      	ldr	r2, [r7, #0]
 8006eec:	4619      	mov	r1, r3
 8006eee:	f7fe ff87 	bl	8005e00 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006ef2:	f7ff fa1b 	bl	800632c <xTaskResumeAll>
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d10a      	bne.n	8006f12 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006efc:	4b09      	ldr	r3, [pc, #36]	; (8006f24 <prvProcessTimerOrBlockTask+0x98>)
 8006efe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f02:	601a      	str	r2, [r3, #0]
 8006f04:	f3bf 8f4f 	dsb	sy
 8006f08:	f3bf 8f6f 	isb	sy
}
 8006f0c:	e001      	b.n	8006f12 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006f0e:	f7ff fa0d 	bl	800632c <xTaskResumeAll>
}
 8006f12:	bf00      	nop
 8006f14:	3710      	adds	r7, #16
 8006f16:	46bd      	mov	sp, r7
 8006f18:	bd80      	pop	{r7, pc}
 8006f1a:	bf00      	nop
 8006f1c:	20000ec4 	.word	0x20000ec4
 8006f20:	20000ec8 	.word	0x20000ec8
 8006f24:	e000ed04 	.word	0xe000ed04

08006f28 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006f28:	b480      	push	{r7}
 8006f2a:	b085      	sub	sp, #20
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006f30:	4b0e      	ldr	r3, [pc, #56]	; (8006f6c <prvGetNextExpireTime+0x44>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	bf0c      	ite	eq
 8006f3a:	2301      	moveq	r3, #1
 8006f3c:	2300      	movne	r3, #0
 8006f3e:	b2db      	uxtb	r3, r3
 8006f40:	461a      	mov	r2, r3
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d105      	bne.n	8006f5a <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006f4e:	4b07      	ldr	r3, [pc, #28]	; (8006f6c <prvGetNextExpireTime+0x44>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	68db      	ldr	r3, [r3, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	60fb      	str	r3, [r7, #12]
 8006f58:	e001      	b.n	8006f5e <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
}
 8006f60:	4618      	mov	r0, r3
 8006f62:	3714      	adds	r7, #20
 8006f64:	46bd      	mov	sp, r7
 8006f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6a:	4770      	bx	lr
 8006f6c:	20000ec0 	.word	0x20000ec0

08006f70 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b084      	sub	sp, #16
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006f78:	f7ff fa76 	bl	8006468 <xTaskGetTickCount>
 8006f7c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006f7e:	4b0b      	ldr	r3, [pc, #44]	; (8006fac <prvSampleTimeNow+0x3c>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	68fa      	ldr	r2, [r7, #12]
 8006f84:	429a      	cmp	r2, r3
 8006f86:	d205      	bcs.n	8006f94 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006f88:	f000 f908 	bl	800719c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	601a      	str	r2, [r3, #0]
 8006f92:	e002      	b.n	8006f9a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2200      	movs	r2, #0
 8006f98:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006f9a:	4a04      	ldr	r2, [pc, #16]	; (8006fac <prvSampleTimeNow+0x3c>)
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
}
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	3710      	adds	r7, #16
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	bd80      	pop	{r7, pc}
 8006faa:	bf00      	nop
 8006fac:	20000ed0 	.word	0x20000ed0

08006fb0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b086      	sub	sp, #24
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	60f8      	str	r0, [r7, #12]
 8006fb8:	60b9      	str	r1, [r7, #8]
 8006fba:	607a      	str	r2, [r7, #4]
 8006fbc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006fbe:	2300      	movs	r3, #0
 8006fc0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	68ba      	ldr	r2, [r7, #8]
 8006fc6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	68fa      	ldr	r2, [r7, #12]
 8006fcc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006fce:	68ba      	ldr	r2, [r7, #8]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	429a      	cmp	r2, r3
 8006fd4:	d812      	bhi.n	8006ffc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006fd6:	687a      	ldr	r2, [r7, #4]
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	1ad2      	subs	r2, r2, r3
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	699b      	ldr	r3, [r3, #24]
 8006fe0:	429a      	cmp	r2, r3
 8006fe2:	d302      	bcc.n	8006fea <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	617b      	str	r3, [r7, #20]
 8006fe8:	e01b      	b.n	8007022 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006fea:	4b10      	ldr	r3, [pc, #64]	; (800702c <prvInsertTimerInActiveList+0x7c>)
 8006fec:	681a      	ldr	r2, [r3, #0]
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	3304      	adds	r3, #4
 8006ff2:	4619      	mov	r1, r3
 8006ff4:	4610      	mov	r0, r2
 8006ff6:	f7fe f8f6 	bl	80051e6 <vListInsert>
 8006ffa:	e012      	b.n	8007022 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006ffc:	687a      	ldr	r2, [r7, #4]
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	429a      	cmp	r2, r3
 8007002:	d206      	bcs.n	8007012 <prvInsertTimerInActiveList+0x62>
 8007004:	68ba      	ldr	r2, [r7, #8]
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	429a      	cmp	r2, r3
 800700a:	d302      	bcc.n	8007012 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800700c:	2301      	movs	r3, #1
 800700e:	617b      	str	r3, [r7, #20]
 8007010:	e007      	b.n	8007022 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007012:	4b07      	ldr	r3, [pc, #28]	; (8007030 <prvInsertTimerInActiveList+0x80>)
 8007014:	681a      	ldr	r2, [r3, #0]
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	3304      	adds	r3, #4
 800701a:	4619      	mov	r1, r3
 800701c:	4610      	mov	r0, r2
 800701e:	f7fe f8e2 	bl	80051e6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007022:	697b      	ldr	r3, [r7, #20]
}
 8007024:	4618      	mov	r0, r3
 8007026:	3718      	adds	r7, #24
 8007028:	46bd      	mov	sp, r7
 800702a:	bd80      	pop	{r7, pc}
 800702c:	20000ec4 	.word	0x20000ec4
 8007030:	20000ec0 	.word	0x20000ec0

08007034 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007034:	b580      	push	{r7, lr}
 8007036:	b08e      	sub	sp, #56	; 0x38
 8007038:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800703a:	e09d      	b.n	8007178 <prvProcessReceivedCommands+0x144>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2b00      	cmp	r3, #0
 8007040:	da18      	bge.n	8007074 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007042:	1d3b      	adds	r3, r7, #4
 8007044:	3304      	adds	r3, #4
 8007046:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007048:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800704a:	2b00      	cmp	r3, #0
 800704c:	d10a      	bne.n	8007064 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800704e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007052:	f383 8811 	msr	BASEPRI, r3
 8007056:	f3bf 8f6f 	isb	sy
 800705a:	f3bf 8f4f 	dsb	sy
 800705e:	61fb      	str	r3, [r7, #28]
}
 8007060:	bf00      	nop
 8007062:	e7fe      	b.n	8007062 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007064:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800706a:	6850      	ldr	r0, [r2, #4]
 800706c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800706e:	6892      	ldr	r2, [r2, #8]
 8007070:	4611      	mov	r1, r2
 8007072:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2b00      	cmp	r3, #0
 8007078:	db7e      	blt.n	8007178 <prvProcessReceivedCommands+0x144>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800707e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007080:	695b      	ldr	r3, [r3, #20]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d004      	beq.n	8007090 <prvProcessReceivedCommands+0x5c>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007088:	3304      	adds	r3, #4
 800708a:	4618      	mov	r0, r3
 800708c:	f7fe f8e4 	bl	8005258 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007090:	463b      	mov	r3, r7
 8007092:	4618      	mov	r0, r3
 8007094:	f7ff ff6c 	bl	8006f70 <prvSampleTimeNow>
 8007098:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	2b09      	cmp	r3, #9
 800709e:	d86a      	bhi.n	8007176 <prvProcessReceivedCommands+0x142>
 80070a0:	a201      	add	r2, pc, #4	; (adr r2, 80070a8 <prvProcessReceivedCommands+0x74>)
 80070a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070a6:	bf00      	nop
 80070a8:	080070d1 	.word	0x080070d1
 80070ac:	080070d1 	.word	0x080070d1
 80070b0:	080070d1 	.word	0x080070d1
 80070b4:	08007179 	.word	0x08007179
 80070b8:	0800712d 	.word	0x0800712d
 80070bc:	08007165 	.word	0x08007165
 80070c0:	080070d1 	.word	0x080070d1
 80070c4:	080070d1 	.word	0x080070d1
 80070c8:	08007179 	.word	0x08007179
 80070cc:	0800712d 	.word	0x0800712d
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80070d0:	68ba      	ldr	r2, [r7, #8]
 80070d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070d4:	699b      	ldr	r3, [r3, #24]
 80070d6:	18d1      	adds	r1, r2, r3
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80070de:	f7ff ff67 	bl	8006fb0 <prvInsertTimerInActiveList>
 80070e2:	4603      	mov	r3, r0
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d047      	beq.n	8007178 <prvProcessReceivedCommands+0x144>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80070e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80070ee:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80070f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070f2:	69db      	ldr	r3, [r3, #28]
 80070f4:	2b01      	cmp	r3, #1
 80070f6:	d13f      	bne.n	8007178 <prvProcessReceivedCommands+0x144>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80070f8:	68ba      	ldr	r2, [r7, #8]
 80070fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070fc:	699b      	ldr	r3, [r3, #24]
 80070fe:	441a      	add	r2, r3
 8007100:	2300      	movs	r3, #0
 8007102:	9300      	str	r3, [sp, #0]
 8007104:	2300      	movs	r3, #0
 8007106:	2100      	movs	r1, #0
 8007108:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800710a:	f7ff fe1f 	bl	8006d4c <xTimerGenericCommand>
 800710e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007110:	6a3b      	ldr	r3, [r7, #32]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d130      	bne.n	8007178 <prvProcessReceivedCommands+0x144>
	__asm volatile
 8007116:	f04f 0350 	mov.w	r3, #80	; 0x50
 800711a:	f383 8811 	msr	BASEPRI, r3
 800711e:	f3bf 8f6f 	isb	sy
 8007122:	f3bf 8f4f 	dsb	sy
 8007126:	61bb      	str	r3, [r7, #24]
}
 8007128:	bf00      	nop
 800712a:	e7fe      	b.n	800712a <prvProcessReceivedCommands+0xf6>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800712c:	68ba      	ldr	r2, [r7, #8]
 800712e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007130:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007134:	699b      	ldr	r3, [r3, #24]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d10a      	bne.n	8007150 <prvProcessReceivedCommands+0x11c>
	__asm volatile
 800713a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800713e:	f383 8811 	msr	BASEPRI, r3
 8007142:	f3bf 8f6f 	isb	sy
 8007146:	f3bf 8f4f 	dsb	sy
 800714a:	617b      	str	r3, [r7, #20]
}
 800714c:	bf00      	nop
 800714e:	e7fe      	b.n	800714e <prvProcessReceivedCommands+0x11a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007152:	699a      	ldr	r2, [r3, #24]
 8007154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007156:	18d1      	adds	r1, r2, r3
 8007158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800715a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800715c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800715e:	f7ff ff27 	bl	8006fb0 <prvInsertTimerInActiveList>
					break;
 8007162:	e009      	b.n	8007178 <prvProcessReceivedCommands+0x144>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007166:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800716a:	2b00      	cmp	r3, #0
 800716c:	d104      	bne.n	8007178 <prvProcessReceivedCommands+0x144>
						{
							vPortFree( pxTimer );
 800716e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007170:	f000 fbc6 	bl	8007900 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007174:	e000      	b.n	8007178 <prvProcessReceivedCommands+0x144>

				default	:
					/* Don't expect to get here. */
					break;
 8007176:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007178:	4b07      	ldr	r3, [pc, #28]	; (8007198 <prvProcessReceivedCommands+0x164>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	1d39      	adds	r1, r7, #4
 800717e:	2200      	movs	r2, #0
 8007180:	4618      	mov	r0, r3
 8007182:	f7fe fb69 	bl	8005858 <xQueueReceive>
 8007186:	4603      	mov	r3, r0
 8007188:	2b00      	cmp	r3, #0
 800718a:	f47f af57 	bne.w	800703c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800718e:	bf00      	nop
 8007190:	bf00      	nop
 8007192:	3730      	adds	r7, #48	; 0x30
 8007194:	46bd      	mov	sp, r7
 8007196:	bd80      	pop	{r7, pc}
 8007198:	20000ec8 	.word	0x20000ec8

0800719c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b088      	sub	sp, #32
 80071a0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80071a2:	e045      	b.n	8007230 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80071a4:	4b2c      	ldr	r3, [pc, #176]	; (8007258 <prvSwitchTimerLists+0xbc>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	68db      	ldr	r3, [r3, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80071ae:	4b2a      	ldr	r3, [pc, #168]	; (8007258 <prvSwitchTimerLists+0xbc>)
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	68db      	ldr	r3, [r3, #12]
 80071b4:	68db      	ldr	r3, [r3, #12]
 80071b6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	3304      	adds	r3, #4
 80071bc:	4618      	mov	r0, r3
 80071be:	f7fe f84b 	bl	8005258 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071c6:	68f8      	ldr	r0, [r7, #12]
 80071c8:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	69db      	ldr	r3, [r3, #28]
 80071ce:	2b01      	cmp	r3, #1
 80071d0:	d12e      	bne.n	8007230 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	699b      	ldr	r3, [r3, #24]
 80071d6:	693a      	ldr	r2, [r7, #16]
 80071d8:	4413      	add	r3, r2
 80071da:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80071dc:	68ba      	ldr	r2, [r7, #8]
 80071de:	693b      	ldr	r3, [r7, #16]
 80071e0:	429a      	cmp	r2, r3
 80071e2:	d90e      	bls.n	8007202 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	68ba      	ldr	r2, [r7, #8]
 80071e8:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	68fa      	ldr	r2, [r7, #12]
 80071ee:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80071f0:	4b19      	ldr	r3, [pc, #100]	; (8007258 <prvSwitchTimerLists+0xbc>)
 80071f2:	681a      	ldr	r2, [r3, #0]
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	3304      	adds	r3, #4
 80071f8:	4619      	mov	r1, r3
 80071fa:	4610      	mov	r0, r2
 80071fc:	f7fd fff3 	bl	80051e6 <vListInsert>
 8007200:	e016      	b.n	8007230 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007202:	2300      	movs	r3, #0
 8007204:	9300      	str	r3, [sp, #0]
 8007206:	2300      	movs	r3, #0
 8007208:	693a      	ldr	r2, [r7, #16]
 800720a:	2100      	movs	r1, #0
 800720c:	68f8      	ldr	r0, [r7, #12]
 800720e:	f7ff fd9d 	bl	8006d4c <xTimerGenericCommand>
 8007212:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d10a      	bne.n	8007230 <prvSwitchTimerLists+0x94>
	__asm volatile
 800721a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800721e:	f383 8811 	msr	BASEPRI, r3
 8007222:	f3bf 8f6f 	isb	sy
 8007226:	f3bf 8f4f 	dsb	sy
 800722a:	603b      	str	r3, [r7, #0]
}
 800722c:	bf00      	nop
 800722e:	e7fe      	b.n	800722e <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007230:	4b09      	ldr	r3, [pc, #36]	; (8007258 <prvSwitchTimerLists+0xbc>)
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d1b4      	bne.n	80071a4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800723a:	4b07      	ldr	r3, [pc, #28]	; (8007258 <prvSwitchTimerLists+0xbc>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007240:	4b06      	ldr	r3, [pc, #24]	; (800725c <prvSwitchTimerLists+0xc0>)
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4a04      	ldr	r2, [pc, #16]	; (8007258 <prvSwitchTimerLists+0xbc>)
 8007246:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007248:	4a04      	ldr	r2, [pc, #16]	; (800725c <prvSwitchTimerLists+0xc0>)
 800724a:	697b      	ldr	r3, [r7, #20]
 800724c:	6013      	str	r3, [r2, #0]
}
 800724e:	bf00      	nop
 8007250:	3718      	adds	r7, #24
 8007252:	46bd      	mov	sp, r7
 8007254:	bd80      	pop	{r7, pc}
 8007256:	bf00      	nop
 8007258:	20000ec0 	.word	0x20000ec0
 800725c:	20000ec4 	.word	0x20000ec4

08007260 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b082      	sub	sp, #8
 8007264:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007266:	f000 f965 	bl	8007534 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800726a:	4b15      	ldr	r3, [pc, #84]	; (80072c0 <prvCheckForValidListAndQueue+0x60>)
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d120      	bne.n	80072b4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007272:	4814      	ldr	r0, [pc, #80]	; (80072c4 <prvCheckForValidListAndQueue+0x64>)
 8007274:	f7fd ff66 	bl	8005144 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007278:	4813      	ldr	r0, [pc, #76]	; (80072c8 <prvCheckForValidListAndQueue+0x68>)
 800727a:	f7fd ff63 	bl	8005144 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800727e:	4b13      	ldr	r3, [pc, #76]	; (80072cc <prvCheckForValidListAndQueue+0x6c>)
 8007280:	4a10      	ldr	r2, [pc, #64]	; (80072c4 <prvCheckForValidListAndQueue+0x64>)
 8007282:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007284:	4b12      	ldr	r3, [pc, #72]	; (80072d0 <prvCheckForValidListAndQueue+0x70>)
 8007286:	4a10      	ldr	r2, [pc, #64]	; (80072c8 <prvCheckForValidListAndQueue+0x68>)
 8007288:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800728a:	2300      	movs	r3, #0
 800728c:	9300      	str	r3, [sp, #0]
 800728e:	4b11      	ldr	r3, [pc, #68]	; (80072d4 <prvCheckForValidListAndQueue+0x74>)
 8007290:	4a11      	ldr	r2, [pc, #68]	; (80072d8 <prvCheckForValidListAndQueue+0x78>)
 8007292:	2110      	movs	r1, #16
 8007294:	200a      	movs	r0, #10
 8007296:	f7fe f871 	bl	800537c <xQueueGenericCreateStatic>
 800729a:	4603      	mov	r3, r0
 800729c:	4a08      	ldr	r2, [pc, #32]	; (80072c0 <prvCheckForValidListAndQueue+0x60>)
 800729e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80072a0:	4b07      	ldr	r3, [pc, #28]	; (80072c0 <prvCheckForValidListAndQueue+0x60>)
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d005      	beq.n	80072b4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80072a8:	4b05      	ldr	r3, [pc, #20]	; (80072c0 <prvCheckForValidListAndQueue+0x60>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	490b      	ldr	r1, [pc, #44]	; (80072dc <prvCheckForValidListAndQueue+0x7c>)
 80072ae:	4618      	mov	r0, r3
 80072b0:	f7fe fd7c 	bl	8005dac <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80072b4:	f000 f96e 	bl	8007594 <vPortExitCritical>
}
 80072b8:	bf00      	nop
 80072ba:	46bd      	mov	sp, r7
 80072bc:	bd80      	pop	{r7, pc}
 80072be:	bf00      	nop
 80072c0:	20000ec8 	.word	0x20000ec8
 80072c4:	20000e98 	.word	0x20000e98
 80072c8:	20000eac 	.word	0x20000eac
 80072cc:	20000ec0 	.word	0x20000ec0
 80072d0:	20000ec4 	.word	0x20000ec4
 80072d4:	20000f74 	.word	0x20000f74
 80072d8:	20000ed4 	.word	0x20000ed4
 80072dc:	08008730 	.word	0x08008730

080072e0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80072e0:	b480      	push	{r7}
 80072e2:	b085      	sub	sp, #20
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	60f8      	str	r0, [r7, #12]
 80072e8:	60b9      	str	r1, [r7, #8]
 80072ea:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	3b04      	subs	r3, #4
 80072f0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80072f8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	3b04      	subs	r3, #4
 80072fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007300:	68bb      	ldr	r3, [r7, #8]
 8007302:	f023 0201 	bic.w	r2, r3, #1
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	3b04      	subs	r3, #4
 800730e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007310:	4a0c      	ldr	r2, [pc, #48]	; (8007344 <pxPortInitialiseStack+0x64>)
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	3b14      	subs	r3, #20
 800731a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800731c:	687a      	ldr	r2, [r7, #4]
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	3b04      	subs	r3, #4
 8007326:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	f06f 0202 	mvn.w	r2, #2
 800732e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	3b20      	subs	r3, #32
 8007334:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007336:	68fb      	ldr	r3, [r7, #12]
}
 8007338:	4618      	mov	r0, r3
 800733a:	3714      	adds	r7, #20
 800733c:	46bd      	mov	sp, r7
 800733e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007342:	4770      	bx	lr
 8007344:	08007349 	.word	0x08007349

08007348 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007348:	b480      	push	{r7}
 800734a:	b085      	sub	sp, #20
 800734c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800734e:	2300      	movs	r3, #0
 8007350:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007352:	4b12      	ldr	r3, [pc, #72]	; (800739c <prvTaskExitError+0x54>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800735a:	d00a      	beq.n	8007372 <prvTaskExitError+0x2a>
	__asm volatile
 800735c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007360:	f383 8811 	msr	BASEPRI, r3
 8007364:	f3bf 8f6f 	isb	sy
 8007368:	f3bf 8f4f 	dsb	sy
 800736c:	60fb      	str	r3, [r7, #12]
}
 800736e:	bf00      	nop
 8007370:	e7fe      	b.n	8007370 <prvTaskExitError+0x28>
	__asm volatile
 8007372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007376:	f383 8811 	msr	BASEPRI, r3
 800737a:	f3bf 8f6f 	isb	sy
 800737e:	f3bf 8f4f 	dsb	sy
 8007382:	60bb      	str	r3, [r7, #8]
}
 8007384:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007386:	bf00      	nop
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2b00      	cmp	r3, #0
 800738c:	d0fc      	beq.n	8007388 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800738e:	bf00      	nop
 8007390:	bf00      	nop
 8007392:	3714      	adds	r7, #20
 8007394:	46bd      	mov	sp, r7
 8007396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739a:	4770      	bx	lr
 800739c:	2000000c 	.word	0x2000000c

080073a0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80073a0:	4b07      	ldr	r3, [pc, #28]	; (80073c0 <pxCurrentTCBConst2>)
 80073a2:	6819      	ldr	r1, [r3, #0]
 80073a4:	6808      	ldr	r0, [r1, #0]
 80073a6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073aa:	f380 8809 	msr	PSP, r0
 80073ae:	f3bf 8f6f 	isb	sy
 80073b2:	f04f 0000 	mov.w	r0, #0
 80073b6:	f380 8811 	msr	BASEPRI, r0
 80073ba:	4770      	bx	lr
 80073bc:	f3af 8000 	nop.w

080073c0 <pxCurrentTCBConst2>:
 80073c0:	20000998 	.word	0x20000998
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80073c4:	bf00      	nop
 80073c6:	bf00      	nop

080073c8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80073c8:	4808      	ldr	r0, [pc, #32]	; (80073ec <prvPortStartFirstTask+0x24>)
 80073ca:	6800      	ldr	r0, [r0, #0]
 80073cc:	6800      	ldr	r0, [r0, #0]
 80073ce:	f380 8808 	msr	MSP, r0
 80073d2:	f04f 0000 	mov.w	r0, #0
 80073d6:	f380 8814 	msr	CONTROL, r0
 80073da:	b662      	cpsie	i
 80073dc:	b661      	cpsie	f
 80073de:	f3bf 8f4f 	dsb	sy
 80073e2:	f3bf 8f6f 	isb	sy
 80073e6:	df00      	svc	0
 80073e8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80073ea:	bf00      	nop
 80073ec:	e000ed08 	.word	0xe000ed08

080073f0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b086      	sub	sp, #24
 80073f4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80073f6:	4b46      	ldr	r3, [pc, #280]	; (8007510 <xPortStartScheduler+0x120>)
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a46      	ldr	r2, [pc, #280]	; (8007514 <xPortStartScheduler+0x124>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d10a      	bne.n	8007416 <xPortStartScheduler+0x26>
	__asm volatile
 8007400:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007404:	f383 8811 	msr	BASEPRI, r3
 8007408:	f3bf 8f6f 	isb	sy
 800740c:	f3bf 8f4f 	dsb	sy
 8007410:	613b      	str	r3, [r7, #16]
}
 8007412:	bf00      	nop
 8007414:	e7fe      	b.n	8007414 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007416:	4b3e      	ldr	r3, [pc, #248]	; (8007510 <xPortStartScheduler+0x120>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	4a3f      	ldr	r2, [pc, #252]	; (8007518 <xPortStartScheduler+0x128>)
 800741c:	4293      	cmp	r3, r2
 800741e:	d10a      	bne.n	8007436 <xPortStartScheduler+0x46>
	__asm volatile
 8007420:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007424:	f383 8811 	msr	BASEPRI, r3
 8007428:	f3bf 8f6f 	isb	sy
 800742c:	f3bf 8f4f 	dsb	sy
 8007430:	60fb      	str	r3, [r7, #12]
}
 8007432:	bf00      	nop
 8007434:	e7fe      	b.n	8007434 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007436:	4b39      	ldr	r3, [pc, #228]	; (800751c <xPortStartScheduler+0x12c>)
 8007438:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	781b      	ldrb	r3, [r3, #0]
 800743e:	b2db      	uxtb	r3, r3
 8007440:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	22ff      	movs	r2, #255	; 0xff
 8007446:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007448:	697b      	ldr	r3, [r7, #20]
 800744a:	781b      	ldrb	r3, [r3, #0]
 800744c:	b2db      	uxtb	r3, r3
 800744e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007450:	78fb      	ldrb	r3, [r7, #3]
 8007452:	b2db      	uxtb	r3, r3
 8007454:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007458:	b2da      	uxtb	r2, r3
 800745a:	4b31      	ldr	r3, [pc, #196]	; (8007520 <xPortStartScheduler+0x130>)
 800745c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800745e:	4b31      	ldr	r3, [pc, #196]	; (8007524 <xPortStartScheduler+0x134>)
 8007460:	2207      	movs	r2, #7
 8007462:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007464:	e009      	b.n	800747a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007466:	4b2f      	ldr	r3, [pc, #188]	; (8007524 <xPortStartScheduler+0x134>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	3b01      	subs	r3, #1
 800746c:	4a2d      	ldr	r2, [pc, #180]	; (8007524 <xPortStartScheduler+0x134>)
 800746e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007470:	78fb      	ldrb	r3, [r7, #3]
 8007472:	b2db      	uxtb	r3, r3
 8007474:	005b      	lsls	r3, r3, #1
 8007476:	b2db      	uxtb	r3, r3
 8007478:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800747a:	78fb      	ldrb	r3, [r7, #3]
 800747c:	b2db      	uxtb	r3, r3
 800747e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007482:	2b80      	cmp	r3, #128	; 0x80
 8007484:	d0ef      	beq.n	8007466 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007486:	4b27      	ldr	r3, [pc, #156]	; (8007524 <xPortStartScheduler+0x134>)
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	f1c3 0307 	rsb	r3, r3, #7
 800748e:	2b04      	cmp	r3, #4
 8007490:	d00a      	beq.n	80074a8 <xPortStartScheduler+0xb8>
	__asm volatile
 8007492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007496:	f383 8811 	msr	BASEPRI, r3
 800749a:	f3bf 8f6f 	isb	sy
 800749e:	f3bf 8f4f 	dsb	sy
 80074a2:	60bb      	str	r3, [r7, #8]
}
 80074a4:	bf00      	nop
 80074a6:	e7fe      	b.n	80074a6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80074a8:	4b1e      	ldr	r3, [pc, #120]	; (8007524 <xPortStartScheduler+0x134>)
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	021b      	lsls	r3, r3, #8
 80074ae:	4a1d      	ldr	r2, [pc, #116]	; (8007524 <xPortStartScheduler+0x134>)
 80074b0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80074b2:	4b1c      	ldr	r3, [pc, #112]	; (8007524 <xPortStartScheduler+0x134>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80074ba:	4a1a      	ldr	r2, [pc, #104]	; (8007524 <xPortStartScheduler+0x134>)
 80074bc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	b2da      	uxtb	r2, r3
 80074c2:	697b      	ldr	r3, [r7, #20]
 80074c4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80074c6:	4b18      	ldr	r3, [pc, #96]	; (8007528 <xPortStartScheduler+0x138>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4a17      	ldr	r2, [pc, #92]	; (8007528 <xPortStartScheduler+0x138>)
 80074cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80074d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80074d2:	4b15      	ldr	r3, [pc, #84]	; (8007528 <xPortStartScheduler+0x138>)
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	4a14      	ldr	r2, [pc, #80]	; (8007528 <xPortStartScheduler+0x138>)
 80074d8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80074dc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80074de:	f000 f8dd 	bl	800769c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80074e2:	4b12      	ldr	r3, [pc, #72]	; (800752c <xPortStartScheduler+0x13c>)
 80074e4:	2200      	movs	r2, #0
 80074e6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80074e8:	f000 f8fc 	bl	80076e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80074ec:	4b10      	ldr	r3, [pc, #64]	; (8007530 <xPortStartScheduler+0x140>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4a0f      	ldr	r2, [pc, #60]	; (8007530 <xPortStartScheduler+0x140>)
 80074f2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80074f6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80074f8:	f7ff ff66 	bl	80073c8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80074fc:	f7ff f882 	bl	8006604 <vTaskSwitchContext>
	prvTaskExitError();
 8007500:	f7ff ff22 	bl	8007348 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007504:	2300      	movs	r3, #0
}
 8007506:	4618      	mov	r0, r3
 8007508:	3718      	adds	r7, #24
 800750a:	46bd      	mov	sp, r7
 800750c:	bd80      	pop	{r7, pc}
 800750e:	bf00      	nop
 8007510:	e000ed00 	.word	0xe000ed00
 8007514:	410fc271 	.word	0x410fc271
 8007518:	410fc270 	.word	0x410fc270
 800751c:	e000e400 	.word	0xe000e400
 8007520:	20000fc4 	.word	0x20000fc4
 8007524:	20000fc8 	.word	0x20000fc8
 8007528:	e000ed20 	.word	0xe000ed20
 800752c:	2000000c 	.word	0x2000000c
 8007530:	e000ef34 	.word	0xe000ef34

08007534 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007534:	b480      	push	{r7}
 8007536:	b083      	sub	sp, #12
 8007538:	af00      	add	r7, sp, #0
	__asm volatile
 800753a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800753e:	f383 8811 	msr	BASEPRI, r3
 8007542:	f3bf 8f6f 	isb	sy
 8007546:	f3bf 8f4f 	dsb	sy
 800754a:	607b      	str	r3, [r7, #4]
}
 800754c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800754e:	4b0f      	ldr	r3, [pc, #60]	; (800758c <vPortEnterCritical+0x58>)
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	3301      	adds	r3, #1
 8007554:	4a0d      	ldr	r2, [pc, #52]	; (800758c <vPortEnterCritical+0x58>)
 8007556:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007558:	4b0c      	ldr	r3, [pc, #48]	; (800758c <vPortEnterCritical+0x58>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	2b01      	cmp	r3, #1
 800755e:	d10f      	bne.n	8007580 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007560:	4b0b      	ldr	r3, [pc, #44]	; (8007590 <vPortEnterCritical+0x5c>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	b2db      	uxtb	r3, r3
 8007566:	2b00      	cmp	r3, #0
 8007568:	d00a      	beq.n	8007580 <vPortEnterCritical+0x4c>
	__asm volatile
 800756a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800756e:	f383 8811 	msr	BASEPRI, r3
 8007572:	f3bf 8f6f 	isb	sy
 8007576:	f3bf 8f4f 	dsb	sy
 800757a:	603b      	str	r3, [r7, #0]
}
 800757c:	bf00      	nop
 800757e:	e7fe      	b.n	800757e <vPortEnterCritical+0x4a>
	}
}
 8007580:	bf00      	nop
 8007582:	370c      	adds	r7, #12
 8007584:	46bd      	mov	sp, r7
 8007586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758a:	4770      	bx	lr
 800758c:	2000000c 	.word	0x2000000c
 8007590:	e000ed04 	.word	0xe000ed04

08007594 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007594:	b480      	push	{r7}
 8007596:	b083      	sub	sp, #12
 8007598:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800759a:	4b12      	ldr	r3, [pc, #72]	; (80075e4 <vPortExitCritical+0x50>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d10a      	bne.n	80075b8 <vPortExitCritical+0x24>
	__asm volatile
 80075a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075a6:	f383 8811 	msr	BASEPRI, r3
 80075aa:	f3bf 8f6f 	isb	sy
 80075ae:	f3bf 8f4f 	dsb	sy
 80075b2:	607b      	str	r3, [r7, #4]
}
 80075b4:	bf00      	nop
 80075b6:	e7fe      	b.n	80075b6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80075b8:	4b0a      	ldr	r3, [pc, #40]	; (80075e4 <vPortExitCritical+0x50>)
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	3b01      	subs	r3, #1
 80075be:	4a09      	ldr	r2, [pc, #36]	; (80075e4 <vPortExitCritical+0x50>)
 80075c0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80075c2:	4b08      	ldr	r3, [pc, #32]	; (80075e4 <vPortExitCritical+0x50>)
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d105      	bne.n	80075d6 <vPortExitCritical+0x42>
 80075ca:	2300      	movs	r3, #0
 80075cc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80075ce:	683b      	ldr	r3, [r7, #0]
 80075d0:	f383 8811 	msr	BASEPRI, r3
}
 80075d4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80075d6:	bf00      	nop
 80075d8:	370c      	adds	r7, #12
 80075da:	46bd      	mov	sp, r7
 80075dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e0:	4770      	bx	lr
 80075e2:	bf00      	nop
 80075e4:	2000000c 	.word	0x2000000c
	...

080075f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80075f0:	f3ef 8009 	mrs	r0, PSP
 80075f4:	f3bf 8f6f 	isb	sy
 80075f8:	4b15      	ldr	r3, [pc, #84]	; (8007650 <pxCurrentTCBConst>)
 80075fa:	681a      	ldr	r2, [r3, #0]
 80075fc:	f01e 0f10 	tst.w	lr, #16
 8007600:	bf08      	it	eq
 8007602:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007606:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800760a:	6010      	str	r0, [r2, #0]
 800760c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007610:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007614:	f380 8811 	msr	BASEPRI, r0
 8007618:	f3bf 8f4f 	dsb	sy
 800761c:	f3bf 8f6f 	isb	sy
 8007620:	f7fe fff0 	bl	8006604 <vTaskSwitchContext>
 8007624:	f04f 0000 	mov.w	r0, #0
 8007628:	f380 8811 	msr	BASEPRI, r0
 800762c:	bc09      	pop	{r0, r3}
 800762e:	6819      	ldr	r1, [r3, #0]
 8007630:	6808      	ldr	r0, [r1, #0]
 8007632:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007636:	f01e 0f10 	tst.w	lr, #16
 800763a:	bf08      	it	eq
 800763c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007640:	f380 8809 	msr	PSP, r0
 8007644:	f3bf 8f6f 	isb	sy
 8007648:	4770      	bx	lr
 800764a:	bf00      	nop
 800764c:	f3af 8000 	nop.w

08007650 <pxCurrentTCBConst>:
 8007650:	20000998 	.word	0x20000998
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007654:	bf00      	nop
 8007656:	bf00      	nop

08007658 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b082      	sub	sp, #8
 800765c:	af00      	add	r7, sp, #0
	__asm volatile
 800765e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007662:	f383 8811 	msr	BASEPRI, r3
 8007666:	f3bf 8f6f 	isb	sy
 800766a:	f3bf 8f4f 	dsb	sy
 800766e:	607b      	str	r3, [r7, #4]
}
 8007670:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007672:	f7fe ff09 	bl	8006488 <xTaskIncrementTick>
 8007676:	4603      	mov	r3, r0
 8007678:	2b00      	cmp	r3, #0
 800767a:	d003      	beq.n	8007684 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800767c:	4b06      	ldr	r3, [pc, #24]	; (8007698 <SysTick_Handler+0x40>)
 800767e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007682:	601a      	str	r2, [r3, #0]
 8007684:	2300      	movs	r3, #0
 8007686:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007688:	683b      	ldr	r3, [r7, #0]
 800768a:	f383 8811 	msr	BASEPRI, r3
}
 800768e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007690:	bf00      	nop
 8007692:	3708      	adds	r7, #8
 8007694:	46bd      	mov	sp, r7
 8007696:	bd80      	pop	{r7, pc}
 8007698:	e000ed04 	.word	0xe000ed04

0800769c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800769c:	b480      	push	{r7}
 800769e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80076a0:	4b0b      	ldr	r3, [pc, #44]	; (80076d0 <vPortSetupTimerInterrupt+0x34>)
 80076a2:	2200      	movs	r2, #0
 80076a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80076a6:	4b0b      	ldr	r3, [pc, #44]	; (80076d4 <vPortSetupTimerInterrupt+0x38>)
 80076a8:	2200      	movs	r2, #0
 80076aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80076ac:	4b0a      	ldr	r3, [pc, #40]	; (80076d8 <vPortSetupTimerInterrupt+0x3c>)
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	4a0a      	ldr	r2, [pc, #40]	; (80076dc <vPortSetupTimerInterrupt+0x40>)
 80076b2:	fba2 2303 	umull	r2, r3, r2, r3
 80076b6:	099b      	lsrs	r3, r3, #6
 80076b8:	4a09      	ldr	r2, [pc, #36]	; (80076e0 <vPortSetupTimerInterrupt+0x44>)
 80076ba:	3b01      	subs	r3, #1
 80076bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80076be:	4b04      	ldr	r3, [pc, #16]	; (80076d0 <vPortSetupTimerInterrupt+0x34>)
 80076c0:	2207      	movs	r2, #7
 80076c2:	601a      	str	r2, [r3, #0]
}
 80076c4:	bf00      	nop
 80076c6:	46bd      	mov	sp, r7
 80076c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076cc:	4770      	bx	lr
 80076ce:	bf00      	nop
 80076d0:	e000e010 	.word	0xe000e010
 80076d4:	e000e018 	.word	0xe000e018
 80076d8:	20000000 	.word	0x20000000
 80076dc:	10624dd3 	.word	0x10624dd3
 80076e0:	e000e014 	.word	0xe000e014

080076e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80076e4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80076f4 <vPortEnableVFP+0x10>
 80076e8:	6801      	ldr	r1, [r0, #0]
 80076ea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80076ee:	6001      	str	r1, [r0, #0]
 80076f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80076f2:	bf00      	nop
 80076f4:	e000ed88 	.word	0xe000ed88

080076f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80076f8:	b480      	push	{r7}
 80076fa:	b085      	sub	sp, #20
 80076fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80076fe:	f3ef 8305 	mrs	r3, IPSR
 8007702:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	2b0f      	cmp	r3, #15
 8007708:	d914      	bls.n	8007734 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800770a:	4a17      	ldr	r2, [pc, #92]	; (8007768 <vPortValidateInterruptPriority+0x70>)
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	4413      	add	r3, r2
 8007710:	781b      	ldrb	r3, [r3, #0]
 8007712:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007714:	4b15      	ldr	r3, [pc, #84]	; (800776c <vPortValidateInterruptPriority+0x74>)
 8007716:	781b      	ldrb	r3, [r3, #0]
 8007718:	7afa      	ldrb	r2, [r7, #11]
 800771a:	429a      	cmp	r2, r3
 800771c:	d20a      	bcs.n	8007734 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800771e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007722:	f383 8811 	msr	BASEPRI, r3
 8007726:	f3bf 8f6f 	isb	sy
 800772a:	f3bf 8f4f 	dsb	sy
 800772e:	607b      	str	r3, [r7, #4]
}
 8007730:	bf00      	nop
 8007732:	e7fe      	b.n	8007732 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007734:	4b0e      	ldr	r3, [pc, #56]	; (8007770 <vPortValidateInterruptPriority+0x78>)
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800773c:	4b0d      	ldr	r3, [pc, #52]	; (8007774 <vPortValidateInterruptPriority+0x7c>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	429a      	cmp	r2, r3
 8007742:	d90a      	bls.n	800775a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8007744:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007748:	f383 8811 	msr	BASEPRI, r3
 800774c:	f3bf 8f6f 	isb	sy
 8007750:	f3bf 8f4f 	dsb	sy
 8007754:	603b      	str	r3, [r7, #0]
}
 8007756:	bf00      	nop
 8007758:	e7fe      	b.n	8007758 <vPortValidateInterruptPriority+0x60>
	}
 800775a:	bf00      	nop
 800775c:	3714      	adds	r7, #20
 800775e:	46bd      	mov	sp, r7
 8007760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007764:	4770      	bx	lr
 8007766:	bf00      	nop
 8007768:	e000e3f0 	.word	0xe000e3f0
 800776c:	20000fc4 	.word	0x20000fc4
 8007770:	e000ed0c 	.word	0xe000ed0c
 8007774:	20000fc8 	.word	0x20000fc8

08007778 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b08a      	sub	sp, #40	; 0x28
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007780:	2300      	movs	r3, #0
 8007782:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007784:	f7fe fdc4 	bl	8006310 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007788:	4b58      	ldr	r3, [pc, #352]	; (80078ec <pvPortMalloc+0x174>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d101      	bne.n	8007794 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007790:	f000 f910 	bl	80079b4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007794:	4b56      	ldr	r3, [pc, #344]	; (80078f0 <pvPortMalloc+0x178>)
 8007796:	681a      	ldr	r2, [r3, #0]
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	4013      	ands	r3, r2
 800779c:	2b00      	cmp	r3, #0
 800779e:	f040 808e 	bne.w	80078be <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d01d      	beq.n	80077e4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80077a8:	2208      	movs	r2, #8
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	4413      	add	r3, r2
 80077ae:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f003 0307 	and.w	r3, r3, #7
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d014      	beq.n	80077e4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	f023 0307 	bic.w	r3, r3, #7
 80077c0:	3308      	adds	r3, #8
 80077c2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	f003 0307 	and.w	r3, r3, #7
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d00a      	beq.n	80077e4 <pvPortMalloc+0x6c>
	__asm volatile
 80077ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077d2:	f383 8811 	msr	BASEPRI, r3
 80077d6:	f3bf 8f6f 	isb	sy
 80077da:	f3bf 8f4f 	dsb	sy
 80077de:	617b      	str	r3, [r7, #20]
}
 80077e0:	bf00      	nop
 80077e2:	e7fe      	b.n	80077e2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d069      	beq.n	80078be <pvPortMalloc+0x146>
 80077ea:	4b42      	ldr	r3, [pc, #264]	; (80078f4 <pvPortMalloc+0x17c>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	687a      	ldr	r2, [r7, #4]
 80077f0:	429a      	cmp	r2, r3
 80077f2:	d864      	bhi.n	80078be <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80077f4:	4b40      	ldr	r3, [pc, #256]	; (80078f8 <pvPortMalloc+0x180>)
 80077f6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80077f8:	4b3f      	ldr	r3, [pc, #252]	; (80078f8 <pvPortMalloc+0x180>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80077fe:	e004      	b.n	800780a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007802:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800780a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800780c:	685b      	ldr	r3, [r3, #4]
 800780e:	687a      	ldr	r2, [r7, #4]
 8007810:	429a      	cmp	r2, r3
 8007812:	d903      	bls.n	800781c <pvPortMalloc+0xa4>
 8007814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d1f1      	bne.n	8007800 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800781c:	4b33      	ldr	r3, [pc, #204]	; (80078ec <pvPortMalloc+0x174>)
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007822:	429a      	cmp	r2, r3
 8007824:	d04b      	beq.n	80078be <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007826:	6a3b      	ldr	r3, [r7, #32]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	2208      	movs	r2, #8
 800782c:	4413      	add	r3, r2
 800782e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007832:	681a      	ldr	r2, [r3, #0]
 8007834:	6a3b      	ldr	r3, [r7, #32]
 8007836:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800783a:	685a      	ldr	r2, [r3, #4]
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	1ad2      	subs	r2, r2, r3
 8007840:	2308      	movs	r3, #8
 8007842:	005b      	lsls	r3, r3, #1
 8007844:	429a      	cmp	r2, r3
 8007846:	d91f      	bls.n	8007888 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007848:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	4413      	add	r3, r2
 800784e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007850:	69bb      	ldr	r3, [r7, #24]
 8007852:	f003 0307 	and.w	r3, r3, #7
 8007856:	2b00      	cmp	r3, #0
 8007858:	d00a      	beq.n	8007870 <pvPortMalloc+0xf8>
	__asm volatile
 800785a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800785e:	f383 8811 	msr	BASEPRI, r3
 8007862:	f3bf 8f6f 	isb	sy
 8007866:	f3bf 8f4f 	dsb	sy
 800786a:	613b      	str	r3, [r7, #16]
}
 800786c:	bf00      	nop
 800786e:	e7fe      	b.n	800786e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007872:	685a      	ldr	r2, [r3, #4]
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	1ad2      	subs	r2, r2, r3
 8007878:	69bb      	ldr	r3, [r7, #24]
 800787a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800787c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800787e:	687a      	ldr	r2, [r7, #4]
 8007880:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007882:	69b8      	ldr	r0, [r7, #24]
 8007884:	f000 f8f8 	bl	8007a78 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007888:	4b1a      	ldr	r3, [pc, #104]	; (80078f4 <pvPortMalloc+0x17c>)
 800788a:	681a      	ldr	r2, [r3, #0]
 800788c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800788e:	685b      	ldr	r3, [r3, #4]
 8007890:	1ad3      	subs	r3, r2, r3
 8007892:	4a18      	ldr	r2, [pc, #96]	; (80078f4 <pvPortMalloc+0x17c>)
 8007894:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007896:	4b17      	ldr	r3, [pc, #92]	; (80078f4 <pvPortMalloc+0x17c>)
 8007898:	681a      	ldr	r2, [r3, #0]
 800789a:	4b18      	ldr	r3, [pc, #96]	; (80078fc <pvPortMalloc+0x184>)
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	429a      	cmp	r2, r3
 80078a0:	d203      	bcs.n	80078aa <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80078a2:	4b14      	ldr	r3, [pc, #80]	; (80078f4 <pvPortMalloc+0x17c>)
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	4a15      	ldr	r2, [pc, #84]	; (80078fc <pvPortMalloc+0x184>)
 80078a8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80078aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ac:	685a      	ldr	r2, [r3, #4]
 80078ae:	4b10      	ldr	r3, [pc, #64]	; (80078f0 <pvPortMalloc+0x178>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	431a      	orrs	r2, r3
 80078b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078b6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80078b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ba:	2200      	movs	r2, #0
 80078bc:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80078be:	f7fe fd35 	bl	800632c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80078c2:	69fb      	ldr	r3, [r7, #28]
 80078c4:	f003 0307 	and.w	r3, r3, #7
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d00a      	beq.n	80078e2 <pvPortMalloc+0x16a>
	__asm volatile
 80078cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078d0:	f383 8811 	msr	BASEPRI, r3
 80078d4:	f3bf 8f6f 	isb	sy
 80078d8:	f3bf 8f4f 	dsb	sy
 80078dc:	60fb      	str	r3, [r7, #12]
}
 80078de:	bf00      	nop
 80078e0:	e7fe      	b.n	80078e0 <pvPortMalloc+0x168>
	return pvReturn;
 80078e2:	69fb      	ldr	r3, [r7, #28]
}
 80078e4:	4618      	mov	r0, r3
 80078e6:	3728      	adds	r7, #40	; 0x28
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bd80      	pop	{r7, pc}
 80078ec:	20001bd4 	.word	0x20001bd4
 80078f0:	20001be0 	.word	0x20001be0
 80078f4:	20001bd8 	.word	0x20001bd8
 80078f8:	20001bcc 	.word	0x20001bcc
 80078fc:	20001bdc 	.word	0x20001bdc

08007900 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b086      	sub	sp, #24
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d048      	beq.n	80079a4 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007912:	2308      	movs	r3, #8
 8007914:	425b      	negs	r3, r3
 8007916:	697a      	ldr	r2, [r7, #20]
 8007918:	4413      	add	r3, r2
 800791a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800791c:	697b      	ldr	r3, [r7, #20]
 800791e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007920:	693b      	ldr	r3, [r7, #16]
 8007922:	685a      	ldr	r2, [r3, #4]
 8007924:	4b21      	ldr	r3, [pc, #132]	; (80079ac <vPortFree+0xac>)
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	4013      	ands	r3, r2
 800792a:	2b00      	cmp	r3, #0
 800792c:	d10a      	bne.n	8007944 <vPortFree+0x44>
	__asm volatile
 800792e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007932:	f383 8811 	msr	BASEPRI, r3
 8007936:	f3bf 8f6f 	isb	sy
 800793a:	f3bf 8f4f 	dsb	sy
 800793e:	60fb      	str	r3, [r7, #12]
}
 8007940:	bf00      	nop
 8007942:	e7fe      	b.n	8007942 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007944:	693b      	ldr	r3, [r7, #16]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d00a      	beq.n	8007962 <vPortFree+0x62>
	__asm volatile
 800794c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007950:	f383 8811 	msr	BASEPRI, r3
 8007954:	f3bf 8f6f 	isb	sy
 8007958:	f3bf 8f4f 	dsb	sy
 800795c:	60bb      	str	r3, [r7, #8]
}
 800795e:	bf00      	nop
 8007960:	e7fe      	b.n	8007960 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007962:	693b      	ldr	r3, [r7, #16]
 8007964:	685a      	ldr	r2, [r3, #4]
 8007966:	4b11      	ldr	r3, [pc, #68]	; (80079ac <vPortFree+0xac>)
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	4013      	ands	r3, r2
 800796c:	2b00      	cmp	r3, #0
 800796e:	d019      	beq.n	80079a4 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007970:	693b      	ldr	r3, [r7, #16]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d115      	bne.n	80079a4 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007978:	693b      	ldr	r3, [r7, #16]
 800797a:	685a      	ldr	r2, [r3, #4]
 800797c:	4b0b      	ldr	r3, [pc, #44]	; (80079ac <vPortFree+0xac>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	43db      	mvns	r3, r3
 8007982:	401a      	ands	r2, r3
 8007984:	693b      	ldr	r3, [r7, #16]
 8007986:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007988:	f7fe fcc2 	bl	8006310 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800798c:	693b      	ldr	r3, [r7, #16]
 800798e:	685a      	ldr	r2, [r3, #4]
 8007990:	4b07      	ldr	r3, [pc, #28]	; (80079b0 <vPortFree+0xb0>)
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	4413      	add	r3, r2
 8007996:	4a06      	ldr	r2, [pc, #24]	; (80079b0 <vPortFree+0xb0>)
 8007998:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800799a:	6938      	ldr	r0, [r7, #16]
 800799c:	f000 f86c 	bl	8007a78 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80079a0:	f7fe fcc4 	bl	800632c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80079a4:	bf00      	nop
 80079a6:	3718      	adds	r7, #24
 80079a8:	46bd      	mov	sp, r7
 80079aa:	bd80      	pop	{r7, pc}
 80079ac:	20001be0 	.word	0x20001be0
 80079b0:	20001bd8 	.word	0x20001bd8

080079b4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80079b4:	b480      	push	{r7}
 80079b6:	b085      	sub	sp, #20
 80079b8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80079ba:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80079be:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80079c0:	4b27      	ldr	r3, [pc, #156]	; (8007a60 <prvHeapInit+0xac>)
 80079c2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	f003 0307 	and.w	r3, r3, #7
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d00c      	beq.n	80079e8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	3307      	adds	r3, #7
 80079d2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	f023 0307 	bic.w	r3, r3, #7
 80079da:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80079dc:	68ba      	ldr	r2, [r7, #8]
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	1ad3      	subs	r3, r2, r3
 80079e2:	4a1f      	ldr	r2, [pc, #124]	; (8007a60 <prvHeapInit+0xac>)
 80079e4:	4413      	add	r3, r2
 80079e6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80079ec:	4a1d      	ldr	r2, [pc, #116]	; (8007a64 <prvHeapInit+0xb0>)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80079f2:	4b1c      	ldr	r3, [pc, #112]	; (8007a64 <prvHeapInit+0xb0>)
 80079f4:	2200      	movs	r2, #0
 80079f6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	68ba      	ldr	r2, [r7, #8]
 80079fc:	4413      	add	r3, r2
 80079fe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007a00:	2208      	movs	r2, #8
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	1a9b      	subs	r3, r3, r2
 8007a06:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	f023 0307 	bic.w	r3, r3, #7
 8007a0e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	4a15      	ldr	r2, [pc, #84]	; (8007a68 <prvHeapInit+0xb4>)
 8007a14:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007a16:	4b14      	ldr	r3, [pc, #80]	; (8007a68 <prvHeapInit+0xb4>)
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007a1e:	4b12      	ldr	r3, [pc, #72]	; (8007a68 <prvHeapInit+0xb4>)
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	2200      	movs	r2, #0
 8007a24:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	68fa      	ldr	r2, [r7, #12]
 8007a2e:	1ad2      	subs	r2, r2, r3
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007a34:	4b0c      	ldr	r3, [pc, #48]	; (8007a68 <prvHeapInit+0xb4>)
 8007a36:	681a      	ldr	r2, [r3, #0]
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	685b      	ldr	r3, [r3, #4]
 8007a40:	4a0a      	ldr	r2, [pc, #40]	; (8007a6c <prvHeapInit+0xb8>)
 8007a42:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	4a09      	ldr	r2, [pc, #36]	; (8007a70 <prvHeapInit+0xbc>)
 8007a4a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007a4c:	4b09      	ldr	r3, [pc, #36]	; (8007a74 <prvHeapInit+0xc0>)
 8007a4e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007a52:	601a      	str	r2, [r3, #0]
}
 8007a54:	bf00      	nop
 8007a56:	3714      	adds	r7, #20
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5e:	4770      	bx	lr
 8007a60:	20000fcc 	.word	0x20000fcc
 8007a64:	20001bcc 	.word	0x20001bcc
 8007a68:	20001bd4 	.word	0x20001bd4
 8007a6c:	20001bdc 	.word	0x20001bdc
 8007a70:	20001bd8 	.word	0x20001bd8
 8007a74:	20001be0 	.word	0x20001be0

08007a78 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b085      	sub	sp, #20
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007a80:	4b28      	ldr	r3, [pc, #160]	; (8007b24 <prvInsertBlockIntoFreeList+0xac>)
 8007a82:	60fb      	str	r3, [r7, #12]
 8007a84:	e002      	b.n	8007a8c <prvInsertBlockIntoFreeList+0x14>
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	60fb      	str	r3, [r7, #12]
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	687a      	ldr	r2, [r7, #4]
 8007a92:	429a      	cmp	r2, r3
 8007a94:	d8f7      	bhi.n	8007a86 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	685b      	ldr	r3, [r3, #4]
 8007a9e:	68ba      	ldr	r2, [r7, #8]
 8007aa0:	4413      	add	r3, r2
 8007aa2:	687a      	ldr	r2, [r7, #4]
 8007aa4:	429a      	cmp	r2, r3
 8007aa6:	d108      	bne.n	8007aba <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	685a      	ldr	r2, [r3, #4]
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	685b      	ldr	r3, [r3, #4]
 8007ab0:	441a      	add	r2, r3
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	68ba      	ldr	r2, [r7, #8]
 8007ac4:	441a      	add	r2, r3
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	429a      	cmp	r2, r3
 8007acc:	d118      	bne.n	8007b00 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681a      	ldr	r2, [r3, #0]
 8007ad2:	4b15      	ldr	r3, [pc, #84]	; (8007b28 <prvInsertBlockIntoFreeList+0xb0>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	429a      	cmp	r2, r3
 8007ad8:	d00d      	beq.n	8007af6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	685a      	ldr	r2, [r3, #4]
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	685b      	ldr	r3, [r3, #4]
 8007ae4:	441a      	add	r2, r3
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	681a      	ldr	r2, [r3, #0]
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	601a      	str	r2, [r3, #0]
 8007af4:	e008      	b.n	8007b08 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007af6:	4b0c      	ldr	r3, [pc, #48]	; (8007b28 <prvInsertBlockIntoFreeList+0xb0>)
 8007af8:	681a      	ldr	r2, [r3, #0]
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	601a      	str	r2, [r3, #0]
 8007afe:	e003      	b.n	8007b08 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	681a      	ldr	r2, [r3, #0]
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007b08:	68fa      	ldr	r2, [r7, #12]
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	d002      	beq.n	8007b16 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	687a      	ldr	r2, [r7, #4]
 8007b14:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007b16:	bf00      	nop
 8007b18:	3714      	adds	r7, #20
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b20:	4770      	bx	lr
 8007b22:	bf00      	nop
 8007b24:	20001bcc 	.word	0x20001bcc
 8007b28:	20001bd4 	.word	0x20001bd4

08007b2c <asiprintf>:
 8007b2c:	b40e      	push	{r1, r2, r3}
 8007b2e:	b530      	push	{r4, r5, lr}
 8007b30:	b09c      	sub	sp, #112	; 0x70
 8007b32:	ab1f      	add	r3, sp, #124	; 0x7c
 8007b34:	4605      	mov	r5, r0
 8007b36:	490d      	ldr	r1, [pc, #52]	; (8007b6c <asiprintf+0x40>)
 8007b38:	480d      	ldr	r0, [pc, #52]	; (8007b70 <asiprintf+0x44>)
 8007b3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b3e:	6800      	ldr	r0, [r0, #0]
 8007b40:	9301      	str	r3, [sp, #4]
 8007b42:	2400      	movs	r4, #0
 8007b44:	e9cd 1405 	strd	r1, r4, [sp, #20]
 8007b48:	a902      	add	r1, sp, #8
 8007b4a:	9402      	str	r4, [sp, #8]
 8007b4c:	9404      	str	r4, [sp, #16]
 8007b4e:	9407      	str	r4, [sp, #28]
 8007b50:	f000 f9fa 	bl	8007f48 <_svfiprintf_r>
 8007b54:	2800      	cmp	r0, #0
 8007b56:	bfa1      	itttt	ge
 8007b58:	9b02      	ldrge	r3, [sp, #8]
 8007b5a:	701c      	strbge	r4, [r3, #0]
 8007b5c:	9b06      	ldrge	r3, [sp, #24]
 8007b5e:	602b      	strge	r3, [r5, #0]
 8007b60:	b01c      	add	sp, #112	; 0x70
 8007b62:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007b66:	b003      	add	sp, #12
 8007b68:	4770      	bx	lr
 8007b6a:	bf00      	nop
 8007b6c:	ffff0288 	.word	0xffff0288
 8007b70:	2000005c 	.word	0x2000005c

08007b74 <memset>:
 8007b74:	4402      	add	r2, r0
 8007b76:	4603      	mov	r3, r0
 8007b78:	4293      	cmp	r3, r2
 8007b7a:	d100      	bne.n	8007b7e <memset+0xa>
 8007b7c:	4770      	bx	lr
 8007b7e:	f803 1b01 	strb.w	r1, [r3], #1
 8007b82:	e7f9      	b.n	8007b78 <memset+0x4>

08007b84 <_reclaim_reent>:
 8007b84:	4b29      	ldr	r3, [pc, #164]	; (8007c2c <_reclaim_reent+0xa8>)
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	4283      	cmp	r3, r0
 8007b8a:	b570      	push	{r4, r5, r6, lr}
 8007b8c:	4604      	mov	r4, r0
 8007b8e:	d04b      	beq.n	8007c28 <_reclaim_reent+0xa4>
 8007b90:	69c3      	ldr	r3, [r0, #28]
 8007b92:	b143      	cbz	r3, 8007ba6 <_reclaim_reent+0x22>
 8007b94:	68db      	ldr	r3, [r3, #12]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d144      	bne.n	8007c24 <_reclaim_reent+0xa0>
 8007b9a:	69e3      	ldr	r3, [r4, #28]
 8007b9c:	6819      	ldr	r1, [r3, #0]
 8007b9e:	b111      	cbz	r1, 8007ba6 <_reclaim_reent+0x22>
 8007ba0:	4620      	mov	r0, r4
 8007ba2:	f000 f87f 	bl	8007ca4 <_free_r>
 8007ba6:	6961      	ldr	r1, [r4, #20]
 8007ba8:	b111      	cbz	r1, 8007bb0 <_reclaim_reent+0x2c>
 8007baa:	4620      	mov	r0, r4
 8007bac:	f000 f87a 	bl	8007ca4 <_free_r>
 8007bb0:	69e1      	ldr	r1, [r4, #28]
 8007bb2:	b111      	cbz	r1, 8007bba <_reclaim_reent+0x36>
 8007bb4:	4620      	mov	r0, r4
 8007bb6:	f000 f875 	bl	8007ca4 <_free_r>
 8007bba:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8007bbc:	b111      	cbz	r1, 8007bc4 <_reclaim_reent+0x40>
 8007bbe:	4620      	mov	r0, r4
 8007bc0:	f000 f870 	bl	8007ca4 <_free_r>
 8007bc4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007bc6:	b111      	cbz	r1, 8007bce <_reclaim_reent+0x4a>
 8007bc8:	4620      	mov	r0, r4
 8007bca:	f000 f86b 	bl	8007ca4 <_free_r>
 8007bce:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007bd0:	b111      	cbz	r1, 8007bd8 <_reclaim_reent+0x54>
 8007bd2:	4620      	mov	r0, r4
 8007bd4:	f000 f866 	bl	8007ca4 <_free_r>
 8007bd8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8007bda:	b111      	cbz	r1, 8007be2 <_reclaim_reent+0x5e>
 8007bdc:	4620      	mov	r0, r4
 8007bde:	f000 f861 	bl	8007ca4 <_free_r>
 8007be2:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8007be4:	b111      	cbz	r1, 8007bec <_reclaim_reent+0x68>
 8007be6:	4620      	mov	r0, r4
 8007be8:	f000 f85c 	bl	8007ca4 <_free_r>
 8007bec:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8007bee:	b111      	cbz	r1, 8007bf6 <_reclaim_reent+0x72>
 8007bf0:	4620      	mov	r0, r4
 8007bf2:	f000 f857 	bl	8007ca4 <_free_r>
 8007bf6:	6a23      	ldr	r3, [r4, #32]
 8007bf8:	b1b3      	cbz	r3, 8007c28 <_reclaim_reent+0xa4>
 8007bfa:	4620      	mov	r0, r4
 8007bfc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007c00:	4718      	bx	r3
 8007c02:	5949      	ldr	r1, [r1, r5]
 8007c04:	b941      	cbnz	r1, 8007c18 <_reclaim_reent+0x94>
 8007c06:	3504      	adds	r5, #4
 8007c08:	69e3      	ldr	r3, [r4, #28]
 8007c0a:	2d80      	cmp	r5, #128	; 0x80
 8007c0c:	68d9      	ldr	r1, [r3, #12]
 8007c0e:	d1f8      	bne.n	8007c02 <_reclaim_reent+0x7e>
 8007c10:	4620      	mov	r0, r4
 8007c12:	f000 f847 	bl	8007ca4 <_free_r>
 8007c16:	e7c0      	b.n	8007b9a <_reclaim_reent+0x16>
 8007c18:	680e      	ldr	r6, [r1, #0]
 8007c1a:	4620      	mov	r0, r4
 8007c1c:	f000 f842 	bl	8007ca4 <_free_r>
 8007c20:	4631      	mov	r1, r6
 8007c22:	e7ef      	b.n	8007c04 <_reclaim_reent+0x80>
 8007c24:	2500      	movs	r5, #0
 8007c26:	e7ef      	b.n	8007c08 <_reclaim_reent+0x84>
 8007c28:	bd70      	pop	{r4, r5, r6, pc}
 8007c2a:	bf00      	nop
 8007c2c:	2000005c 	.word	0x2000005c

08007c30 <__errno>:
 8007c30:	4b01      	ldr	r3, [pc, #4]	; (8007c38 <__errno+0x8>)
 8007c32:	6818      	ldr	r0, [r3, #0]
 8007c34:	4770      	bx	lr
 8007c36:	bf00      	nop
 8007c38:	2000005c 	.word	0x2000005c

08007c3c <__libc_init_array>:
 8007c3c:	b570      	push	{r4, r5, r6, lr}
 8007c3e:	4d0d      	ldr	r5, [pc, #52]	; (8007c74 <__libc_init_array+0x38>)
 8007c40:	4c0d      	ldr	r4, [pc, #52]	; (8007c78 <__libc_init_array+0x3c>)
 8007c42:	1b64      	subs	r4, r4, r5
 8007c44:	10a4      	asrs	r4, r4, #2
 8007c46:	2600      	movs	r6, #0
 8007c48:	42a6      	cmp	r6, r4
 8007c4a:	d109      	bne.n	8007c60 <__libc_init_array+0x24>
 8007c4c:	4d0b      	ldr	r5, [pc, #44]	; (8007c7c <__libc_init_array+0x40>)
 8007c4e:	4c0c      	ldr	r4, [pc, #48]	; (8007c80 <__libc_init_array+0x44>)
 8007c50:	f000 fc6a 	bl	8008528 <_init>
 8007c54:	1b64      	subs	r4, r4, r5
 8007c56:	10a4      	asrs	r4, r4, #2
 8007c58:	2600      	movs	r6, #0
 8007c5a:	42a6      	cmp	r6, r4
 8007c5c:	d105      	bne.n	8007c6a <__libc_init_array+0x2e>
 8007c5e:	bd70      	pop	{r4, r5, r6, pc}
 8007c60:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c64:	4798      	blx	r3
 8007c66:	3601      	adds	r6, #1
 8007c68:	e7ee      	b.n	8007c48 <__libc_init_array+0xc>
 8007c6a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007c6e:	4798      	blx	r3
 8007c70:	3601      	adds	r6, #1
 8007c72:	e7f2      	b.n	8007c5a <__libc_init_array+0x1e>
 8007c74:	08008840 	.word	0x08008840
 8007c78:	08008840 	.word	0x08008840
 8007c7c:	08008840 	.word	0x08008840
 8007c80:	08008844 	.word	0x08008844

08007c84 <__retarget_lock_acquire_recursive>:
 8007c84:	4770      	bx	lr

08007c86 <__retarget_lock_release_recursive>:
 8007c86:	4770      	bx	lr

08007c88 <memcpy>:
 8007c88:	440a      	add	r2, r1
 8007c8a:	4291      	cmp	r1, r2
 8007c8c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007c90:	d100      	bne.n	8007c94 <memcpy+0xc>
 8007c92:	4770      	bx	lr
 8007c94:	b510      	push	{r4, lr}
 8007c96:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c9a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c9e:	4291      	cmp	r1, r2
 8007ca0:	d1f9      	bne.n	8007c96 <memcpy+0xe>
 8007ca2:	bd10      	pop	{r4, pc}

08007ca4 <_free_r>:
 8007ca4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007ca6:	2900      	cmp	r1, #0
 8007ca8:	d044      	beq.n	8007d34 <_free_r+0x90>
 8007caa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007cae:	9001      	str	r0, [sp, #4]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	f1a1 0404 	sub.w	r4, r1, #4
 8007cb6:	bfb8      	it	lt
 8007cb8:	18e4      	addlt	r4, r4, r3
 8007cba:	f000 f8df 	bl	8007e7c <__malloc_lock>
 8007cbe:	4a1e      	ldr	r2, [pc, #120]	; (8007d38 <_free_r+0x94>)
 8007cc0:	9801      	ldr	r0, [sp, #4]
 8007cc2:	6813      	ldr	r3, [r2, #0]
 8007cc4:	b933      	cbnz	r3, 8007cd4 <_free_r+0x30>
 8007cc6:	6063      	str	r3, [r4, #4]
 8007cc8:	6014      	str	r4, [r2, #0]
 8007cca:	b003      	add	sp, #12
 8007ccc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007cd0:	f000 b8da 	b.w	8007e88 <__malloc_unlock>
 8007cd4:	42a3      	cmp	r3, r4
 8007cd6:	d908      	bls.n	8007cea <_free_r+0x46>
 8007cd8:	6825      	ldr	r5, [r4, #0]
 8007cda:	1961      	adds	r1, r4, r5
 8007cdc:	428b      	cmp	r3, r1
 8007cde:	bf01      	itttt	eq
 8007ce0:	6819      	ldreq	r1, [r3, #0]
 8007ce2:	685b      	ldreq	r3, [r3, #4]
 8007ce4:	1949      	addeq	r1, r1, r5
 8007ce6:	6021      	streq	r1, [r4, #0]
 8007ce8:	e7ed      	b.n	8007cc6 <_free_r+0x22>
 8007cea:	461a      	mov	r2, r3
 8007cec:	685b      	ldr	r3, [r3, #4]
 8007cee:	b10b      	cbz	r3, 8007cf4 <_free_r+0x50>
 8007cf0:	42a3      	cmp	r3, r4
 8007cf2:	d9fa      	bls.n	8007cea <_free_r+0x46>
 8007cf4:	6811      	ldr	r1, [r2, #0]
 8007cf6:	1855      	adds	r5, r2, r1
 8007cf8:	42a5      	cmp	r5, r4
 8007cfa:	d10b      	bne.n	8007d14 <_free_r+0x70>
 8007cfc:	6824      	ldr	r4, [r4, #0]
 8007cfe:	4421      	add	r1, r4
 8007d00:	1854      	adds	r4, r2, r1
 8007d02:	42a3      	cmp	r3, r4
 8007d04:	6011      	str	r1, [r2, #0]
 8007d06:	d1e0      	bne.n	8007cca <_free_r+0x26>
 8007d08:	681c      	ldr	r4, [r3, #0]
 8007d0a:	685b      	ldr	r3, [r3, #4]
 8007d0c:	6053      	str	r3, [r2, #4]
 8007d0e:	440c      	add	r4, r1
 8007d10:	6014      	str	r4, [r2, #0]
 8007d12:	e7da      	b.n	8007cca <_free_r+0x26>
 8007d14:	d902      	bls.n	8007d1c <_free_r+0x78>
 8007d16:	230c      	movs	r3, #12
 8007d18:	6003      	str	r3, [r0, #0]
 8007d1a:	e7d6      	b.n	8007cca <_free_r+0x26>
 8007d1c:	6825      	ldr	r5, [r4, #0]
 8007d1e:	1961      	adds	r1, r4, r5
 8007d20:	428b      	cmp	r3, r1
 8007d22:	bf04      	itt	eq
 8007d24:	6819      	ldreq	r1, [r3, #0]
 8007d26:	685b      	ldreq	r3, [r3, #4]
 8007d28:	6063      	str	r3, [r4, #4]
 8007d2a:	bf04      	itt	eq
 8007d2c:	1949      	addeq	r1, r1, r5
 8007d2e:	6021      	streq	r1, [r4, #0]
 8007d30:	6054      	str	r4, [r2, #4]
 8007d32:	e7ca      	b.n	8007cca <_free_r+0x26>
 8007d34:	b003      	add	sp, #12
 8007d36:	bd30      	pop	{r4, r5, pc}
 8007d38:	20001d24 	.word	0x20001d24

08007d3c <sbrk_aligned>:
 8007d3c:	b570      	push	{r4, r5, r6, lr}
 8007d3e:	4e0e      	ldr	r6, [pc, #56]	; (8007d78 <sbrk_aligned+0x3c>)
 8007d40:	460c      	mov	r4, r1
 8007d42:	6831      	ldr	r1, [r6, #0]
 8007d44:	4605      	mov	r5, r0
 8007d46:	b911      	cbnz	r1, 8007d4e <sbrk_aligned+0x12>
 8007d48:	f000 fba6 	bl	8008498 <_sbrk_r>
 8007d4c:	6030      	str	r0, [r6, #0]
 8007d4e:	4621      	mov	r1, r4
 8007d50:	4628      	mov	r0, r5
 8007d52:	f000 fba1 	bl	8008498 <_sbrk_r>
 8007d56:	1c43      	adds	r3, r0, #1
 8007d58:	d00a      	beq.n	8007d70 <sbrk_aligned+0x34>
 8007d5a:	1cc4      	adds	r4, r0, #3
 8007d5c:	f024 0403 	bic.w	r4, r4, #3
 8007d60:	42a0      	cmp	r0, r4
 8007d62:	d007      	beq.n	8007d74 <sbrk_aligned+0x38>
 8007d64:	1a21      	subs	r1, r4, r0
 8007d66:	4628      	mov	r0, r5
 8007d68:	f000 fb96 	bl	8008498 <_sbrk_r>
 8007d6c:	3001      	adds	r0, #1
 8007d6e:	d101      	bne.n	8007d74 <sbrk_aligned+0x38>
 8007d70:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007d74:	4620      	mov	r0, r4
 8007d76:	bd70      	pop	{r4, r5, r6, pc}
 8007d78:	20001d28 	.word	0x20001d28

08007d7c <_malloc_r>:
 8007d7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d80:	1ccd      	adds	r5, r1, #3
 8007d82:	f025 0503 	bic.w	r5, r5, #3
 8007d86:	3508      	adds	r5, #8
 8007d88:	2d0c      	cmp	r5, #12
 8007d8a:	bf38      	it	cc
 8007d8c:	250c      	movcc	r5, #12
 8007d8e:	2d00      	cmp	r5, #0
 8007d90:	4607      	mov	r7, r0
 8007d92:	db01      	blt.n	8007d98 <_malloc_r+0x1c>
 8007d94:	42a9      	cmp	r1, r5
 8007d96:	d905      	bls.n	8007da4 <_malloc_r+0x28>
 8007d98:	230c      	movs	r3, #12
 8007d9a:	603b      	str	r3, [r7, #0]
 8007d9c:	2600      	movs	r6, #0
 8007d9e:	4630      	mov	r0, r6
 8007da0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007da4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007e78 <_malloc_r+0xfc>
 8007da8:	f000 f868 	bl	8007e7c <__malloc_lock>
 8007dac:	f8d8 3000 	ldr.w	r3, [r8]
 8007db0:	461c      	mov	r4, r3
 8007db2:	bb5c      	cbnz	r4, 8007e0c <_malloc_r+0x90>
 8007db4:	4629      	mov	r1, r5
 8007db6:	4638      	mov	r0, r7
 8007db8:	f7ff ffc0 	bl	8007d3c <sbrk_aligned>
 8007dbc:	1c43      	adds	r3, r0, #1
 8007dbe:	4604      	mov	r4, r0
 8007dc0:	d155      	bne.n	8007e6e <_malloc_r+0xf2>
 8007dc2:	f8d8 4000 	ldr.w	r4, [r8]
 8007dc6:	4626      	mov	r6, r4
 8007dc8:	2e00      	cmp	r6, #0
 8007dca:	d145      	bne.n	8007e58 <_malloc_r+0xdc>
 8007dcc:	2c00      	cmp	r4, #0
 8007dce:	d048      	beq.n	8007e62 <_malloc_r+0xe6>
 8007dd0:	6823      	ldr	r3, [r4, #0]
 8007dd2:	4631      	mov	r1, r6
 8007dd4:	4638      	mov	r0, r7
 8007dd6:	eb04 0903 	add.w	r9, r4, r3
 8007dda:	f000 fb5d 	bl	8008498 <_sbrk_r>
 8007dde:	4581      	cmp	r9, r0
 8007de0:	d13f      	bne.n	8007e62 <_malloc_r+0xe6>
 8007de2:	6821      	ldr	r1, [r4, #0]
 8007de4:	1a6d      	subs	r5, r5, r1
 8007de6:	4629      	mov	r1, r5
 8007de8:	4638      	mov	r0, r7
 8007dea:	f7ff ffa7 	bl	8007d3c <sbrk_aligned>
 8007dee:	3001      	adds	r0, #1
 8007df0:	d037      	beq.n	8007e62 <_malloc_r+0xe6>
 8007df2:	6823      	ldr	r3, [r4, #0]
 8007df4:	442b      	add	r3, r5
 8007df6:	6023      	str	r3, [r4, #0]
 8007df8:	f8d8 3000 	ldr.w	r3, [r8]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d038      	beq.n	8007e72 <_malloc_r+0xf6>
 8007e00:	685a      	ldr	r2, [r3, #4]
 8007e02:	42a2      	cmp	r2, r4
 8007e04:	d12b      	bne.n	8007e5e <_malloc_r+0xe2>
 8007e06:	2200      	movs	r2, #0
 8007e08:	605a      	str	r2, [r3, #4]
 8007e0a:	e00f      	b.n	8007e2c <_malloc_r+0xb0>
 8007e0c:	6822      	ldr	r2, [r4, #0]
 8007e0e:	1b52      	subs	r2, r2, r5
 8007e10:	d41f      	bmi.n	8007e52 <_malloc_r+0xd6>
 8007e12:	2a0b      	cmp	r2, #11
 8007e14:	d917      	bls.n	8007e46 <_malloc_r+0xca>
 8007e16:	1961      	adds	r1, r4, r5
 8007e18:	42a3      	cmp	r3, r4
 8007e1a:	6025      	str	r5, [r4, #0]
 8007e1c:	bf18      	it	ne
 8007e1e:	6059      	strne	r1, [r3, #4]
 8007e20:	6863      	ldr	r3, [r4, #4]
 8007e22:	bf08      	it	eq
 8007e24:	f8c8 1000 	streq.w	r1, [r8]
 8007e28:	5162      	str	r2, [r4, r5]
 8007e2a:	604b      	str	r3, [r1, #4]
 8007e2c:	4638      	mov	r0, r7
 8007e2e:	f104 060b 	add.w	r6, r4, #11
 8007e32:	f000 f829 	bl	8007e88 <__malloc_unlock>
 8007e36:	f026 0607 	bic.w	r6, r6, #7
 8007e3a:	1d23      	adds	r3, r4, #4
 8007e3c:	1af2      	subs	r2, r6, r3
 8007e3e:	d0ae      	beq.n	8007d9e <_malloc_r+0x22>
 8007e40:	1b9b      	subs	r3, r3, r6
 8007e42:	50a3      	str	r3, [r4, r2]
 8007e44:	e7ab      	b.n	8007d9e <_malloc_r+0x22>
 8007e46:	42a3      	cmp	r3, r4
 8007e48:	6862      	ldr	r2, [r4, #4]
 8007e4a:	d1dd      	bne.n	8007e08 <_malloc_r+0x8c>
 8007e4c:	f8c8 2000 	str.w	r2, [r8]
 8007e50:	e7ec      	b.n	8007e2c <_malloc_r+0xb0>
 8007e52:	4623      	mov	r3, r4
 8007e54:	6864      	ldr	r4, [r4, #4]
 8007e56:	e7ac      	b.n	8007db2 <_malloc_r+0x36>
 8007e58:	4634      	mov	r4, r6
 8007e5a:	6876      	ldr	r6, [r6, #4]
 8007e5c:	e7b4      	b.n	8007dc8 <_malloc_r+0x4c>
 8007e5e:	4613      	mov	r3, r2
 8007e60:	e7cc      	b.n	8007dfc <_malloc_r+0x80>
 8007e62:	230c      	movs	r3, #12
 8007e64:	603b      	str	r3, [r7, #0]
 8007e66:	4638      	mov	r0, r7
 8007e68:	f000 f80e 	bl	8007e88 <__malloc_unlock>
 8007e6c:	e797      	b.n	8007d9e <_malloc_r+0x22>
 8007e6e:	6025      	str	r5, [r4, #0]
 8007e70:	e7dc      	b.n	8007e2c <_malloc_r+0xb0>
 8007e72:	605b      	str	r3, [r3, #4]
 8007e74:	deff      	udf	#255	; 0xff
 8007e76:	bf00      	nop
 8007e78:	20001d24 	.word	0x20001d24

08007e7c <__malloc_lock>:
 8007e7c:	4801      	ldr	r0, [pc, #4]	; (8007e84 <__malloc_lock+0x8>)
 8007e7e:	f7ff bf01 	b.w	8007c84 <__retarget_lock_acquire_recursive>
 8007e82:	bf00      	nop
 8007e84:	20001d20 	.word	0x20001d20

08007e88 <__malloc_unlock>:
 8007e88:	4801      	ldr	r0, [pc, #4]	; (8007e90 <__malloc_unlock+0x8>)
 8007e8a:	f7ff befc 	b.w	8007c86 <__retarget_lock_release_recursive>
 8007e8e:	bf00      	nop
 8007e90:	20001d20 	.word	0x20001d20

08007e94 <__ssputs_r>:
 8007e94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e98:	688e      	ldr	r6, [r1, #8]
 8007e9a:	461f      	mov	r7, r3
 8007e9c:	42be      	cmp	r6, r7
 8007e9e:	680b      	ldr	r3, [r1, #0]
 8007ea0:	4682      	mov	sl, r0
 8007ea2:	460c      	mov	r4, r1
 8007ea4:	4690      	mov	r8, r2
 8007ea6:	d82c      	bhi.n	8007f02 <__ssputs_r+0x6e>
 8007ea8:	898a      	ldrh	r2, [r1, #12]
 8007eaa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007eae:	d026      	beq.n	8007efe <__ssputs_r+0x6a>
 8007eb0:	6965      	ldr	r5, [r4, #20]
 8007eb2:	6909      	ldr	r1, [r1, #16]
 8007eb4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007eb8:	eba3 0901 	sub.w	r9, r3, r1
 8007ebc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007ec0:	1c7b      	adds	r3, r7, #1
 8007ec2:	444b      	add	r3, r9
 8007ec4:	106d      	asrs	r5, r5, #1
 8007ec6:	429d      	cmp	r5, r3
 8007ec8:	bf38      	it	cc
 8007eca:	461d      	movcc	r5, r3
 8007ecc:	0553      	lsls	r3, r2, #21
 8007ece:	d527      	bpl.n	8007f20 <__ssputs_r+0x8c>
 8007ed0:	4629      	mov	r1, r5
 8007ed2:	f7ff ff53 	bl	8007d7c <_malloc_r>
 8007ed6:	4606      	mov	r6, r0
 8007ed8:	b360      	cbz	r0, 8007f34 <__ssputs_r+0xa0>
 8007eda:	6921      	ldr	r1, [r4, #16]
 8007edc:	464a      	mov	r2, r9
 8007ede:	f7ff fed3 	bl	8007c88 <memcpy>
 8007ee2:	89a3      	ldrh	r3, [r4, #12]
 8007ee4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007ee8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007eec:	81a3      	strh	r3, [r4, #12]
 8007eee:	6126      	str	r6, [r4, #16]
 8007ef0:	6165      	str	r5, [r4, #20]
 8007ef2:	444e      	add	r6, r9
 8007ef4:	eba5 0509 	sub.w	r5, r5, r9
 8007ef8:	6026      	str	r6, [r4, #0]
 8007efa:	60a5      	str	r5, [r4, #8]
 8007efc:	463e      	mov	r6, r7
 8007efe:	42be      	cmp	r6, r7
 8007f00:	d900      	bls.n	8007f04 <__ssputs_r+0x70>
 8007f02:	463e      	mov	r6, r7
 8007f04:	6820      	ldr	r0, [r4, #0]
 8007f06:	4632      	mov	r2, r6
 8007f08:	4641      	mov	r1, r8
 8007f0a:	f000 faab 	bl	8008464 <memmove>
 8007f0e:	68a3      	ldr	r3, [r4, #8]
 8007f10:	1b9b      	subs	r3, r3, r6
 8007f12:	60a3      	str	r3, [r4, #8]
 8007f14:	6823      	ldr	r3, [r4, #0]
 8007f16:	4433      	add	r3, r6
 8007f18:	6023      	str	r3, [r4, #0]
 8007f1a:	2000      	movs	r0, #0
 8007f1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f20:	462a      	mov	r2, r5
 8007f22:	f000 fac9 	bl	80084b8 <_realloc_r>
 8007f26:	4606      	mov	r6, r0
 8007f28:	2800      	cmp	r0, #0
 8007f2a:	d1e0      	bne.n	8007eee <__ssputs_r+0x5a>
 8007f2c:	6921      	ldr	r1, [r4, #16]
 8007f2e:	4650      	mov	r0, sl
 8007f30:	f7ff feb8 	bl	8007ca4 <_free_r>
 8007f34:	230c      	movs	r3, #12
 8007f36:	f8ca 3000 	str.w	r3, [sl]
 8007f3a:	89a3      	ldrh	r3, [r4, #12]
 8007f3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f40:	81a3      	strh	r3, [r4, #12]
 8007f42:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007f46:	e7e9      	b.n	8007f1c <__ssputs_r+0x88>

08007f48 <_svfiprintf_r>:
 8007f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f4c:	4698      	mov	r8, r3
 8007f4e:	898b      	ldrh	r3, [r1, #12]
 8007f50:	061b      	lsls	r3, r3, #24
 8007f52:	b09d      	sub	sp, #116	; 0x74
 8007f54:	4607      	mov	r7, r0
 8007f56:	460d      	mov	r5, r1
 8007f58:	4614      	mov	r4, r2
 8007f5a:	d50e      	bpl.n	8007f7a <_svfiprintf_r+0x32>
 8007f5c:	690b      	ldr	r3, [r1, #16]
 8007f5e:	b963      	cbnz	r3, 8007f7a <_svfiprintf_r+0x32>
 8007f60:	2140      	movs	r1, #64	; 0x40
 8007f62:	f7ff ff0b 	bl	8007d7c <_malloc_r>
 8007f66:	6028      	str	r0, [r5, #0]
 8007f68:	6128      	str	r0, [r5, #16]
 8007f6a:	b920      	cbnz	r0, 8007f76 <_svfiprintf_r+0x2e>
 8007f6c:	230c      	movs	r3, #12
 8007f6e:	603b      	str	r3, [r7, #0]
 8007f70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007f74:	e0d0      	b.n	8008118 <_svfiprintf_r+0x1d0>
 8007f76:	2340      	movs	r3, #64	; 0x40
 8007f78:	616b      	str	r3, [r5, #20]
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	9309      	str	r3, [sp, #36]	; 0x24
 8007f7e:	2320      	movs	r3, #32
 8007f80:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007f84:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f88:	2330      	movs	r3, #48	; 0x30
 8007f8a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008130 <_svfiprintf_r+0x1e8>
 8007f8e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007f92:	f04f 0901 	mov.w	r9, #1
 8007f96:	4623      	mov	r3, r4
 8007f98:	469a      	mov	sl, r3
 8007f9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f9e:	b10a      	cbz	r2, 8007fa4 <_svfiprintf_r+0x5c>
 8007fa0:	2a25      	cmp	r2, #37	; 0x25
 8007fa2:	d1f9      	bne.n	8007f98 <_svfiprintf_r+0x50>
 8007fa4:	ebba 0b04 	subs.w	fp, sl, r4
 8007fa8:	d00b      	beq.n	8007fc2 <_svfiprintf_r+0x7a>
 8007faa:	465b      	mov	r3, fp
 8007fac:	4622      	mov	r2, r4
 8007fae:	4629      	mov	r1, r5
 8007fb0:	4638      	mov	r0, r7
 8007fb2:	f7ff ff6f 	bl	8007e94 <__ssputs_r>
 8007fb6:	3001      	adds	r0, #1
 8007fb8:	f000 80a9 	beq.w	800810e <_svfiprintf_r+0x1c6>
 8007fbc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007fbe:	445a      	add	r2, fp
 8007fc0:	9209      	str	r2, [sp, #36]	; 0x24
 8007fc2:	f89a 3000 	ldrb.w	r3, [sl]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	f000 80a1 	beq.w	800810e <_svfiprintf_r+0x1c6>
 8007fcc:	2300      	movs	r3, #0
 8007fce:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007fd2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007fd6:	f10a 0a01 	add.w	sl, sl, #1
 8007fda:	9304      	str	r3, [sp, #16]
 8007fdc:	9307      	str	r3, [sp, #28]
 8007fde:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007fe2:	931a      	str	r3, [sp, #104]	; 0x68
 8007fe4:	4654      	mov	r4, sl
 8007fe6:	2205      	movs	r2, #5
 8007fe8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fec:	4850      	ldr	r0, [pc, #320]	; (8008130 <_svfiprintf_r+0x1e8>)
 8007fee:	f7f8 f8f7 	bl	80001e0 <memchr>
 8007ff2:	9a04      	ldr	r2, [sp, #16]
 8007ff4:	b9d8      	cbnz	r0, 800802e <_svfiprintf_r+0xe6>
 8007ff6:	06d0      	lsls	r0, r2, #27
 8007ff8:	bf44      	itt	mi
 8007ffa:	2320      	movmi	r3, #32
 8007ffc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008000:	0711      	lsls	r1, r2, #28
 8008002:	bf44      	itt	mi
 8008004:	232b      	movmi	r3, #43	; 0x2b
 8008006:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800800a:	f89a 3000 	ldrb.w	r3, [sl]
 800800e:	2b2a      	cmp	r3, #42	; 0x2a
 8008010:	d015      	beq.n	800803e <_svfiprintf_r+0xf6>
 8008012:	9a07      	ldr	r2, [sp, #28]
 8008014:	4654      	mov	r4, sl
 8008016:	2000      	movs	r0, #0
 8008018:	f04f 0c0a 	mov.w	ip, #10
 800801c:	4621      	mov	r1, r4
 800801e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008022:	3b30      	subs	r3, #48	; 0x30
 8008024:	2b09      	cmp	r3, #9
 8008026:	d94d      	bls.n	80080c4 <_svfiprintf_r+0x17c>
 8008028:	b1b0      	cbz	r0, 8008058 <_svfiprintf_r+0x110>
 800802a:	9207      	str	r2, [sp, #28]
 800802c:	e014      	b.n	8008058 <_svfiprintf_r+0x110>
 800802e:	eba0 0308 	sub.w	r3, r0, r8
 8008032:	fa09 f303 	lsl.w	r3, r9, r3
 8008036:	4313      	orrs	r3, r2
 8008038:	9304      	str	r3, [sp, #16]
 800803a:	46a2      	mov	sl, r4
 800803c:	e7d2      	b.n	8007fe4 <_svfiprintf_r+0x9c>
 800803e:	9b03      	ldr	r3, [sp, #12]
 8008040:	1d19      	adds	r1, r3, #4
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	9103      	str	r1, [sp, #12]
 8008046:	2b00      	cmp	r3, #0
 8008048:	bfbb      	ittet	lt
 800804a:	425b      	neglt	r3, r3
 800804c:	f042 0202 	orrlt.w	r2, r2, #2
 8008050:	9307      	strge	r3, [sp, #28]
 8008052:	9307      	strlt	r3, [sp, #28]
 8008054:	bfb8      	it	lt
 8008056:	9204      	strlt	r2, [sp, #16]
 8008058:	7823      	ldrb	r3, [r4, #0]
 800805a:	2b2e      	cmp	r3, #46	; 0x2e
 800805c:	d10c      	bne.n	8008078 <_svfiprintf_r+0x130>
 800805e:	7863      	ldrb	r3, [r4, #1]
 8008060:	2b2a      	cmp	r3, #42	; 0x2a
 8008062:	d134      	bne.n	80080ce <_svfiprintf_r+0x186>
 8008064:	9b03      	ldr	r3, [sp, #12]
 8008066:	1d1a      	adds	r2, r3, #4
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	9203      	str	r2, [sp, #12]
 800806c:	2b00      	cmp	r3, #0
 800806e:	bfb8      	it	lt
 8008070:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008074:	3402      	adds	r4, #2
 8008076:	9305      	str	r3, [sp, #20]
 8008078:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008140 <_svfiprintf_r+0x1f8>
 800807c:	7821      	ldrb	r1, [r4, #0]
 800807e:	2203      	movs	r2, #3
 8008080:	4650      	mov	r0, sl
 8008082:	f7f8 f8ad 	bl	80001e0 <memchr>
 8008086:	b138      	cbz	r0, 8008098 <_svfiprintf_r+0x150>
 8008088:	9b04      	ldr	r3, [sp, #16]
 800808a:	eba0 000a 	sub.w	r0, r0, sl
 800808e:	2240      	movs	r2, #64	; 0x40
 8008090:	4082      	lsls	r2, r0
 8008092:	4313      	orrs	r3, r2
 8008094:	3401      	adds	r4, #1
 8008096:	9304      	str	r3, [sp, #16]
 8008098:	f814 1b01 	ldrb.w	r1, [r4], #1
 800809c:	4825      	ldr	r0, [pc, #148]	; (8008134 <_svfiprintf_r+0x1ec>)
 800809e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80080a2:	2206      	movs	r2, #6
 80080a4:	f7f8 f89c 	bl	80001e0 <memchr>
 80080a8:	2800      	cmp	r0, #0
 80080aa:	d038      	beq.n	800811e <_svfiprintf_r+0x1d6>
 80080ac:	4b22      	ldr	r3, [pc, #136]	; (8008138 <_svfiprintf_r+0x1f0>)
 80080ae:	bb1b      	cbnz	r3, 80080f8 <_svfiprintf_r+0x1b0>
 80080b0:	9b03      	ldr	r3, [sp, #12]
 80080b2:	3307      	adds	r3, #7
 80080b4:	f023 0307 	bic.w	r3, r3, #7
 80080b8:	3308      	adds	r3, #8
 80080ba:	9303      	str	r3, [sp, #12]
 80080bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080be:	4433      	add	r3, r6
 80080c0:	9309      	str	r3, [sp, #36]	; 0x24
 80080c2:	e768      	b.n	8007f96 <_svfiprintf_r+0x4e>
 80080c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80080c8:	460c      	mov	r4, r1
 80080ca:	2001      	movs	r0, #1
 80080cc:	e7a6      	b.n	800801c <_svfiprintf_r+0xd4>
 80080ce:	2300      	movs	r3, #0
 80080d0:	3401      	adds	r4, #1
 80080d2:	9305      	str	r3, [sp, #20]
 80080d4:	4619      	mov	r1, r3
 80080d6:	f04f 0c0a 	mov.w	ip, #10
 80080da:	4620      	mov	r0, r4
 80080dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80080e0:	3a30      	subs	r2, #48	; 0x30
 80080e2:	2a09      	cmp	r2, #9
 80080e4:	d903      	bls.n	80080ee <_svfiprintf_r+0x1a6>
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d0c6      	beq.n	8008078 <_svfiprintf_r+0x130>
 80080ea:	9105      	str	r1, [sp, #20]
 80080ec:	e7c4      	b.n	8008078 <_svfiprintf_r+0x130>
 80080ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80080f2:	4604      	mov	r4, r0
 80080f4:	2301      	movs	r3, #1
 80080f6:	e7f0      	b.n	80080da <_svfiprintf_r+0x192>
 80080f8:	ab03      	add	r3, sp, #12
 80080fa:	9300      	str	r3, [sp, #0]
 80080fc:	462a      	mov	r2, r5
 80080fe:	4b0f      	ldr	r3, [pc, #60]	; (800813c <_svfiprintf_r+0x1f4>)
 8008100:	a904      	add	r1, sp, #16
 8008102:	4638      	mov	r0, r7
 8008104:	f3af 8000 	nop.w
 8008108:	1c42      	adds	r2, r0, #1
 800810a:	4606      	mov	r6, r0
 800810c:	d1d6      	bne.n	80080bc <_svfiprintf_r+0x174>
 800810e:	89ab      	ldrh	r3, [r5, #12]
 8008110:	065b      	lsls	r3, r3, #25
 8008112:	f53f af2d 	bmi.w	8007f70 <_svfiprintf_r+0x28>
 8008116:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008118:	b01d      	add	sp, #116	; 0x74
 800811a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800811e:	ab03      	add	r3, sp, #12
 8008120:	9300      	str	r3, [sp, #0]
 8008122:	462a      	mov	r2, r5
 8008124:	4b05      	ldr	r3, [pc, #20]	; (800813c <_svfiprintf_r+0x1f4>)
 8008126:	a904      	add	r1, sp, #16
 8008128:	4638      	mov	r0, r7
 800812a:	f000 f879 	bl	8008220 <_printf_i>
 800812e:	e7eb      	b.n	8008108 <_svfiprintf_r+0x1c0>
 8008130:	0800880c 	.word	0x0800880c
 8008134:	08008816 	.word	0x08008816
 8008138:	00000000 	.word	0x00000000
 800813c:	08007e95 	.word	0x08007e95
 8008140:	08008812 	.word	0x08008812

08008144 <_printf_common>:
 8008144:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008148:	4616      	mov	r6, r2
 800814a:	4699      	mov	r9, r3
 800814c:	688a      	ldr	r2, [r1, #8]
 800814e:	690b      	ldr	r3, [r1, #16]
 8008150:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008154:	4293      	cmp	r3, r2
 8008156:	bfb8      	it	lt
 8008158:	4613      	movlt	r3, r2
 800815a:	6033      	str	r3, [r6, #0]
 800815c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008160:	4607      	mov	r7, r0
 8008162:	460c      	mov	r4, r1
 8008164:	b10a      	cbz	r2, 800816a <_printf_common+0x26>
 8008166:	3301      	adds	r3, #1
 8008168:	6033      	str	r3, [r6, #0]
 800816a:	6823      	ldr	r3, [r4, #0]
 800816c:	0699      	lsls	r1, r3, #26
 800816e:	bf42      	ittt	mi
 8008170:	6833      	ldrmi	r3, [r6, #0]
 8008172:	3302      	addmi	r3, #2
 8008174:	6033      	strmi	r3, [r6, #0]
 8008176:	6825      	ldr	r5, [r4, #0]
 8008178:	f015 0506 	ands.w	r5, r5, #6
 800817c:	d106      	bne.n	800818c <_printf_common+0x48>
 800817e:	f104 0a19 	add.w	sl, r4, #25
 8008182:	68e3      	ldr	r3, [r4, #12]
 8008184:	6832      	ldr	r2, [r6, #0]
 8008186:	1a9b      	subs	r3, r3, r2
 8008188:	42ab      	cmp	r3, r5
 800818a:	dc26      	bgt.n	80081da <_printf_common+0x96>
 800818c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008190:	1e13      	subs	r3, r2, #0
 8008192:	6822      	ldr	r2, [r4, #0]
 8008194:	bf18      	it	ne
 8008196:	2301      	movne	r3, #1
 8008198:	0692      	lsls	r2, r2, #26
 800819a:	d42b      	bmi.n	80081f4 <_printf_common+0xb0>
 800819c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80081a0:	4649      	mov	r1, r9
 80081a2:	4638      	mov	r0, r7
 80081a4:	47c0      	blx	r8
 80081a6:	3001      	adds	r0, #1
 80081a8:	d01e      	beq.n	80081e8 <_printf_common+0xa4>
 80081aa:	6823      	ldr	r3, [r4, #0]
 80081ac:	6922      	ldr	r2, [r4, #16]
 80081ae:	f003 0306 	and.w	r3, r3, #6
 80081b2:	2b04      	cmp	r3, #4
 80081b4:	bf02      	ittt	eq
 80081b6:	68e5      	ldreq	r5, [r4, #12]
 80081b8:	6833      	ldreq	r3, [r6, #0]
 80081ba:	1aed      	subeq	r5, r5, r3
 80081bc:	68a3      	ldr	r3, [r4, #8]
 80081be:	bf0c      	ite	eq
 80081c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80081c4:	2500      	movne	r5, #0
 80081c6:	4293      	cmp	r3, r2
 80081c8:	bfc4      	itt	gt
 80081ca:	1a9b      	subgt	r3, r3, r2
 80081cc:	18ed      	addgt	r5, r5, r3
 80081ce:	2600      	movs	r6, #0
 80081d0:	341a      	adds	r4, #26
 80081d2:	42b5      	cmp	r5, r6
 80081d4:	d11a      	bne.n	800820c <_printf_common+0xc8>
 80081d6:	2000      	movs	r0, #0
 80081d8:	e008      	b.n	80081ec <_printf_common+0xa8>
 80081da:	2301      	movs	r3, #1
 80081dc:	4652      	mov	r2, sl
 80081de:	4649      	mov	r1, r9
 80081e0:	4638      	mov	r0, r7
 80081e2:	47c0      	blx	r8
 80081e4:	3001      	adds	r0, #1
 80081e6:	d103      	bne.n	80081f0 <_printf_common+0xac>
 80081e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80081ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081f0:	3501      	adds	r5, #1
 80081f2:	e7c6      	b.n	8008182 <_printf_common+0x3e>
 80081f4:	18e1      	adds	r1, r4, r3
 80081f6:	1c5a      	adds	r2, r3, #1
 80081f8:	2030      	movs	r0, #48	; 0x30
 80081fa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80081fe:	4422      	add	r2, r4
 8008200:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008204:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008208:	3302      	adds	r3, #2
 800820a:	e7c7      	b.n	800819c <_printf_common+0x58>
 800820c:	2301      	movs	r3, #1
 800820e:	4622      	mov	r2, r4
 8008210:	4649      	mov	r1, r9
 8008212:	4638      	mov	r0, r7
 8008214:	47c0      	blx	r8
 8008216:	3001      	adds	r0, #1
 8008218:	d0e6      	beq.n	80081e8 <_printf_common+0xa4>
 800821a:	3601      	adds	r6, #1
 800821c:	e7d9      	b.n	80081d2 <_printf_common+0x8e>
	...

08008220 <_printf_i>:
 8008220:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008224:	7e0f      	ldrb	r7, [r1, #24]
 8008226:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008228:	2f78      	cmp	r7, #120	; 0x78
 800822a:	4691      	mov	r9, r2
 800822c:	4680      	mov	r8, r0
 800822e:	460c      	mov	r4, r1
 8008230:	469a      	mov	sl, r3
 8008232:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008236:	d807      	bhi.n	8008248 <_printf_i+0x28>
 8008238:	2f62      	cmp	r7, #98	; 0x62
 800823a:	d80a      	bhi.n	8008252 <_printf_i+0x32>
 800823c:	2f00      	cmp	r7, #0
 800823e:	f000 80d4 	beq.w	80083ea <_printf_i+0x1ca>
 8008242:	2f58      	cmp	r7, #88	; 0x58
 8008244:	f000 80c0 	beq.w	80083c8 <_printf_i+0x1a8>
 8008248:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800824c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008250:	e03a      	b.n	80082c8 <_printf_i+0xa8>
 8008252:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008256:	2b15      	cmp	r3, #21
 8008258:	d8f6      	bhi.n	8008248 <_printf_i+0x28>
 800825a:	a101      	add	r1, pc, #4	; (adr r1, 8008260 <_printf_i+0x40>)
 800825c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008260:	080082b9 	.word	0x080082b9
 8008264:	080082cd 	.word	0x080082cd
 8008268:	08008249 	.word	0x08008249
 800826c:	08008249 	.word	0x08008249
 8008270:	08008249 	.word	0x08008249
 8008274:	08008249 	.word	0x08008249
 8008278:	080082cd 	.word	0x080082cd
 800827c:	08008249 	.word	0x08008249
 8008280:	08008249 	.word	0x08008249
 8008284:	08008249 	.word	0x08008249
 8008288:	08008249 	.word	0x08008249
 800828c:	080083d1 	.word	0x080083d1
 8008290:	080082f9 	.word	0x080082f9
 8008294:	0800838b 	.word	0x0800838b
 8008298:	08008249 	.word	0x08008249
 800829c:	08008249 	.word	0x08008249
 80082a0:	080083f3 	.word	0x080083f3
 80082a4:	08008249 	.word	0x08008249
 80082a8:	080082f9 	.word	0x080082f9
 80082ac:	08008249 	.word	0x08008249
 80082b0:	08008249 	.word	0x08008249
 80082b4:	08008393 	.word	0x08008393
 80082b8:	682b      	ldr	r3, [r5, #0]
 80082ba:	1d1a      	adds	r2, r3, #4
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	602a      	str	r2, [r5, #0]
 80082c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80082c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80082c8:	2301      	movs	r3, #1
 80082ca:	e09f      	b.n	800840c <_printf_i+0x1ec>
 80082cc:	6820      	ldr	r0, [r4, #0]
 80082ce:	682b      	ldr	r3, [r5, #0]
 80082d0:	0607      	lsls	r7, r0, #24
 80082d2:	f103 0104 	add.w	r1, r3, #4
 80082d6:	6029      	str	r1, [r5, #0]
 80082d8:	d501      	bpl.n	80082de <_printf_i+0xbe>
 80082da:	681e      	ldr	r6, [r3, #0]
 80082dc:	e003      	b.n	80082e6 <_printf_i+0xc6>
 80082de:	0646      	lsls	r6, r0, #25
 80082e0:	d5fb      	bpl.n	80082da <_printf_i+0xba>
 80082e2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80082e6:	2e00      	cmp	r6, #0
 80082e8:	da03      	bge.n	80082f2 <_printf_i+0xd2>
 80082ea:	232d      	movs	r3, #45	; 0x2d
 80082ec:	4276      	negs	r6, r6
 80082ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80082f2:	485a      	ldr	r0, [pc, #360]	; (800845c <_printf_i+0x23c>)
 80082f4:	230a      	movs	r3, #10
 80082f6:	e012      	b.n	800831e <_printf_i+0xfe>
 80082f8:	682b      	ldr	r3, [r5, #0]
 80082fa:	6820      	ldr	r0, [r4, #0]
 80082fc:	1d19      	adds	r1, r3, #4
 80082fe:	6029      	str	r1, [r5, #0]
 8008300:	0605      	lsls	r5, r0, #24
 8008302:	d501      	bpl.n	8008308 <_printf_i+0xe8>
 8008304:	681e      	ldr	r6, [r3, #0]
 8008306:	e002      	b.n	800830e <_printf_i+0xee>
 8008308:	0641      	lsls	r1, r0, #25
 800830a:	d5fb      	bpl.n	8008304 <_printf_i+0xe4>
 800830c:	881e      	ldrh	r6, [r3, #0]
 800830e:	4853      	ldr	r0, [pc, #332]	; (800845c <_printf_i+0x23c>)
 8008310:	2f6f      	cmp	r7, #111	; 0x6f
 8008312:	bf0c      	ite	eq
 8008314:	2308      	moveq	r3, #8
 8008316:	230a      	movne	r3, #10
 8008318:	2100      	movs	r1, #0
 800831a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800831e:	6865      	ldr	r5, [r4, #4]
 8008320:	60a5      	str	r5, [r4, #8]
 8008322:	2d00      	cmp	r5, #0
 8008324:	bfa2      	ittt	ge
 8008326:	6821      	ldrge	r1, [r4, #0]
 8008328:	f021 0104 	bicge.w	r1, r1, #4
 800832c:	6021      	strge	r1, [r4, #0]
 800832e:	b90e      	cbnz	r6, 8008334 <_printf_i+0x114>
 8008330:	2d00      	cmp	r5, #0
 8008332:	d04b      	beq.n	80083cc <_printf_i+0x1ac>
 8008334:	4615      	mov	r5, r2
 8008336:	fbb6 f1f3 	udiv	r1, r6, r3
 800833a:	fb03 6711 	mls	r7, r3, r1, r6
 800833e:	5dc7      	ldrb	r7, [r0, r7]
 8008340:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008344:	4637      	mov	r7, r6
 8008346:	42bb      	cmp	r3, r7
 8008348:	460e      	mov	r6, r1
 800834a:	d9f4      	bls.n	8008336 <_printf_i+0x116>
 800834c:	2b08      	cmp	r3, #8
 800834e:	d10b      	bne.n	8008368 <_printf_i+0x148>
 8008350:	6823      	ldr	r3, [r4, #0]
 8008352:	07de      	lsls	r6, r3, #31
 8008354:	d508      	bpl.n	8008368 <_printf_i+0x148>
 8008356:	6923      	ldr	r3, [r4, #16]
 8008358:	6861      	ldr	r1, [r4, #4]
 800835a:	4299      	cmp	r1, r3
 800835c:	bfde      	ittt	le
 800835e:	2330      	movle	r3, #48	; 0x30
 8008360:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008364:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8008368:	1b52      	subs	r2, r2, r5
 800836a:	6122      	str	r2, [r4, #16]
 800836c:	f8cd a000 	str.w	sl, [sp]
 8008370:	464b      	mov	r3, r9
 8008372:	aa03      	add	r2, sp, #12
 8008374:	4621      	mov	r1, r4
 8008376:	4640      	mov	r0, r8
 8008378:	f7ff fee4 	bl	8008144 <_printf_common>
 800837c:	3001      	adds	r0, #1
 800837e:	d14a      	bne.n	8008416 <_printf_i+0x1f6>
 8008380:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008384:	b004      	add	sp, #16
 8008386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800838a:	6823      	ldr	r3, [r4, #0]
 800838c:	f043 0320 	orr.w	r3, r3, #32
 8008390:	6023      	str	r3, [r4, #0]
 8008392:	4833      	ldr	r0, [pc, #204]	; (8008460 <_printf_i+0x240>)
 8008394:	2778      	movs	r7, #120	; 0x78
 8008396:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800839a:	6823      	ldr	r3, [r4, #0]
 800839c:	6829      	ldr	r1, [r5, #0]
 800839e:	061f      	lsls	r7, r3, #24
 80083a0:	f851 6b04 	ldr.w	r6, [r1], #4
 80083a4:	d402      	bmi.n	80083ac <_printf_i+0x18c>
 80083a6:	065f      	lsls	r7, r3, #25
 80083a8:	bf48      	it	mi
 80083aa:	b2b6      	uxthmi	r6, r6
 80083ac:	07df      	lsls	r7, r3, #31
 80083ae:	bf48      	it	mi
 80083b0:	f043 0320 	orrmi.w	r3, r3, #32
 80083b4:	6029      	str	r1, [r5, #0]
 80083b6:	bf48      	it	mi
 80083b8:	6023      	strmi	r3, [r4, #0]
 80083ba:	b91e      	cbnz	r6, 80083c4 <_printf_i+0x1a4>
 80083bc:	6823      	ldr	r3, [r4, #0]
 80083be:	f023 0320 	bic.w	r3, r3, #32
 80083c2:	6023      	str	r3, [r4, #0]
 80083c4:	2310      	movs	r3, #16
 80083c6:	e7a7      	b.n	8008318 <_printf_i+0xf8>
 80083c8:	4824      	ldr	r0, [pc, #144]	; (800845c <_printf_i+0x23c>)
 80083ca:	e7e4      	b.n	8008396 <_printf_i+0x176>
 80083cc:	4615      	mov	r5, r2
 80083ce:	e7bd      	b.n	800834c <_printf_i+0x12c>
 80083d0:	682b      	ldr	r3, [r5, #0]
 80083d2:	6826      	ldr	r6, [r4, #0]
 80083d4:	6961      	ldr	r1, [r4, #20]
 80083d6:	1d18      	adds	r0, r3, #4
 80083d8:	6028      	str	r0, [r5, #0]
 80083da:	0635      	lsls	r5, r6, #24
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	d501      	bpl.n	80083e4 <_printf_i+0x1c4>
 80083e0:	6019      	str	r1, [r3, #0]
 80083e2:	e002      	b.n	80083ea <_printf_i+0x1ca>
 80083e4:	0670      	lsls	r0, r6, #25
 80083e6:	d5fb      	bpl.n	80083e0 <_printf_i+0x1c0>
 80083e8:	8019      	strh	r1, [r3, #0]
 80083ea:	2300      	movs	r3, #0
 80083ec:	6123      	str	r3, [r4, #16]
 80083ee:	4615      	mov	r5, r2
 80083f0:	e7bc      	b.n	800836c <_printf_i+0x14c>
 80083f2:	682b      	ldr	r3, [r5, #0]
 80083f4:	1d1a      	adds	r2, r3, #4
 80083f6:	602a      	str	r2, [r5, #0]
 80083f8:	681d      	ldr	r5, [r3, #0]
 80083fa:	6862      	ldr	r2, [r4, #4]
 80083fc:	2100      	movs	r1, #0
 80083fe:	4628      	mov	r0, r5
 8008400:	f7f7 feee 	bl	80001e0 <memchr>
 8008404:	b108      	cbz	r0, 800840a <_printf_i+0x1ea>
 8008406:	1b40      	subs	r0, r0, r5
 8008408:	6060      	str	r0, [r4, #4]
 800840a:	6863      	ldr	r3, [r4, #4]
 800840c:	6123      	str	r3, [r4, #16]
 800840e:	2300      	movs	r3, #0
 8008410:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008414:	e7aa      	b.n	800836c <_printf_i+0x14c>
 8008416:	6923      	ldr	r3, [r4, #16]
 8008418:	462a      	mov	r2, r5
 800841a:	4649      	mov	r1, r9
 800841c:	4640      	mov	r0, r8
 800841e:	47d0      	blx	sl
 8008420:	3001      	adds	r0, #1
 8008422:	d0ad      	beq.n	8008380 <_printf_i+0x160>
 8008424:	6823      	ldr	r3, [r4, #0]
 8008426:	079b      	lsls	r3, r3, #30
 8008428:	d413      	bmi.n	8008452 <_printf_i+0x232>
 800842a:	68e0      	ldr	r0, [r4, #12]
 800842c:	9b03      	ldr	r3, [sp, #12]
 800842e:	4298      	cmp	r0, r3
 8008430:	bfb8      	it	lt
 8008432:	4618      	movlt	r0, r3
 8008434:	e7a6      	b.n	8008384 <_printf_i+0x164>
 8008436:	2301      	movs	r3, #1
 8008438:	4632      	mov	r2, r6
 800843a:	4649      	mov	r1, r9
 800843c:	4640      	mov	r0, r8
 800843e:	47d0      	blx	sl
 8008440:	3001      	adds	r0, #1
 8008442:	d09d      	beq.n	8008380 <_printf_i+0x160>
 8008444:	3501      	adds	r5, #1
 8008446:	68e3      	ldr	r3, [r4, #12]
 8008448:	9903      	ldr	r1, [sp, #12]
 800844a:	1a5b      	subs	r3, r3, r1
 800844c:	42ab      	cmp	r3, r5
 800844e:	dcf2      	bgt.n	8008436 <_printf_i+0x216>
 8008450:	e7eb      	b.n	800842a <_printf_i+0x20a>
 8008452:	2500      	movs	r5, #0
 8008454:	f104 0619 	add.w	r6, r4, #25
 8008458:	e7f5      	b.n	8008446 <_printf_i+0x226>
 800845a:	bf00      	nop
 800845c:	0800881d 	.word	0x0800881d
 8008460:	0800882e 	.word	0x0800882e

08008464 <memmove>:
 8008464:	4288      	cmp	r0, r1
 8008466:	b510      	push	{r4, lr}
 8008468:	eb01 0402 	add.w	r4, r1, r2
 800846c:	d902      	bls.n	8008474 <memmove+0x10>
 800846e:	4284      	cmp	r4, r0
 8008470:	4623      	mov	r3, r4
 8008472:	d807      	bhi.n	8008484 <memmove+0x20>
 8008474:	1e43      	subs	r3, r0, #1
 8008476:	42a1      	cmp	r1, r4
 8008478:	d008      	beq.n	800848c <memmove+0x28>
 800847a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800847e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008482:	e7f8      	b.n	8008476 <memmove+0x12>
 8008484:	4402      	add	r2, r0
 8008486:	4601      	mov	r1, r0
 8008488:	428a      	cmp	r2, r1
 800848a:	d100      	bne.n	800848e <memmove+0x2a>
 800848c:	bd10      	pop	{r4, pc}
 800848e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008492:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008496:	e7f7      	b.n	8008488 <memmove+0x24>

08008498 <_sbrk_r>:
 8008498:	b538      	push	{r3, r4, r5, lr}
 800849a:	4d06      	ldr	r5, [pc, #24]	; (80084b4 <_sbrk_r+0x1c>)
 800849c:	2300      	movs	r3, #0
 800849e:	4604      	mov	r4, r0
 80084a0:	4608      	mov	r0, r1
 80084a2:	602b      	str	r3, [r5, #0]
 80084a4:	f7f8 fd46 	bl	8000f34 <_sbrk>
 80084a8:	1c43      	adds	r3, r0, #1
 80084aa:	d102      	bne.n	80084b2 <_sbrk_r+0x1a>
 80084ac:	682b      	ldr	r3, [r5, #0]
 80084ae:	b103      	cbz	r3, 80084b2 <_sbrk_r+0x1a>
 80084b0:	6023      	str	r3, [r4, #0]
 80084b2:	bd38      	pop	{r3, r4, r5, pc}
 80084b4:	20001d1c 	.word	0x20001d1c

080084b8 <_realloc_r>:
 80084b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084bc:	4680      	mov	r8, r0
 80084be:	4614      	mov	r4, r2
 80084c0:	460e      	mov	r6, r1
 80084c2:	b921      	cbnz	r1, 80084ce <_realloc_r+0x16>
 80084c4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80084c8:	4611      	mov	r1, r2
 80084ca:	f7ff bc57 	b.w	8007d7c <_malloc_r>
 80084ce:	b92a      	cbnz	r2, 80084dc <_realloc_r+0x24>
 80084d0:	f7ff fbe8 	bl	8007ca4 <_free_r>
 80084d4:	4625      	mov	r5, r4
 80084d6:	4628      	mov	r0, r5
 80084d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084dc:	f000 f81b 	bl	8008516 <_malloc_usable_size_r>
 80084e0:	4284      	cmp	r4, r0
 80084e2:	4607      	mov	r7, r0
 80084e4:	d802      	bhi.n	80084ec <_realloc_r+0x34>
 80084e6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80084ea:	d812      	bhi.n	8008512 <_realloc_r+0x5a>
 80084ec:	4621      	mov	r1, r4
 80084ee:	4640      	mov	r0, r8
 80084f0:	f7ff fc44 	bl	8007d7c <_malloc_r>
 80084f4:	4605      	mov	r5, r0
 80084f6:	2800      	cmp	r0, #0
 80084f8:	d0ed      	beq.n	80084d6 <_realloc_r+0x1e>
 80084fa:	42bc      	cmp	r4, r7
 80084fc:	4622      	mov	r2, r4
 80084fe:	4631      	mov	r1, r6
 8008500:	bf28      	it	cs
 8008502:	463a      	movcs	r2, r7
 8008504:	f7ff fbc0 	bl	8007c88 <memcpy>
 8008508:	4631      	mov	r1, r6
 800850a:	4640      	mov	r0, r8
 800850c:	f7ff fbca 	bl	8007ca4 <_free_r>
 8008510:	e7e1      	b.n	80084d6 <_realloc_r+0x1e>
 8008512:	4635      	mov	r5, r6
 8008514:	e7df      	b.n	80084d6 <_realloc_r+0x1e>

08008516 <_malloc_usable_size_r>:
 8008516:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800851a:	1f18      	subs	r0, r3, #4
 800851c:	2b00      	cmp	r3, #0
 800851e:	bfbc      	itt	lt
 8008520:	580b      	ldrlt	r3, [r1, r0]
 8008522:	18c0      	addlt	r0, r0, r3
 8008524:	4770      	bx	lr
	...

08008528 <_init>:
 8008528:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800852a:	bf00      	nop
 800852c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800852e:	bc08      	pop	{r3}
 8008530:	469e      	mov	lr, r3
 8008532:	4770      	bx	lr

08008534 <_fini>:
 8008534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008536:	bf00      	nop
 8008538:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800853a:	bc08      	pop	{r3}
 800853c:	469e      	mov	lr, r3
 800853e:	4770      	bx	lr
