|top_level
mem_data_bus_in[0] => register_array:register_array_0.mem_data_bus_in[0]
mem_data_bus_in[1] => register_array:register_array_0.mem_data_bus_in[1]
mem_data_bus_in[2] => register_array:register_array_0.mem_data_bus_in[2]
mem_data_bus_in[3] => register_array:register_array_0.mem_data_bus_in[3]
mem_data_bus_in[4] => register_array:register_array_0.mem_data_bus_in[4]
mem_data_bus_in[5] => register_array:register_array_0.mem_data_bus_in[5]
mem_data_bus_in[6] => register_array:register_array_0.mem_data_bus_in[6]
mem_data_bus_in[7] => register_array:register_array_0.mem_data_bus_in[7]
mem_data_bus_in[8] => register_array:register_array_0.mem_data_bus_in[8]
mem_data_bus_in[9] => register_array:register_array_0.mem_data_bus_in[9]
mem_data_bus_in[10] => register_array:register_array_0.mem_data_bus_in[10]
mem_data_bus_in[11] => register_array:register_array_0.mem_data_bus_in[11]
mem_data_bus_out[0] <= register_array:register_array_0.mem_data_bus_out[0]
mem_data_bus_out[1] <= register_array:register_array_0.mem_data_bus_out[1]
mem_data_bus_out[2] <= register_array:register_array_0.mem_data_bus_out[2]
mem_data_bus_out[3] <= register_array:register_array_0.mem_data_bus_out[3]
mem_data_bus_out[4] <= register_array:register_array_0.mem_data_bus_out[4]
mem_data_bus_out[5] <= register_array:register_array_0.mem_data_bus_out[5]
mem_data_bus_out[6] <= register_array:register_array_0.mem_data_bus_out[6]
mem_data_bus_out[7] <= register_array:register_array_0.mem_data_bus_out[7]
mem_data_bus_out[8] <= register_array:register_array_0.mem_data_bus_out[8]
mem_data_bus_out[9] <= register_array:register_array_0.mem_data_bus_out[9]
mem_data_bus_out[10] <= register_array:register_array_0.mem_data_bus_out[10]
mem_data_bus_out[11] <= register_array:register_array_0.mem_data_bus_out[11]
mem_addr_bus_out[0] <= address_comparator:address_comparator_0.output[0]
mem_addr_bus_out[1] <= address_comparator:address_comparator_0.output[1]
mem_addr_bus_out[2] <= address_comparator:address_comparator_0.output[2]
mem_addr_bus_out[3] <= address_comparator:address_comparator_0.output[3]
mem_addr_bus_out[4] <= address_comparator:address_comparator_0.output[4]
mem_addr_bus_out[5] <= address_comparator:address_comparator_0.output[5]
mem_addr_bus_out[6] <= address_comparator:address_comparator_0.output[6]
mem_addr_bus_out[7] <= address_comparator:address_comparator_0.output[7]
mem_addr_bus_out[8] <= address_comparator:address_comparator_0.output[8]
mem_addr_bus_out[9] <= address_comparator:address_comparator_0.output[9]
mem_addr_bus_out[10] <= address_comparator:address_comparator_0.output[10]
mem_addr_bus_out[11] <= address_comparator:address_comparator_0.output[11]
not_reset => register_array:register_array_0.not_reset
not_reset => control_subsystem:control_subsystem_0.not_reset
not_reset => alu_subsystem:alu_subsystem_0.not_reset
clk_in => control_subsystem:control_subsystem_0.clk_in
START => control_subsystem:control_subsystem_0.START
STEP => control_subsystem:control_subsystem_0.STEP
NEXT_STATE => control_subsystem:control_subsystem_0.NEXT_STATE
END_STATE => control_subsystem:control_subsystem_0.END_STATE
ASSERT_CONTROL => control_subsystem:control_subsystem_0.ASSERT_CONTROL
FP_ADDR_LOAD => control_subsystem:control_subsystem_0.FP_ADDR_LOAD
FP_EXAMINE => control_subsystem:control_subsystem_0.FP_EXAMINE
FP_DEPOSIT => control_subsystem:control_subsystem_0.FP_DEPOSIT
HRQ => control_subsystem:control_subsystem_0.HRQ
IRQ => control_subsystem:control_subsystem_0.IRQ
IRQ_ON => control_subsystem:control_subsystem_0.IRQ_ON
HLT_indicator <= control_subsystem:control_subsystem_0.HLT_indicator
RUN_indicator <= control_subsystem:control_subsystem_0.RUN_indicator


|top_level|register_array:register_array_0
top_bus[0] => register_12_bit_split:MA_register.input_lo[0]
top_bus[0] => md_input_mux:md_input_mux_0.top_bus_input[0]
top_bus[0] => register_12_bit_split:PC_register.input_lo[0]
top_bus[0] => register_12_bit:AC_register.input[0]
top_bus[1] => register_12_bit_split:MA_register.input_lo[1]
top_bus[1] => md_input_mux:md_input_mux_0.top_bus_input[1]
top_bus[1] => register_12_bit_split:PC_register.input_lo[1]
top_bus[1] => register_12_bit:AC_register.input[1]
top_bus[2] => register_12_bit_split:MA_register.input_lo[2]
top_bus[2] => md_input_mux:md_input_mux_0.top_bus_input[2]
top_bus[2] => register_12_bit_split:PC_register.input_lo[2]
top_bus[2] => register_12_bit:AC_register.input[2]
top_bus[3] => register_12_bit_split:MA_register.input_lo[3]
top_bus[3] => md_input_mux:md_input_mux_0.top_bus_input[3]
top_bus[3] => register_12_bit_split:PC_register.input_lo[3]
top_bus[3] => register_12_bit:AC_register.input[3]
top_bus[4] => register_12_bit_split:MA_register.input_lo[4]
top_bus[4] => md_input_mux:md_input_mux_0.top_bus_input[4]
top_bus[4] => register_12_bit_split:PC_register.input_lo[4]
top_bus[4] => register_12_bit:AC_register.input[4]
top_bus[5] => register_12_bit_split:MA_register.input_hi[0]
top_bus[5] => md_input_mux:md_input_mux_0.top_bus_input[5]
top_bus[5] => register_12_bit_split:PC_register.input_hi[0]
top_bus[5] => register_12_bit:AC_register.input[5]
top_bus[6] => register_12_bit_split:MA_register.input_hi[1]
top_bus[6] => md_input_mux:md_input_mux_0.top_bus_input[6]
top_bus[6] => register_12_bit_split:PC_register.input_hi[1]
top_bus[6] => register_12_bit:AC_register.input[6]
top_bus[7] => register_12_bit_split:MA_register.input_hi[2]
top_bus[7] => md_input_mux:md_input_mux_0.top_bus_input[7]
top_bus[7] => register_12_bit_split:PC_register.input_hi[2]
top_bus[7] => register_12_bit:AC_register.input[7]
top_bus[8] => register_12_bit_split:MA_register.input_hi[3]
top_bus[8] => md_input_mux:md_input_mux_0.top_bus_input[8]
top_bus[8] => register_12_bit_split:PC_register.input_hi[3]
top_bus[8] => register_12_bit:AC_register.input[8]
top_bus[9] => register_12_bit_split:MA_register.input_hi[4]
top_bus[9] => md_input_mux:md_input_mux_0.top_bus_input[9]
top_bus[9] => register_12_bit_split:PC_register.input_hi[4]
top_bus[9] => register_12_bit:AC_register.input[9]
top_bus[10] => register_12_bit_split:MA_register.input_hi[5]
top_bus[10] => md_input_mux:md_input_mux_0.top_bus_input[10]
top_bus[10] => register_12_bit_split:PC_register.input_hi[5]
top_bus[10] => register_12_bit:AC_register.input[10]
top_bus[11] => register_12_bit_split:MA_register.input_hi[6]
top_bus[11] => md_input_mux:md_input_mux_0.top_bus_input[11]
top_bus[11] => register_12_bit_split:PC_register.input_hi[6]
top_bus[11] => register_12_bit:AC_register.input[11]
ALU_link_output => register_1_bit:LINK_register.input
register_output_bus[0] <= register_output_mux:output_mux.output[0]
register_output_bus[1] <= register_output_mux:output_mux.output[1]
register_output_bus[2] <= register_output_mux:output_mux.output[2]
register_output_bus[3] <= register_output_mux:output_mux.output[3]
register_output_bus[4] <= register_output_mux:output_mux.output[4]
register_output_bus[5] <= register_output_mux:output_mux.output[5]
register_output_bus[6] <= register_output_mux:output_mux.output[6]
register_output_bus[7] <= register_output_mux:output_mux.output[7]
register_output_bus[8] <= register_output_mux:output_mux.output[8]
register_output_bus[9] <= register_output_mux:output_mux.output[9]
register_output_bus[10] <= register_output_mux:output_mux.output[10]
register_output_bus[11] <= register_output_mux:output_mux.output[11]
AC_output_bus[0] <= register_12_bit:AC_register.output[0]
AC_output_bus[1] <= register_12_bit:AC_register.output[1]
AC_output_bus[2] <= register_12_bit:AC_register.output[2]
AC_output_bus[3] <= register_12_bit:AC_register.output[3]
AC_output_bus[4] <= register_12_bit:AC_register.output[4]
AC_output_bus[5] <= register_12_bit:AC_register.output[5]
AC_output_bus[6] <= register_12_bit:AC_register.output[6]
AC_output_bus[7] <= register_12_bit:AC_register.output[7]
AC_output_bus[8] <= register_12_bit:AC_register.output[8]
AC_output_bus[9] <= register_12_bit:AC_register.output[9]
AC_output_bus[10] <= register_12_bit:AC_register.output[10]
AC_output_bus[11] <= register_12_bit:AC_register.output[11]
mem_data_bus_in[0] => md_input_mux:md_input_mux_0.mem_data_bus_input[0]
mem_data_bus_in[1] => md_input_mux:md_input_mux_0.mem_data_bus_input[1]
mem_data_bus_in[2] => md_input_mux:md_input_mux_0.mem_data_bus_input[2]
mem_data_bus_in[3] => md_input_mux:md_input_mux_0.mem_data_bus_input[3]
mem_data_bus_in[4] => md_input_mux:md_input_mux_0.mem_data_bus_input[4]
mem_data_bus_in[5] => md_input_mux:md_input_mux_0.mem_data_bus_input[5]
mem_data_bus_in[6] => md_input_mux:md_input_mux_0.mem_data_bus_input[6]
mem_data_bus_in[7] => md_input_mux:md_input_mux_0.mem_data_bus_input[7]
mem_data_bus_in[8] => md_input_mux:md_input_mux_0.mem_data_bus_input[8]
mem_data_bus_in[9] => md_input_mux:md_input_mux_0.mem_data_bus_input[9]
mem_data_bus_in[10] => md_input_mux:md_input_mux_0.mem_data_bus_input[10]
mem_data_bus_in[11] => md_input_mux:md_input_mux_0.mem_data_bus_input[11]
mem_data_bus_out[0] <= register_12_bit:MD_register.output[0]
mem_data_bus_out[1] <= register_12_bit:MD_register.output[1]
mem_data_bus_out[2] <= register_12_bit:MD_register.output[2]
mem_data_bus_out[3] <= register_12_bit:MD_register.output[3]
mem_data_bus_out[4] <= register_12_bit:MD_register.output[4]
mem_data_bus_out[5] <= register_12_bit:MD_register.output[5]
mem_data_bus_out[6] <= register_12_bit:MD_register.output[6]
mem_data_bus_out[7] <= register_12_bit:MD_register.output[7]
mem_data_bus_out[8] <= register_12_bit:MD_register.output[8]
mem_data_bus_out[9] <= register_12_bit:MD_register.output[9]
mem_data_bus_out[10] <= register_12_bit:MD_register.output[10]
mem_data_bus_out[11] <= register_12_bit:MD_register.output[11]
mem_addr_bus_out[0] <= register_12_bit_split:MA_register.output_lo[0]
mem_addr_bus_out[1] <= register_12_bit_split:MA_register.output_lo[1]
mem_addr_bus_out[2] <= register_12_bit_split:MA_register.output_lo[2]
mem_addr_bus_out[3] <= register_12_bit_split:MA_register.output_lo[3]
mem_addr_bus_out[4] <= register_12_bit_split:MA_register.output_lo[4]
mem_addr_bus_out[5] <= register_12_bit_split:MA_register.output_hi[0]
mem_addr_bus_out[6] <= register_12_bit_split:MA_register.output_hi[1]
mem_addr_bus_out[7] <= register_12_bit_split:MA_register.output_hi[2]
mem_addr_bus_out[8] <= register_12_bit_split:MA_register.output_hi[3]
mem_addr_bus_out[9] <= register_12_bit_split:MA_register.output_hi[4]
mem_addr_bus_out[10] <= register_12_bit_split:MA_register.output_hi[5]
mem_addr_bus_out[11] <= register_12_bit_split:MA_register.output_hi[6]
not_reset => register_12_bit_split:MA_register.not_reset
not_reset => register_12_bit:MD_register.not_reset
not_reset => register_12_bit_split:PC_register.not_reset
not_reset => register_12_bit:AC_register.not_reset
not_reset => register_1_bit:LINK_register.not_reset
clk => register_12_bit_split:MA_register.clk
clk => register_12_bit:MD_register.clk
clk => register_12_bit_split:PC_register.clk
clk => register_12_bit:AC_register.clk
clk => register_1_bit:LINK_register.clk
LINK_VALUE <= register_1_bit:LINK_register.output
PC_BUS_SEL => register_output_mux:output_mux.PC_BUS_SEL
PC_LOAD_HI => register_12_bit_split:PC_register.load_hi
PC_LOAD_LO => register_12_bit_split:PC_register.load_lo
PC_CLR_HI => register_12_bit_split:PC_register.clear_hi
PC_CLR_LO => register_12_bit_split:PC_register.clear_lo
MA_LOAD_HI => register_12_bit_split:MA_register.load_hi
MA_LOAD_LO => register_12_bit_split:MA_register.load_lo
MA_BUS_SEL => register_output_mux:output_mux.MA_BUS_SEL
MA_CLR_HI => register_12_bit_split:MA_register.clear_hi
MA_CLR_LO => register_12_bit_split:MA_register.clear_lo
MD_IN_SEL => md_input_mux:md_input_mux_0.MD_IN_SEL
MD_BUS_SEL => register_output_mux:output_mux.MD_BUS_SEL
MD_CLR => register_12_bit:MD_register.clear
MD_LOAD => register_12_bit:MD_register.load
SR_BUS_SEL => register_output_mux:output_mux.SR_BUS_SEL
AC_LOAD => register_12_bit:AC_register.load
LINK_LOAD => register_1_bit:LINK_register.load


|top_level|register_array:register_array_0|register_12_bit_split:MA_register
input_hi[0] => j[5].IN0
input_hi[0] => k.IN0
input_hi[1] => j[6].IN0
input_hi[1] => k.IN0
input_hi[2] => j[7].IN0
input_hi[2] => k.IN0
input_hi[3] => j[8].IN0
input_hi[3] => k.IN0
input_hi[4] => j[9].IN0
input_hi[4] => k.IN0
input_hi[5] => j[10].IN0
input_hi[5] => k.IN0
input_hi[6] => j[11].IN0
input_hi[6] => k.IN0
input_lo[0] => j[0].IN0
input_lo[0] => k.IN0
input_lo[1] => j[1].IN0
input_lo[1] => k.IN0
input_lo[2] => j[2].IN0
input_lo[2] => k.IN0
input_lo[3] => j[3].IN0
input_lo[3] => k.IN0
input_lo[4] => j[4].IN0
input_lo[4] => k.IN0
output_hi[0] <= ms_jk_ff:ms_jk_ff_5.q
output_hi[1] <= ms_jk_ff:ms_jk_ff_6.q
output_hi[2] <= ms_jk_ff:ms_jk_ff_7.q
output_hi[3] <= ms_jk_ff:ms_jk_ff_8.q
output_hi[4] <= ms_jk_ff:ms_jk_ff_9.q
output_hi[5] <= ms_jk_ff:ms_jk_ff_10.q
output_hi[6] <= ms_jk_ff:ms_jk_ff_11.q
output_lo[0] <= ms_jk_ff:ms_jk_ff_0.q
output_lo[1] <= ms_jk_ff:ms_jk_ff_1.q
output_lo[2] <= ms_jk_ff:ms_jk_ff_2.q
output_lo[3] <= ms_jk_ff:ms_jk_ff_3.q
output_lo[4] <= ms_jk_ff:ms_jk_ff_4.q
load_hi => j[5].IN1
load_hi => j[6].IN1
load_hi => j[7].IN1
load_hi => j[8].IN1
load_hi => j[9].IN1
load_hi => j[10].IN1
load_hi => j[11].IN1
load_hi => k.IN1
load_hi => k.IN1
load_hi => k.IN1
load_hi => k.IN1
load_hi => k.IN1
load_hi => k.IN1
load_hi => k.IN1
load_lo => j[0].IN1
load_lo => j[1].IN1
load_lo => j[2].IN1
load_lo => j[3].IN1
load_lo => j[4].IN1
load_lo => k.IN1
load_lo => k.IN1
load_lo => k.IN1
load_lo => k.IN1
load_lo => k.IN1
clear_hi => k[5].IN1
clear_hi => k[6].IN1
clear_hi => k[7].IN1
clear_hi => k[8].IN1
clear_hi => k[9].IN1
clear_hi => k[10].IN1
clear_hi => k[11].IN1
clear_lo => k[0].IN1
clear_lo => k[1].IN1
clear_lo => k[2].IN1
clear_lo => k[3].IN1
clear_lo => k[4].IN1
clk => ms_jk_ff:ms_jk_ff_0.clk
clk => ms_jk_ff:ms_jk_ff_1.clk
clk => ms_jk_ff:ms_jk_ff_2.clk
clk => ms_jk_ff:ms_jk_ff_3.clk
clk => ms_jk_ff:ms_jk_ff_4.clk
clk => ms_jk_ff:ms_jk_ff_5.clk
clk => ms_jk_ff:ms_jk_ff_6.clk
clk => ms_jk_ff:ms_jk_ff_7.clk
clk => ms_jk_ff:ms_jk_ff_8.clk
clk => ms_jk_ff:ms_jk_ff_9.clk
clk => ms_jk_ff:ms_jk_ff_10.clk
clk => ms_jk_ff:ms_jk_ff_11.clk
not_reset => ms_jk_ff:ms_jk_ff_0.not_reset
not_reset => ms_jk_ff:ms_jk_ff_1.not_reset
not_reset => ms_jk_ff:ms_jk_ff_2.not_reset
not_reset => ms_jk_ff:ms_jk_ff_3.not_reset
not_reset => ms_jk_ff:ms_jk_ff_4.not_reset
not_reset => ms_jk_ff:ms_jk_ff_5.not_reset
not_reset => ms_jk_ff:ms_jk_ff_6.not_reset
not_reset => ms_jk_ff:ms_jk_ff_7.not_reset
not_reset => ms_jk_ff:ms_jk_ff_8.not_reset
not_reset => ms_jk_ff:ms_jk_ff_9.not_reset
not_reset => ms_jk_ff:ms_jk_ff_10.not_reset
not_reset => ms_jk_ff:ms_jk_ff_11.not_reset


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:MA_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|md_input_mux:md_input_mux_0
mem_data_bus_input[0] => output.DATAB
mem_data_bus_input[1] => output.DATAB
mem_data_bus_input[2] => output.DATAB
mem_data_bus_input[3] => output.DATAB
mem_data_bus_input[4] => output.DATAB
mem_data_bus_input[5] => output.DATAB
mem_data_bus_input[6] => output.DATAB
mem_data_bus_input[7] => output.DATAB
mem_data_bus_input[8] => output.DATAB
mem_data_bus_input[9] => output.DATAB
mem_data_bus_input[10] => output.DATAB
mem_data_bus_input[11] => output.DATAB
top_bus_input[0] => output.DATAA
top_bus_input[1] => output.DATAA
top_bus_input[2] => output.DATAA
top_bus_input[3] => output.DATAA
top_bus_input[4] => output.DATAA
top_bus_input[5] => output.DATAA
top_bus_input[6] => output.DATAA
top_bus_input[7] => output.DATAA
top_bus_input[8] => output.DATAA
top_bus_input[9] => output.DATAA
top_bus_input[10] => output.DATAA
top_bus_input[11] => output.DATAA
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
MD_IN_SEL => output.OUTPUTSELECT
MD_IN_SEL => output.OUTPUTSELECT
MD_IN_SEL => output.OUTPUTSELECT
MD_IN_SEL => output.OUTPUTSELECT
MD_IN_SEL => output.OUTPUTSELECT
MD_IN_SEL => output.OUTPUTSELECT
MD_IN_SEL => output.OUTPUTSELECT
MD_IN_SEL => output.OUTPUTSELECT
MD_IN_SEL => output.OUTPUTSELECT
MD_IN_SEL => output.OUTPUTSELECT
MD_IN_SEL => output.OUTPUTSELECT
MD_IN_SEL => output.OUTPUTSELECT


|top_level|register_array:register_array_0|register_12_bit:MD_register
input[0] => j[0].IN0
input[0] => k.IN0
input[1] => j[1].IN0
input[1] => k.IN0
input[2] => j[2].IN0
input[2] => k.IN0
input[3] => j[3].IN0
input[3] => k.IN0
input[4] => j[4].IN0
input[4] => k.IN0
input[5] => j[5].IN0
input[5] => k.IN0
input[6] => j[6].IN0
input[6] => k.IN0
input[7] => j[7].IN0
input[7] => k.IN0
input[8] => j[8].IN0
input[8] => k.IN0
input[9] => j[9].IN0
input[9] => k.IN0
input[10] => j[10].IN0
input[10] => k.IN0
input[11] => j[11].IN0
input[11] => k.IN0
output[0] <= ms_jk_ff:ms_jk_ff_0.q
output[1] <= ms_jk_ff:ms_jk_ff_1.q
output[2] <= ms_jk_ff:ms_jk_ff_2.q
output[3] <= ms_jk_ff:ms_jk_ff_3.q
output[4] <= ms_jk_ff:ms_jk_ff_4.q
output[5] <= ms_jk_ff:ms_jk_ff_5.q
output[6] <= ms_jk_ff:ms_jk_ff_6.q
output[7] <= ms_jk_ff:ms_jk_ff_7.q
output[8] <= ms_jk_ff:ms_jk_ff_8.q
output[9] <= ms_jk_ff:ms_jk_ff_9.q
output[10] <= ms_jk_ff:ms_jk_ff_10.q
output[11] <= ms_jk_ff:ms_jk_ff_11.q
load => j[0].IN1
load => j[1].IN1
load => j[2].IN1
load => j[3].IN1
load => j[4].IN1
load => j[5].IN1
load => j[6].IN1
load => j[7].IN1
load => j[8].IN1
load => j[9].IN1
load => j[10].IN1
load => j[11].IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
clear => k[0].IN1
clear => k[1].IN1
clear => k[2].IN1
clear => k[3].IN1
clear => k[4].IN1
clear => k[5].IN1
clear => k[6].IN1
clear => k[7].IN1
clear => k[8].IN1
clear => k[9].IN1
clear => k[10].IN1
clear => k[11].IN1
clk => ms_jk_ff:ms_jk_ff_0.clk
clk => ms_jk_ff:ms_jk_ff_1.clk
clk => ms_jk_ff:ms_jk_ff_2.clk
clk => ms_jk_ff:ms_jk_ff_3.clk
clk => ms_jk_ff:ms_jk_ff_4.clk
clk => ms_jk_ff:ms_jk_ff_5.clk
clk => ms_jk_ff:ms_jk_ff_6.clk
clk => ms_jk_ff:ms_jk_ff_7.clk
clk => ms_jk_ff:ms_jk_ff_8.clk
clk => ms_jk_ff:ms_jk_ff_9.clk
clk => ms_jk_ff:ms_jk_ff_10.clk
clk => ms_jk_ff:ms_jk_ff_11.clk
not_reset => ms_jk_ff:ms_jk_ff_0.not_reset
not_reset => ms_jk_ff:ms_jk_ff_1.not_reset
not_reset => ms_jk_ff:ms_jk_ff_2.not_reset
not_reset => ms_jk_ff:ms_jk_ff_3.not_reset
not_reset => ms_jk_ff:ms_jk_ff_4.not_reset
not_reset => ms_jk_ff:ms_jk_ff_5.not_reset
not_reset => ms_jk_ff:ms_jk_ff_6.not_reset
not_reset => ms_jk_ff:ms_jk_ff_7.not_reset
not_reset => ms_jk_ff:ms_jk_ff_8.not_reset
not_reset => ms_jk_ff:ms_jk_ff_9.not_reset
not_reset => ms_jk_ff:ms_jk_ff_10.not_reset
not_reset => ms_jk_ff:ms_jk_ff_11.not_reset


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:MD_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register
input_hi[0] => j[5].IN0
input_hi[0] => k.IN0
input_hi[1] => j[6].IN0
input_hi[1] => k.IN0
input_hi[2] => j[7].IN0
input_hi[2] => k.IN0
input_hi[3] => j[8].IN0
input_hi[3] => k.IN0
input_hi[4] => j[9].IN0
input_hi[4] => k.IN0
input_hi[5] => j[10].IN0
input_hi[5] => k.IN0
input_hi[6] => j[11].IN0
input_hi[6] => k.IN0
input_lo[0] => j[0].IN0
input_lo[0] => k.IN0
input_lo[1] => j[1].IN0
input_lo[1] => k.IN0
input_lo[2] => j[2].IN0
input_lo[2] => k.IN0
input_lo[3] => j[3].IN0
input_lo[3] => k.IN0
input_lo[4] => j[4].IN0
input_lo[4] => k.IN0
output_hi[0] <= ms_jk_ff:ms_jk_ff_5.q
output_hi[1] <= ms_jk_ff:ms_jk_ff_6.q
output_hi[2] <= ms_jk_ff:ms_jk_ff_7.q
output_hi[3] <= ms_jk_ff:ms_jk_ff_8.q
output_hi[4] <= ms_jk_ff:ms_jk_ff_9.q
output_hi[5] <= ms_jk_ff:ms_jk_ff_10.q
output_hi[6] <= ms_jk_ff:ms_jk_ff_11.q
output_lo[0] <= ms_jk_ff:ms_jk_ff_0.q
output_lo[1] <= ms_jk_ff:ms_jk_ff_1.q
output_lo[2] <= ms_jk_ff:ms_jk_ff_2.q
output_lo[3] <= ms_jk_ff:ms_jk_ff_3.q
output_lo[4] <= ms_jk_ff:ms_jk_ff_4.q
load_hi => j[5].IN1
load_hi => j[6].IN1
load_hi => j[7].IN1
load_hi => j[8].IN1
load_hi => j[9].IN1
load_hi => j[10].IN1
load_hi => j[11].IN1
load_hi => k.IN1
load_hi => k.IN1
load_hi => k.IN1
load_hi => k.IN1
load_hi => k.IN1
load_hi => k.IN1
load_hi => k.IN1
load_lo => j[0].IN1
load_lo => j[1].IN1
load_lo => j[2].IN1
load_lo => j[3].IN1
load_lo => j[4].IN1
load_lo => k.IN1
load_lo => k.IN1
load_lo => k.IN1
load_lo => k.IN1
load_lo => k.IN1
clear_hi => k[5].IN1
clear_hi => k[6].IN1
clear_hi => k[7].IN1
clear_hi => k[8].IN1
clear_hi => k[9].IN1
clear_hi => k[10].IN1
clear_hi => k[11].IN1
clear_lo => k[0].IN1
clear_lo => k[1].IN1
clear_lo => k[2].IN1
clear_lo => k[3].IN1
clear_lo => k[4].IN1
clk => ms_jk_ff:ms_jk_ff_0.clk
clk => ms_jk_ff:ms_jk_ff_1.clk
clk => ms_jk_ff:ms_jk_ff_2.clk
clk => ms_jk_ff:ms_jk_ff_3.clk
clk => ms_jk_ff:ms_jk_ff_4.clk
clk => ms_jk_ff:ms_jk_ff_5.clk
clk => ms_jk_ff:ms_jk_ff_6.clk
clk => ms_jk_ff:ms_jk_ff_7.clk
clk => ms_jk_ff:ms_jk_ff_8.clk
clk => ms_jk_ff:ms_jk_ff_9.clk
clk => ms_jk_ff:ms_jk_ff_10.clk
clk => ms_jk_ff:ms_jk_ff_11.clk
not_reset => ms_jk_ff:ms_jk_ff_0.not_reset
not_reset => ms_jk_ff:ms_jk_ff_1.not_reset
not_reset => ms_jk_ff:ms_jk_ff_2.not_reset
not_reset => ms_jk_ff:ms_jk_ff_3.not_reset
not_reset => ms_jk_ff:ms_jk_ff_4.not_reset
not_reset => ms_jk_ff:ms_jk_ff_5.not_reset
not_reset => ms_jk_ff:ms_jk_ff_6.not_reset
not_reset => ms_jk_ff:ms_jk_ff_7.not_reset
not_reset => ms_jk_ff:ms_jk_ff_8.not_reset
not_reset => ms_jk_ff:ms_jk_ff_9.not_reset
not_reset => ms_jk_ff:ms_jk_ff_10.not_reset
not_reset => ms_jk_ff:ms_jk_ff_11.not_reset


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit_split:PC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register
input[0] => j[0].IN0
input[0] => k.IN0
input[1] => j[1].IN0
input[1] => k.IN0
input[2] => j[2].IN0
input[2] => k.IN0
input[3] => j[3].IN0
input[3] => k.IN0
input[4] => j[4].IN0
input[4] => k.IN0
input[5] => j[5].IN0
input[5] => k.IN0
input[6] => j[6].IN0
input[6] => k.IN0
input[7] => j[7].IN0
input[7] => k.IN0
input[8] => j[8].IN0
input[8] => k.IN0
input[9] => j[9].IN0
input[9] => k.IN0
input[10] => j[10].IN0
input[10] => k.IN0
input[11] => j[11].IN0
input[11] => k.IN0
output[0] <= ms_jk_ff:ms_jk_ff_0.q
output[1] <= ms_jk_ff:ms_jk_ff_1.q
output[2] <= ms_jk_ff:ms_jk_ff_2.q
output[3] <= ms_jk_ff:ms_jk_ff_3.q
output[4] <= ms_jk_ff:ms_jk_ff_4.q
output[5] <= ms_jk_ff:ms_jk_ff_5.q
output[6] <= ms_jk_ff:ms_jk_ff_6.q
output[7] <= ms_jk_ff:ms_jk_ff_7.q
output[8] <= ms_jk_ff:ms_jk_ff_8.q
output[9] <= ms_jk_ff:ms_jk_ff_9.q
output[10] <= ms_jk_ff:ms_jk_ff_10.q
output[11] <= ms_jk_ff:ms_jk_ff_11.q
load => j[0].IN1
load => j[1].IN1
load => j[2].IN1
load => j[3].IN1
load => j[4].IN1
load => j[5].IN1
load => j[6].IN1
load => j[7].IN1
load => j[8].IN1
load => j[9].IN1
load => j[10].IN1
load => j[11].IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
clear => k[0].IN1
clear => k[1].IN1
clear => k[2].IN1
clear => k[3].IN1
clear => k[4].IN1
clear => k[5].IN1
clear => k[6].IN1
clear => k[7].IN1
clear => k[8].IN1
clear => k[9].IN1
clear => k[10].IN1
clear => k[11].IN1
clk => ms_jk_ff:ms_jk_ff_0.clk
clk => ms_jk_ff:ms_jk_ff_1.clk
clk => ms_jk_ff:ms_jk_ff_2.clk
clk => ms_jk_ff:ms_jk_ff_3.clk
clk => ms_jk_ff:ms_jk_ff_4.clk
clk => ms_jk_ff:ms_jk_ff_5.clk
clk => ms_jk_ff:ms_jk_ff_6.clk
clk => ms_jk_ff:ms_jk_ff_7.clk
clk => ms_jk_ff:ms_jk_ff_8.clk
clk => ms_jk_ff:ms_jk_ff_9.clk
clk => ms_jk_ff:ms_jk_ff_10.clk
clk => ms_jk_ff:ms_jk_ff_11.clk
not_reset => ms_jk_ff:ms_jk_ff_0.not_reset
not_reset => ms_jk_ff:ms_jk_ff_1.not_reset
not_reset => ms_jk_ff:ms_jk_ff_2.not_reset
not_reset => ms_jk_ff:ms_jk_ff_3.not_reset
not_reset => ms_jk_ff:ms_jk_ff_4.not_reset
not_reset => ms_jk_ff:ms_jk_ff_5.not_reset
not_reset => ms_jk_ff:ms_jk_ff_6.not_reset
not_reset => ms_jk_ff:ms_jk_ff_7.not_reset
not_reset => ms_jk_ff:ms_jk_ff_8.not_reset
not_reset => ms_jk_ff:ms_jk_ff_9.not_reset
not_reset => ms_jk_ff:ms_jk_ff_10.not_reset
not_reset => ms_jk_ff:ms_jk_ff_11.not_reset


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_5|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_6|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_7|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_8|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_9|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_10|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_12_bit:AC_register|ms_jk_ff:ms_jk_ff_11|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_1_bit:LINK_register
input => j.IN0
input => k.IN0
output <= ms_jk_ff:ms_jk_ff_0.q
load => j.IN1
load => k.IN1
clk => ms_jk_ff:ms_jk_ff_0.clk
not_reset => ms_jk_ff:ms_jk_ff_0.not_reset


|top_level|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_1_bit:LINK_register|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|register_array:register_array_0|register_output_mux:output_mux
input_0[0] => output.DATAB
input_0[1] => output.DATAB
input_0[2] => output.DATAB
input_0[3] => output.DATAB
input_0[4] => output.DATAB
input_0[5] => output.DATAB
input_0[6] => output.DATAB
input_0[7] => output.DATAB
input_0[8] => output.DATAB
input_0[9] => output.DATAB
input_0[10] => output.DATAB
input_0[11] => output.DATAB
input_1[0] => output.DATAB
input_1[1] => output.DATAB
input_1[2] => output.DATAB
input_1[3] => output.DATAB
input_1[4] => output.DATAB
input_1[5] => output.DATAB
input_1[6] => output.DATAB
input_1[7] => output.DATAB
input_1[8] => output.DATAB
input_1[9] => output.DATAB
input_1[10] => output.DATAB
input_1[11] => output.DATAB
input_2[0] => output.DATAB
input_2[1] => output.DATAB
input_2[2] => output.DATAB
input_2[3] => output.DATAB
input_2[4] => output.DATAB
input_2[5] => output.DATAB
input_2[6] => output.DATAB
input_2[7] => output.DATAB
input_2[8] => output.DATAB
input_2[9] => output.DATAB
input_2[10] => output.DATAB
input_2[11] => output.DATAB
input_3[0] => output.DATAB
input_3[1] => output.DATAB
input_3[2] => output.DATAB
input_3[3] => output.DATAB
input_3[4] => output.DATAB
input_3[5] => output.DATAB
input_3[6] => output.DATAB
input_3[7] => output.DATAB
input_3[8] => output.DATAB
input_3[9] => output.DATAB
input_3[10] => output.DATAB
input_3[11] => output.DATAB
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
MA_BUS_SEL => output.OUTPUTSELECT
MA_BUS_SEL => output.OUTPUTSELECT
MA_BUS_SEL => output.OUTPUTSELECT
MA_BUS_SEL => output.OUTPUTSELECT
MA_BUS_SEL => output.OUTPUTSELECT
MA_BUS_SEL => output.OUTPUTSELECT
MA_BUS_SEL => output.OUTPUTSELECT
MA_BUS_SEL => output.OUTPUTSELECT
MA_BUS_SEL => output.OUTPUTSELECT
MA_BUS_SEL => output.OUTPUTSELECT
MA_BUS_SEL => output.OUTPUTSELECT
MA_BUS_SEL => output.OUTPUTSELECT
MD_BUS_SEL => output.OUTPUTSELECT
MD_BUS_SEL => output.OUTPUTSELECT
MD_BUS_SEL => output.OUTPUTSELECT
MD_BUS_SEL => output.OUTPUTSELECT
MD_BUS_SEL => output.OUTPUTSELECT
MD_BUS_SEL => output.OUTPUTSELECT
MD_BUS_SEL => output.OUTPUTSELECT
MD_BUS_SEL => output.OUTPUTSELECT
MD_BUS_SEL => output.OUTPUTSELECT
MD_BUS_SEL => output.OUTPUTSELECT
MD_BUS_SEL => output.OUTPUTSELECT
MD_BUS_SEL => output.OUTPUTSELECT
PC_BUS_SEL => output.OUTPUTSELECT
PC_BUS_SEL => output.OUTPUTSELECT
PC_BUS_SEL => output.OUTPUTSELECT
PC_BUS_SEL => output.OUTPUTSELECT
PC_BUS_SEL => output.OUTPUTSELECT
PC_BUS_SEL => output.OUTPUTSELECT
PC_BUS_SEL => output.OUTPUTSELECT
PC_BUS_SEL => output.OUTPUTSELECT
PC_BUS_SEL => output.OUTPUTSELECT
PC_BUS_SEL => output.OUTPUTSELECT
PC_BUS_SEL => output.OUTPUTSELECT
PC_BUS_SEL => output.OUTPUTSELECT
SR_BUS_SEL => output.OUTPUTSELECT
SR_BUS_SEL => output.OUTPUTSELECT
SR_BUS_SEL => output.OUTPUTSELECT
SR_BUS_SEL => output.OUTPUTSELECT
SR_BUS_SEL => output.OUTPUTSELECT
SR_BUS_SEL => output.OUTPUTSELECT
SR_BUS_SEL => output.OUTPUTSELECT
SR_BUS_SEL => output.OUTPUTSELECT
SR_BUS_SEL => output.OUTPUTSELECT
SR_BUS_SEL => output.OUTPUTSELECT
SR_BUS_SEL => output.OUTPUTSELECT
SR_BUS_SEL => output.OUTPUTSELECT


|top_level|address_comparator:address_comparator_0
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => AND_gate:and_0.inputB
input[3] => output[3].DATAIN
input[4] => OR_gate:or_0.inputA
input[4] => output[4].DATAIN
input[5] => OR_gate:or_0.inputB
input[5] => output[5].DATAIN
input[6] => OR_gate:or_1.inputB
input[6] => output[6].DATAIN
input[7] => OR_gate:or_2.inputB
input[7] => output[7].DATAIN
input[8] => OR_gate:or_3.inputB
input[8] => output[8].DATAIN
input[9] => OR_gate:or_4.inputB
input[9] => output[9].DATAIN
input[10] => OR_gate:or_5.inputB
input[10] => output[10].DATAIN
input[11] => OR_gate:or_6.inputB
input[11] => output[11].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[11].DB_MAX_OUTPUT_PORT_TYPE
IS_AUTO_INDEX <= AND_gate:and_0.output


|top_level|address_comparator:address_comparator_0|OR_gate:or_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|address_comparator:address_comparator_0|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|address_comparator:address_comparator_0|OR_gate:or_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|address_comparator:address_comparator_0|OR_gate:or_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|address_comparator:address_comparator_0|OR_gate:or_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|address_comparator:address_comparator_0|OR_gate:or_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|address_comparator:address_comparator_0|OR_gate:or_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|address_comparator:address_comparator_0|AND_gate:and_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0
MD_BUS[0] => register_5_bit:register_5_bit_0.input[0]
MD_BUS[1] => register_5_bit:register_5_bit_0.input[1]
MD_BUS[2] => register_5_bit:register_5_bit_0.input[2]
MD_BUS[3] => register_5_bit:register_5_bit_0.input[3]
MD_BUS[4] => register_5_bit:register_5_bit_0.input[4]
MD_BUS[5] => control_logic:control_matrix.IR[5]
MD_BUS[6] => control_logic:control_matrix.IR[6]
MD_BUS[7] => control_logic:control_matrix.IR[7]
MD_BUS[8] => control_logic:control_matrix.IR[8]
MD_BUS[9] => control_logic:control_matrix.IR[9]
MD_BUS[10] => control_logic:control_matrix.IR[10]
MD_BUS[11] => control_logic:control_matrix.IR[11]
not_reset => register_5_bit:register_5_bit_0.not_reset
not_reset => clock_generator:clock_generator_0.not_reset
not_reset => state_generator:state_generator_0.not_reset
clk_in => clock_generator:clock_generator_0.clk_in
clk <= clock_generator:clock_generator_0.clk
START => clock_generator:clock_generator_0.START
STEP => clock_generator:clock_generator_0.STEP
NEXT_STATE => control_logic:control_matrix.NEXT_STATE_in
END_STATE => control_logic:control_matrix.END_STATE_in
ASSERT_CONTROL => control_logic:control_matrix.ASSERT_CONTROL
FP_ADDR_LOAD => clock_generator:clock_generator_0.FP_ADDR_LOAD_in
FP_EXAMINE => clock_generator:clock_generator_0.FP_EXAMINE_in
FP_DEPOSIT => clock_generator:clock_generator_0.FP_DEPOSIT_in
HRQ => control_logic:control_matrix.HRQ
IRQ => IRQ_signal.IN0
IRQ_ON => IRQ_signal.IN1
ADD_CARRY => control_logic:control_matrix.ADD_CARRY
INC_CARRY => control_logic:control_matrix.INC_CARRY
IS_ZERO_LAST => control_logic:control_matrix.IS_ZERO_LAST
IS_ZERO => control_logic:control_matrix.IS_ZERO
IS_NEG => control_logic:control_matrix.IS_NEG
IS_AUTO_INDEX => control_logic:control_matrix.IS_AUTO_INDEX
LINK_VALUE => control_logic:control_matrix.LINK_VALUE
HLT_indicator <= clock_generator:clock_generator_0.HLT_INDICATOR
RUN_indicator <= clock_generator:clock_generator_0.RUN_INDICATOR
PC_BUS_SEL <= control_logic:control_matrix.PC_BUS_SEL
PC_LOAD_HI <= control_logic:control_matrix.PC_LOAD_HI
PC_LOAD_LO <= control_logic:control_matrix.PC_LOAD_LO
PC_CLR_HI <= control_logic:control_matrix.PC_CLR_HI
PC_CLR_LO <= control_logic:control_matrix.PC_CLR_LO
MA_LOAD_HI <= control_logic:control_matrix.MA_LOAD_HI
MA_LOAD_LO <= control_logic:control_matrix.MA_LOAD_LO
MA_BUS_SEL <= control_logic:control_matrix.MA_BUS_SEL
MA_CLR_HI <= control_logic:control_matrix.MA_CLR_HI
MA_CLR_LO <= control_logic:control_matrix.MA_CLR_LO
MD_IN_SEL <= control_logic:control_matrix.MD_IN_SEL
MD_BUS_SEL <= control_logic:control_matrix.MD_BUS_SEL
MD_CLR <= control_logic:control_matrix.MD_CLR
MD_LOAD <= control_logic:control_matrix.MD_LOAD
SR_BUS_SEL <= control_logic:control_matrix.SR_BUS_SEL
AC_LOAD <= control_logic:control_matrix.AC_LOAD
LINK_LOAD <= control_logic:control_matrix.LINK_LOAD
LINK_OUT_SEL <= control_logic:control_matrix.LINK_OUT_SEL
LINK_COMP <= control_logic:control_matrix.LINK_COMP
ALU_FUNC_SEL_0 <= control_logic:control_matrix.ALU_FUNC_SEL_0
ALU_FUNC_SEL_1 <= control_logic:control_matrix.ALU_FUNC_SEL_1
ALU_FUNC_SEL_2 <= control_logic:control_matrix.ALU_FUNC_SEL_2
ALU_OUT_SEL_0 <= control_logic:control_matrix.ALU_OUT_SEL_0
ALU_OUT_SEL_1 <= control_logic:control_matrix.ALU_OUT_SEL_1
ALU_OUT_SEL_2 <= control_logic:control_matrix.ALU_OUT_SEL_2
ALU_COMP <= control_logic:control_matrix.ALU_COMP
ALU_INC <= control_logic:control_matrix.ALU_INC
ALU_CLEAR <= control_logic:control_matrix.ALU_CLEAR
ALU_ROT_1 <= control_logic:control_matrix.ALU_ROT_1
ALU_ROT_2 <= control_logic:control_matrix.ALU_ROT_2
MEM_READ <= control_logic:control_matrix.MEM_READ
MEM_WRITE <= control_logic:control_matrix.MEM_WRITE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0
input[0] => j[0].IN0
input[0] => k.IN0
input[1] => j[1].IN0
input[1] => k.IN0
input[2] => j[2].IN0
input[2] => k.IN0
input[3] => j[3].IN0
input[3] => k.IN0
input[4] => j[4].IN0
input[4] => k.IN0
output[0] <= ms_jk_ff:ms_jk_ff_0.q
output[1] <= ms_jk_ff:ms_jk_ff_1.q
output[2] <= ms_jk_ff:ms_jk_ff_2.q
output[3] <= ms_jk_ff:ms_jk_ff_3.q
output[4] <= ms_jk_ff:ms_jk_ff_4.q
load => j[0].IN1
load => j[1].IN1
load => j[2].IN1
load => j[3].IN1
load => j[4].IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
load => k.IN1
clear => k[0].IN1
clear => k[1].IN1
clear => k[2].IN1
clear => k[3].IN1
clear => k[4].IN1
clk => ms_jk_ff:ms_jk_ff_0.clk
clk => ms_jk_ff:ms_jk_ff_1.clk
clk => ms_jk_ff:ms_jk_ff_2.clk
clk => ms_jk_ff:ms_jk_ff_3.clk
clk => ms_jk_ff:ms_jk_ff_4.clk
not_reset => ms_jk_ff:ms_jk_ff_0.not_reset
not_reset => ms_jk_ff:ms_jk_ff_1.not_reset
not_reset => ms_jk_ff:ms_jk_ff_2.not_reset
not_reset => ms_jk_ff:ms_jk_ff_3.not_reset
not_reset => ms_jk_ff:ms_jk_ff_4.not_reset


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0
START => OR_gate:or_0.inputA
STEP => OR_gate:or_2.inputB
clk_in => AND_gate:and_1.inputB
END_STATE => AND_3_gate:and_0.inputB
END_STATE => AND_gate:and_2.inputA
END_STATE => front_panel_latches:fp_latch_bank.END_STATE
clk <= AND_gate:and_1.output
not_reset => ms_jk_ff:ms_jk_ff_0.not_reset
not_reset => ms_jk_ff:ms_jk_ff_1.not_reset
not_reset => ms_jk_ff:ms_jk_ff_2.not_reset
not_reset => front_panel_latches:fp_latch_bank.not_reset
HLT_flag => ms_jk_ff:ms_jk_ff_1.j
HLT_INDICATOR <= ms_jk_ff:ms_jk_ff_2.q
RUN_INDICATOR <= ms_jk_ff:ms_jk_ff_0.q
FP_ADDR_LOAD_in => front_panel_latches:fp_latch_bank.FP_ADDR_LOAD_momentary
FP_ADDR_LOAD_out <= front_panel_latches:fp_latch_bank.FP_ADDR_LOAD_latched
FP_EXAMINE_in => front_panel_latches:fp_latch_bank.FP_EXAMINE_momentary
FP_EXAMINE_out <= front_panel_latches:fp_latch_bank.FP_EXAMINE_latched
FP_DEPOSIT_in => front_panel_latches:fp_latch_bank.FP_DEPOST_momentary
FP_DEPOSIT_out <= front_panel_latches:fp_latch_bank.FP_DEPOSIT_latched


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|AND_3_gate:and_0
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|OR_gate:or_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|OR_gate:or_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_2
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank
clk => AND_3_gate:and_3_0.inputB
clk => AND_3_gate:and_3_1.inputB
clk => AND_3_gate:and_3_2.inputB
not_reset => ms_jk_ff:ms_jk_ff_0.not_reset
not_reset => ms_jk_ff:ms_jk_ff_1.not_reset
not_reset => ms_jk_ff:ms_jk_ff_2.not_reset
END_STATE => AND_3_gate:and_3_0.inputA
END_STATE => AND_3_gate:and_3_1.inputA
END_STATE => AND_3_gate:and_3_2.inputA
FP_CMD <= OR_3_gate:or_3_0.output
FP_ADDR_LOAD_momentary => OR_gate:or_0.inputA
FP_EXAMINE_momentary => OR_gate:or_1.inputA
FP_DEPOST_momentary => OR_gate:or_2.inputA
FP_ADDR_LOAD_latched <= ms_jk_ff:ms_jk_ff_0.q
FP_EXAMINE_latched <= ms_jk_ff:ms_jk_ff_1.q
FP_DEPOSIT_latched <= ms_jk_ff:ms_jk_ff_2.q


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|OR_gate:or_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|OR_gate:or_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|OR_3_gate:or_3_0
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|AND_3_gate:and_3_0
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|AND_3_gate:and_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|AND_3_gate:and_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|clock_generator:clock_generator_0|front_panel_latches:fp_latch_bank|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0
clk => s_state_generator:s_state_generator_0.clk
clk => t_state_generator:t_state_generator_0.clk
not_reset => s_state_generator:s_state_generator_0.not_reset
not_reset => t_state_generator:t_state_generator_0.not_reset
NEXT_STATE => s_state_generator:s_state_generator_0.NEXT_STATE
NEXT_STATE => t_state_generator:t_state_generator_0.NEXT_STATE
END_STATE => s_state_generator:s_state_generator_0.END_STATE
END_STATE => t_state_generator:t_state_generator_0.END_STATE
LOAD[0] => s_state_generator:s_state_generator_0.LOAD[0]
LOAD[1] => s_state_generator:s_state_generator_0.LOAD[1]
s_states[0] <= s_state_generator:s_state_generator_0.s_states[0]
s_states[1] <= s_state_generator:s_state_generator_0.s_states[1]
s_states[2] <= s_state_generator:s_state_generator_0.s_states[2]
s_states[3] <= s_state_generator:s_state_generator_0.s_states[3]
s_states[4] <= s_state_generator:s_state_generator_0.s_states[4]
s_states[5] <= s_state_generator:s_state_generator_0.s_states[5]
s_states[6] <= s_state_generator:s_state_generator_0.s_states[6]
s_states[7] <= s_state_generator:s_state_generator_0.s_states[7]
t_states[0] <= t_state_generator:t_state_generator_0.t_states[0]
t_states[1] <= t_state_generator:t_state_generator_0.t_states[1]
t_states[2] <= t_state_generator:t_state_generator_0.t_states[2]
t_states[3] <= t_state_generator:t_state_generator_0.t_states[3]
t_states[4] <= t_state_generator:t_state_generator_0.t_states[4]
t_states[5] <= t_state_generator:t_state_generator_0.t_states[5]
t_states[6] <= t_state_generator:t_state_generator_0.t_states[6]
t_states[7] <= t_state_generator:t_state_generator_0.t_states[7]


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0
clk => AND_gate:and_0.inputA
not_reset => counter_3_bit_with_load:counter.not_reset
NEXT_STATE => AND_gate:and_0.inputB
NEXT_STATE => AND_3_gate:and_1.inputA
END_STATE => counter_3_bit_with_load:counter.clr
END_STATE => AND_3_gate:and_1.inputB
LOAD[0] => OR_gate:or_0.inputA
LOAD[0] => counter_3_bit_with_load:counter.input[0]
LOAD[1] => OR_gate:or_0.inputB
LOAD[1] => counter_3_bit_with_load:counter.input[1]
s_states[0] <= decoder_3_to_8:decoder.output[0]
s_states[1] <= decoder_3_to_8:decoder.output[1]
s_states[2] <= decoder_3_to_8:decoder.output[2]
s_states[3] <= decoder_3_to_8:decoder.output[3]
s_states[4] <= decoder_3_to_8:decoder.output[4]
s_states[5] <= decoder_3_to_8:decoder.output[5]
s_states[6] <= decoder_3_to_8:decoder.output[6]
s_states[7] <= decoder_3_to_8:decoder.output[7]


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|AND_gate:and_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|AND_3_gate:and_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|OR_gate:or_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter
clr => OR_3_gate:or_3_1.inputC
clr => OR_3_gate:or_3_3.inputC
clr => OR_3_gate:or_3_5.inputC
inc => OR_gate:or_0.inputA
inc => OR_3_gate:or_3_1.inputA
inc => AND_gate:and_2.inputA
load => AND_gate:and_0.inputB
load => AND_gate:and_1.inputB
load => AND_gate:and_3.inputB
load => AND_gate:and_4.inputB
load => AND_gate:and_6.inputB
load => AND_gate:and_7.inputB
input[0] => AND_gate:and_0.inputA
input[0] => AND_gate:and_1.inputA
input[1] => AND_gate:and_3.inputA
input[1] => AND_gate:and_4.inputA
input[2] => AND_gate:and_6.inputA
input[2] => AND_gate:and_7.inputA
not_reset => ms_jk_ff:ff_0.not_reset
not_reset => ms_jk_ff:ff_1.not_reset
not_reset => ms_jk_ff:ff_2.not_reset
clk => ms_jk_ff:ff_0.clk
clk => ms_jk_ff:ff_1.clk
clk => ms_jk_ff:ff_2.clk
output[0] <= ms_jk_ff:ff_0.q
output[1] <= ms_jk_ff:ff_1.q
output[2] <= ms_jk_ff:ff_2.q


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|AND_gate:and_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|OR_gate:or_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|OR_3_gate:or_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_0|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|AND_gate:and_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|AND_gate:and_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|OR_gate:or_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|OR_3_gate:or_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_1|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|AND_gate:and_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|AND_gate:and_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|AND_gate:and_7
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|OR_gate:or_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|OR_3_gate:or_3_5
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|counter_3_bit_with_load:counter|ms_jk_ff:ff_2|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|decoder_3_to_8:decoder
input[0] => AND_3_gate:and_3_1.inputA
input[0] => AND_3_gate:and_3_3.inputA
input[0] => AND_3_gate:and_3_5.inputA
input[0] => AND_3_gate:and_3_7.inputA
input[0] => AND_3_gate:and_3_0.inputA
input[0] => AND_3_gate:and_3_2.inputA
input[0] => AND_3_gate:and_3_4.inputA
input[0] => AND_3_gate:and_3_6.inputA
input[1] => AND_3_gate:and_3_2.inputB
input[1] => AND_3_gate:and_3_3.inputB
input[1] => AND_3_gate:and_3_6.inputB
input[1] => AND_3_gate:and_3_7.inputB
input[1] => AND_3_gate:and_3_0.inputB
input[1] => AND_3_gate:and_3_1.inputB
input[1] => AND_3_gate:and_3_4.inputB
input[1] => AND_3_gate:and_3_5.inputB
input[2] => AND_3_gate:and_3_4.inputC
input[2] => AND_3_gate:and_3_5.inputC
input[2] => AND_3_gate:and_3_6.inputC
input[2] => AND_3_gate:and_3_7.inputC
input[2] => AND_3_gate:and_3_0.inputC
input[2] => AND_3_gate:and_3_1.inputC
input[2] => AND_3_gate:and_3_2.inputC
input[2] => AND_3_gate:and_3_3.inputC
output[0] <= AND_3_gate:and_3_0.output
output[1] <= AND_3_gate:and_3_1.output
output[2] <= AND_3_gate:and_3_2.output
output[3] <= AND_3_gate:and_3_3.output
output[4] <= AND_3_gate:and_3_4.output
output[5] <= AND_3_gate:and_3_5.output
output[6] <= AND_3_gate:and_3_6.output
output[7] <= AND_3_gate:and_3_7.output


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|decoder_3_to_8:decoder|AND_3_gate:and_3_0
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|decoder_3_to_8:decoder|AND_3_gate:and_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|decoder_3_to_8:decoder|AND_3_gate:and_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|decoder_3_to_8:decoder|AND_3_gate:and_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|decoder_3_to_8:decoder|AND_3_gate:and_3_4
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|decoder_3_to_8:decoder|AND_3_gate:and_3_5
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|decoder_3_to_8:decoder|AND_3_gate:and_3_6
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|s_state_generator:s_state_generator_0|decoder_3_to_8:decoder|AND_3_gate:and_3_7
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0
not_reset => counter_3_bit:counter_3_0.not_reset
clk => counter_3_bit:counter_3_0.clk
NEXT_STATE => OR_gate:or_0.inputA
END_STATE => OR_gate:or_0.inputB
t_states[0] <= decoder_3_to_8:decoder_3_to_8_0.output[0]
t_states[1] <= decoder_3_to_8:decoder_3_to_8_0.output[1]
t_states[2] <= decoder_3_to_8:decoder_3_to_8_0.output[2]
t_states[3] <= decoder_3_to_8:decoder_3_to_8_0.output[3]
t_states[4] <= decoder_3_to_8:decoder_3_to_8_0.output[4]
t_states[5] <= decoder_3_to_8:decoder_3_to_8_0.output[5]
t_states[6] <= decoder_3_to_8:decoder_3_to_8_0.output[6]
t_states[7] <= decoder_3_to_8:decoder_3_to_8_0.output[7]


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|OR_gate:or_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0
clr => OR_gate:or_0_0.inputB
clr => OR_gate:or_1_0.inputB
clr => AND_gate:and_0_0.inputA
clr => AND_gate:and_1_1.inputA
clr => ms_jk_ff:ms_jk_ff_0.j
not_reset => ms_jk_ff:ms_jk_ff_0.not_reset
not_reset => ms_jk_ff:ms_jk_ff_1.not_reset
not_reset => ms_jk_ff:ms_jk_ff_2.not_reset
clk => ms_jk_ff:ms_jk_ff_0.clk
clk => ms_jk_ff:ms_jk_ff_1.clk
clk => ms_jk_ff:ms_jk_ff_2.clk
output[0] <= ms_jk_ff:ms_jk_ff_0.q
output[1] <= ms_jk_ff:ms_jk_ff_1.q
output[2] <= ms_jk_ff:ms_jk_ff_2.q


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|AND_gate:and_0_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|OR_gate:or_0_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|AND_gate:and_1_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|AND_gate:and_1_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|OR_gate:or_1_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|decoder_3_to_8:decoder_3_to_8_0
input[0] => AND_3_gate:and_3_1.inputA
input[0] => AND_3_gate:and_3_3.inputA
input[0] => AND_3_gate:and_3_5.inputA
input[0] => AND_3_gate:and_3_7.inputA
input[0] => AND_3_gate:and_3_0.inputA
input[0] => AND_3_gate:and_3_2.inputA
input[0] => AND_3_gate:and_3_4.inputA
input[0] => AND_3_gate:and_3_6.inputA
input[1] => AND_3_gate:and_3_2.inputB
input[1] => AND_3_gate:and_3_3.inputB
input[1] => AND_3_gate:and_3_6.inputB
input[1] => AND_3_gate:and_3_7.inputB
input[1] => AND_3_gate:and_3_0.inputB
input[1] => AND_3_gate:and_3_1.inputB
input[1] => AND_3_gate:and_3_4.inputB
input[1] => AND_3_gate:and_3_5.inputB
input[2] => AND_3_gate:and_3_4.inputC
input[2] => AND_3_gate:and_3_5.inputC
input[2] => AND_3_gate:and_3_6.inputC
input[2] => AND_3_gate:and_3_7.inputC
input[2] => AND_3_gate:and_3_0.inputC
input[2] => AND_3_gate:and_3_1.inputC
input[2] => AND_3_gate:and_3_2.inputC
input[2] => AND_3_gate:and_3_3.inputC
output[0] <= AND_3_gate:and_3_0.output
output[1] <= AND_3_gate:and_3_1.output
output[2] <= AND_3_gate:and_3_2.output
output[3] <= AND_3_gate:and_3_3.output
output[4] <= AND_3_gate:and_3_4.output
output[5] <= AND_3_gate:and_3_5.output
output[6] <= AND_3_gate:and_3_6.output
output[7] <= AND_3_gate:and_3_7.output


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|decoder_3_to_8:decoder_3_to_8_0|AND_3_gate:and_3_0
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|decoder_3_to_8:decoder_3_to_8_0|AND_3_gate:and_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|decoder_3_to_8:decoder_3_to_8_0|AND_3_gate:and_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|decoder_3_to_8:decoder_3_to_8_0|AND_3_gate:and_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|decoder_3_to_8:decoder_3_to_8_0|AND_3_gate:and_3_4
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|decoder_3_to_8:decoder_3_to_8_0|AND_3_gate:and_3_5
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|decoder_3_to_8:decoder_3_to_8_0|AND_3_gate:and_3_6
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|state_generator:state_generator_0|t_state_generator:t_state_generator_0|decoder_3_to_8:decoder_3_to_8_0|AND_3_gate:and_3_7
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|control_logic:control_matrix
s_states[0] => NEXT_STATE.IN0
s_states[0] => LOAD.IN1
s_states[0] => LOAD.IN1
s_states[0] => PC_BUS_SEL.IN1
s_states[0] => PC_BUS_SEL.IN0
s_states[0] => PC_LOAD_HI.IN1
s_states[0] => IR_LOAD.IN0
s_states[0] => MA_LOAD_HI.IN0
s_states[0] => AC_LOAD.IN1
s_states[0] => LINK_LOAD.IN1
s_states[0] => ALU_OUT_SEL_0.IN1
s_states[0] => ALU_INC.IN1
s_states[0] => ALU_ROT_1.IN1
s_states[0] => ALU_ROT_2.IN1
s_states[0] => MEM_READ.IN1
s_states[1] => NEXT_STATE.IN0
s_states[1] => MA_LOAD_HI.IN0
s_states[1] => MD_LOAD.IN1
s_states[1] => MD_IN_SEL.IN0
s_states[1] => MD_BUS_SEL.IN1
s_states[1] => MEM_READ.IN1
s_states[2] => NEXT_STATE.IN0
s_states[2] => PC_BUS_SEL.IN1
s_states[2] => PC_LOAD_HI.IN1
s_states[2] => PC_LOAD_LO.IN1
s_states[2] => PC_CLR_HI.IN0
s_states[2] => MD_LOAD.IN1
s_states[2] => MD_IN_SEL.IN0
s_states[2] => MD_BUS_SEL.IN0
s_states[2] => MD_BUS_SEL.IN0
s_states[2] => ALU_OUT_SEL_0.IN1
s_states[2] => ALU_INC.IN1
s_states[2] => MEM_READ.IN1
s_states[2] => MEM_WRITE.IN1
s_states[3] => NEXT_STATE.IN0
s_states[3] => MA_CLR_HI.IN0
s_states[3] => ALU_OUT_SEL_0.IN1
s_states[3] => MEM_WRITE.IN0
s_states[4] => ~NO_FANOUT~
s_states[5] => ~NO_FANOUT~
s_states[6] => ~NO_FANOUT~
s_states[7] => ~NO_FANOUT~
t_states[0] => PC_BUS_SEL.IN0
t_states[0] => PC_LOAD_HI.IN1
t_states[0] => PC_CLR_HI.IN1
t_states[0] => MA_LOAD_HI.IN1
t_states[0] => MA_LOAD_HI.IN1
t_states[0] => MA_CLR_HI.IN1
t_states[0] => MD_BUS_SEL.IN1
t_states[0] => ALU_OUT_SEL_0.IN0
t_states[1] => PC_BUS_SEL.IN1
t_states[1] => PC_BUS_SEL.IN1
t_states[1] => PC_LOAD_HI.IN1
t_states[1] => MD_LOAD.IN1
t_states[1] => ALU_INC.IN1
t_states[1] => MEM_READ.IN0
t_states[1] => MEM_READ.IN1
t_states[1] => MEM_WRITE.IN1
t_states[2] => NEXT_STATE.IN1
t_states[2] => IR_LOAD.IN1
t_states[2] => MD_LOAD.IN1
t_states[2] => MD_LOAD.IN1
t_states[2] => MD_IN_SEL.IN1
t_states[2] => MD_IN_SEL.IN1
t_states[2] => ALU_OUT_SEL_0.IN1
t_states[2] => ALU_OUT_SEL_0.IN0
t_states[2] => MEM_READ.IN1
t_states[2] => MEM_WRITE.IN1
t_states[3] => NEXT_STATE.IN1
t_states[3] => PC_BUS_SEL.IN1
t_states[3] => PC_LOAD_HI.IN1
t_states[3] => PC_LOAD_HI.IN1
t_states[3] => MD_LOAD.IN1
t_states[3] => MD_BUS_SEL.IN0
t_states[3] => MD_BUS_SEL.IN1
t_states[3] => AC_LOAD.IN1
t_states[3] => LINK_LOAD.IN1
t_states[3] => ALU_OUT_SEL_0.IN1
t_states[3] => ALU_INC.IN1
t_states[3] => ALU_ROT_1.IN1
t_states[3] => ALU_ROT_2.IN1
t_states[4] => NEXT_STATE.IN1
t_states[4] => MD_BUS_SEL.IN1
t_states[4] => AC_LOAD.IN1
t_states[4] => ALU_OUT_SEL_0.IN1
t_states[4] => ALU_ROT_1.IN1
t_states[4] => ALU_ROT_2.IN1
t_states[5] => NEXT_STATE.IN1
t_states[5] => PC_BUS_SEL.IN1
t_states[6] => ~NO_FANOUT~
t_states[7] => ~NO_FANOUT~
NEXT_STATE_in => NEXT_STATE_out.IN1
END_STATE_in => END_STATE_out.IN1
ASSERT_CONTROL => NEXT_STATE_out.IN1
ASSERT_CONTROL => END_STATE_out.IN1
ASSERT_CONTROL => LOAD.IN1
ASSERT_CONTROL => LOAD.IN1
FP_ADDR_LOAD => ~NO_FANOUT~
FP_EXAMINE => ~NO_FANOUT~
FP_DEPOSIT => ~NO_FANOUT~
HRQ => HLT_flag.IN1
IRQ => NEXT_STATE.IN1
IRQ => LOAD.IN1
IRQ => MA_CLR_HI.IN1
IRQ => ALU_OUT_SEL_0.IN1
IRQ => ALU_OUT_SEL_0.IN1
IRQ => MEM_WRITE.IN1
IRQ => END_STATE.IN1
IRQ => END_STATE.IN1
IR[0] => OPR_INS.IN0
IR[0] => decoder_3_to_8:decoder_3_to_8_0.input[2]
IR[0] => GROUP_2_OR.IN1
IR[0] => GROUP_2_AND.IN1
IR[1] => OPR_INS.IN1
IR[1] => decoder_3_to_8:decoder_3_to_8_0.input[1]
IR[2] => OPR_INS.IN1
IR[2] => decoder_3_to_8:decoder_3_to_8_0.input[0]
IR[2] => IOT_INS.IN1
IR[3] => IND.IN1
IR[3] => GROUP_2_AND.IN0
IR[3] => GROUP_2_OR.IN0
IR[3] => LOAD.IN1
IR[3] => GROUP_1.IN1
IR[4] => Z_BIT.IN1
IR[4] => CLA0.IN1
IR[4] => CLA1.IN1
IR[4] => CLA2.IN1
IR[5] => CLL.IN1
IR[5] => SMA.IN1
IR[5] => SPA.IN1
IR[6] => CMA.IN1
IR[6] => SZA.IN1
IR[6] => SNA.IN1
IR[7] => CML.IN1
IR[7] => SNL.IN1
IR[7] => SZL.IN1
IR[8] => GROUP_2_AND.IN1
IR[8] => RAR.IN1
IR[8] => GROUP_2_OR.IN1
IR[9] => RAL.IN1
IR[9] => OSR.IN1
IR[10] => RTR.IN1
IR[10] => RTL.IN1
IR[10] => HLT.IN1
IR[11] => IAC.IN1
ADD_CARRY => LINK_COMP.IN1
INC_CARRY => LINK_COMP.IN1
IS_ZERO_LAST => PC_LOAD_HI.IN1
IS_ZERO => SNA.IN1
IS_NEG => SPA.IN1
IS_AUTO_INDEX => MD_BUS_SEL.IN1
IS_AUTO_INDEX => ALU_INC.IN1
LINK_VALUE => SNL.IN1
LINK_VALUE => SZL.IN1
LOAD[0] <= LOAD.DB_MAX_OUTPUT_PORT_TYPE
LOAD[1] <= LOAD.DB_MAX_OUTPUT_PORT_TYPE
NEXT_STATE_out <= NEXT_STATE_out.DB_MAX_OUTPUT_PORT_TYPE
END_STATE_out <= END_STATE_out.DB_MAX_OUTPUT_PORT_TYPE
HLT_flag <= HLT_flag.DB_MAX_OUTPUT_PORT_TYPE
PC_BUS_SEL <= PC_BUS_SEL.DB_MAX_OUTPUT_PORT_TYPE
PC_LOAD_HI <= PC_LOAD_HI.DB_MAX_OUTPUT_PORT_TYPE
PC_LOAD_LO <= PC_LOAD_LO.DB_MAX_OUTPUT_PORT_TYPE
PC_CLR_HI <= PC_CLR_HI.DB_MAX_OUTPUT_PORT_TYPE
PC_CLR_LO <= <GND>
IR_LOAD <= IR_LOAD.DB_MAX_OUTPUT_PORT_TYPE
IR_CLR <= <GND>
MA_LOAD_HI <= MA_LOAD_HI.DB_MAX_OUTPUT_PORT_TYPE
MA_LOAD_LO <= MA_LOAD_LO.DB_MAX_OUTPUT_PORT_TYPE
MA_BUS_SEL <= <GND>
MA_CLR_HI <= MA_CLR_HI.DB_MAX_OUTPUT_PORT_TYPE
MA_CLR_LO <= MA_CLR_HI.DB_MAX_OUTPUT_PORT_TYPE
MD_IN_SEL <= MD_IN_SEL.DB_MAX_OUTPUT_PORT_TYPE
MD_BUS_SEL <= MD_BUS_SEL.DB_MAX_OUTPUT_PORT_TYPE
MD_CLR <= <GND>
MD_LOAD <= MD_LOAD.DB_MAX_OUTPUT_PORT_TYPE
SR_BUS_SEL <= SR_BUS_SEL.DB_MAX_OUTPUT_PORT_TYPE
AC_LOAD <= AC_LOAD.DB_MAX_OUTPUT_PORT_TYPE
LINK_LOAD <= LINK_LOAD.DB_MAX_OUTPUT_PORT_TYPE
LINK_OUT_SEL <= LINK_OUT_SEL.DB_MAX_OUTPUT_PORT_TYPE
LINK_COMP <= LINK_COMP.DB_MAX_OUTPUT_PORT_TYPE
ALU_FUNC_SEL_0 <= ALU_FUNC_SEL_0.DB_MAX_OUTPUT_PORT_TYPE
ALU_FUNC_SEL_1 <= LINK_LOAD.DB_MAX_OUTPUT_PORT_TYPE
ALU_FUNC_SEL_2 <= ALU_FUNC_SEL_2.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_SEL_0 <= ALU_OUT_SEL_0.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_SEL_1 <= ALU_OUT_SEL_1.DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT_SEL_2 <= AC_LOAD.DB_MAX_OUTPUT_PORT_TYPE
ALU_COMP <= ALU_COMP.DB_MAX_OUTPUT_PORT_TYPE
ALU_INC <= ALU_INC.DB_MAX_OUTPUT_PORT_TYPE
ALU_CLEAR <= ALU_CLEAR.DB_MAX_OUTPUT_PORT_TYPE
ALU_ROT_1 <= ALU_ROT_1.DB_MAX_OUTPUT_PORT_TYPE
ALU_ROT_2 <= ALU_ROT_2.DB_MAX_OUTPUT_PORT_TYPE
MEM_READ <= MEM_READ.DB_MAX_OUTPUT_PORT_TYPE
MEM_WRITE <= MEM_WRITE.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|control_logic:control_matrix|decoder_3_to_8:decoder_3_to_8_0
input[0] => AND_3_gate:and_3_1.inputA
input[0] => AND_3_gate:and_3_3.inputA
input[0] => AND_3_gate:and_3_5.inputA
input[0] => AND_3_gate:and_3_7.inputA
input[0] => AND_3_gate:and_3_0.inputA
input[0] => AND_3_gate:and_3_2.inputA
input[0] => AND_3_gate:and_3_4.inputA
input[0] => AND_3_gate:and_3_6.inputA
input[1] => AND_3_gate:and_3_2.inputB
input[1] => AND_3_gate:and_3_3.inputB
input[1] => AND_3_gate:and_3_6.inputB
input[1] => AND_3_gate:and_3_7.inputB
input[1] => AND_3_gate:and_3_0.inputB
input[1] => AND_3_gate:and_3_1.inputB
input[1] => AND_3_gate:and_3_4.inputB
input[1] => AND_3_gate:and_3_5.inputB
input[2] => AND_3_gate:and_3_4.inputC
input[2] => AND_3_gate:and_3_5.inputC
input[2] => AND_3_gate:and_3_6.inputC
input[2] => AND_3_gate:and_3_7.inputC
input[2] => AND_3_gate:and_3_0.inputC
input[2] => AND_3_gate:and_3_1.inputC
input[2] => AND_3_gate:and_3_2.inputC
input[2] => AND_3_gate:and_3_3.inputC
output[0] <= AND_3_gate:and_3_0.output
output[1] <= AND_3_gate:and_3_1.output
output[2] <= AND_3_gate:and_3_2.output
output[3] <= AND_3_gate:and_3_3.output
output[4] <= AND_3_gate:and_3_4.output
output[5] <= AND_3_gate:and_3_5.output
output[6] <= AND_3_gate:and_3_6.output
output[7] <= AND_3_gate:and_3_7.output


|top_level|control_subsystem:control_subsystem_0|control_logic:control_matrix|decoder_3_to_8:decoder_3_to_8_0|AND_3_gate:and_3_0
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|control_logic:control_matrix|decoder_3_to_8:decoder_3_to_8_0|AND_3_gate:and_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|control_logic:control_matrix|decoder_3_to_8:decoder_3_to_8_0|AND_3_gate:and_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|control_logic:control_matrix|decoder_3_to_8:decoder_3_to_8_0|AND_3_gate:and_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|control_logic:control_matrix|decoder_3_to_8:decoder_3_to_8_0|AND_3_gate:and_3_4
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|control_logic:control_matrix|decoder_3_to_8:decoder_3_to_8_0|AND_3_gate:and_3_5
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|control_logic:control_matrix|decoder_3_to_8:decoder_3_to_8_0|AND_3_gate:and_3_6
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|control_subsystem:control_subsystem_0|control_logic:control_matrix|decoder_3_to_8:decoder_3_to_8_0|AND_3_gate:and_3_7
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0
clk => alu_comparator:alu_comp_0.clk
not_reset => alu_comparator:alu_comp_0.not_reset
ALU_input_A[0] => ~NO_FANOUT~
ALU_input_A[1] => ~NO_FANOUT~
ALU_input_A[2] => ~NO_FANOUT~
ALU_input_A[3] => ~NO_FANOUT~
ALU_input_A[4] => ~NO_FANOUT~
ALU_input_A[5] => ~NO_FANOUT~
ALU_input_A[6] => ~NO_FANOUT~
ALU_input_A[7] => ~NO_FANOUT~
ALU_input_A[8] => ~NO_FANOUT~
ALU_input_A[9] => ~NO_FANOUT~
ALU_input_A[10] => ~NO_FANOUT~
ALU_input_A[11] => ~NO_FANOUT~
ALU_input_B[0] => ~NO_FANOUT~
ALU_input_B[1] => ~NO_FANOUT~
ALU_input_B[2] => ~NO_FANOUT~
ALU_input_B[3] => ~NO_FANOUT~
ALU_input_B[4] => ~NO_FANOUT~
ALU_input_B[5] => ~NO_FANOUT~
ALU_input_B[6] => ~NO_FANOUT~
ALU_input_B[7] => ~NO_FANOUT~
ALU_input_B[8] => ~NO_FANOUT~
ALU_input_B[9] => ~NO_FANOUT~
ALU_input_B[10] => ~NO_FANOUT~
ALU_input_B[11] => ~NO_FANOUT~
register_bus_input[0] => alu_main:alu_main_0.inputA[0]
register_bus_input[0] => alu_mux:alu_out_mux.inputA[0]
register_bus_input[1] => alu_main:alu_main_0.inputA[1]
register_bus_input[1] => alu_mux:alu_out_mux.inputA[1]
register_bus_input[2] => alu_main:alu_main_0.inputA[2]
register_bus_input[2] => alu_mux:alu_out_mux.inputA[2]
register_bus_input[3] => alu_main:alu_main_0.inputA[3]
register_bus_input[3] => alu_mux:alu_out_mux.inputA[3]
register_bus_input[4] => alu_main:alu_main_0.inputA[4]
register_bus_input[4] => alu_mux:alu_out_mux.inputA[4]
register_bus_input[5] => alu_main:alu_main_0.inputA[5]
register_bus_input[5] => alu_mux:alu_out_mux.inputA[5]
register_bus_input[6] => alu_main:alu_main_0.inputA[6]
register_bus_input[6] => alu_mux:alu_out_mux.inputA[6]
register_bus_input[7] => alu_main:alu_main_0.inputA[7]
register_bus_input[7] => alu_mux:alu_out_mux.inputA[7]
register_bus_input[8] => alu_main:alu_main_0.inputA[8]
register_bus_input[8] => alu_mux:alu_out_mux.inputA[8]
register_bus_input[9] => alu_main:alu_main_0.inputA[9]
register_bus_input[9] => alu_mux:alu_out_mux.inputA[9]
register_bus_input[10] => alu_main:alu_main_0.inputA[10]
register_bus_input[10] => alu_mux:alu_out_mux.inputA[10]
register_bus_input[11] => alu_main:alu_main_0.inputA[11]
register_bus_input[11] => alu_mux:alu_out_mux.inputA[11]
AC_input[0] => alu_main:alu_main_0.inputB[0]
AC_input[0] => alu_mux:alu_out_mux.inputC[0]
AC_input[1] => alu_main:alu_main_0.inputB[1]
AC_input[1] => alu_mux:alu_out_mux.inputC[1]
AC_input[2] => alu_main:alu_main_0.inputB[2]
AC_input[2] => alu_mux:alu_out_mux.inputC[2]
AC_input[3] => alu_main:alu_main_0.inputB[3]
AC_input[3] => alu_mux:alu_out_mux.inputC[3]
AC_input[4] => alu_main:alu_main_0.inputB[4]
AC_input[4] => alu_mux:alu_out_mux.inputC[4]
AC_input[5] => alu_main:alu_main_0.inputB[5]
AC_input[5] => alu_mux:alu_out_mux.inputC[5]
AC_input[6] => alu_main:alu_main_0.inputB[6]
AC_input[6] => alu_mux:alu_out_mux.inputC[6]
AC_input[7] => alu_main:alu_main_0.inputB[7]
AC_input[7] => alu_mux:alu_out_mux.inputC[7]
AC_input[8] => alu_main:alu_main_0.inputB[8]
AC_input[8] => alu_mux:alu_out_mux.inputC[8]
AC_input[9] => alu_main:alu_main_0.inputB[9]
AC_input[9] => alu_mux:alu_out_mux.inputC[9]
AC_input[10] => alu_main:alu_main_0.inputB[10]
AC_input[10] => alu_mux:alu_out_mux.inputC[10]
AC_input[11] => alu_main:alu_main_0.inputB[11]
AC_input[11] => alu_mux:alu_out_mux.inputC[11]
LINK_input => alu_shifter:alu_rot_0.link_input
LINK_OUT_SEL => ~NO_FANOUT~
LINK_COMP => ~NO_FANOUT~
ALU_FUNC_SEL_0 => alu_main:alu_main_0.ALU_FUNC_SEL_0
ALU_FUNC_SEL_1 => alu_main:alu_main_0.ALU_FUNC_SEL_1
ALU_FUNC_SEL_2 => alu_main:alu_main_0.ALU_FUNC_SEL_2
ALU_OUT_SEL_0 => alu_mux:alu_out_mux.ALU_OUT_SEL_0
ALU_OUT_SEL_1 => alu_mux:alu_out_mux.ALU_OUT_SEL_1
ALU_OUT_SEL_2 => alu_mux:alu_out_mux.ALU_OUT_SEL_2
ALU_COMP => alu_xor:alu_xor_0.alu_xor
ALU_INC => alu_incrementer:alu_inc_0.alu_inc
ALU_CLEAR => alu_clr:alu_clr_0.alu_clr
ALU_ROT_1 => alu_shifter:alu_rot_0.alu_rot_1
ALU_ROT_2 => alu_shifter:alu_rot_0.alu_rot_2
ADD_CARRY <= alu_main:alu_main_0.add_carry
INC_CARRY <= alu_incrementer:alu_inc_0.carry_out
IS_ZERO_LAST <= alu_comparator:alu_comp_0.IS_ZERO_LAST
IS_ZERO <= alu_comparator:alu_comp_0.IS_ZERO
IS_NEG <= alu_comparator:alu_comp_0.IS_NEG
top_bus_output[0] <= alu_comparator:alu_comp_0.output[0]
top_bus_output[1] <= alu_comparator:alu_comp_0.output[1]
top_bus_output[2] <= alu_comparator:alu_comp_0.output[2]
top_bus_output[3] <= alu_comparator:alu_comp_0.output[3]
top_bus_output[4] <= alu_comparator:alu_comp_0.output[4]
top_bus_output[5] <= alu_comparator:alu_comp_0.output[5]
top_bus_output[6] <= alu_comparator:alu_comp_0.output[6]
top_bus_output[7] <= alu_comparator:alu_comp_0.output[7]
top_bus_output[8] <= alu_comparator:alu_comp_0.output[8]
top_bus_output[9] <= alu_comparator:alu_comp_0.output[9]
top_bus_output[10] <= alu_comparator:alu_comp_0.output[10]
top_bus_output[11] <= alu_comparator:alu_comp_0.output[11]
LINK_output <= alu_shifter:alu_rot_0.link_output


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0
ALU_FUNC_SEL_0 => alu_mux:alu_mux_0.ALU_OUT_SEL_0
ALU_FUNC_SEL_1 => alu_mux:alu_mux_0.ALU_OUT_SEL_1
ALU_FUNC_SEL_2 => alu_mux:alu_mux_0.ALU_OUT_SEL_2
inputA[0] => alu_and:alu_and_0.inputA[0]
inputA[0] => alu_add:alu_add_0.inputA[0]
inputA[0] => alu_or:alu_or_0.inputA[0]
inputA[1] => alu_and:alu_and_0.inputA[1]
inputA[1] => alu_add:alu_add_0.inputA[1]
inputA[1] => alu_or:alu_or_0.inputA[1]
inputA[2] => alu_and:alu_and_0.inputA[2]
inputA[2] => alu_add:alu_add_0.inputA[2]
inputA[2] => alu_or:alu_or_0.inputA[2]
inputA[3] => alu_and:alu_and_0.inputA[3]
inputA[3] => alu_add:alu_add_0.inputA[3]
inputA[3] => alu_or:alu_or_0.inputA[3]
inputA[4] => alu_and:alu_and_0.inputA[4]
inputA[4] => alu_add:alu_add_0.inputA[4]
inputA[4] => alu_or:alu_or_0.inputA[4]
inputA[5] => alu_and:alu_and_0.inputA[5]
inputA[5] => alu_add:alu_add_0.inputA[5]
inputA[5] => alu_or:alu_or_0.inputA[5]
inputA[6] => alu_and:alu_and_0.inputA[6]
inputA[6] => alu_add:alu_add_0.inputA[6]
inputA[6] => alu_or:alu_or_0.inputA[6]
inputA[7] => alu_and:alu_and_0.inputA[7]
inputA[7] => alu_add:alu_add_0.inputA[7]
inputA[7] => alu_or:alu_or_0.inputA[7]
inputA[8] => alu_and:alu_and_0.inputA[8]
inputA[8] => alu_add:alu_add_0.inputA[8]
inputA[8] => alu_or:alu_or_0.inputA[8]
inputA[9] => alu_and:alu_and_0.inputA[9]
inputA[9] => alu_add:alu_add_0.inputA[9]
inputA[9] => alu_or:alu_or_0.inputA[9]
inputA[10] => alu_and:alu_and_0.inputA[10]
inputA[10] => alu_add:alu_add_0.inputA[10]
inputA[10] => alu_or:alu_or_0.inputA[10]
inputA[11] => alu_and:alu_and_0.inputA[11]
inputA[11] => alu_add:alu_add_0.inputA[11]
inputA[11] => alu_or:alu_or_0.inputA[11]
inputB[0] => alu_and:alu_and_0.inputB[0]
inputB[0] => alu_add:alu_add_0.inputB[0]
inputB[0] => alu_or:alu_or_0.inputB[0]
inputB[1] => alu_and:alu_and_0.inputB[1]
inputB[1] => alu_add:alu_add_0.inputB[1]
inputB[1] => alu_or:alu_or_0.inputB[1]
inputB[2] => alu_and:alu_and_0.inputB[2]
inputB[2] => alu_add:alu_add_0.inputB[2]
inputB[2] => alu_or:alu_or_0.inputB[2]
inputB[3] => alu_and:alu_and_0.inputB[3]
inputB[3] => alu_add:alu_add_0.inputB[3]
inputB[3] => alu_or:alu_or_0.inputB[3]
inputB[4] => alu_and:alu_and_0.inputB[4]
inputB[4] => alu_add:alu_add_0.inputB[4]
inputB[4] => alu_or:alu_or_0.inputB[4]
inputB[5] => alu_and:alu_and_0.inputB[5]
inputB[5] => alu_add:alu_add_0.inputB[5]
inputB[5] => alu_or:alu_or_0.inputB[5]
inputB[6] => alu_and:alu_and_0.inputB[6]
inputB[6] => alu_add:alu_add_0.inputB[6]
inputB[6] => alu_or:alu_or_0.inputB[6]
inputB[7] => alu_and:alu_and_0.inputB[7]
inputB[7] => alu_add:alu_add_0.inputB[7]
inputB[7] => alu_or:alu_or_0.inputB[7]
inputB[8] => alu_and:alu_and_0.inputB[8]
inputB[8] => alu_add:alu_add_0.inputB[8]
inputB[8] => alu_or:alu_or_0.inputB[8]
inputB[9] => alu_and:alu_and_0.inputB[9]
inputB[9] => alu_add:alu_add_0.inputB[9]
inputB[9] => alu_or:alu_or_0.inputB[9]
inputB[10] => alu_and:alu_and_0.inputB[10]
inputB[10] => alu_add:alu_add_0.inputB[10]
inputB[10] => alu_or:alu_or_0.inputB[10]
inputB[11] => alu_and:alu_and_0.inputB[11]
inputB[11] => alu_add:alu_add_0.inputB[11]
inputB[11] => alu_or:alu_or_0.inputB[11]
output[0] <= alu_mux:alu_mux_0.output[0]
output[1] <= alu_mux:alu_mux_0.output[1]
output[2] <= alu_mux:alu_mux_0.output[2]
output[3] <= alu_mux:alu_mux_0.output[3]
output[4] <= alu_mux:alu_mux_0.output[4]
output[5] <= alu_mux:alu_mux_0.output[5]
output[6] <= alu_mux:alu_mux_0.output[6]
output[7] <= alu_mux:alu_mux_0.output[7]
output[8] <= alu_mux:alu_mux_0.output[8]
output[9] <= alu_mux:alu_mux_0.output[9]
output[10] <= alu_mux:alu_mux_0.output[10]
output[11] <= alu_mux:alu_mux_0.output[11]
add_carry <= alu_add:alu_add_0.carry_out


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_mux:alu_mux_0
ALU_OUT_SEL_0 => output.OUTPUTSELECT
ALU_OUT_SEL_0 => output.OUTPUTSELECT
ALU_OUT_SEL_0 => output.OUTPUTSELECT
ALU_OUT_SEL_0 => output.OUTPUTSELECT
ALU_OUT_SEL_0 => output.OUTPUTSELECT
ALU_OUT_SEL_0 => output.OUTPUTSELECT
ALU_OUT_SEL_0 => output.OUTPUTSELECT
ALU_OUT_SEL_0 => output.OUTPUTSELECT
ALU_OUT_SEL_0 => output.OUTPUTSELECT
ALU_OUT_SEL_0 => output.OUTPUTSELECT
ALU_OUT_SEL_0 => output.OUTPUTSELECT
ALU_OUT_SEL_0 => output.OUTPUTSELECT
ALU_OUT_SEL_1 => output.OUTPUTSELECT
ALU_OUT_SEL_1 => output.OUTPUTSELECT
ALU_OUT_SEL_1 => output.OUTPUTSELECT
ALU_OUT_SEL_1 => output.OUTPUTSELECT
ALU_OUT_SEL_1 => output.OUTPUTSELECT
ALU_OUT_SEL_1 => output.OUTPUTSELECT
ALU_OUT_SEL_1 => output.OUTPUTSELECT
ALU_OUT_SEL_1 => output.OUTPUTSELECT
ALU_OUT_SEL_1 => output.OUTPUTSELECT
ALU_OUT_SEL_1 => output.OUTPUTSELECT
ALU_OUT_SEL_1 => output.OUTPUTSELECT
ALU_OUT_SEL_1 => output.OUTPUTSELECT
ALU_OUT_SEL_2 => output.OUTPUTSELECT
ALU_OUT_SEL_2 => output.OUTPUTSELECT
ALU_OUT_SEL_2 => output.OUTPUTSELECT
ALU_OUT_SEL_2 => output.OUTPUTSELECT
ALU_OUT_SEL_2 => output.OUTPUTSELECT
ALU_OUT_SEL_2 => output.OUTPUTSELECT
ALU_OUT_SEL_2 => output.OUTPUTSELECT
ALU_OUT_SEL_2 => output.OUTPUTSELECT
ALU_OUT_SEL_2 => output.OUTPUTSELECT
ALU_OUT_SEL_2 => output.OUTPUTSELECT
ALU_OUT_SEL_2 => output.OUTPUTSELECT
ALU_OUT_SEL_2 => output.OUTPUTSELECT
inputA[0] => output.DATAB
inputA[1] => output.DATAB
inputA[2] => output.DATAB
inputA[3] => output.DATAB
inputA[4] => output.DATAB
inputA[5] => output.DATAB
inputA[6] => output.DATAB
inputA[7] => output.DATAB
inputA[8] => output.DATAB
inputA[9] => output.DATAB
inputA[10] => output.DATAB
inputA[11] => output.DATAB
inputB[0] => output.DATAB
inputB[1] => output.DATAB
inputB[2] => output.DATAB
inputB[3] => output.DATAB
inputB[4] => output.DATAB
inputB[5] => output.DATAB
inputB[6] => output.DATAB
inputB[7] => output.DATAB
inputB[8] => output.DATAB
inputB[9] => output.DATAB
inputB[10] => output.DATAB
inputB[11] => output.DATAB
inputC[0] => output.DATAB
inputC[1] => output.DATAB
inputC[2] => output.DATAB
inputC[3] => output.DATAB
inputC[4] => output.DATAB
inputC[5] => output.DATAB
inputC[6] => output.DATAB
inputC[7] => output.DATAB
inputC[8] => output.DATAB
inputC[9] => output.DATAB
inputC[10] => output.DATAB
inputC[11] => output.DATAB
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_and:alu_and_0
inputA[0] => AND_gate:and_0.inputA
inputA[1] => AND_gate:and_1.inputA
inputA[2] => AND_gate:and_2.inputA
inputA[3] => AND_gate:and_3.inputA
inputA[4] => AND_gate:and_4.inputA
inputA[5] => AND_gate:and_5.inputA
inputA[6] => AND_gate:and_6.inputA
inputA[7] => AND_gate:and_7.inputA
inputA[8] => AND_gate:and_8.inputA
inputA[9] => AND_gate:and_9.inputA
inputA[10] => AND_gate:and_10.inputA
inputA[11] => AND_gate:and_11.inputA
inputB[0] => AND_gate:and_0.inputB
inputB[1] => AND_gate:and_1.inputB
inputB[2] => AND_gate:and_2.inputB
inputB[3] => AND_gate:and_3.inputB
inputB[4] => AND_gate:and_4.inputB
inputB[5] => AND_gate:and_5.inputB
inputB[6] => AND_gate:and_6.inputB
inputB[7] => AND_gate:and_7.inputB
inputB[8] => AND_gate:and_8.inputB
inputB[9] => AND_gate:and_9.inputB
inputB[10] => AND_gate:and_10.inputB
inputB[11] => AND_gate:and_11.inputB
output[0] <= AND_gate:and_0.output
output[1] <= AND_gate:and_1.output
output[2] <= AND_gate:and_2.output
output[3] <= AND_gate:and_3.output
output[4] <= AND_gate:and_4.output
output[5] <= AND_gate:and_5.output
output[6] <= AND_gate:and_6.output
output[7] <= AND_gate:and_7.output
output[8] <= AND_gate:and_8.output
output[9] <= AND_gate:and_9.output
output[10] <= AND_gate:and_10.output
output[11] <= AND_gate:and_11.output


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_and:alu_and_0|AND_gate:and_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_and:alu_and_0|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_and:alu_and_0|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_and:alu_and_0|AND_gate:and_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_and:alu_and_0|AND_gate:and_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_and:alu_and_0|AND_gate:and_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_and:alu_and_0|AND_gate:and_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_and:alu_and_0|AND_gate:and_7
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_and:alu_and_0|AND_gate:and_8
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_and:alu_and_0|AND_gate:and_9
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_and:alu_and_0|AND_gate:and_10
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_and:alu_and_0|AND_gate:and_11
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0
inputA[0] => nand_1_bit_full_adder:adder_0.inputA
inputA[1] => nand_1_bit_full_adder:adder_1.inputA
inputA[2] => nand_1_bit_full_adder:adder_2.inputA
inputA[3] => nand_1_bit_full_adder:adder_3.inputA
inputA[4] => nand_1_bit_full_adder:adder_4.inputA
inputA[5] => nand_1_bit_full_adder:adder_5.inputA
inputA[6] => nand_1_bit_full_adder:adder_6.inputA
inputA[7] => nand_1_bit_full_adder:adder_7.inputA
inputA[8] => nand_1_bit_full_adder:adder_8.inputA
inputA[9] => nand_1_bit_full_adder:adder_9.inputA
inputA[10] => nand_1_bit_full_adder:adder_10.inputA
inputA[11] => nand_1_bit_full_adder:adder_11.inputA
inputB[0] => nand_1_bit_full_adder:adder_0.inputB
inputB[1] => nand_1_bit_full_adder:adder_1.inputB
inputB[2] => nand_1_bit_full_adder:adder_2.inputB
inputB[3] => nand_1_bit_full_adder:adder_3.inputB
inputB[4] => nand_1_bit_full_adder:adder_4.inputB
inputB[5] => nand_1_bit_full_adder:adder_5.inputB
inputB[6] => nand_1_bit_full_adder:adder_6.inputB
inputB[7] => nand_1_bit_full_adder:adder_7.inputB
inputB[8] => nand_1_bit_full_adder:adder_8.inputB
inputB[9] => nand_1_bit_full_adder:adder_9.inputB
inputB[10] => nand_1_bit_full_adder:adder_10.inputB
inputB[11] => nand_1_bit_full_adder:adder_11.inputB
output[0] <= nand_1_bit_full_adder:adder_0.output
output[1] <= nand_1_bit_full_adder:adder_1.output
output[2] <= nand_1_bit_full_adder:adder_2.output
output[3] <= nand_1_bit_full_adder:adder_3.output
output[4] <= nand_1_bit_full_adder:adder_4.output
output[5] <= nand_1_bit_full_adder:adder_5.output
output[6] <= nand_1_bit_full_adder:adder_6.output
output[7] <= nand_1_bit_full_adder:adder_7.output
output[8] <= nand_1_bit_full_adder:adder_8.output
output[9] <= nand_1_bit_full_adder:adder_9.output
output[10] <= nand_1_bit_full_adder:adder_10.output
output[11] <= nand_1_bit_full_adder:adder_11.output
carry_out <= nand_1_bit_full_adder:adder_11.carry_out


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_0
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_7.output
carry_in => NAND_gate:nand_4.inputB
carry_in => NAND_gate:nand_6.inputB
carry_out <= NAND_gate:nand_8.output


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_0|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_0|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_0|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_0|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_0|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_0|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_0|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_0|NAND_gate:nand_7
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_0|NAND_gate:nand_8
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_1
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_7.output
carry_in => NAND_gate:nand_4.inputB
carry_in => NAND_gate:nand_6.inputB
carry_out <= NAND_gate:nand_8.output


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_1|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_1|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_1|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_1|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_1|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_1|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_1|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_1|NAND_gate:nand_7
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_1|NAND_gate:nand_8
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_2
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_7.output
carry_in => NAND_gate:nand_4.inputB
carry_in => NAND_gate:nand_6.inputB
carry_out <= NAND_gate:nand_8.output


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_2|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_2|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_2|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_2|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_2|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_2|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_2|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_2|NAND_gate:nand_7
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_2|NAND_gate:nand_8
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_3
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_7.output
carry_in => NAND_gate:nand_4.inputB
carry_in => NAND_gate:nand_6.inputB
carry_out <= NAND_gate:nand_8.output


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_3|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_3|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_3|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_3|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_3|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_3|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_3|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_3|NAND_gate:nand_7
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_3|NAND_gate:nand_8
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_4
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_7.output
carry_in => NAND_gate:nand_4.inputB
carry_in => NAND_gate:nand_6.inputB
carry_out <= NAND_gate:nand_8.output


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_4|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_4|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_4|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_4|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_4|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_4|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_4|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_4|NAND_gate:nand_7
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_4|NAND_gate:nand_8
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_5
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_7.output
carry_in => NAND_gate:nand_4.inputB
carry_in => NAND_gate:nand_6.inputB
carry_out <= NAND_gate:nand_8.output


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_5|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_5|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_5|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_5|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_5|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_5|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_5|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_5|NAND_gate:nand_7
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_5|NAND_gate:nand_8
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_6
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_7.output
carry_in => NAND_gate:nand_4.inputB
carry_in => NAND_gate:nand_6.inputB
carry_out <= NAND_gate:nand_8.output


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_6|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_6|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_6|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_6|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_6|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_6|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_6|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_6|NAND_gate:nand_7
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_6|NAND_gate:nand_8
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_7
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_7.output
carry_in => NAND_gate:nand_4.inputB
carry_in => NAND_gate:nand_6.inputB
carry_out <= NAND_gate:nand_8.output


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_7|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_7|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_7|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_7|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_7|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_7|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_7|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_7|NAND_gate:nand_7
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_7|NAND_gate:nand_8
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_8
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_7.output
carry_in => NAND_gate:nand_4.inputB
carry_in => NAND_gate:nand_6.inputB
carry_out <= NAND_gate:nand_8.output


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_8|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_8|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_8|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_8|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_8|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_8|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_8|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_8|NAND_gate:nand_7
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_8|NAND_gate:nand_8
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_9
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_7.output
carry_in => NAND_gate:nand_4.inputB
carry_in => NAND_gate:nand_6.inputB
carry_out <= NAND_gate:nand_8.output


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_9|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_9|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_9|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_9|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_9|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_9|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_9|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_9|NAND_gate:nand_7
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_9|NAND_gate:nand_8
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_10
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_7.output
carry_in => NAND_gate:nand_4.inputB
carry_in => NAND_gate:nand_6.inputB
carry_out <= NAND_gate:nand_8.output


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_10|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_10|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_10|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_10|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_10|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_10|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_10|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_10|NAND_gate:nand_7
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_10|NAND_gate:nand_8
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_11
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_7.output
carry_in => NAND_gate:nand_4.inputB
carry_in => NAND_gate:nand_6.inputB
carry_out <= NAND_gate:nand_8.output


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_11|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_11|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_11|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_11|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_11|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_11|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_11|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_11|NAND_gate:nand_7
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_add:alu_add_0|nand_1_bit_full_adder:adder_11|NAND_gate:nand_8
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_or:alu_or_0
inputA[0] => OR_gate:or_0.inputA
inputA[1] => OR_gate:or_1.inputA
inputA[2] => OR_gate:or_2.inputA
inputA[3] => OR_gate:or_3.inputA
inputA[4] => OR_gate:or_4.inputA
inputA[5] => OR_gate:or_5.inputA
inputA[6] => OR_gate:or_6.inputA
inputA[7] => OR_gate:or_7.inputA
inputA[8] => OR_gate:or_8.inputA
inputA[9] => OR_gate:or_9.inputA
inputA[10] => OR_gate:or_10.inputA
inputA[11] => OR_gate:or_11.inputA
inputB[0] => OR_gate:or_0.inputB
inputB[1] => OR_gate:or_1.inputB
inputB[2] => OR_gate:or_2.inputB
inputB[3] => OR_gate:or_3.inputB
inputB[4] => OR_gate:or_4.inputB
inputB[5] => OR_gate:or_5.inputB
inputB[6] => OR_gate:or_6.inputB
inputB[7] => OR_gate:or_7.inputB
inputB[8] => OR_gate:or_8.inputB
inputB[9] => OR_gate:or_9.inputB
inputB[10] => OR_gate:or_10.inputB
inputB[11] => OR_gate:or_11.inputB
output[0] <= OR_gate:or_0.output
output[1] <= OR_gate:or_1.output
output[2] <= OR_gate:or_2.output
output[3] <= OR_gate:or_3.output
output[4] <= OR_gate:or_4.output
output[5] <= OR_gate:or_5.output
output[6] <= OR_gate:or_6.output
output[7] <= OR_gate:or_7.output
output[8] <= OR_gate:or_8.output
output[9] <= OR_gate:or_9.output
output[10] <= OR_gate:or_10.output
output[11] <= OR_gate:or_11.output


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_or:alu_or_0|OR_gate:or_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_or:alu_or_0|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_or:alu_or_0|OR_gate:or_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_or:alu_or_0|OR_gate:or_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_or:alu_or_0|OR_gate:or_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_or:alu_or_0|OR_gate:or_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_or:alu_or_0|OR_gate:or_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_or:alu_or_0|OR_gate:or_7
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_or:alu_or_0|OR_gate:or_8
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_or:alu_or_0|OR_gate:or_9
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_or:alu_or_0|OR_gate:or_10
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_main:alu_main_0|alu_or:alu_or_0|OR_gate:or_11
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_mux:alu_out_mux
ALU_OUT_SEL_0 => output.OUTPUTSELECT
ALU_OUT_SEL_0 => output.OUTPUTSELECT
ALU_OUT_SEL_0 => output.OUTPUTSELECT
ALU_OUT_SEL_0 => output.OUTPUTSELECT
ALU_OUT_SEL_0 => output.OUTPUTSELECT
ALU_OUT_SEL_0 => output.OUTPUTSELECT
ALU_OUT_SEL_0 => output.OUTPUTSELECT
ALU_OUT_SEL_0 => output.OUTPUTSELECT
ALU_OUT_SEL_0 => output.OUTPUTSELECT
ALU_OUT_SEL_0 => output.OUTPUTSELECT
ALU_OUT_SEL_0 => output.OUTPUTSELECT
ALU_OUT_SEL_0 => output.OUTPUTSELECT
ALU_OUT_SEL_1 => output.OUTPUTSELECT
ALU_OUT_SEL_1 => output.OUTPUTSELECT
ALU_OUT_SEL_1 => output.OUTPUTSELECT
ALU_OUT_SEL_1 => output.OUTPUTSELECT
ALU_OUT_SEL_1 => output.OUTPUTSELECT
ALU_OUT_SEL_1 => output.OUTPUTSELECT
ALU_OUT_SEL_1 => output.OUTPUTSELECT
ALU_OUT_SEL_1 => output.OUTPUTSELECT
ALU_OUT_SEL_1 => output.OUTPUTSELECT
ALU_OUT_SEL_1 => output.OUTPUTSELECT
ALU_OUT_SEL_1 => output.OUTPUTSELECT
ALU_OUT_SEL_1 => output.OUTPUTSELECT
ALU_OUT_SEL_2 => output.OUTPUTSELECT
ALU_OUT_SEL_2 => output.OUTPUTSELECT
ALU_OUT_SEL_2 => output.OUTPUTSELECT
ALU_OUT_SEL_2 => output.OUTPUTSELECT
ALU_OUT_SEL_2 => output.OUTPUTSELECT
ALU_OUT_SEL_2 => output.OUTPUTSELECT
ALU_OUT_SEL_2 => output.OUTPUTSELECT
ALU_OUT_SEL_2 => output.OUTPUTSELECT
ALU_OUT_SEL_2 => output.OUTPUTSELECT
ALU_OUT_SEL_2 => output.OUTPUTSELECT
ALU_OUT_SEL_2 => output.OUTPUTSELECT
ALU_OUT_SEL_2 => output.OUTPUTSELECT
inputA[0] => output.DATAB
inputA[1] => output.DATAB
inputA[2] => output.DATAB
inputA[3] => output.DATAB
inputA[4] => output.DATAB
inputA[5] => output.DATAB
inputA[6] => output.DATAB
inputA[7] => output.DATAB
inputA[8] => output.DATAB
inputA[9] => output.DATAB
inputA[10] => output.DATAB
inputA[11] => output.DATAB
inputB[0] => output.DATAB
inputB[1] => output.DATAB
inputB[2] => output.DATAB
inputB[3] => output.DATAB
inputB[4] => output.DATAB
inputB[5] => output.DATAB
inputB[6] => output.DATAB
inputB[7] => output.DATAB
inputB[8] => output.DATAB
inputB[9] => output.DATAB
inputB[10] => output.DATAB
inputB[11] => output.DATAB
inputC[0] => output.DATAB
inputC[1] => output.DATAB
inputC[2] => output.DATAB
inputC[3] => output.DATAB
inputC[4] => output.DATAB
inputC[5] => output.DATAB
inputC[6] => output.DATAB
inputC[7] => output.DATAB
inputC[8] => output.DATAB
inputC[9] => output.DATAB
inputC[10] => output.DATAB
inputC[11] => output.DATAB
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0
input[0] => AND_gate:and_0.inputB
input[1] => AND_gate:and_1.inputB
input[2] => AND_gate:and_2.inputB
input[3] => AND_gate:and_3.inputB
input[4] => AND_gate:and_4.inputB
input[5] => AND_gate:and_5.inputB
input[6] => AND_gate:and_6.inputB
input[7] => AND_gate:and_7.inputB
input[8] => AND_gate:and_8.inputB
input[9] => AND_gate:and_9.inputB
input[10] => AND_gate:and_10.inputB
input[11] => AND_gate:and_11.inputB
output[0] <= AND_gate:and_0.output
output[1] <= AND_gate:and_1.output
output[2] <= AND_gate:and_2.output
output[3] <= AND_gate:and_3.output
output[4] <= AND_gate:and_4.output
output[5] <= AND_gate:and_5.output
output[6] <= AND_gate:and_6.output
output[7] <= AND_gate:and_7.output
output[8] <= AND_gate:and_8.output
output[9] <= AND_gate:and_9.output
output[10] <= AND_gate:and_10.output
output[11] <= AND_gate:and_11.output
alu_clr => AND_gate:and_0.inputA
alu_clr => AND_gate:and_1.inputA
alu_clr => AND_gate:and_2.inputA
alu_clr => AND_gate:and_3.inputA
alu_clr => AND_gate:and_4.inputA
alu_clr => AND_gate:and_5.inputA
alu_clr => AND_gate:and_6.inputA
alu_clr => AND_gate:and_7.inputA
alu_clr => AND_gate:and_8.inputA
alu_clr => AND_gate:and_9.inputA
alu_clr => AND_gate:and_10.inputA
alu_clr => AND_gate:and_11.inputA


|top_level|alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0|AND_gate:and_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0|AND_gate:and_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0|AND_gate:and_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0|AND_gate:and_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0|AND_gate:and_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0|AND_gate:and_7
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0|AND_gate:and_8
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0|AND_gate:and_9
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0|AND_gate:and_10
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_clr:alu_clr_0|AND_gate:and_11
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0
input[0] => XOR_gate:xor_0.inputA
input[1] => XOR_gate:xor_1.inputA
input[2] => XOR_gate:xor_2.inputA
input[3] => XOR_gate:xor_3.inputA
input[4] => XOR_gate:xor_4.inputA
input[5] => XOR_gate:xor_5.inputA
input[6] => XOR_gate:xor_6.inputA
input[7] => XOR_gate:xor_7.inputA
input[8] => XOR_gate:xor_8.inputA
input[9] => XOR_gate:xor_9.inputA
input[10] => XOR_gate:xor_10.inputA
input[11] => XOR_gate:xor_11.inputA
output[0] <= XOR_gate:xor_0.output
output[1] <= XOR_gate:xor_1.output
output[2] <= XOR_gate:xor_2.output
output[3] <= XOR_gate:xor_3.output
output[4] <= XOR_gate:xor_4.output
output[5] <= XOR_gate:xor_5.output
output[6] <= XOR_gate:xor_6.output
output[7] <= XOR_gate:xor_7.output
output[8] <= XOR_gate:xor_8.output
output[9] <= XOR_gate:xor_9.output
output[10] <= XOR_gate:xor_10.output
output[11] <= XOR_gate:xor_11.output
alu_xor => XOR_gate:xor_0.inputB
alu_xor => XOR_gate:xor_1.inputB
alu_xor => XOR_gate:xor_2.inputB
alu_xor => XOR_gate:xor_3.inputB
alu_xor => XOR_gate:xor_4.inputB
alu_xor => XOR_gate:xor_5.inputB
alu_xor => XOR_gate:xor_6.inputB
alu_xor => XOR_gate:xor_7.inputB
alu_xor => XOR_gate:xor_8.inputB
alu_xor => XOR_gate:xor_9.inputB
alu_xor => XOR_gate:xor_10.inputB
alu_xor => XOR_gate:xor_11.inputB


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_0
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_3.output


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_0|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_0|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_0|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_0|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_1
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_3.output


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_1|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_1|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_1|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_1|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_2
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_3.output


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_2|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_2|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_2|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_2|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_3
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_3.output


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_3|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_3|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_3|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_3|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_4
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_3.output


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_4|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_4|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_4|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_4|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_5
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_3.output


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_5|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_5|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_5|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_5|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_6
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_3.output


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_6|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_6|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_6|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_6|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_7
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_3.output


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_7|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_7|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_7|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_7|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_8
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_3.output


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_8|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_8|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_8|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_8|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_9
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_3.output


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_9|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_9|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_9|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_9|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_10
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_3.output


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_10|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_10|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_10|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_10|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_11
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_3.output


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_11|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_11|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_11|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_xor:alu_xor_0|XOR_gate:xor_11|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0
input[0] => AND_gate:and_0.inputA
input[0] => XOR_gate:xor_0.inputA
input[1] => AND_gate:and_1.inputA
input[1] => XOR_gate:xor_1.inputA
input[2] => AND_gate:and_2.inputA
input[2] => XOR_gate:xor_2.inputA
input[3] => AND_gate:and_3.inputA
input[3] => XOR_gate:xor_3.inputA
input[4] => AND_gate:and_4.inputA
input[4] => XOR_gate:xor_4.inputA
input[5] => AND_gate:and_5.inputA
input[5] => XOR_gate:xor_5.inputA
input[6] => AND_gate:and_6.inputA
input[6] => XOR_gate:xor_6.inputA
input[7] => AND_gate:and_7.inputA
input[7] => XOR_gate:xor_7.inputA
input[8] => AND_gate:and_8.inputA
input[8] => XOR_gate:xor_8.inputA
input[9] => AND_gate:and_9.inputA
input[9] => XOR_gate:xor_9.inputA
input[10] => AND_gate:and_10.inputA
input[10] => XOR_gate:xor_10.inputA
input[11] => AND_gate:and_11.inputA
input[11] => XOR_gate:xor_11.inputA
output[0] <= XOR_gate:xor_0.output
output[1] <= XOR_gate:xor_1.output
output[2] <= XOR_gate:xor_2.output
output[3] <= XOR_gate:xor_3.output
output[4] <= XOR_gate:xor_4.output
output[5] <= XOR_gate:xor_5.output
output[6] <= XOR_gate:xor_6.output
output[7] <= XOR_gate:xor_7.output
output[8] <= XOR_gate:xor_8.output
output[9] <= XOR_gate:xor_9.output
output[10] <= XOR_gate:xor_10.output
output[11] <= XOR_gate:xor_11.output
alu_inc => AND_gate:and_11.inputB
alu_inc => XOR_gate:xor_11.inputB
carry_out <= AND_gate:and_0.output


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|AND_gate:and_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|AND_gate:and_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|AND_gate:and_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|AND_gate:and_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|AND_gate:and_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|AND_gate:and_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|AND_gate:and_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|AND_gate:and_7
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|AND_gate:and_8
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|AND_gate:and_9
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|AND_gate:and_10
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|AND_gate:and_11
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_0
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_3.output


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_0|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_0|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_0|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_0|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_1
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_3.output


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_1|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_1|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_1|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_1|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_2
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_3.output


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_2|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_2|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_2|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_2|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_3
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_3.output


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_3|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_3|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_3|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_3|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_4
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_3.output


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_4|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_4|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_4|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_4|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_5
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_3.output


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_5|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_5|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_5|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_5|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_6
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_3.output


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_6|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_6|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_6|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_6|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_7
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_3.output


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_7|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_7|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_7|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_7|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_8
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_3.output


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_8|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_8|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_8|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_8|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_9
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_3.output


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_9|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_9|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_9|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_9|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_10
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_3.output


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_10|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_10|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_10|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_10|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_11
inputA => NAND_gate:nand_0.inputA
inputA => NAND_gate:nand_1.inputA
inputB => NAND_gate:nand_0.inputB
inputB => NAND_gate:nand_2.inputB
output <= NAND_gate:nand_3.output


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_11|NAND_gate:nand_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_11|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_11|NAND_gate:nand_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_incrementer:alu_inc_0|XOR_gate:xor_11|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0
input[0] => AND_gate:and_0_0.inputB
input[0] => AND_gate:and_0_1.inputB
input[0] => AND_gate:and_0_2.inputB
input[1] => AND_gate:and_1_0.inputB
input[1] => AND_gate:and_1_1.inputB
input[1] => AND_gate:and_1_2.inputB
input[2] => AND_gate:and_2_0.inputB
input[2] => AND_gate:and_2_1.inputB
input[2] => AND_gate:and_2_2.inputB
input[3] => AND_gate:and_3_0.inputB
input[3] => AND_gate:and_3_1.inputB
input[3] => AND_gate:and_3_2.inputB
input[4] => AND_gate:and_4_0.inputB
input[4] => AND_gate:and_4_1.inputB
input[4] => AND_gate:and_4_2.inputB
input[5] => AND_gate:and_5_0.inputB
input[5] => AND_gate:and_5_1.inputB
input[5] => AND_gate:and_5_2.inputB
input[6] => AND_gate:and_6_0.inputB
input[6] => AND_gate:and_6_1.inputB
input[6] => AND_gate:and_6_2.inputB
input[7] => AND_gate:and_7_0.inputB
input[7] => AND_gate:and_7_1.inputB
input[7] => AND_gate:and_7_2.inputB
input[8] => AND_gate:and_8_0.inputB
input[8] => AND_gate:and_8_1.inputB
input[8] => AND_gate:and_8_2.inputB
input[9] => AND_gate:and_9_0.inputB
input[9] => AND_gate:and_9_1.inputB
input[9] => AND_gate:and_9_2.inputB
input[10] => AND_gate:and_10_0.inputB
input[10] => AND_gate:and_10_1.inputB
input[10] => AND_gate:and_10_2.inputB
input[11] => AND_gate:and_11_0.inputB
input[11] => AND_gate:and_11_1.inputB
input[11] => AND_gate:and_11_2.inputB
link_input => AND_gate:and_link_0.inputB
link_input => AND_gate:and_link_1.inputB
link_input => AND_gate:and_link_2.inputB
output[0] <= OR_3_gate:or_3_0.output
output[1] <= OR_3_gate:or_3_1.output
output[2] <= OR_3_gate:or_3_2.output
output[3] <= OR_3_gate:or_3_3.output
output[4] <= OR_3_gate:or_3_4.output
output[5] <= OR_3_gate:or_3_5.output
output[6] <= OR_3_gate:or_3_6.output
output[7] <= OR_3_gate:or_3_7.output
output[8] <= OR_3_gate:or_3_8.output
output[9] <= OR_3_gate:or_3_9.output
output[10] <= OR_3_gate:or_3_10.output
output[11] <= OR_3_gate:or_3_11.output
link_output <= OR_3_gate:or_3_link.output
alu_rot_1 => alu_rot_0.IN0
alu_rot_1 => AND_gate:and_0_1.inputA
alu_rot_1 => AND_gate:and_1_1.inputA
alu_rot_1 => AND_gate:and_2_1.inputA
alu_rot_1 => AND_gate:and_3_1.inputA
alu_rot_1 => AND_gate:and_4_1.inputA
alu_rot_1 => AND_gate:and_5_1.inputA
alu_rot_1 => AND_gate:and_6_1.inputA
alu_rot_1 => AND_gate:and_7_1.inputA
alu_rot_1 => AND_gate:and_8_1.inputA
alu_rot_1 => AND_gate:and_9_1.inputA
alu_rot_1 => AND_gate:and_10_1.inputA
alu_rot_1 => AND_gate:and_11_1.inputA
alu_rot_1 => AND_gate:and_link_1.inputA
alu_rot_2 => alu_rot_0.IN1
alu_rot_2 => AND_gate:and_0_2.inputA
alu_rot_2 => AND_gate:and_1_2.inputA
alu_rot_2 => AND_gate:and_2_2.inputA
alu_rot_2 => AND_gate:and_3_2.inputA
alu_rot_2 => AND_gate:and_4_2.inputA
alu_rot_2 => AND_gate:and_5_2.inputA
alu_rot_2 => AND_gate:and_6_2.inputA
alu_rot_2 => AND_gate:and_7_2.inputA
alu_rot_2 => AND_gate:and_8_2.inputA
alu_rot_2 => AND_gate:and_9_2.inputA
alu_rot_2 => AND_gate:and_10_2.inputA
alu_rot_2 => AND_gate:and_11_2.inputA
alu_rot_2 => AND_gate:and_link_2.inputA


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_0_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_0_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_0_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_1_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_1_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_1_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_2_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_2_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_2_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_3_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_3_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_3_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_4_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_4_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_4_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_5_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_5_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_5_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_6_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_6_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_6_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_7_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_7_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_7_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_8_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_8_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_8_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_9_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_9_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_9_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_10_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_10_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_10_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_11_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_11_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_11_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_link_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_link_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|AND_gate:and_link_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|OR_3_gate:or_3_0
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|OR_3_gate:or_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|OR_3_gate:or_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|OR_3_gate:or_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|OR_3_gate:or_3_4
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|OR_3_gate:or_3_5
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|OR_3_gate:or_3_6
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|OR_3_gate:or_3_7
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|OR_3_gate:or_3_8
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|OR_3_gate:or_3_9
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|OR_3_gate:or_3_10
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|OR_3_gate:or_3_11
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_shifter:alu_rot_0|OR_3_gate:or_3_link
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0
input[0] => OR_gate:or_0.inputA
input[0] => IS_NEG.DATAIN
input[0] => output[0].DATAIN
input[1] => OR_gate:or_0.inputB
input[1] => output[1].DATAIN
input[2] => OR_gate:or_1.inputB
input[2] => output[2].DATAIN
input[3] => OR_gate:or_2.inputB
input[3] => output[3].DATAIN
input[4] => OR_gate:or_3.inputB
input[4] => output[4].DATAIN
input[5] => OR_gate:or_4.inputB
input[5] => output[5].DATAIN
input[6] => OR_gate:or_5.inputB
input[6] => output[6].DATAIN
input[7] => OR_gate:or_6.inputB
input[7] => output[7].DATAIN
input[8] => OR_gate:or_7.inputB
input[8] => output[8].DATAIN
input[9] => OR_gate:or_8.inputB
input[9] => output[9].DATAIN
input[10] => OR_gate:or_9.inputB
input[10] => output[10].DATAIN
input[11] => OR_gate:or_10.inputB
input[11] => output[11].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[11].DB_MAX_OUTPUT_PORT_TYPE
IS_ZERO <= OR_gate:or_10.output
IS_ZERO_LAST <= register_1_bit:register_0.output
IS_NEG <= input[0].DB_MAX_OUTPUT_PORT_TYPE
not_reset => register_1_bit:register_0.not_reset
clk => register_1_bit:register_0.clk


|top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|OR_gate:or_0
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|OR_gate:or_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|OR_gate:or_2
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|OR_gate:or_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|OR_gate:or_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|OR_gate:or_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|OR_gate:or_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|OR_gate:or_7
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|OR_gate:or_8
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|OR_gate:or_9
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|OR_gate:or_10
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0
input => j.IN0
input => k.IN0
output <= ms_jk_ff:ms_jk_ff_0.q
load => j.IN1
load => k.IN1
clk => ms_jk_ff:ms_jk_ff_0.clk
not_reset => ms_jk_ff:ms_jk_ff_0.not_reset


|top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0
j => NAND_3_gate:nand_3_1.inputB
k => NAND_3_gate:nand_3_2.inputB
clk => NAND_3_gate:nand_3_1.inputC
clk => NAND_3_gate:nand_3_2.inputA
clk => NAND_gate:nand_3.inputB
clk => NAND_gate:nand_4.inputA
not_reset => NAND_3_gate:nand_3_3.inputC
q <= NAND_gate:nand_5.output
not_q <= NAND_gate:nand_6.output


|top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_1
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_2
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_1
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_3_gate:nand_3_3
inputA => output.IN0
inputB => output.IN1
inputC => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_3
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_4
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|alu_subsystem:alu_subsystem_0|alu_comparator:alu_comp_0|register_1_bit:register_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_6
inputA => output.IN0
inputB => output.IN1
output <= output.DB_MAX_OUTPUT_PORT_TYPE


