// Seed: 1600755411
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input  id_1,
    input  id_2
);
  logic id_3;
  logic id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  logic id_13;
  logic id_14;
  assign id_11 = 1;
  logic id_15;
  assign id_13 = id_2 ? {id_3, id_3} : 1;
endmodule
