<stg><name>cyclic_prefix_removal</name>


<trans_list>

<trans id="21" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="22" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="23" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="24" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="25" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="26" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
entry:5 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:6 %call_ln0 = call void @cyclic_prefix_removal_Pipeline_VITIS_LOOP_7_1, i64 %in_samples, i64 %out_samples

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="10" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:6 %call_ln0 = call void @cyclic_prefix_removal_Pipeline_VITIS_LOOP_7_1, i64 %in_samples, i64 %out_samples

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="11" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:7 %empty_8 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="12" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:8 %empty_9 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="13" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:9 %call_ln0 = call void @cyclic_prefix_removal_Pipeline_VITIS_LOOP_13_2, i64 %in_samples, i64 %out_samples

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="14" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:9 %call_ln0 = call void @cyclic_prefix_removal_Pipeline_VITIS_LOOP_13_2, i64 %in_samples, i64 %out_samples

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="15" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="16" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_samples, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_samples

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_samples, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_samples

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0">
<![CDATA[
entry:10 %ret_ln17 = ret

]]></Node>
<StgValue><ssdm name="ret_ln17"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="27" name="in_samples" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_samples"/></StgValue>
</port>
<port id="28" name="out_samples" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_samples"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="30" from="_ssdm_op_Wait" to="empty" fromId="29" toId="8">
</dataflow>
<dataflow id="32" from="cyclic_prefix_removal_Pipeline_VITIS_LOOP_7_1" to="call_ln0" fromId="31" toId="9">
</dataflow>
<dataflow id="33" from="in_samples" to="call_ln0" fromId="27" toId="9">
</dataflow>
<dataflow id="34" from="out_samples" to="call_ln0" fromId="28" toId="9">
</dataflow>
<dataflow id="35" from="cyclic_prefix_removal_Pipeline_VITIS_LOOP_7_1" to="call_ln0" fromId="31" toId="10">
</dataflow>
<dataflow id="36" from="in_samples" to="call_ln0" fromId="27" toId="10">
</dataflow>
<dataflow id="37" from="out_samples" to="call_ln0" fromId="28" toId="10">
</dataflow>
<dataflow id="38" from="_ssdm_op_Wait" to="empty_8" fromId="29" toId="11">
</dataflow>
<dataflow id="39" from="_ssdm_op_Wait" to="empty_9" fromId="29" toId="12">
</dataflow>
<dataflow id="41" from="cyclic_prefix_removal_Pipeline_VITIS_LOOP_13_2" to="call_ln0" fromId="40" toId="13">
</dataflow>
<dataflow id="42" from="in_samples" to="call_ln0" fromId="27" toId="13">
</dataflow>
<dataflow id="43" from="out_samples" to="call_ln0" fromId="28" toId="13">
</dataflow>
<dataflow id="44" from="cyclic_prefix_removal_Pipeline_VITIS_LOOP_13_2" to="call_ln0" fromId="40" toId="14">
</dataflow>
<dataflow id="45" from="in_samples" to="call_ln0" fromId="27" toId="14">
</dataflow>
<dataflow id="46" from="out_samples" to="call_ln0" fromId="28" toId="14">
</dataflow>
<dataflow id="48" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="47" toId="15">
</dataflow>
<dataflow id="50" from="empty_2" to="spectopmodule_ln3" fromId="49" toId="15">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="51" toId="16">
</dataflow>
<dataflow id="53" from="in_samples" to="specinterface_ln0" fromId="27" toId="16">
</dataflow>
<dataflow id="55" from="empty" to="specinterface_ln0" fromId="54" toId="16">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="16">
</dataflow>
<dataflow id="58" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="16">
</dataflow>
<dataflow id="60" from="empty_0" to="specinterface_ln0" fromId="59" toId="16">
</dataflow>
<dataflow id="62" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="16">
</dataflow>
<dataflow id="63" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="16">
</dataflow>
<dataflow id="65" from="empty_1" to="specinterface_ln0" fromId="64" toId="16">
</dataflow>
<dataflow id="66" from="empty_1" to="specinterface_ln0" fromId="64" toId="16">
</dataflow>
<dataflow id="67" from="empty_1" to="specinterface_ln0" fromId="64" toId="16">
</dataflow>
<dataflow id="68" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="16">
</dataflow>
<dataflow id="69" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="16">
</dataflow>
<dataflow id="70" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="16">
</dataflow>
<dataflow id="71" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="16">
</dataflow>
<dataflow id="72" from="empty_1" to="specinterface_ln0" fromId="64" toId="16">
</dataflow>
<dataflow id="73" from="empty_1" to="specinterface_ln0" fromId="64" toId="16">
</dataflow>
<dataflow id="75" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="16">
</dataflow>
<dataflow id="76" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="16">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="77" toId="17">
</dataflow>
<dataflow id="79" from="in_samples" to="specbitsmap_ln0" fromId="27" toId="17">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="51" toId="18">
</dataflow>
<dataflow id="81" from="out_samples" to="specinterface_ln0" fromId="28" toId="18">
</dataflow>
<dataflow id="82" from="empty" to="specinterface_ln0" fromId="54" toId="18">
</dataflow>
<dataflow id="83" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="18">
</dataflow>
<dataflow id="84" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="18">
</dataflow>
<dataflow id="85" from="empty_0" to="specinterface_ln0" fromId="59" toId="18">
</dataflow>
<dataflow id="86" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="18">
</dataflow>
<dataflow id="87" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="18">
</dataflow>
<dataflow id="88" from="empty_1" to="specinterface_ln0" fromId="64" toId="18">
</dataflow>
<dataflow id="89" from="empty_1" to="specinterface_ln0" fromId="64" toId="18">
</dataflow>
<dataflow id="90" from="empty_1" to="specinterface_ln0" fromId="64" toId="18">
</dataflow>
<dataflow id="91" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="18">
</dataflow>
<dataflow id="92" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="18">
</dataflow>
<dataflow id="93" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="18">
</dataflow>
<dataflow id="94" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="18">
</dataflow>
<dataflow id="95" from="empty_1" to="specinterface_ln0" fromId="64" toId="18">
</dataflow>
<dataflow id="96" from="empty_1" to="specinterface_ln0" fromId="64" toId="18">
</dataflow>
<dataflow id="97" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="18">
</dataflow>
<dataflow id="98" from="StgValue_61" to="specinterface_ln0" fromId="61" toId="18">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="77" toId="19">
</dataflow>
<dataflow id="100" from="out_samples" to="specbitsmap_ln0" fromId="28" toId="19">
</dataflow>
</dataflows>


</stg>
