=== Log Filtering Information ===
The following patterns were suppressed from tool output:
- Unable to modify prefetchers
- enabling random access
Reason: these are environment-related warnings in WSL2 that do not affect measurement.
================================

=== Environment Information ===
CPU information (lscpu):
Architecture:                         x86_64
CPU op-mode(s):                       32-bit, 64-bit
Address sizes:                        39 bits physical, 48 bits virtual
Byte Order:                           Little Endian
CPU(s):                               16
On-line CPU(s) list:                  0-15
Vendor ID:                            GenuineIntel
Model name:                           11th Gen Intel(R) Core(TM) i7-11850H @ 2.50GHz
CPU family:                           6
Model:                                141
Thread(s) per core:                   2
Core(s) per socket:                   8
Socket(s):                            1
Stepping:                             1
BogoMIPS:                             4992.00
Flags:                                fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 ss ht syscall nx pdpe1gb rdtscp lm constant_tsc arch_perfmon rep_good nopl xtopology cpuid tsc_known_freq pni pclmulqdq ssse3 fma cx16 pdcm pcid sse4_1 sse4_2 movbe popcnt aes xsave avx f16c rdrand hypervisor lahf_lm abm 3dnowprefetch ssbd ibrs ibpb stibp ibrs_enhanced fsgsbase bmi1 avx2 smep bmi2 erms invpcid avx512f avx512dq rdseed adx smap avx512ifma clflushopt clwb avx512cd sha_ni avx512bw avx512vl xsaveopt xsavec xgetbv1 xsaves avx512vbmi umip avx512_vbmi2 gfni vaes vpclmulqdq avx512_vnni avx512_bitalg avx512_vpopcntdq rdpid fsrm avx512_vp2intersect md_clear flush_l1d arch_capabilities
Hypervisor vendor:                    Microsoft
Virtualization type:                  full
L1d cache:                            384 KiB (8 instances)
L1i cache:                            256 KiB (8 instances)
L2 cache:                             10 MiB (8 instances)
L3 cache:                             24 MiB (1 instance)
NUMA node(s):                         1
NUMA node0 CPU(s):                    0-15
Vulnerability Gather data sampling:   Unknown: Dependent on hypervisor status
Vulnerability Itlb multihit:          Not affected
Vulnerability L1tf:                   Not affected
Vulnerability Mds:                    Not affected
Vulnerability Meltdown:               Not affected
Vulnerability Mmio stale data:        Not affected
Vulnerability Reg file data sampling: Not affected
Vulnerability Retbleed:               Mitigation; Enhanced IBRS
Vulnerability Spec rstack overflow:   Not affected
Vulnerability Spec store bypass:      Mitigation; Speculative Store Bypass disabled via prctl
Vulnerability Spectre v1:             Mitigation; usercopy/swapgs barriers and __user pointer sanitization
Vulnerability Spectre v2:             Mitigation; Enhanced / Automatic IBRS; IBPB conditional; RSB filling; PBRSB-eIBRS SW sequence; BHI SW loop, KVM SW loop
Vulnerability Srbds:                  Not affected
Vulnerability Tsx async abort:        Not affected

CPU frequency governor:

Note: CPU frequency scaling managed by Windows Power Options (min/max=99% to prevent turbo).
Governor not directly configurable under WSL2; assumed performance mode.

Tool versions:
MLC version:
Intel(R) Memory Latency Checker - v3.11b
Perf version:
perf version 6.6.87.2.g427645e3db3a
===============================

=== Warm-up Phase (discarded from results) ===
[WARMUP] taskset -c 0 /home/launj/mlc --bandwidth_matrix -b256M -l64
[WARMUP] taskset -c 0 /home/launj/mlc --bandwidth_matrix -b256M -l64 -W6
[WARMUP] taskset -c 0 /home/launj/mlc --bandwidth_matrix -b256M -l64 -W9
[WARMUP] taskset -c 0 /home/launj/mlc --bandwidth_matrix -b256M -l64 -W8
=== End Warm-up ===

[RUN-BW] rep=1, ratio=100W
Command: taskset -c 0 /home/launj/mlc --bandwidth_matrix -b256M -l64 -W6
Intel(R) Memory Latency Checker - v3.11b
Command line parameters: --bandwidth_matrix -b256M -l64 -W6 

Using buffer size of 256.000MiB/thread for reads and an additional 256.000MiB/thread for writes
Measuring Memory Bandwidths between nodes within system 
Bandwidths are in MB/sec (1 MB/sec = 1,000,000 Bytes/sec)
Using all the threads from each core if Hyper-threading is enabled
		Numa node
Numa node	     0	
       0	34828.0	
[RUN-LAT] rep=1, ratio=100W
Command: taskset -c 0 /home/launj/mlc --loaded_latency -b256M -l64 -W6
Intel(R) Memory Latency Checker - v3.11b
Command line parameters: --loaded_latency -b256M -l64 -W6 

Using buffer size of 256.000MiB/thread for reads and an additional 256.000MiB/thread for writes

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	453.56	  35795.3
 00002	360.89	  36713.8
 00008	364.22	  36265.1
 00015	369.81	  35657.0
 00050	 68.32	  19456.5
 00100	 64.38	  13557.3
 00200	 62.62	   8211.9
 00300	 61.11	   6032.7
 00400	 69.95	   4655.8
 00500	 68.62	   3992.9
 00700	 64.81	   3174.2
 01000	 56.17	   2758.6
 01300	 54.92	   2416.5
 01700	 63.51	   1914.0
 02500	 56.37	   1780.3
 03500	 56.46	   1598.1
 05000	 63.47	   1318.3
 09000	 63.01	   1173.9
 20000	 76.36	    911.3
[WARN] No parseable loaded-latency found for this run.
[RUN-BW] rep=1, ratio=100R
Command: taskset -c 0 /home/launj/mlc --bandwidth_matrix -b256M -l64
Intel(R) Memory Latency Checker - v3.11b
Command line parameters: --bandwidth_matrix -b256M -l64 

Using buffer size of 256.000MiB/thread for reads and an additional 256.000MiB/thread for writes
Measuring Memory Bandwidths between nodes within system 
Bandwidths are in MB/sec (1 MB/sec = 1,000,000 Bytes/sec)
Using all the threads from each core if Hyper-threading is enabled
Using Read-only traffic type
		Numa node
Numa node	     0	
       0	43063.3	
[RUN-LAT] rep=1, ratio=100R
Command: taskset -c 0 /home/launj/mlc --loaded_latency -b256M -l64
Intel(R) Memory Latency Checker - v3.11b
Command line parameters: --loaded_latency -b256M -l64 

Using buffer size of 256.000MiB/thread for reads and an additional 256.000MiB/thread for writes

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Using Read-only traffic type
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	271.21	  43375.7
 00002	349.87	  30479.8
 00008	372.37	  27709.3
 00015	346.47	  28515.3
 00050	352.90	  24269.6
 00100	370.23	  23016.7
 00200	236.63	  20162.2
 00300	104.50	  16283.1
 00400	136.72	  11024.8
 00500	 83.16	  10136.1
 00700	 79.28	   8308.5
 01000	 65.04	   6969.5
 01300	 72.16	   4861.5
 01700	 60.88	   4715.3
 02500	 64.95	   3476.0
 03500	 66.44	   2729.4
 05000	 64.65	   2256.5
 09000	 65.64	   1669.9
 20000	 64.57	   1316.1
[WARN] No parseable loaded-latency found for this run.
[RUN-BW] rep=1, ratio=50R50W
Command: taskset -c 0 /home/launj/mlc --bandwidth_matrix -b256M -l64 -W8
Intel(R) Memory Latency Checker - v3.11b
Command line parameters: --bandwidth_matrix -b256M -l64 -W8 

Using buffer size of 256.000MiB/thread for reads and an additional 256.000MiB/thread for writes
Measuring Memory Bandwidths between nodes within system 
Bandwidths are in MB/sec (1 MB/sec = 1,000,000 Bytes/sec)
Using all the threads from each core if Hyper-threading is enabled
		Numa node
Numa node	     0	
       0	35658.9	
[RUN-LAT] rep=1, ratio=50R50W
Command: taskset -c 0 /home/launj/mlc --loaded_latency -b256M -l64 -W8
Intel(R) Memory Latency Checker - v3.11b
Command line parameters: --loaded_latency -b256M -l64 -W8 

Using buffer size of 256.000MiB/thread for reads and an additional 256.000MiB/thread for writes

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	616.10	  36253.8
 00002	608.35	  36316.5
 00008	544.73	  35523.7
 00015	514.82	  33129.4
 00050	428.78	  29406.3
 00100	357.59	  25960.5
 00200	100.34	  22651.6
 00300	116.53	  15185.0
 00400	 93.38	  12962.8
 00500	 78.49	  11410.1
 00700	 83.42	   8114.2
 01000	 77.27	   6244.7
 01300	 80.18	   4970.5
 01700	 75.48	   4128.3
 02500	 60.49	   3604.5
 03500	 61.69	   2865.3
 05000	 64.98	   2238.5
 09000	 68.18	   1641.0
 20000	 64.15	   1316.1
[WARN] No parseable loaded-latency found for this run.
[RUN-BW] rep=1, ratio=70R30W
Command: taskset -c 0 /home/launj/mlc --bandwidth_matrix -b256M -l64 -W9
Intel(R) Memory Latency Checker - v3.11b
Command line parameters: --bandwidth_matrix -b256M -l64 -W9 

Using buffer size of 256.000MiB/thread for reads and an additional 256.000MiB/thread for writes
Measuring Memory Bandwidths between nodes within system 
Bandwidths are in MB/sec (1 MB/sec = 1,000,000 Bytes/sec)
Using all the threads from each core if Hyper-threading is enabled
		Numa node
Numa node	     0	
       0	38070.7	
[RUN-LAT] rep=1, ratio=70R30W
Command: taskset -c 0 /home/launj/mlc --loaded_latency -b256M -l64 -W9
Intel(R) Memory Latency Checker - v3.11b
Command line parameters: --loaded_latency -b256M -l64 -W9 

Using buffer size of 256.000MiB/thread for reads and an additional 256.000MiB/thread for writes

Measuring Loaded Latencies for the system
Using all the threads from each core if Hyper-threading is enabled
Inject	Latency	Bandwidth
Delay	(ns)	MB/sec
==========================
 00000	397.43	  38468.5
 00002	390.35	  38557.8
 00008	390.93	  38118.9
 00015	454.65	  25086.7
 00050	418.50	  23995.8
 00100	382.08	  23511.2
 00200	139.01	  21460.1
 00300	 83.96	  16915.1
 00400	 77.16	  13751.5
 00500	 88.77	  10772.9
 00700	 76.10	   8519.9
 01000	 72.93	   6590.7
 01300	 72.22	   5356.4
 01700	 66.36	   4463.2
 02500	 60.50	   3583.5
 03500	 61.10	   2842.3
 05000	 64.02	   2234.8
 09000	 64.08	   1699.8
 20000	 65.85	   1286.8
[WARN] No parseable loaded-latency found for this run.
