// Seed: 4272774166
module module_0 ();
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    output logic id_2,
    input wor id_3,
    input wire id_4,
    output wire id_5,
    output tri0 id_6,
    output supply1 id_7,
    output wand id_8,
    input tri id_9,
    output tri1 id_10,
    input supply1 id_11
);
  always begin
    id_2 <= 1'd0;
    id_7 = id_9;
  end
  and (id_0, id_11, id_13, id_3, id_4, id_9);
  wire id_13;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0();
endmodule
