/*
 * Copyright (c) 2025, Nicolas Sauzede <nicolas.sauzede@gmail.com>
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * * Redistributions of source code must retain the above copyright notice, this
 *   list of conditions and the following disclaimer.
 *
 * * Redistributions in binary form must reproduce the above copyright notice,
 *   this list of conditions and the following disclaimer in the documentation
 *   and/or other materials provided with the distribution.
 *
 * * Neither the name of the copyright holder nor the names of its
 *   contributors may be used to endorse or promote products derived from
 *   this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
 * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
 * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */
`timescale 1ns / 1ps
`include "../rtl/config.vh"

/*
    Simple LIS3DH SPI stub (STMicroelectronics LIS3DH accelerometer)
*/

module lis3dh_stub (
    input               clk,                    // System clock

    input [15:0]        out_x_resp,
    output              out_x_l_flag,

    input               csn,                    // SPI chip select (active low)
    input               sck,                    // SPI clock
    input               mosi,                   // SPI master out slave in
    output              miso                    // SPI master in slave out
);
`ifdef COSIM
    always @(posedge clk) begin
        $lis3dh_stub(out_x_resp, csn, sck, mosi, miso);
    end
`else
    localparam
        IDLE = 0,
        RECEIVING = 1,
        PROCESSING = 2,
        RESPONDING = 3;
    reg [1:0] state = IDLE;
    reg [7:0] shift_reg = 8'b0;   // Shift register for received data
    reg [7:0] response = 8'b0;    // Response register
    wire [15:0] out_x_resp_ = out_x_resp;
    reg [3:0] bit_count = 4'b0;   // Bit counter
    reg sck_d;          // previous SCK values
    reg csn_d;          // previous CSN values
    reg misoff = 1'b1;
    reg out_x_l_flagff = 1'b0;
    assign miso = state == IDLE ? 1'b1 : misoff;
    assign out_x_l_flag = ~csn ? out_x_l_flagff : 1'b0;

    always @(posedge clk) begin
        // Synchronize inputs to system clock
        sck_d <= sck;
        csn_d <= csn;
        case (state)
            IDLE: begin
                bit_count <= 0;
                shift_reg <= 8'b0;
                misoff <= 1'b1;
                out_x_l_flagff <= 1'b0;
                if (!csn & !sck) begin
                    state <= RECEIVING;
                end
            end
            RECEIVING: begin
                if (sck && !sck_d) begin // Falling edge of SCK
                    shift_reg <= {shift_reg[6:0], mosi};
                    bit_count <= bit_count + 1;
                    if (bit_count == 7) begin
                        state <= PROCESSING;
                    end
                end
            end
            PROCESSING: begin
                if (shift_reg[5:0] == 6'h0F) begin // WHOAMI command (ignore RnW & MnS bits)
                    response <= 8'h33; // LIS3DH WHOAMI response
                end else if (shift_reg[5:0] == 6'h28) begin // OUT_X_L command
                    response <= out_x_resp_[7:0];
                    out_x_l_flagff <= 1'b1;
                end else begin
                    response <= 8'h00; // Default response
                end
                state <= RESPONDING;
                bit_count <= 0;
            end
            RESPONDING: begin
                if (csn) begin
                    state <= IDLE;
                    out_x_l_flagff <= 1'b0;
                end else if (!sck && sck_d) begin // Rising edge of SCK
                    misoff <= response[7];
                    response <= {response[6:0], 1'b0};
                    bit_count <= bit_count + 1;
                    if (bit_count == 7) begin
                        if (out_x_l_flag) begin
                            response <= out_x_resp_[15:8];
                        end else begin
                            response <= 8'h00; // Default response
                        end
                    end
                end
            end
        endcase
    end
`endif
endmodule
