// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "12/21/2023 10:20:25"

// 
// Device: Altera EP4CE15F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module VGA_Top (
	Sys_clk,
	Sys_Rst_n,
	key_in,
	H_sys,
	V_sys,
	Rgb);
input 	Sys_clk;
input 	Sys_Rst_n;
input 	[1:0] key_in;
output 	H_sys;
output 	V_sys;
output 	[15:0] Rgb;

// Design Ports Information
// H_sys	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// V_sys	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rgb[0]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rgb[1]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rgb[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rgb[3]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rgb[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rgb[5]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rgb[6]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rgb[7]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rgb[8]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rgb[9]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rgb[10]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rgb[11]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rgb[12]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rgb[13]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rgb[14]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Rgb[15]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sys_Rst_n	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sys_clk	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key_in[0]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// key_in[1]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \Sys_clk~input_o ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \VGA_Ctrl_inst|Add0~0_combout ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_locked ;
wire \Sys_Rst_n~input_o ;
wire \Rst_n~combout ;
wire \Rst_n~clkctrl_outclk ;
wire \VGA_Ctrl_inst|Add0~1 ;
wire \VGA_Ctrl_inst|Add0~2_combout ;
wire \VGA_Ctrl_inst|Add0~3 ;
wire \VGA_Ctrl_inst|Add0~4_combout ;
wire \VGA_Ctrl_inst|Add0~5 ;
wire \VGA_Ctrl_inst|Add0~6_combout ;
wire \VGA_Ctrl_inst|Add0~7 ;
wire \VGA_Ctrl_inst|Add0~8_combout ;
wire \VGA_Ctrl_inst|Add0~9 ;
wire \VGA_Ctrl_inst|Add0~10_combout ;
wire \VGA_Ctrl_inst|Add0~17 ;
wire \VGA_Ctrl_inst|Add0~18_combout ;
wire \VGA_Ctrl_inst|cnt_h~0_combout ;
wire \VGA_Ctrl_inst|Equal0~1_combout ;
wire \VGA_Ctrl_inst|Equal0~0_combout ;
wire \VGA_Ctrl_inst|Equal0~2_combout ;
wire \VGA_Ctrl_inst|cnt_h~2_combout ;
wire \VGA_Ctrl_inst|Add0~11 ;
wire \VGA_Ctrl_inst|Add0~12_combout ;
wire \VGA_Ctrl_inst|Add0~13 ;
wire \VGA_Ctrl_inst|Add0~14_combout ;
wire \VGA_Ctrl_inst|Add0~15 ;
wire \VGA_Ctrl_inst|Add0~16_combout ;
wire \VGA_Ctrl_inst|cnt_h~1_combout ;
wire \VGA_Ctrl_inst|LessThan4~0_combout ;
wire \VGA_Ctrl_inst|LessThan4~1_combout ;
wire \VGA_Ctrl_inst|Add1~11 ;
wire \VGA_Ctrl_inst|Add1~12_combout ;
wire \VGA_Ctrl_inst|cnt_v[6]~8_combout ;
wire \VGA_Ctrl_inst|Add1~13 ;
wire \VGA_Ctrl_inst|Add1~14_combout ;
wire \VGA_Ctrl_inst|cnt_v[7]~7_combout ;
wire \VGA_Ctrl_inst|Add1~15 ;
wire \VGA_Ctrl_inst|Add1~16_combout ;
wire \VGA_Ctrl_inst|cnt_v[8]~6_combout ;
wire \VGA_Ctrl_inst|Add1~17 ;
wire \VGA_Ctrl_inst|Add1~18_combout ;
wire \VGA_Ctrl_inst|cnt_v[9]~1_combout ;
wire \VGA_Ctrl_inst|Add1~0_combout ;
wire \VGA_Ctrl_inst|cnt_v[0]~10_combout ;
wire \VGA_Ctrl_inst|Add1~1 ;
wire \VGA_Ctrl_inst|Add1~2_combout ;
wire \VGA_Ctrl_inst|cnt_v[1]~2_combout ;
wire \VGA_Ctrl_inst|Add1~3 ;
wire \VGA_Ctrl_inst|Add1~4_combout ;
wire \VGA_Ctrl_inst|cnt_v[2]~4_combout ;
wire \VGA_Ctrl_inst|Add1~5 ;
wire \VGA_Ctrl_inst|Add1~6_combout ;
wire \VGA_Ctrl_inst|cnt_v[3]~3_combout ;
wire \VGA_Ctrl_inst|always1~2_combout ;
wire \VGA_Ctrl_inst|cnt_v[9]~0_combout ;
wire \VGA_Ctrl_inst|Add1~7 ;
wire \VGA_Ctrl_inst|Add1~8_combout ;
wire \VGA_Ctrl_inst|cnt_v[4]~9_combout ;
wire \VGA_Ctrl_inst|Add1~9 ;
wire \VGA_Ctrl_inst|Add1~10_combout ;
wire \VGA_Ctrl_inst|cnt_v[5]~5_combout ;
wire \VGA_Ctrl_inst|always1~0_combout ;
wire \VGA_Ctrl_inst|always1~1_combout ;
wire \VGA_Ctrl_inst|LessThan2~0_combout ;
wire \VGA_Ctrl_inst|LessThan5~0_combout ;
wire \key|cnt[0]~20_combout ;
wire \key|cnt[9]~39 ;
wire \key|cnt[10]~40_combout ;
wire \key|end_cnt~5_combout ;
wire \key|end_cnt~combout ;
wire \key_in[0]~input_o ;
wire \key|key_r0[0]~0_combout ;
wire \key|key_r1[0]~feeder_combout ;
wire \key_in[1]~input_o ;
wire \key|key_r0[1]~1_combout ;
wire \key|key_r2[1]~feeder_combout ;
wire \key|key_r2[0]~feeder_combout ;
wire \key|filter_flag~0_combout ;
wire \key|filter_flag~1_combout ;
wire \key|filter_flag~q ;
wire \key|cnt[10]~41 ;
wire \key|cnt[11]~42_combout ;
wire \key|cnt[11]~43 ;
wire \key|cnt[12]~44_combout ;
wire \key|cnt[12]~45 ;
wire \key|cnt[13]~46_combout ;
wire \key|cnt[13]~47 ;
wire \key|cnt[14]~48_combout ;
wire \key|cnt[14]~49 ;
wire \key|cnt[15]~50_combout ;
wire \key|cnt[15]~51 ;
wire \key|cnt[16]~52_combout ;
wire \key|cnt[16]~53 ;
wire \key|cnt[17]~54_combout ;
wire \key|cnt[17]~55 ;
wire \key|cnt[18]~56_combout ;
wire \key|cnt[18]~57 ;
wire \key|cnt[19]~58_combout ;
wire \key|always2~0_combout ;
wire \key|always2~1_combout ;
wire \key|cnt[0]~21 ;
wire \key|cnt[1]~22_combout ;
wire \key|cnt[1]~23 ;
wire \key|cnt[2]~24_combout ;
wire \key|cnt[2]~25 ;
wire \key|cnt[3]~26_combout ;
wire \key|cnt[3]~27 ;
wire \key|cnt[4]~28_combout ;
wire \key|cnt[4]~29 ;
wire \key|cnt[5]~30_combout ;
wire \key|cnt[5]~31 ;
wire \key|cnt[6]~32_combout ;
wire \key|cnt[6]~33 ;
wire \key|cnt[7]~34_combout ;
wire \key|cnt[7]~35 ;
wire \key|cnt[8]~36_combout ;
wire \key|cnt[8]~37 ;
wire \key|cnt[9]~38_combout ;
wire \key|end_cnt~2_combout ;
wire \key|end_cnt~0_combout ;
wire \key|end_cnt~1_combout ;
wire \key|end_cnt~3_combout ;
wire \key|end_cnt~4_combout ;
wire \key|key_down~1_combout ;
wire \VGA_jpg_inst|jpg~2_combout ;
wire \key|key_down~0_combout ;
wire \VGA_jpg_inst|jpg[3]~3_combout ;
wire \VGA_jpg_inst|jpg~5_combout ;
wire \VGA_jpg_inst|jpg~4_combout ;
wire \VGA_jpg_inst|jpg~0_combout ;
wire \VGA_jpg_inst|jpg~1_combout ;
wire \VGA_jpg_inst|jpg_colour~0_combout ;
wire \VGA_jpg_inst|jpg_colour[9]~1_combout ;
wire \VGA_Ctrl_inst|LessThan2~2_combout ;
wire \VGA_Ctrl_inst|LessThan2~1_combout ;
wire \VGA_Ctrl_inst|LessThan2~3_combout ;
wire \VGA_Ctrl_inst|Rgb_valid~0_combout ;
wire \VGA_Ctrl_inst|Rgb_valid~1_combout ;
wire \VGA_Ctrl_inst|Rgb_valid~2_combout ;
wire \VGA_Ctrl_inst|LessThan3~0_combout ;
wire \VGA_Ctrl_inst|LessThan0~0_combout ;
wire \VGA_Ctrl_inst|LessThan0~1_combout ;
wire \VGA_Ctrl_inst|Rgb_valid~3_combout ;
wire \VGA_Ctrl_inst|Rgb[5]~0_combout ;
wire \VGA_Ctrl_inst|Rgb[10]~1_combout ;
wire \VGA_jpg_inst|jpg_colour[9]~2_combout ;
wire \VGA_Ctrl_inst|Rgb[11]~2_combout ;
wire [1:0] \key|key_down ;
wire [4:0] \PLL_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [19:0] \key|cnt ;
wire [9:0] \VGA_Ctrl_inst|cnt_h ;
wire [9:0] \VGA_Ctrl_inst|cnt_v ;
wire [15:0] \VGA_jpg_inst|jpg_colour ;
wire [1:0] \key|key_r2 ;
wire [3:0] \VGA_jpg_inst|jpg ;
wire [1:0] \key|key_r1 ;
wire [1:0] \key|key_r0 ;

wire [4:0] \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ;

assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X41_Y27_N23
cycloneive_io_obuf \H_sys~output (
	.i(!\VGA_Ctrl_inst|LessThan4~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(H_sys),
	.obar());
// synopsys translate_off
defparam \H_sys~output .bus_hold = "false";
defparam \H_sys~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y27_N16
cycloneive_io_obuf \V_sys~output (
	.i(!\VGA_Ctrl_inst|LessThan5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(V_sys),
	.obar());
// synopsys translate_off
defparam \V_sys~output .bus_hold = "false";
defparam \V_sys~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N9
cycloneive_io_obuf \Rgb[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rgb[0]),
	.obar());
// synopsys translate_off
defparam \Rgb[0]~output .bus_hold = "false";
defparam \Rgb[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N9
cycloneive_io_obuf \Rgb[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rgb[1]),
	.obar());
// synopsys translate_off
defparam \Rgb[1]~output .bus_hold = "false";
defparam \Rgb[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N16
cycloneive_io_obuf \Rgb[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rgb[2]),
	.obar());
// synopsys translate_off
defparam \Rgb[2]~output .bus_hold = "false";
defparam \Rgb[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N16
cycloneive_io_obuf \Rgb[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rgb[3]),
	.obar());
// synopsys translate_off
defparam \Rgb[3]~output .bus_hold = "false";
defparam \Rgb[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N9
cycloneive_io_obuf \Rgb[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rgb[4]),
	.obar());
// synopsys translate_off
defparam \Rgb[4]~output .bus_hold = "false";
defparam \Rgb[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N2
cycloneive_io_obuf \Rgb[5]~output (
	.i(\VGA_Ctrl_inst|Rgb[5]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rgb[5]),
	.obar());
// synopsys translate_off
defparam \Rgb[5]~output .bus_hold = "false";
defparam \Rgb[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cycloneive_io_obuf \Rgb[6]~output (
	.i(\VGA_Ctrl_inst|Rgb[5]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rgb[6]),
	.obar());
// synopsys translate_off
defparam \Rgb[6]~output .bus_hold = "false";
defparam \Rgb[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N16
cycloneive_io_obuf \Rgb[7]~output (
	.i(\VGA_Ctrl_inst|Rgb[5]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rgb[7]),
	.obar());
// synopsys translate_off
defparam \Rgb[7]~output .bus_hold = "false";
defparam \Rgb[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N23
cycloneive_io_obuf \Rgb[8]~output (
	.i(\VGA_Ctrl_inst|Rgb[5]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rgb[8]),
	.obar());
// synopsys translate_off
defparam \Rgb[8]~output .bus_hold = "false";
defparam \Rgb[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y29_N16
cycloneive_io_obuf \Rgb[9]~output (
	.i(\VGA_Ctrl_inst|Rgb[5]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rgb[9]),
	.obar());
// synopsys translate_off
defparam \Rgb[9]~output .bus_hold = "false";
defparam \Rgb[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N30
cycloneive_io_obuf \Rgb[10]~output (
	.i(\VGA_Ctrl_inst|Rgb[10]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rgb[10]),
	.obar());
// synopsys translate_off
defparam \Rgb[10]~output .bus_hold = "false";
defparam \Rgb[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N9
cycloneive_io_obuf \Rgb[11]~output (
	.i(\VGA_Ctrl_inst|Rgb[11]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rgb[11]),
	.obar());
// synopsys translate_off
defparam \Rgb[11]~output .bus_hold = "false";
defparam \Rgb[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y29_N30
cycloneive_io_obuf \Rgb[12]~output (
	.i(\VGA_Ctrl_inst|Rgb[11]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rgb[12]),
	.obar());
// synopsys translate_off
defparam \Rgb[12]~output .bus_hold = "false";
defparam \Rgb[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y29_N2
cycloneive_io_obuf \Rgb[13]~output (
	.i(\VGA_Ctrl_inst|Rgb[11]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rgb[13]),
	.obar());
// synopsys translate_off
defparam \Rgb[13]~output .bus_hold = "false";
defparam \Rgb[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N9
cycloneive_io_obuf \Rgb[14]~output (
	.i(\VGA_Ctrl_inst|Rgb[11]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rgb[14]),
	.obar());
// synopsys translate_off
defparam \Rgb[14]~output .bus_hold = "false";
defparam \Rgb[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N23
cycloneive_io_obuf \Rgb[15]~output (
	.i(\VGA_Ctrl_inst|Rgb[11]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Rgb[15]),
	.obar());
// synopsys translate_off
defparam \Rgb[15]~output .bus_hold = "false";
defparam \Rgb[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N8
cycloneive_io_ibuf \Sys_clk~input (
	.i(Sys_clk),
	.ibar(gnd),
	.o(\Sys_clk~input_o ));
// synopsys translate_off
defparam \Sys_clk~input .bus_hold = "false";
defparam \Sys_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \PLL_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\Sys_clk~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_high = 12;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_low = 12;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 2;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .m = 12;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N8
cycloneive_lcell_comb \VGA_Ctrl_inst|Add0~0 (
// Equation(s):
// \VGA_Ctrl_inst|Add0~0_combout  = \VGA_Ctrl_inst|cnt_h [0] $ (VCC)
// \VGA_Ctrl_inst|Add0~1  = CARRY(\VGA_Ctrl_inst|cnt_h [0])

	.dataa(gnd),
	.datab(\VGA_Ctrl_inst|cnt_h [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|Add0~0_combout ),
	.cout(\VGA_Ctrl_inst|Add0~1 ));
// synopsys translate_off
defparam \VGA_Ctrl_inst|Add0~0 .lut_mask = 16'h33CC;
defparam \VGA_Ctrl_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X21_Y0_N1
cycloneive_io_ibuf \Sys_Rst_n~input (
	.i(Sys_Rst_n),
	.ibar(gnd),
	.o(\Sys_Rst_n~input_o ));
// synopsys translate_off
defparam \Sys_Rst_n~input .bus_hold = "false";
defparam \Sys_Rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y1_N24
cycloneive_lcell_comb Rst_n(
// Equation(s):
// \Rst_n~combout  = (!\Sys_Rst_n~input_o ) # (!\PLL_inst|altpll_component|auto_generated|wire_pll1_locked )

	.dataa(gnd),
	.datab(\PLL_inst|altpll_component|auto_generated|wire_pll1_locked ),
	.datac(\Sys_Rst_n~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Rst_n~combout ),
	.cout());
// synopsys translate_off
defparam Rst_n.lut_mask = 16'h3F3F;
defparam Rst_n.sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \Rst_n~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Rst_n~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Rst_n~clkctrl_outclk ));
// synopsys translate_off
defparam \Rst_n~clkctrl .clock_type = "global clock";
defparam \Rst_n~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X28_Y26_N9
dffeas \VGA_Ctrl_inst|cnt_h[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_Ctrl_inst|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Ctrl_inst|cnt_h [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_h[0] .is_wysiwyg = "true";
defparam \VGA_Ctrl_inst|cnt_h[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N10
cycloneive_lcell_comb \VGA_Ctrl_inst|Add0~2 (
// Equation(s):
// \VGA_Ctrl_inst|Add0~2_combout  = (\VGA_Ctrl_inst|cnt_h [1] & (!\VGA_Ctrl_inst|Add0~1 )) # (!\VGA_Ctrl_inst|cnt_h [1] & ((\VGA_Ctrl_inst|Add0~1 ) # (GND)))
// \VGA_Ctrl_inst|Add0~3  = CARRY((!\VGA_Ctrl_inst|Add0~1 ) # (!\VGA_Ctrl_inst|cnt_h [1]))

	.dataa(\VGA_Ctrl_inst|cnt_h [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_Ctrl_inst|Add0~1 ),
	.combout(\VGA_Ctrl_inst|Add0~2_combout ),
	.cout(\VGA_Ctrl_inst|Add0~3 ));
// synopsys translate_off
defparam \VGA_Ctrl_inst|Add0~2 .lut_mask = 16'h5A5F;
defparam \VGA_Ctrl_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N11
dffeas \VGA_Ctrl_inst|cnt_h[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_Ctrl_inst|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Ctrl_inst|cnt_h [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_h[1] .is_wysiwyg = "true";
defparam \VGA_Ctrl_inst|cnt_h[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N12
cycloneive_lcell_comb \VGA_Ctrl_inst|Add0~4 (
// Equation(s):
// \VGA_Ctrl_inst|Add0~4_combout  = (\VGA_Ctrl_inst|cnt_h [2] & (\VGA_Ctrl_inst|Add0~3  $ (GND))) # (!\VGA_Ctrl_inst|cnt_h [2] & (!\VGA_Ctrl_inst|Add0~3  & VCC))
// \VGA_Ctrl_inst|Add0~5  = CARRY((\VGA_Ctrl_inst|cnt_h [2] & !\VGA_Ctrl_inst|Add0~3 ))

	.dataa(gnd),
	.datab(\VGA_Ctrl_inst|cnt_h [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_Ctrl_inst|Add0~3 ),
	.combout(\VGA_Ctrl_inst|Add0~4_combout ),
	.cout(\VGA_Ctrl_inst|Add0~5 ));
// synopsys translate_off
defparam \VGA_Ctrl_inst|Add0~4 .lut_mask = 16'hC30C;
defparam \VGA_Ctrl_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N13
dffeas \VGA_Ctrl_inst|cnt_h[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_Ctrl_inst|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Ctrl_inst|cnt_h [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_h[2] .is_wysiwyg = "true";
defparam \VGA_Ctrl_inst|cnt_h[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N14
cycloneive_lcell_comb \VGA_Ctrl_inst|Add0~6 (
// Equation(s):
// \VGA_Ctrl_inst|Add0~6_combout  = (\VGA_Ctrl_inst|cnt_h [3] & (!\VGA_Ctrl_inst|Add0~5 )) # (!\VGA_Ctrl_inst|cnt_h [3] & ((\VGA_Ctrl_inst|Add0~5 ) # (GND)))
// \VGA_Ctrl_inst|Add0~7  = CARRY((!\VGA_Ctrl_inst|Add0~5 ) # (!\VGA_Ctrl_inst|cnt_h [3]))

	.dataa(gnd),
	.datab(\VGA_Ctrl_inst|cnt_h [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_Ctrl_inst|Add0~5 ),
	.combout(\VGA_Ctrl_inst|Add0~6_combout ),
	.cout(\VGA_Ctrl_inst|Add0~7 ));
// synopsys translate_off
defparam \VGA_Ctrl_inst|Add0~6 .lut_mask = 16'h3C3F;
defparam \VGA_Ctrl_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N15
dffeas \VGA_Ctrl_inst|cnt_h[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_Ctrl_inst|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Ctrl_inst|cnt_h [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_h[3] .is_wysiwyg = "true";
defparam \VGA_Ctrl_inst|cnt_h[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N16
cycloneive_lcell_comb \VGA_Ctrl_inst|Add0~8 (
// Equation(s):
// \VGA_Ctrl_inst|Add0~8_combout  = (\VGA_Ctrl_inst|cnt_h [4] & (\VGA_Ctrl_inst|Add0~7  $ (GND))) # (!\VGA_Ctrl_inst|cnt_h [4] & (!\VGA_Ctrl_inst|Add0~7  & VCC))
// \VGA_Ctrl_inst|Add0~9  = CARRY((\VGA_Ctrl_inst|cnt_h [4] & !\VGA_Ctrl_inst|Add0~7 ))

	.dataa(gnd),
	.datab(\VGA_Ctrl_inst|cnt_h [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_Ctrl_inst|Add0~7 ),
	.combout(\VGA_Ctrl_inst|Add0~8_combout ),
	.cout(\VGA_Ctrl_inst|Add0~9 ));
// synopsys translate_off
defparam \VGA_Ctrl_inst|Add0~8 .lut_mask = 16'hC30C;
defparam \VGA_Ctrl_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N17
dffeas \VGA_Ctrl_inst|cnt_h[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_Ctrl_inst|Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Ctrl_inst|cnt_h [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_h[4] .is_wysiwyg = "true";
defparam \VGA_Ctrl_inst|cnt_h[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N18
cycloneive_lcell_comb \VGA_Ctrl_inst|Add0~10 (
// Equation(s):
// \VGA_Ctrl_inst|Add0~10_combout  = (\VGA_Ctrl_inst|cnt_h [5] & (!\VGA_Ctrl_inst|Add0~9 )) # (!\VGA_Ctrl_inst|cnt_h [5] & ((\VGA_Ctrl_inst|Add0~9 ) # (GND)))
// \VGA_Ctrl_inst|Add0~11  = CARRY((!\VGA_Ctrl_inst|Add0~9 ) # (!\VGA_Ctrl_inst|cnt_h [5]))

	.dataa(gnd),
	.datab(\VGA_Ctrl_inst|cnt_h [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_Ctrl_inst|Add0~9 ),
	.combout(\VGA_Ctrl_inst|Add0~10_combout ),
	.cout(\VGA_Ctrl_inst|Add0~11 ));
// synopsys translate_off
defparam \VGA_Ctrl_inst|Add0~10 .lut_mask = 16'h3C3F;
defparam \VGA_Ctrl_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N24
cycloneive_lcell_comb \VGA_Ctrl_inst|Add0~16 (
// Equation(s):
// \VGA_Ctrl_inst|Add0~16_combout  = (\VGA_Ctrl_inst|cnt_h [8] & (\VGA_Ctrl_inst|Add0~15  $ (GND))) # (!\VGA_Ctrl_inst|cnt_h [8] & (!\VGA_Ctrl_inst|Add0~15  & VCC))
// \VGA_Ctrl_inst|Add0~17  = CARRY((\VGA_Ctrl_inst|cnt_h [8] & !\VGA_Ctrl_inst|Add0~15 ))

	.dataa(\VGA_Ctrl_inst|cnt_h [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_Ctrl_inst|Add0~15 ),
	.combout(\VGA_Ctrl_inst|Add0~16_combout ),
	.cout(\VGA_Ctrl_inst|Add0~17 ));
// synopsys translate_off
defparam \VGA_Ctrl_inst|Add0~16 .lut_mask = 16'hA50A;
defparam \VGA_Ctrl_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N26
cycloneive_lcell_comb \VGA_Ctrl_inst|Add0~18 (
// Equation(s):
// \VGA_Ctrl_inst|Add0~18_combout  = \VGA_Ctrl_inst|Add0~17  $ (\VGA_Ctrl_inst|cnt_h [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_Ctrl_inst|cnt_h [9]),
	.cin(\VGA_Ctrl_inst|Add0~17 ),
	.combout(\VGA_Ctrl_inst|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|Add0~18 .lut_mask = 16'h0FF0;
defparam \VGA_Ctrl_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N0
cycloneive_lcell_comb \VGA_Ctrl_inst|cnt_h~0 (
// Equation(s):
// \VGA_Ctrl_inst|cnt_h~0_combout  = (\VGA_Ctrl_inst|Add0~18_combout  & !\VGA_Ctrl_inst|Equal0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_Ctrl_inst|Add0~18_combout ),
	.datad(\VGA_Ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|cnt_h~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_h~0 .lut_mask = 16'h00F0;
defparam \VGA_Ctrl_inst|cnt_h~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N1
dffeas \VGA_Ctrl_inst|cnt_h[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_Ctrl_inst|cnt_h~0_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Ctrl_inst|cnt_h [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_h[9] .is_wysiwyg = "true";
defparam \VGA_Ctrl_inst|cnt_h[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N4
cycloneive_lcell_comb \VGA_Ctrl_inst|Equal0~1 (
// Equation(s):
// \VGA_Ctrl_inst|Equal0~1_combout  = (\VGA_Ctrl_inst|cnt_h [8] & (\VGA_Ctrl_inst|cnt_h [2] & (\VGA_Ctrl_inst|cnt_h [3] & \VGA_Ctrl_inst|cnt_h [9])))

	.dataa(\VGA_Ctrl_inst|cnt_h [8]),
	.datab(\VGA_Ctrl_inst|cnt_h [2]),
	.datac(\VGA_Ctrl_inst|cnt_h [3]),
	.datad(\VGA_Ctrl_inst|cnt_h [9]),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|Equal0~1 .lut_mask = 16'h8000;
defparam \VGA_Ctrl_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N30
cycloneive_lcell_comb \VGA_Ctrl_inst|Equal0~0 (
// Equation(s):
// \VGA_Ctrl_inst|Equal0~0_combout  = (!\VGA_Ctrl_inst|cnt_h [6] & (!\VGA_Ctrl_inst|cnt_h [5] & (!\VGA_Ctrl_inst|cnt_h [7] & \VGA_Ctrl_inst|cnt_h [4])))

	.dataa(\VGA_Ctrl_inst|cnt_h [6]),
	.datab(\VGA_Ctrl_inst|cnt_h [5]),
	.datac(\VGA_Ctrl_inst|cnt_h [7]),
	.datad(\VGA_Ctrl_inst|cnt_h [4]),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|Equal0~0 .lut_mask = 16'h0100;
defparam \VGA_Ctrl_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N6
cycloneive_lcell_comb \VGA_Ctrl_inst|Equal0~2 (
// Equation(s):
// \VGA_Ctrl_inst|Equal0~2_combout  = (\VGA_Ctrl_inst|cnt_h [1] & (\VGA_Ctrl_inst|Equal0~1_combout  & (\VGA_Ctrl_inst|Equal0~0_combout  & \VGA_Ctrl_inst|cnt_h [0])))

	.dataa(\VGA_Ctrl_inst|cnt_h [1]),
	.datab(\VGA_Ctrl_inst|Equal0~1_combout ),
	.datac(\VGA_Ctrl_inst|Equal0~0_combout ),
	.datad(\VGA_Ctrl_inst|cnt_h [0]),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|Equal0~2 .lut_mask = 16'h8000;
defparam \VGA_Ctrl_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N2
cycloneive_lcell_comb \VGA_Ctrl_inst|cnt_h~2 (
// Equation(s):
// \VGA_Ctrl_inst|cnt_h~2_combout  = (\VGA_Ctrl_inst|Add0~10_combout  & !\VGA_Ctrl_inst|Equal0~2_combout )

	.dataa(gnd),
	.datab(\VGA_Ctrl_inst|Add0~10_combout ),
	.datac(gnd),
	.datad(\VGA_Ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|cnt_h~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_h~2 .lut_mask = 16'h00CC;
defparam \VGA_Ctrl_inst|cnt_h~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N3
dffeas \VGA_Ctrl_inst|cnt_h[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_Ctrl_inst|cnt_h~2_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Ctrl_inst|cnt_h [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_h[5] .is_wysiwyg = "true";
defparam \VGA_Ctrl_inst|cnt_h[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cycloneive_lcell_comb \VGA_Ctrl_inst|Add0~12 (
// Equation(s):
// \VGA_Ctrl_inst|Add0~12_combout  = (\VGA_Ctrl_inst|cnt_h [6] & (\VGA_Ctrl_inst|Add0~11  $ (GND))) # (!\VGA_Ctrl_inst|cnt_h [6] & (!\VGA_Ctrl_inst|Add0~11  & VCC))
// \VGA_Ctrl_inst|Add0~13  = CARRY((\VGA_Ctrl_inst|cnt_h [6] & !\VGA_Ctrl_inst|Add0~11 ))

	.dataa(\VGA_Ctrl_inst|cnt_h [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_Ctrl_inst|Add0~11 ),
	.combout(\VGA_Ctrl_inst|Add0~12_combout ),
	.cout(\VGA_Ctrl_inst|Add0~13 ));
// synopsys translate_off
defparam \VGA_Ctrl_inst|Add0~12 .lut_mask = 16'hA50A;
defparam \VGA_Ctrl_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N21
dffeas \VGA_Ctrl_inst|cnt_h[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_Ctrl_inst|Add0~12_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Ctrl_inst|cnt_h [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_h[6] .is_wysiwyg = "true";
defparam \VGA_Ctrl_inst|cnt_h[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N22
cycloneive_lcell_comb \VGA_Ctrl_inst|Add0~14 (
// Equation(s):
// \VGA_Ctrl_inst|Add0~14_combout  = (\VGA_Ctrl_inst|cnt_h [7] & (!\VGA_Ctrl_inst|Add0~13 )) # (!\VGA_Ctrl_inst|cnt_h [7] & ((\VGA_Ctrl_inst|Add0~13 ) # (GND)))
// \VGA_Ctrl_inst|Add0~15  = CARRY((!\VGA_Ctrl_inst|Add0~13 ) # (!\VGA_Ctrl_inst|cnt_h [7]))

	.dataa(\VGA_Ctrl_inst|cnt_h [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_Ctrl_inst|Add0~13 ),
	.combout(\VGA_Ctrl_inst|Add0~14_combout ),
	.cout(\VGA_Ctrl_inst|Add0~15 ));
// synopsys translate_off
defparam \VGA_Ctrl_inst|Add0~14 .lut_mask = 16'h5A5F;
defparam \VGA_Ctrl_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N23
dffeas \VGA_Ctrl_inst|cnt_h[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_Ctrl_inst|Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Ctrl_inst|cnt_h [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_h[7] .is_wysiwyg = "true";
defparam \VGA_Ctrl_inst|cnt_h[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N16
cycloneive_lcell_comb \VGA_Ctrl_inst|cnt_h~1 (
// Equation(s):
// \VGA_Ctrl_inst|cnt_h~1_combout  = (\VGA_Ctrl_inst|Add0~16_combout  & !\VGA_Ctrl_inst|Equal0~2_combout )

	.dataa(gnd),
	.datab(\VGA_Ctrl_inst|Add0~16_combout ),
	.datac(gnd),
	.datad(\VGA_Ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|cnt_h~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_h~1 .lut_mask = 16'h00CC;
defparam \VGA_Ctrl_inst|cnt_h~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y26_N17
dffeas \VGA_Ctrl_inst|cnt_h[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_Ctrl_inst|cnt_h~1_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Ctrl_inst|cnt_h [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_h[8] .is_wysiwyg = "true";
defparam \VGA_Ctrl_inst|cnt_h[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N0
cycloneive_lcell_comb \VGA_Ctrl_inst|LessThan4~0 (
// Equation(s):
// \VGA_Ctrl_inst|LessThan4~0_combout  = (\VGA_Ctrl_inst|cnt_h [8]) # ((\VGA_Ctrl_inst|cnt_h [9]) # ((\VGA_Ctrl_inst|cnt_h [5] & \VGA_Ctrl_inst|cnt_h [6])))

	.dataa(\VGA_Ctrl_inst|cnt_h [8]),
	.datab(\VGA_Ctrl_inst|cnt_h [5]),
	.datac(\VGA_Ctrl_inst|cnt_h [9]),
	.datad(\VGA_Ctrl_inst|cnt_h [6]),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|LessThan4~0 .lut_mask = 16'hFEFA;
defparam \VGA_Ctrl_inst|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N2
cycloneive_lcell_comb \VGA_Ctrl_inst|LessThan4~1 (
// Equation(s):
// \VGA_Ctrl_inst|LessThan4~1_combout  = (\VGA_Ctrl_inst|LessThan4~0_combout ) # (\VGA_Ctrl_inst|cnt_h [7])

	.dataa(gnd),
	.datab(\VGA_Ctrl_inst|LessThan4~0_combout ),
	.datac(gnd),
	.datad(\VGA_Ctrl_inst|cnt_h [7]),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|LessThan4~1 .lut_mask = 16'hFFCC;
defparam \VGA_Ctrl_inst|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneive_lcell_comb \VGA_Ctrl_inst|Add1~10 (
// Equation(s):
// \VGA_Ctrl_inst|Add1~10_combout  = (\VGA_Ctrl_inst|cnt_v [5] & (!\VGA_Ctrl_inst|Add1~9 )) # (!\VGA_Ctrl_inst|cnt_v [5] & ((\VGA_Ctrl_inst|Add1~9 ) # (GND)))
// \VGA_Ctrl_inst|Add1~11  = CARRY((!\VGA_Ctrl_inst|Add1~9 ) # (!\VGA_Ctrl_inst|cnt_v [5]))

	.dataa(gnd),
	.datab(\VGA_Ctrl_inst|cnt_v [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_Ctrl_inst|Add1~9 ),
	.combout(\VGA_Ctrl_inst|Add1~10_combout ),
	.cout(\VGA_Ctrl_inst|Add1~11 ));
// synopsys translate_off
defparam \VGA_Ctrl_inst|Add1~10 .lut_mask = 16'h3C3F;
defparam \VGA_Ctrl_inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneive_lcell_comb \VGA_Ctrl_inst|Add1~12 (
// Equation(s):
// \VGA_Ctrl_inst|Add1~12_combout  = (\VGA_Ctrl_inst|cnt_v [6] & (\VGA_Ctrl_inst|Add1~11  $ (GND))) # (!\VGA_Ctrl_inst|cnt_v [6] & (!\VGA_Ctrl_inst|Add1~11  & VCC))
// \VGA_Ctrl_inst|Add1~13  = CARRY((\VGA_Ctrl_inst|cnt_v [6] & !\VGA_Ctrl_inst|Add1~11 ))

	.dataa(gnd),
	.datab(\VGA_Ctrl_inst|cnt_v [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_Ctrl_inst|Add1~11 ),
	.combout(\VGA_Ctrl_inst|Add1~12_combout ),
	.cout(\VGA_Ctrl_inst|Add1~13 ));
// synopsys translate_off
defparam \VGA_Ctrl_inst|Add1~12 .lut_mask = 16'hC30C;
defparam \VGA_Ctrl_inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneive_lcell_comb \VGA_Ctrl_inst|cnt_v[6]~8 (
// Equation(s):
// \VGA_Ctrl_inst|cnt_v[6]~8_combout  = (\VGA_Ctrl_inst|Add1~12_combout  & (((\VGA_Ctrl_inst|cnt_v [6] & !\VGA_Ctrl_inst|Equal0~2_combout )) # (!\VGA_Ctrl_inst|cnt_v[9]~0_combout ))) # (!\VGA_Ctrl_inst|Add1~12_combout  & (((\VGA_Ctrl_inst|cnt_v [6] & 
// !\VGA_Ctrl_inst|Equal0~2_combout ))))

	.dataa(\VGA_Ctrl_inst|Add1~12_combout ),
	.datab(\VGA_Ctrl_inst|cnt_v[9]~0_combout ),
	.datac(\VGA_Ctrl_inst|cnt_v [6]),
	.datad(\VGA_Ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|cnt_v[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_v[6]~8 .lut_mask = 16'h22F2;
defparam \VGA_Ctrl_inst|cnt_v[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N25
dffeas \VGA_Ctrl_inst|cnt_v[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_Ctrl_inst|cnt_v[6]~8_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Ctrl_inst|cnt_v [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_v[6] .is_wysiwyg = "true";
defparam \VGA_Ctrl_inst|cnt_v[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneive_lcell_comb \VGA_Ctrl_inst|Add1~14 (
// Equation(s):
// \VGA_Ctrl_inst|Add1~14_combout  = (\VGA_Ctrl_inst|cnt_v [7] & (!\VGA_Ctrl_inst|Add1~13 )) # (!\VGA_Ctrl_inst|cnt_v [7] & ((\VGA_Ctrl_inst|Add1~13 ) # (GND)))
// \VGA_Ctrl_inst|Add1~15  = CARRY((!\VGA_Ctrl_inst|Add1~13 ) # (!\VGA_Ctrl_inst|cnt_v [7]))

	.dataa(\VGA_Ctrl_inst|cnt_v [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_Ctrl_inst|Add1~13 ),
	.combout(\VGA_Ctrl_inst|Add1~14_combout ),
	.cout(\VGA_Ctrl_inst|Add1~15 ));
// synopsys translate_off
defparam \VGA_Ctrl_inst|Add1~14 .lut_mask = 16'h5A5F;
defparam \VGA_Ctrl_inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneive_lcell_comb \VGA_Ctrl_inst|cnt_v[7]~7 (
// Equation(s):
// \VGA_Ctrl_inst|cnt_v[7]~7_combout  = (\VGA_Ctrl_inst|Equal0~2_combout  & (!\VGA_Ctrl_inst|cnt_v[9]~0_combout  & ((\VGA_Ctrl_inst|Add1~14_combout )))) # (!\VGA_Ctrl_inst|Equal0~2_combout  & ((\VGA_Ctrl_inst|cnt_v [7]) # ((!\VGA_Ctrl_inst|cnt_v[9]~0_combout 
//  & \VGA_Ctrl_inst|Add1~14_combout ))))

	.dataa(\VGA_Ctrl_inst|Equal0~2_combout ),
	.datab(\VGA_Ctrl_inst|cnt_v[9]~0_combout ),
	.datac(\VGA_Ctrl_inst|cnt_v [7]),
	.datad(\VGA_Ctrl_inst|Add1~14_combout ),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|cnt_v[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_v[7]~7 .lut_mask = 16'h7350;
defparam \VGA_Ctrl_inst|cnt_v[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N31
dffeas \VGA_Ctrl_inst|cnt_v[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_Ctrl_inst|cnt_v[7]~7_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Ctrl_inst|cnt_v [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_v[7] .is_wysiwyg = "true";
defparam \VGA_Ctrl_inst|cnt_v[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneive_lcell_comb \VGA_Ctrl_inst|Add1~16 (
// Equation(s):
// \VGA_Ctrl_inst|Add1~16_combout  = (\VGA_Ctrl_inst|cnt_v [8] & (\VGA_Ctrl_inst|Add1~15  $ (GND))) # (!\VGA_Ctrl_inst|cnt_v [8] & (!\VGA_Ctrl_inst|Add1~15  & VCC))
// \VGA_Ctrl_inst|Add1~17  = CARRY((\VGA_Ctrl_inst|cnt_v [8] & !\VGA_Ctrl_inst|Add1~15 ))

	.dataa(gnd),
	.datab(\VGA_Ctrl_inst|cnt_v [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_Ctrl_inst|Add1~15 ),
	.combout(\VGA_Ctrl_inst|Add1~16_combout ),
	.cout(\VGA_Ctrl_inst|Add1~17 ));
// synopsys translate_off
defparam \VGA_Ctrl_inst|Add1~16 .lut_mask = 16'hC30C;
defparam \VGA_Ctrl_inst|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N4
cycloneive_lcell_comb \VGA_Ctrl_inst|cnt_v[8]~6 (
// Equation(s):
// \VGA_Ctrl_inst|cnt_v[8]~6_combout  = (\VGA_Ctrl_inst|Add1~16_combout  & (((\VGA_Ctrl_inst|cnt_v [8] & !\VGA_Ctrl_inst|Equal0~2_combout )) # (!\VGA_Ctrl_inst|cnt_v[9]~0_combout ))) # (!\VGA_Ctrl_inst|Add1~16_combout  & (((\VGA_Ctrl_inst|cnt_v [8] & 
// !\VGA_Ctrl_inst|Equal0~2_combout ))))

	.dataa(\VGA_Ctrl_inst|Add1~16_combout ),
	.datab(\VGA_Ctrl_inst|cnt_v[9]~0_combout ),
	.datac(\VGA_Ctrl_inst|cnt_v [8]),
	.datad(\VGA_Ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|cnt_v[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_v[8]~6 .lut_mask = 16'h22F2;
defparam \VGA_Ctrl_inst|cnt_v[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N5
dffeas \VGA_Ctrl_inst|cnt_v[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_Ctrl_inst|cnt_v[8]~6_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Ctrl_inst|cnt_v [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_v[8] .is_wysiwyg = "true";
defparam \VGA_Ctrl_inst|cnt_v[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneive_lcell_comb \VGA_Ctrl_inst|Add1~18 (
// Equation(s):
// \VGA_Ctrl_inst|Add1~18_combout  = \VGA_Ctrl_inst|Add1~17  $ (\VGA_Ctrl_inst|cnt_v [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_Ctrl_inst|cnt_v [9]),
	.cin(\VGA_Ctrl_inst|Add1~17 ),
	.combout(\VGA_Ctrl_inst|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|Add1~18 .lut_mask = 16'h0FF0;
defparam \VGA_Ctrl_inst|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneive_lcell_comb \VGA_Ctrl_inst|cnt_v[9]~1 (
// Equation(s):
// \VGA_Ctrl_inst|cnt_v[9]~1_combout  = (\VGA_Ctrl_inst|Add1~18_combout  & (((\VGA_Ctrl_inst|cnt_v [9] & !\VGA_Ctrl_inst|Equal0~2_combout )) # (!\VGA_Ctrl_inst|cnt_v[9]~0_combout ))) # (!\VGA_Ctrl_inst|Add1~18_combout  & (((\VGA_Ctrl_inst|cnt_v [9] & 
// !\VGA_Ctrl_inst|Equal0~2_combout ))))

	.dataa(\VGA_Ctrl_inst|Add1~18_combout ),
	.datab(\VGA_Ctrl_inst|cnt_v[9]~0_combout ),
	.datac(\VGA_Ctrl_inst|cnt_v [9]),
	.datad(\VGA_Ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|cnt_v[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_v[9]~1 .lut_mask = 16'h22F2;
defparam \VGA_Ctrl_inst|cnt_v[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N1
dffeas \VGA_Ctrl_inst|cnt_v[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_Ctrl_inst|cnt_v[9]~1_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Ctrl_inst|cnt_v [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_v[9] .is_wysiwyg = "true";
defparam \VGA_Ctrl_inst|cnt_v[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneive_lcell_comb \VGA_Ctrl_inst|Add1~0 (
// Equation(s):
// \VGA_Ctrl_inst|Add1~0_combout  = \VGA_Ctrl_inst|cnt_v [0] $ (VCC)
// \VGA_Ctrl_inst|Add1~1  = CARRY(\VGA_Ctrl_inst|cnt_v [0])

	.dataa(\VGA_Ctrl_inst|cnt_v [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|Add1~0_combout ),
	.cout(\VGA_Ctrl_inst|Add1~1 ));
// synopsys translate_off
defparam \VGA_Ctrl_inst|Add1~0 .lut_mask = 16'h55AA;
defparam \VGA_Ctrl_inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneive_lcell_comb \VGA_Ctrl_inst|cnt_v[0]~10 (
// Equation(s):
// \VGA_Ctrl_inst|cnt_v[0]~10_combout  = (\VGA_Ctrl_inst|Add1~0_combout  & (((\VGA_Ctrl_inst|cnt_v [0] & !\VGA_Ctrl_inst|Equal0~2_combout )) # (!\VGA_Ctrl_inst|cnt_v[9]~0_combout ))) # (!\VGA_Ctrl_inst|Add1~0_combout  & (((\VGA_Ctrl_inst|cnt_v [0] & 
// !\VGA_Ctrl_inst|Equal0~2_combout ))))

	.dataa(\VGA_Ctrl_inst|Add1~0_combout ),
	.datab(\VGA_Ctrl_inst|cnt_v[9]~0_combout ),
	.datac(\VGA_Ctrl_inst|cnt_v [0]),
	.datad(\VGA_Ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|cnt_v[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_v[0]~10 .lut_mask = 16'h22F2;
defparam \VGA_Ctrl_inst|cnt_v[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N7
dffeas \VGA_Ctrl_inst|cnt_v[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_Ctrl_inst|cnt_v[0]~10_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Ctrl_inst|cnt_v [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_v[0] .is_wysiwyg = "true";
defparam \VGA_Ctrl_inst|cnt_v[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneive_lcell_comb \VGA_Ctrl_inst|Add1~2 (
// Equation(s):
// \VGA_Ctrl_inst|Add1~2_combout  = (\VGA_Ctrl_inst|cnt_v [1] & (!\VGA_Ctrl_inst|Add1~1 )) # (!\VGA_Ctrl_inst|cnt_v [1] & ((\VGA_Ctrl_inst|Add1~1 ) # (GND)))
// \VGA_Ctrl_inst|Add1~3  = CARRY((!\VGA_Ctrl_inst|Add1~1 ) # (!\VGA_Ctrl_inst|cnt_v [1]))

	.dataa(gnd),
	.datab(\VGA_Ctrl_inst|cnt_v [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_Ctrl_inst|Add1~1 ),
	.combout(\VGA_Ctrl_inst|Add1~2_combout ),
	.cout(\VGA_Ctrl_inst|Add1~3 ));
// synopsys translate_off
defparam \VGA_Ctrl_inst|Add1~2 .lut_mask = 16'h3C3F;
defparam \VGA_Ctrl_inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneive_lcell_comb \VGA_Ctrl_inst|cnt_v[1]~2 (
// Equation(s):
// \VGA_Ctrl_inst|cnt_v[1]~2_combout  = (\VGA_Ctrl_inst|Add1~2_combout  & (((\VGA_Ctrl_inst|cnt_v [1] & !\VGA_Ctrl_inst|Equal0~2_combout )) # (!\VGA_Ctrl_inst|cnt_v[9]~0_combout ))) # (!\VGA_Ctrl_inst|Add1~2_combout  & (((\VGA_Ctrl_inst|cnt_v [1] & 
// !\VGA_Ctrl_inst|Equal0~2_combout ))))

	.dataa(\VGA_Ctrl_inst|Add1~2_combout ),
	.datab(\VGA_Ctrl_inst|cnt_v[9]~0_combout ),
	.datac(\VGA_Ctrl_inst|cnt_v [1]),
	.datad(\VGA_Ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|cnt_v[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_v[1]~2 .lut_mask = 16'h22F2;
defparam \VGA_Ctrl_inst|cnt_v[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N9
dffeas \VGA_Ctrl_inst|cnt_v[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_Ctrl_inst|cnt_v[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Ctrl_inst|cnt_v [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_v[1] .is_wysiwyg = "true";
defparam \VGA_Ctrl_inst|cnt_v[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneive_lcell_comb \VGA_Ctrl_inst|Add1~4 (
// Equation(s):
// \VGA_Ctrl_inst|Add1~4_combout  = (\VGA_Ctrl_inst|cnt_v [2] & (\VGA_Ctrl_inst|Add1~3  $ (GND))) # (!\VGA_Ctrl_inst|cnt_v [2] & (!\VGA_Ctrl_inst|Add1~3  & VCC))
// \VGA_Ctrl_inst|Add1~5  = CARRY((\VGA_Ctrl_inst|cnt_v [2] & !\VGA_Ctrl_inst|Add1~3 ))

	.dataa(gnd),
	.datab(\VGA_Ctrl_inst|cnt_v [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_Ctrl_inst|Add1~3 ),
	.combout(\VGA_Ctrl_inst|Add1~4_combout ),
	.cout(\VGA_Ctrl_inst|Add1~5 ));
// synopsys translate_off
defparam \VGA_Ctrl_inst|Add1~4 .lut_mask = 16'hC30C;
defparam \VGA_Ctrl_inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneive_lcell_comb \VGA_Ctrl_inst|cnt_v[2]~4 (
// Equation(s):
// \VGA_Ctrl_inst|cnt_v[2]~4_combout  = (\VGA_Ctrl_inst|Equal0~2_combout  & (\VGA_Ctrl_inst|Add1~4_combout  & ((!\VGA_Ctrl_inst|cnt_v[9]~0_combout )))) # (!\VGA_Ctrl_inst|Equal0~2_combout  & ((\VGA_Ctrl_inst|cnt_v [2]) # ((\VGA_Ctrl_inst|Add1~4_combout  & 
// !\VGA_Ctrl_inst|cnt_v[9]~0_combout ))))

	.dataa(\VGA_Ctrl_inst|Equal0~2_combout ),
	.datab(\VGA_Ctrl_inst|Add1~4_combout ),
	.datac(\VGA_Ctrl_inst|cnt_v [2]),
	.datad(\VGA_Ctrl_inst|cnt_v[9]~0_combout ),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|cnt_v[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_v[2]~4 .lut_mask = 16'h50DC;
defparam \VGA_Ctrl_inst|cnt_v[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N3
dffeas \VGA_Ctrl_inst|cnt_v[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_Ctrl_inst|cnt_v[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Ctrl_inst|cnt_v [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_v[2] .is_wysiwyg = "true";
defparam \VGA_Ctrl_inst|cnt_v[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneive_lcell_comb \VGA_Ctrl_inst|Add1~6 (
// Equation(s):
// \VGA_Ctrl_inst|Add1~6_combout  = (\VGA_Ctrl_inst|cnt_v [3] & (!\VGA_Ctrl_inst|Add1~5 )) # (!\VGA_Ctrl_inst|cnt_v [3] & ((\VGA_Ctrl_inst|Add1~5 ) # (GND)))
// \VGA_Ctrl_inst|Add1~7  = CARRY((!\VGA_Ctrl_inst|Add1~5 ) # (!\VGA_Ctrl_inst|cnt_v [3]))

	.dataa(gnd),
	.datab(\VGA_Ctrl_inst|cnt_v [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_Ctrl_inst|Add1~5 ),
	.combout(\VGA_Ctrl_inst|Add1~6_combout ),
	.cout(\VGA_Ctrl_inst|Add1~7 ));
// synopsys translate_off
defparam \VGA_Ctrl_inst|Add1~6 .lut_mask = 16'h3C3F;
defparam \VGA_Ctrl_inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneive_lcell_comb \VGA_Ctrl_inst|cnt_v[3]~3 (
// Equation(s):
// \VGA_Ctrl_inst|cnt_v[3]~3_combout  = (\VGA_Ctrl_inst|Equal0~2_combout  & (\VGA_Ctrl_inst|Add1~6_combout  & ((!\VGA_Ctrl_inst|cnt_v[9]~0_combout )))) # (!\VGA_Ctrl_inst|Equal0~2_combout  & ((\VGA_Ctrl_inst|cnt_v [3]) # ((\VGA_Ctrl_inst|Add1~6_combout  & 
// !\VGA_Ctrl_inst|cnt_v[9]~0_combout ))))

	.dataa(\VGA_Ctrl_inst|Equal0~2_combout ),
	.datab(\VGA_Ctrl_inst|Add1~6_combout ),
	.datac(\VGA_Ctrl_inst|cnt_v [3]),
	.datad(\VGA_Ctrl_inst|cnt_v[9]~0_combout ),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|cnt_v[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_v[3]~3 .lut_mask = 16'h50DC;
defparam \VGA_Ctrl_inst|cnt_v[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N11
dffeas \VGA_Ctrl_inst|cnt_v[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_Ctrl_inst|cnt_v[3]~3_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Ctrl_inst|cnt_v [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_v[3] .is_wysiwyg = "true";
defparam \VGA_Ctrl_inst|cnt_v[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneive_lcell_comb \VGA_Ctrl_inst|always1~2 (
// Equation(s):
// \VGA_Ctrl_inst|always1~2_combout  = (\VGA_Ctrl_inst|cnt_v [9] & (\VGA_Ctrl_inst|cnt_v [2] & (!\VGA_Ctrl_inst|cnt_v [1] & \VGA_Ctrl_inst|cnt_v [3])))

	.dataa(\VGA_Ctrl_inst|cnt_v [9]),
	.datab(\VGA_Ctrl_inst|cnt_v [2]),
	.datac(\VGA_Ctrl_inst|cnt_v [1]),
	.datad(\VGA_Ctrl_inst|cnt_v [3]),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|always1~2 .lut_mask = 16'h0800;
defparam \VGA_Ctrl_inst|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneive_lcell_comb \VGA_Ctrl_inst|cnt_v[9]~0 (
// Equation(s):
// \VGA_Ctrl_inst|cnt_v[9]~0_combout  = ((\VGA_Ctrl_inst|always1~1_combout  & (\VGA_Ctrl_inst|always1~2_combout  & !\VGA_Ctrl_inst|cnt_v [0]))) # (!\VGA_Ctrl_inst|Equal0~2_combout )

	.dataa(\VGA_Ctrl_inst|always1~1_combout ),
	.datab(\VGA_Ctrl_inst|always1~2_combout ),
	.datac(\VGA_Ctrl_inst|cnt_v [0]),
	.datad(\VGA_Ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|cnt_v[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_v[9]~0 .lut_mask = 16'h08FF;
defparam \VGA_Ctrl_inst|cnt_v[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneive_lcell_comb \VGA_Ctrl_inst|Add1~8 (
// Equation(s):
// \VGA_Ctrl_inst|Add1~8_combout  = (\VGA_Ctrl_inst|cnt_v [4] & (\VGA_Ctrl_inst|Add1~7  $ (GND))) # (!\VGA_Ctrl_inst|cnt_v [4] & (!\VGA_Ctrl_inst|Add1~7  & VCC))
// \VGA_Ctrl_inst|Add1~9  = CARRY((\VGA_Ctrl_inst|cnt_v [4] & !\VGA_Ctrl_inst|Add1~7 ))

	.dataa(gnd),
	.datab(\VGA_Ctrl_inst|cnt_v [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\VGA_Ctrl_inst|Add1~7 ),
	.combout(\VGA_Ctrl_inst|Add1~8_combout ),
	.cout(\VGA_Ctrl_inst|Add1~9 ));
// synopsys translate_off
defparam \VGA_Ctrl_inst|Add1~8 .lut_mask = 16'hC30C;
defparam \VGA_Ctrl_inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneive_lcell_comb \VGA_Ctrl_inst|cnt_v[4]~9 (
// Equation(s):
// \VGA_Ctrl_inst|cnt_v[4]~9_combout  = (\VGA_Ctrl_inst|Equal0~2_combout  & (!\VGA_Ctrl_inst|cnt_v[9]~0_combout  & ((\VGA_Ctrl_inst|Add1~8_combout )))) # (!\VGA_Ctrl_inst|Equal0~2_combout  & ((\VGA_Ctrl_inst|cnt_v [4]) # ((!\VGA_Ctrl_inst|cnt_v[9]~0_combout  
// & \VGA_Ctrl_inst|Add1~8_combout ))))

	.dataa(\VGA_Ctrl_inst|Equal0~2_combout ),
	.datab(\VGA_Ctrl_inst|cnt_v[9]~0_combout ),
	.datac(\VGA_Ctrl_inst|cnt_v [4]),
	.datad(\VGA_Ctrl_inst|Add1~8_combout ),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|cnt_v[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_v[4]~9 .lut_mask = 16'h7350;
defparam \VGA_Ctrl_inst|cnt_v[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y23_N1
dffeas \VGA_Ctrl_inst|cnt_v[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_Ctrl_inst|cnt_v[4]~9_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Ctrl_inst|cnt_v [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_v[4] .is_wysiwyg = "true";
defparam \VGA_Ctrl_inst|cnt_v[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneive_lcell_comb \VGA_Ctrl_inst|cnt_v[5]~5 (
// Equation(s):
// \VGA_Ctrl_inst|cnt_v[5]~5_combout  = (\VGA_Ctrl_inst|Add1~10_combout  & (((\VGA_Ctrl_inst|cnt_v [5] & !\VGA_Ctrl_inst|Equal0~2_combout )) # (!\VGA_Ctrl_inst|cnt_v[9]~0_combout ))) # (!\VGA_Ctrl_inst|Add1~10_combout  & (((\VGA_Ctrl_inst|cnt_v [5] & 
// !\VGA_Ctrl_inst|Equal0~2_combout ))))

	.dataa(\VGA_Ctrl_inst|Add1~10_combout ),
	.datab(\VGA_Ctrl_inst|cnt_v[9]~0_combout ),
	.datac(\VGA_Ctrl_inst|cnt_v [5]),
	.datad(\VGA_Ctrl_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|cnt_v[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_v[5]~5 .lut_mask = 16'h22F2;
defparam \VGA_Ctrl_inst|cnt_v[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N31
dffeas \VGA_Ctrl_inst|cnt_v[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_Ctrl_inst|cnt_v[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Ctrl_inst|cnt_v [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Ctrl_inst|cnt_v[5] .is_wysiwyg = "true";
defparam \VGA_Ctrl_inst|cnt_v[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneive_lcell_comb \VGA_Ctrl_inst|always1~0 (
// Equation(s):
// \VGA_Ctrl_inst|always1~0_combout  = (!\VGA_Ctrl_inst|cnt_v [5] & (!\VGA_Ctrl_inst|cnt_v [6] & (!\VGA_Ctrl_inst|cnt_v [7] & !\VGA_Ctrl_inst|cnt_v [8])))

	.dataa(\VGA_Ctrl_inst|cnt_v [5]),
	.datab(\VGA_Ctrl_inst|cnt_v [6]),
	.datac(\VGA_Ctrl_inst|cnt_v [7]),
	.datad(\VGA_Ctrl_inst|cnt_v [8]),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|always1~0 .lut_mask = 16'h0001;
defparam \VGA_Ctrl_inst|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneive_lcell_comb \VGA_Ctrl_inst|always1~1 (
// Equation(s):
// \VGA_Ctrl_inst|always1~1_combout  = (\VGA_Ctrl_inst|always1~0_combout  & !\VGA_Ctrl_inst|cnt_v [4])

	.dataa(gnd),
	.datab(\VGA_Ctrl_inst|always1~0_combout ),
	.datac(gnd),
	.datad(\VGA_Ctrl_inst|cnt_v [4]),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|always1~1 .lut_mask = 16'h00CC;
defparam \VGA_Ctrl_inst|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneive_lcell_comb \VGA_Ctrl_inst|LessThan2~0 (
// Equation(s):
// \VGA_Ctrl_inst|LessThan2~0_combout  = (!\VGA_Ctrl_inst|cnt_v [3] & !\VGA_Ctrl_inst|cnt_v [2])

	.dataa(\VGA_Ctrl_inst|cnt_v [3]),
	.datab(gnd),
	.datac(\VGA_Ctrl_inst|cnt_v [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|LessThan2~0 .lut_mask = 16'h0505;
defparam \VGA_Ctrl_inst|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneive_lcell_comb \VGA_Ctrl_inst|LessThan5~0 (
// Equation(s):
// \VGA_Ctrl_inst|LessThan5~0_combout  = (((\VGA_Ctrl_inst|cnt_v [1]) # (\VGA_Ctrl_inst|cnt_v [9])) # (!\VGA_Ctrl_inst|LessThan2~0_combout )) # (!\VGA_Ctrl_inst|always1~1_combout )

	.dataa(\VGA_Ctrl_inst|always1~1_combout ),
	.datab(\VGA_Ctrl_inst|LessThan2~0_combout ),
	.datac(\VGA_Ctrl_inst|cnt_v [1]),
	.datad(\VGA_Ctrl_inst|cnt_v [9]),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|LessThan5~0 .lut_mask = 16'hFFF7;
defparam \VGA_Ctrl_inst|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N12
cycloneive_lcell_comb \key|cnt[0]~20 (
// Equation(s):
// \key|cnt[0]~20_combout  = \key|cnt [0] $ (VCC)
// \key|cnt[0]~21  = CARRY(\key|cnt [0])

	.dataa(\key|cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\key|cnt[0]~20_combout ),
	.cout(\key|cnt[0]~21 ));
// synopsys translate_off
defparam \key|cnt[0]~20 .lut_mask = 16'h55AA;
defparam \key|cnt[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N30
cycloneive_lcell_comb \key|cnt[9]~38 (
// Equation(s):
// \key|cnt[9]~38_combout  = (\key|cnt [9] & (!\key|cnt[8]~37 )) # (!\key|cnt [9] & ((\key|cnt[8]~37 ) # (GND)))
// \key|cnt[9]~39  = CARRY((!\key|cnt[8]~37 ) # (!\key|cnt [9]))

	.dataa(\key|cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key|cnt[8]~37 ),
	.combout(\key|cnt[9]~38_combout ),
	.cout(\key|cnt[9]~39 ));
// synopsys translate_off
defparam \key|cnt[9]~38 .lut_mask = 16'h5A5F;
defparam \key|cnt[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N0
cycloneive_lcell_comb \key|cnt[10]~40 (
// Equation(s):
// \key|cnt[10]~40_combout  = (\key|cnt [10] & (\key|cnt[9]~39  $ (GND))) # (!\key|cnt [10] & (!\key|cnt[9]~39  & VCC))
// \key|cnt[10]~41  = CARRY((\key|cnt [10] & !\key|cnt[9]~39 ))

	.dataa(gnd),
	.datab(\key|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key|cnt[9]~39 ),
	.combout(\key|cnt[10]~40_combout ),
	.cout(\key|cnt[10]~41 ));
// synopsys translate_off
defparam \key|cnt[10]~40 .lut_mask = 16'hC30C;
defparam \key|cnt[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N26
cycloneive_lcell_comb \key|end_cnt~5 (
// Equation(s):
// \key|end_cnt~5_combout  = (!\key|cnt [15] & (\key|cnt [18] & (\key|cnt [17] & \key|cnt [16])))

	.dataa(\key|cnt [15]),
	.datab(\key|cnt [18]),
	.datac(\key|cnt [17]),
	.datad(\key|cnt [16]),
	.cin(gnd),
	.combout(\key|end_cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \key|end_cnt~5 .lut_mask = 16'h4000;
defparam \key|end_cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N20
cycloneive_lcell_comb \key|end_cnt (
// Equation(s):
// \key|end_cnt~combout  = (\key|end_cnt~4_combout  & (\key|cnt [19] & \key|end_cnt~5_combout ))

	.dataa(\key|end_cnt~4_combout ),
	.datab(\key|cnt [19]),
	.datac(\key|end_cnt~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\key|end_cnt~combout ),
	.cout());
// synopsys translate_off
defparam \key|end_cnt .lut_mask = 16'h8080;
defparam \key|end_cnt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N22
cycloneive_io_ibuf \key_in[0]~input (
	.i(key_in[0]),
	.ibar(gnd),
	.o(\key_in[0]~input_o ));
// synopsys translate_off
defparam \key_in[0]~input .bus_hold = "false";
defparam \key_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N20
cycloneive_lcell_comb \key|key_r0[0]~0 (
// Equation(s):
// \key|key_r0[0]~0_combout  = !\key_in[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_in[0]~input_o ),
	.cin(gnd),
	.combout(\key|key_r0[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \key|key_r0[0]~0 .lut_mask = 16'h00FF;
defparam \key|key_r0[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y1_N21
dffeas \key|key_r0[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|key_r0[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|key_r0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \key|key_r0[0] .is_wysiwyg = "true";
defparam \key|key_r0[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N12
cycloneive_lcell_comb \key|key_r1[0]~feeder (
// Equation(s):
// \key|key_r1[0]~feeder_combout  = \key|key_r0 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key|key_r0 [0]),
	.cin(gnd),
	.combout(\key|key_r1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key|key_r1[0]~feeder .lut_mask = 16'hFF00;
defparam \key|key_r1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y1_N13
dffeas \key|key_r1[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|key_r1[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|key_r1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \key|key_r1[0] .is_wysiwyg = "true";
defparam \key|key_r1[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cycloneive_io_ibuf \key_in[1]~input (
	.i(key_in[1]),
	.ibar(gnd),
	.o(\key_in[1]~input_o ));
// synopsys translate_off
defparam \key_in[1]~input .bus_hold = "false";
defparam \key_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N22
cycloneive_lcell_comb \key|key_r0[1]~1 (
// Equation(s):
// \key|key_r0[1]~1_combout  = !\key_in[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key_in[1]~input_o ),
	.cin(gnd),
	.combout(\key|key_r0[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \key|key_r0[1]~1 .lut_mask = 16'h00FF;
defparam \key|key_r0[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y1_N23
dffeas \key|key_r0[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|key_r0[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|key_r0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \key|key_r0[1] .is_wysiwyg = "true";
defparam \key|key_r0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y1_N7
dffeas \key|key_r1[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\key|key_r0 [1]),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|key_r1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \key|key_r1[1] .is_wysiwyg = "true";
defparam \key|key_r1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N0
cycloneive_lcell_comb \key|key_r2[1]~feeder (
// Equation(s):
// \key|key_r2[1]~feeder_combout  = \key|key_r1 [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key|key_r1 [1]),
	.cin(gnd),
	.combout(\key|key_r2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key|key_r2[1]~feeder .lut_mask = 16'hFF00;
defparam \key|key_r2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y1_N1
dffeas \key|key_r2[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|key_r2[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|key_r2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \key|key_r2[1] .is_wysiwyg = "true";
defparam \key|key_r2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N2
cycloneive_lcell_comb \key|key_r2[0]~feeder (
// Equation(s):
// \key|key_r2[0]~feeder_combout  = \key|key_r1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key|key_r1 [0]),
	.cin(gnd),
	.combout(\key|key_r2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \key|key_r2[0]~feeder .lut_mask = 16'hFF00;
defparam \key|key_r2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y1_N3
dffeas \key|key_r2[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|key_r2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|key_r2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \key|key_r2[0] .is_wysiwyg = "true";
defparam \key|key_r2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N16
cycloneive_lcell_comb \key|filter_flag~0 (
// Equation(s):
// \key|filter_flag~0_combout  = (\key|key_r1 [0] & (((!\key|key_r2 [1] & \key|key_r1 [1])) # (!\key|key_r2 [0]))) # (!\key|key_r1 [0] & (!\key|key_r2 [1] & ((\key|key_r1 [1]))))

	.dataa(\key|key_r1 [0]),
	.datab(\key|key_r2 [1]),
	.datac(\key|key_r2 [0]),
	.datad(\key|key_r1 [1]),
	.cin(gnd),
	.combout(\key|filter_flag~0_combout ),
	.cout());
// synopsys translate_off
defparam \key|filter_flag~0 .lut_mask = 16'h3B0A;
defparam \key|filter_flag~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N8
cycloneive_lcell_comb \key|filter_flag~1 (
// Equation(s):
// \key|filter_flag~1_combout  = (\key|filter_flag~0_combout ) # ((!\key|end_cnt~combout  & \key|filter_flag~q ))

	.dataa(gnd),
	.datab(\key|end_cnt~combout ),
	.datac(\key|filter_flag~q ),
	.datad(\key|filter_flag~0_combout ),
	.cin(gnd),
	.combout(\key|filter_flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \key|filter_flag~1 .lut_mask = 16'hFF30;
defparam \key|filter_flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N9
dffeas \key|filter_flag (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|filter_flag~1_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|filter_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \key|filter_flag .is_wysiwyg = "true";
defparam \key|filter_flag .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y12_N1
dffeas \key|cnt[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|cnt[10]~40_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\key|always2~1_combout ),
	.sload(gnd),
	.ena(\key|filter_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \key|cnt[10] .is_wysiwyg = "true";
defparam \key|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N2
cycloneive_lcell_comb \key|cnt[11]~42 (
// Equation(s):
// \key|cnt[11]~42_combout  = (\key|cnt [11] & (!\key|cnt[10]~41 )) # (!\key|cnt [11] & ((\key|cnt[10]~41 ) # (GND)))
// \key|cnt[11]~43  = CARRY((!\key|cnt[10]~41 ) # (!\key|cnt [11]))

	.dataa(gnd),
	.datab(\key|cnt [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key|cnt[10]~41 ),
	.combout(\key|cnt[11]~42_combout ),
	.cout(\key|cnt[11]~43 ));
// synopsys translate_off
defparam \key|cnt[11]~42 .lut_mask = 16'h3C3F;
defparam \key|cnt[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y12_N3
dffeas \key|cnt[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|cnt[11]~42_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\key|always2~1_combout ),
	.sload(gnd),
	.ena(\key|filter_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \key|cnt[11] .is_wysiwyg = "true";
defparam \key|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N4
cycloneive_lcell_comb \key|cnt[12]~44 (
// Equation(s):
// \key|cnt[12]~44_combout  = (\key|cnt [12] & (\key|cnt[11]~43  $ (GND))) # (!\key|cnt [12] & (!\key|cnt[11]~43  & VCC))
// \key|cnt[12]~45  = CARRY((\key|cnt [12] & !\key|cnt[11]~43 ))

	.dataa(gnd),
	.datab(\key|cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key|cnt[11]~43 ),
	.combout(\key|cnt[12]~44_combout ),
	.cout(\key|cnt[12]~45 ));
// synopsys translate_off
defparam \key|cnt[12]~44 .lut_mask = 16'hC30C;
defparam \key|cnt[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y12_N5
dffeas \key|cnt[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|cnt[12]~44_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\key|always2~1_combout ),
	.sload(gnd),
	.ena(\key|filter_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \key|cnt[12] .is_wysiwyg = "true";
defparam \key|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N6
cycloneive_lcell_comb \key|cnt[13]~46 (
// Equation(s):
// \key|cnt[13]~46_combout  = (\key|cnt [13] & (!\key|cnt[12]~45 )) # (!\key|cnt [13] & ((\key|cnt[12]~45 ) # (GND)))
// \key|cnt[13]~47  = CARRY((!\key|cnt[12]~45 ) # (!\key|cnt [13]))

	.dataa(\key|cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key|cnt[12]~45 ),
	.combout(\key|cnt[13]~46_combout ),
	.cout(\key|cnt[13]~47 ));
// synopsys translate_off
defparam \key|cnt[13]~46 .lut_mask = 16'h5A5F;
defparam \key|cnt[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y12_N7
dffeas \key|cnt[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|cnt[13]~46_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\key|always2~1_combout ),
	.sload(gnd),
	.ena(\key|filter_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \key|cnt[13] .is_wysiwyg = "true";
defparam \key|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N8
cycloneive_lcell_comb \key|cnt[14]~48 (
// Equation(s):
// \key|cnt[14]~48_combout  = (\key|cnt [14] & (\key|cnt[13]~47  $ (GND))) # (!\key|cnt [14] & (!\key|cnt[13]~47  & VCC))
// \key|cnt[14]~49  = CARRY((\key|cnt [14] & !\key|cnt[13]~47 ))

	.dataa(gnd),
	.datab(\key|cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key|cnt[13]~47 ),
	.combout(\key|cnt[14]~48_combout ),
	.cout(\key|cnt[14]~49 ));
// synopsys translate_off
defparam \key|cnt[14]~48 .lut_mask = 16'hC30C;
defparam \key|cnt[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y12_N9
dffeas \key|cnt[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|cnt[14]~48_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\key|always2~1_combout ),
	.sload(gnd),
	.ena(\key|filter_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \key|cnt[14] .is_wysiwyg = "true";
defparam \key|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N10
cycloneive_lcell_comb \key|cnt[15]~50 (
// Equation(s):
// \key|cnt[15]~50_combout  = (\key|cnt [15] & (!\key|cnt[14]~49 )) # (!\key|cnt [15] & ((\key|cnt[14]~49 ) # (GND)))
// \key|cnt[15]~51  = CARRY((!\key|cnt[14]~49 ) # (!\key|cnt [15]))

	.dataa(\key|cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key|cnt[14]~49 ),
	.combout(\key|cnt[15]~50_combout ),
	.cout(\key|cnt[15]~51 ));
// synopsys translate_off
defparam \key|cnt[15]~50 .lut_mask = 16'h5A5F;
defparam \key|cnt[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y12_N11
dffeas \key|cnt[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|cnt[15]~50_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\key|always2~1_combout ),
	.sload(gnd),
	.ena(\key|filter_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \key|cnt[15] .is_wysiwyg = "true";
defparam \key|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N12
cycloneive_lcell_comb \key|cnt[16]~52 (
// Equation(s):
// \key|cnt[16]~52_combout  = (\key|cnt [16] & (\key|cnt[15]~51  $ (GND))) # (!\key|cnt [16] & (!\key|cnt[15]~51  & VCC))
// \key|cnt[16]~53  = CARRY((\key|cnt [16] & !\key|cnt[15]~51 ))

	.dataa(\key|cnt [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key|cnt[15]~51 ),
	.combout(\key|cnt[16]~52_combout ),
	.cout(\key|cnt[16]~53 ));
// synopsys translate_off
defparam \key|cnt[16]~52 .lut_mask = 16'hA50A;
defparam \key|cnt[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y12_N13
dffeas \key|cnt[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|cnt[16]~52_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\key|always2~1_combout ),
	.sload(gnd),
	.ena(\key|filter_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \key|cnt[16] .is_wysiwyg = "true";
defparam \key|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N14
cycloneive_lcell_comb \key|cnt[17]~54 (
// Equation(s):
// \key|cnt[17]~54_combout  = (\key|cnt [17] & (!\key|cnt[16]~53 )) # (!\key|cnt [17] & ((\key|cnt[16]~53 ) # (GND)))
// \key|cnt[17]~55  = CARRY((!\key|cnt[16]~53 ) # (!\key|cnt [17]))

	.dataa(gnd),
	.datab(\key|cnt [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key|cnt[16]~53 ),
	.combout(\key|cnt[17]~54_combout ),
	.cout(\key|cnt[17]~55 ));
// synopsys translate_off
defparam \key|cnt[17]~54 .lut_mask = 16'h3C3F;
defparam \key|cnt[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y12_N15
dffeas \key|cnt[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|cnt[17]~54_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\key|always2~1_combout ),
	.sload(gnd),
	.ena(\key|filter_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \key|cnt[17] .is_wysiwyg = "true";
defparam \key|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N16
cycloneive_lcell_comb \key|cnt[18]~56 (
// Equation(s):
// \key|cnt[18]~56_combout  = (\key|cnt [18] & (\key|cnt[17]~55  $ (GND))) # (!\key|cnt [18] & (!\key|cnt[17]~55  & VCC))
// \key|cnt[18]~57  = CARRY((\key|cnt [18] & !\key|cnt[17]~55 ))

	.dataa(gnd),
	.datab(\key|cnt [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key|cnt[17]~55 ),
	.combout(\key|cnt[18]~56_combout ),
	.cout(\key|cnt[18]~57 ));
// synopsys translate_off
defparam \key|cnt[18]~56 .lut_mask = 16'hC30C;
defparam \key|cnt[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y12_N17
dffeas \key|cnt[18] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|cnt[18]~56_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\key|always2~1_combout ),
	.sload(gnd),
	.ena(\key|filter_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \key|cnt[18] .is_wysiwyg = "true";
defparam \key|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N18
cycloneive_lcell_comb \key|cnt[19]~58 (
// Equation(s):
// \key|cnt[19]~58_combout  = \key|cnt[18]~57  $ (\key|cnt [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\key|cnt [19]),
	.cin(\key|cnt[18]~57 ),
	.combout(\key|cnt[19]~58_combout ),
	.cout());
// synopsys translate_off
defparam \key|cnt[19]~58 .lut_mask = 16'h0FF0;
defparam \key|cnt[19]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y12_N19
dffeas \key|cnt[19] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|cnt[19]~58_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\key|always2~1_combout ),
	.sload(gnd),
	.ena(\key|filter_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \key|cnt[19] .is_wysiwyg = "true";
defparam \key|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N26
cycloneive_lcell_comb \key|always2~0 (
// Equation(s):
// \key|always2~0_combout  = (\key|key_r1 [0] & (\key|key_r2 [1] & ((!\key|key_r1 [1])))) # (!\key|key_r1 [0] & ((\key|key_r2 [0]) # ((\key|key_r2 [1] & !\key|key_r1 [1]))))

	.dataa(\key|key_r1 [0]),
	.datab(\key|key_r2 [1]),
	.datac(\key|key_r2 [0]),
	.datad(\key|key_r1 [1]),
	.cin(gnd),
	.combout(\key|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \key|always2~0 .lut_mask = 16'h50DC;
defparam \key|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N30
cycloneive_lcell_comb \key|always2~1 (
// Equation(s):
// \key|always2~1_combout  = (\key|always2~0_combout ) # ((\key|end_cnt~4_combout  & (\key|cnt [19] & \key|end_cnt~5_combout )))

	.dataa(\key|end_cnt~4_combout ),
	.datab(\key|cnt [19]),
	.datac(\key|end_cnt~5_combout ),
	.datad(\key|always2~0_combout ),
	.cin(gnd),
	.combout(\key|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \key|always2~1 .lut_mask = 16'hFF80;
defparam \key|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y13_N13
dffeas \key|cnt[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|cnt[0]~20_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\key|always2~1_combout ),
	.sload(gnd),
	.ena(\key|filter_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \key|cnt[0] .is_wysiwyg = "true";
defparam \key|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N14
cycloneive_lcell_comb \key|cnt[1]~22 (
// Equation(s):
// \key|cnt[1]~22_combout  = (\key|cnt [1] & (!\key|cnt[0]~21 )) # (!\key|cnt [1] & ((\key|cnt[0]~21 ) # (GND)))
// \key|cnt[1]~23  = CARRY((!\key|cnt[0]~21 ) # (!\key|cnt [1]))

	.dataa(gnd),
	.datab(\key|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key|cnt[0]~21 ),
	.combout(\key|cnt[1]~22_combout ),
	.cout(\key|cnt[1]~23 ));
// synopsys translate_off
defparam \key|cnt[1]~22 .lut_mask = 16'h3C3F;
defparam \key|cnt[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y13_N15
dffeas \key|cnt[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|cnt[1]~22_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\key|always2~1_combout ),
	.sload(gnd),
	.ena(\key|filter_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \key|cnt[1] .is_wysiwyg = "true";
defparam \key|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N16
cycloneive_lcell_comb \key|cnt[2]~24 (
// Equation(s):
// \key|cnt[2]~24_combout  = (\key|cnt [2] & (\key|cnt[1]~23  $ (GND))) # (!\key|cnt [2] & (!\key|cnt[1]~23  & VCC))
// \key|cnt[2]~25  = CARRY((\key|cnt [2] & !\key|cnt[1]~23 ))

	.dataa(gnd),
	.datab(\key|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key|cnt[1]~23 ),
	.combout(\key|cnt[2]~24_combout ),
	.cout(\key|cnt[2]~25 ));
// synopsys translate_off
defparam \key|cnt[2]~24 .lut_mask = 16'hC30C;
defparam \key|cnt[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y13_N17
dffeas \key|cnt[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|cnt[2]~24_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\key|always2~1_combout ),
	.sload(gnd),
	.ena(\key|filter_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \key|cnt[2] .is_wysiwyg = "true";
defparam \key|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N18
cycloneive_lcell_comb \key|cnt[3]~26 (
// Equation(s):
// \key|cnt[3]~26_combout  = (\key|cnt [3] & (!\key|cnt[2]~25 )) # (!\key|cnt [3] & ((\key|cnt[2]~25 ) # (GND)))
// \key|cnt[3]~27  = CARRY((!\key|cnt[2]~25 ) # (!\key|cnt [3]))

	.dataa(gnd),
	.datab(\key|cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key|cnt[2]~25 ),
	.combout(\key|cnt[3]~26_combout ),
	.cout(\key|cnt[3]~27 ));
// synopsys translate_off
defparam \key|cnt[3]~26 .lut_mask = 16'h3C3F;
defparam \key|cnt[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y13_N19
dffeas \key|cnt[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|cnt[3]~26_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\key|always2~1_combout ),
	.sload(gnd),
	.ena(\key|filter_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \key|cnt[3] .is_wysiwyg = "true";
defparam \key|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N20
cycloneive_lcell_comb \key|cnt[4]~28 (
// Equation(s):
// \key|cnt[4]~28_combout  = (\key|cnt [4] & (\key|cnt[3]~27  $ (GND))) # (!\key|cnt [4] & (!\key|cnt[3]~27  & VCC))
// \key|cnt[4]~29  = CARRY((\key|cnt [4] & !\key|cnt[3]~27 ))

	.dataa(gnd),
	.datab(\key|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key|cnt[3]~27 ),
	.combout(\key|cnt[4]~28_combout ),
	.cout(\key|cnt[4]~29 ));
// synopsys translate_off
defparam \key|cnt[4]~28 .lut_mask = 16'hC30C;
defparam \key|cnt[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y13_N21
dffeas \key|cnt[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|cnt[4]~28_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\key|always2~1_combout ),
	.sload(gnd),
	.ena(\key|filter_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \key|cnt[4] .is_wysiwyg = "true";
defparam \key|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N22
cycloneive_lcell_comb \key|cnt[5]~30 (
// Equation(s):
// \key|cnt[5]~30_combout  = (\key|cnt [5] & (!\key|cnt[4]~29 )) # (!\key|cnt [5] & ((\key|cnt[4]~29 ) # (GND)))
// \key|cnt[5]~31  = CARRY((!\key|cnt[4]~29 ) # (!\key|cnt [5]))

	.dataa(\key|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key|cnt[4]~29 ),
	.combout(\key|cnt[5]~30_combout ),
	.cout(\key|cnt[5]~31 ));
// synopsys translate_off
defparam \key|cnt[5]~30 .lut_mask = 16'h5A5F;
defparam \key|cnt[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y13_N23
dffeas \key|cnt[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|cnt[5]~30_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\key|always2~1_combout ),
	.sload(gnd),
	.ena(\key|filter_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \key|cnt[5] .is_wysiwyg = "true";
defparam \key|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N24
cycloneive_lcell_comb \key|cnt[6]~32 (
// Equation(s):
// \key|cnt[6]~32_combout  = (\key|cnt [6] & (\key|cnt[5]~31  $ (GND))) # (!\key|cnt [6] & (!\key|cnt[5]~31  & VCC))
// \key|cnt[6]~33  = CARRY((\key|cnt [6] & !\key|cnt[5]~31 ))

	.dataa(gnd),
	.datab(\key|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key|cnt[5]~31 ),
	.combout(\key|cnt[6]~32_combout ),
	.cout(\key|cnt[6]~33 ));
// synopsys translate_off
defparam \key|cnt[6]~32 .lut_mask = 16'hC30C;
defparam \key|cnt[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y13_N25
dffeas \key|cnt[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|cnt[6]~32_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\key|always2~1_combout ),
	.sload(gnd),
	.ena(\key|filter_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \key|cnt[6] .is_wysiwyg = "true";
defparam \key|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N26
cycloneive_lcell_comb \key|cnt[7]~34 (
// Equation(s):
// \key|cnt[7]~34_combout  = (\key|cnt [7] & (!\key|cnt[6]~33 )) # (!\key|cnt [7] & ((\key|cnt[6]~33 ) # (GND)))
// \key|cnt[7]~35  = CARRY((!\key|cnt[6]~33 ) # (!\key|cnt [7]))

	.dataa(\key|cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\key|cnt[6]~33 ),
	.combout(\key|cnt[7]~34_combout ),
	.cout(\key|cnt[7]~35 ));
// synopsys translate_off
defparam \key|cnt[7]~34 .lut_mask = 16'h5A5F;
defparam \key|cnt[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y13_N27
dffeas \key|cnt[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|cnt[7]~34_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\key|always2~1_combout ),
	.sload(gnd),
	.ena(\key|filter_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \key|cnt[7] .is_wysiwyg = "true";
defparam \key|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N28
cycloneive_lcell_comb \key|cnt[8]~36 (
// Equation(s):
// \key|cnt[8]~36_combout  = (\key|cnt [8] & (\key|cnt[7]~35  $ (GND))) # (!\key|cnt [8] & (!\key|cnt[7]~35  & VCC))
// \key|cnt[8]~37  = CARRY((\key|cnt [8] & !\key|cnt[7]~35 ))

	.dataa(gnd),
	.datab(\key|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\key|cnt[7]~35 ),
	.combout(\key|cnt[8]~36_combout ),
	.cout(\key|cnt[8]~37 ));
// synopsys translate_off
defparam \key|cnt[8]~36 .lut_mask = 16'hC30C;
defparam \key|cnt[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y13_N29
dffeas \key|cnt[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|cnt[8]~36_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\key|always2~1_combout ),
	.sload(gnd),
	.ena(\key|filter_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \key|cnt[8] .is_wysiwyg = "true";
defparam \key|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y13_N31
dffeas \key|cnt[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|cnt[9]~38_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\key|always2~1_combout ),
	.sload(gnd),
	.ena(\key|filter_flag~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \key|cnt[9] .is_wysiwyg = "true";
defparam \key|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N6
cycloneive_lcell_comb \key|end_cnt~2 (
// Equation(s):
// \key|end_cnt~2_combout  = (\key|cnt [9] & (!\key|cnt [10] & (!\key|cnt [7] & !\key|cnt [8])))

	.dataa(\key|cnt [9]),
	.datab(\key|cnt [10]),
	.datac(\key|cnt [7]),
	.datad(\key|cnt [8]),
	.cin(gnd),
	.combout(\key|end_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \key|end_cnt~2 .lut_mask = 16'h0002;
defparam \key|end_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N2
cycloneive_lcell_comb \key|end_cnt~0 (
// Equation(s):
// \key|end_cnt~0_combout  = (\key|cnt [0] & (\key|cnt [2] & (\key|cnt [1] & \key|filter_flag~q )))

	.dataa(\key|cnt [0]),
	.datab(\key|cnt [2]),
	.datac(\key|cnt [1]),
	.datad(\key|filter_flag~q ),
	.cin(gnd),
	.combout(\key|end_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \key|end_cnt~0 .lut_mask = 16'h8000;
defparam \key|end_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N4
cycloneive_lcell_comb \key|end_cnt~1 (
// Equation(s):
// \key|end_cnt~1_combout  = (\key|cnt [4] & (\key|cnt [3] & (\key|cnt [5] & !\key|cnt [6])))

	.dataa(\key|cnt [4]),
	.datab(\key|cnt [3]),
	.datac(\key|cnt [5]),
	.datad(\key|cnt [6]),
	.cin(gnd),
	.combout(\key|end_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \key|end_cnt~1 .lut_mask = 16'h0080;
defparam \key|end_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N24
cycloneive_lcell_comb \key|end_cnt~3 (
// Equation(s):
// \key|end_cnt~3_combout  = (!\key|cnt [13] & (\key|cnt [14] & (!\key|cnt [12] & !\key|cnt [11])))

	.dataa(\key|cnt [13]),
	.datab(\key|cnt [14]),
	.datac(\key|cnt [12]),
	.datad(\key|cnt [11]),
	.cin(gnd),
	.combout(\key|end_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \key|end_cnt~3 .lut_mask = 16'h0004;
defparam \key|end_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y13_N0
cycloneive_lcell_comb \key|end_cnt~4 (
// Equation(s):
// \key|end_cnt~4_combout  = (\key|end_cnt~2_combout  & (\key|end_cnt~0_combout  & (\key|end_cnt~1_combout  & \key|end_cnt~3_combout )))

	.dataa(\key|end_cnt~2_combout ),
	.datab(\key|end_cnt~0_combout ),
	.datac(\key|end_cnt~1_combout ),
	.datad(\key|end_cnt~3_combout ),
	.cin(gnd),
	.combout(\key|end_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \key|end_cnt~4 .lut_mask = 16'h8000;
defparam \key|end_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N22
cycloneive_lcell_comb \key|key_down~1 (
// Equation(s):
// \key|key_down~1_combout  = (\key|end_cnt~4_combout  & (\key|cnt [19] & (\key|end_cnt~5_combout  & \key|key_r2 [0])))

	.dataa(\key|end_cnt~4_combout ),
	.datab(\key|cnt [19]),
	.datac(\key|end_cnt~5_combout ),
	.datad(\key|key_r2 [0]),
	.cin(gnd),
	.combout(\key|key_down~1_combout ),
	.cout());
// synopsys translate_off
defparam \key|key_down~1 .lut_mask = 16'h8000;
defparam \key|key_down~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N23
dffeas \key|key_down[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|key_down~1_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|key_down [0]),
	.prn(vcc));
// synopsys translate_off
defparam \key|key_down[0] .is_wysiwyg = "true";
defparam \key|key_down[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N2
cycloneive_lcell_comb \VGA_jpg_inst|jpg~2 (
// Equation(s):
// \VGA_jpg_inst|jpg~2_combout  = (\key|key_down [0] & (\VGA_jpg_inst|jpg [2])) # (!\key|key_down [0] & ((!\VGA_jpg_inst|jpg [0])))

	.dataa(gnd),
	.datab(\key|key_down [0]),
	.datac(\VGA_jpg_inst|jpg [2]),
	.datad(\VGA_jpg_inst|jpg [0]),
	.cin(gnd),
	.combout(\VGA_jpg_inst|jpg~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_jpg_inst|jpg~2 .lut_mask = 16'hC0F3;
defparam \VGA_jpg_inst|jpg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y12_N28
cycloneive_lcell_comb \key|key_down~0 (
// Equation(s):
// \key|key_down~0_combout  = (\key|end_cnt~4_combout  & (\key|cnt [19] & (\key|end_cnt~5_combout  & \key|key_r2 [1])))

	.dataa(\key|end_cnt~4_combout ),
	.datab(\key|cnt [19]),
	.datac(\key|end_cnt~5_combout ),
	.datad(\key|key_r2 [1]),
	.cin(gnd),
	.combout(\key|key_down~0_combout ),
	.cout());
// synopsys translate_off
defparam \key|key_down~0 .lut_mask = 16'h8000;
defparam \key|key_down~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y12_N29
dffeas \key|key_down[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\key|key_down~0_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\key|key_down [1]),
	.prn(vcc));
// synopsys translate_off
defparam \key|key_down[1] .is_wysiwyg = "true";
defparam \key|key_down[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N10
cycloneive_lcell_comb \VGA_jpg_inst|jpg[3]~3 (
// Equation(s):
// \VGA_jpg_inst|jpg[3]~3_combout  = (\key|key_down [0]) # (\key|key_down [1])

	.dataa(gnd),
	.datab(\key|key_down [0]),
	.datac(gnd),
	.datad(\key|key_down [1]),
	.cin(gnd),
	.combout(\VGA_jpg_inst|jpg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_jpg_inst|jpg[3]~3 .lut_mask = 16'hFFCC;
defparam \VGA_jpg_inst|jpg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N3
dffeas \VGA_jpg_inst|jpg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_jpg_inst|jpg~2_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_jpg_inst|jpg[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_jpg_inst|jpg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_jpg_inst|jpg[1] .is_wysiwyg = "true";
defparam \VGA_jpg_inst|jpg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N22
cycloneive_lcell_comb \VGA_jpg_inst|jpg~5 (
// Equation(s):
// \VGA_jpg_inst|jpg~5_combout  = (\key|key_down [0] & (\VGA_jpg_inst|jpg [3])) # (!\key|key_down [0] & ((\VGA_jpg_inst|jpg [1])))

	.dataa(\VGA_jpg_inst|jpg [3]),
	.datab(\key|key_down [0]),
	.datac(gnd),
	.datad(\VGA_jpg_inst|jpg [1]),
	.cin(gnd),
	.combout(\VGA_jpg_inst|jpg~5_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_jpg_inst|jpg~5 .lut_mask = 16'hBB88;
defparam \VGA_jpg_inst|jpg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N23
dffeas \VGA_jpg_inst|jpg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_jpg_inst|jpg~5_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_jpg_inst|jpg[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_jpg_inst|jpg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_jpg_inst|jpg[2] .is_wysiwyg = "true";
defparam \VGA_jpg_inst|jpg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N12
cycloneive_lcell_comb \VGA_jpg_inst|jpg~4 (
// Equation(s):
// \VGA_jpg_inst|jpg~4_combout  = (\key|key_down [0] & ((!\VGA_jpg_inst|jpg [0]))) # (!\key|key_down [0] & (\VGA_jpg_inst|jpg [2]))

	.dataa(gnd),
	.datab(\key|key_down [0]),
	.datac(\VGA_jpg_inst|jpg [2]),
	.datad(\VGA_jpg_inst|jpg [0]),
	.cin(gnd),
	.combout(\VGA_jpg_inst|jpg~4_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_jpg_inst|jpg~4 .lut_mask = 16'h30FC;
defparam \VGA_jpg_inst|jpg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N13
dffeas \VGA_jpg_inst|jpg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_jpg_inst|jpg~4_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_jpg_inst|jpg[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_jpg_inst|jpg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_jpg_inst|jpg[3] .is_wysiwyg = "true";
defparam \VGA_jpg_inst|jpg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N8
cycloneive_lcell_comb \VGA_jpg_inst|jpg~0 (
// Equation(s):
// \VGA_jpg_inst|jpg~0_combout  = (!\key|key_down [0] & ((\key|key_down [1] & (\VGA_jpg_inst|jpg [3])) # (!\key|key_down [1] & ((!\VGA_jpg_inst|jpg [0])))))

	.dataa(\VGA_jpg_inst|jpg [3]),
	.datab(\key|key_down [1]),
	.datac(\VGA_jpg_inst|jpg [0]),
	.datad(\key|key_down [0]),
	.cin(gnd),
	.combout(\VGA_jpg_inst|jpg~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_jpg_inst|jpg~0 .lut_mask = 16'h008B;
defparam \VGA_jpg_inst|jpg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N24
cycloneive_lcell_comb \VGA_jpg_inst|jpg~1 (
// Equation(s):
// \VGA_jpg_inst|jpg~1_combout  = (!\VGA_jpg_inst|jpg~0_combout  & ((!\VGA_jpg_inst|jpg [1]) # (!\key|key_down [0])))

	.dataa(gnd),
	.datab(\key|key_down [0]),
	.datac(\VGA_jpg_inst|jpg~0_combout ),
	.datad(\VGA_jpg_inst|jpg [1]),
	.cin(gnd),
	.combout(\VGA_jpg_inst|jpg~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_jpg_inst|jpg~1 .lut_mask = 16'h030F;
defparam \VGA_jpg_inst|jpg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N25
dffeas \VGA_jpg_inst|jpg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_jpg_inst|jpg~1_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_jpg_inst|jpg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_jpg_inst|jpg[0] .is_wysiwyg = "true";
defparam \VGA_jpg_inst|jpg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N12
cycloneive_lcell_comb \VGA_jpg_inst|jpg_colour~0 (
// Equation(s):
// \VGA_jpg_inst|jpg_colour~0_combout  = (\VGA_jpg_inst|jpg [0] & !\VGA_jpg_inst|jpg [1])

	.dataa(gnd),
	.datab(\VGA_jpg_inst|jpg [0]),
	.datac(\VGA_jpg_inst|jpg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\VGA_jpg_inst|jpg_colour~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_jpg_inst|jpg_colour~0 .lut_mask = 16'h0C0C;
defparam \VGA_jpg_inst|jpg_colour~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N8
cycloneive_lcell_comb \VGA_jpg_inst|jpg_colour[9]~1 (
// Equation(s):
// \VGA_jpg_inst|jpg_colour[9]~1_combout  = (\VGA_jpg_inst|jpg [1]) # (((\VGA_jpg_inst|jpg [3]) # (\VGA_jpg_inst|jpg [2])) # (!\VGA_jpg_inst|jpg [0]))

	.dataa(\VGA_jpg_inst|jpg [1]),
	.datab(\VGA_jpg_inst|jpg [0]),
	.datac(\VGA_jpg_inst|jpg [3]),
	.datad(\VGA_jpg_inst|jpg [2]),
	.cin(gnd),
	.combout(\VGA_jpg_inst|jpg_colour[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_jpg_inst|jpg_colour[9]~1 .lut_mask = 16'hFFFB;
defparam \VGA_jpg_inst|jpg_colour[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N13
dffeas \VGA_jpg_inst|jpg_colour[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_jpg_inst|jpg_colour~0_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_jpg_inst|jpg_colour[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_jpg_inst|jpg_colour [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_jpg_inst|jpg_colour[9] .is_wysiwyg = "true";
defparam \VGA_jpg_inst|jpg_colour[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneive_lcell_comb \VGA_Ctrl_inst|LessThan2~2 (
// Equation(s):
// \VGA_Ctrl_inst|LessThan2~2_combout  = (!\VGA_Ctrl_inst|cnt_v [2] & (!\VGA_Ctrl_inst|cnt_v [3] & ((!\VGA_Ctrl_inst|cnt_v [0]) # (!\VGA_Ctrl_inst|cnt_v [1]))))

	.dataa(\VGA_Ctrl_inst|cnt_v [1]),
	.datab(\VGA_Ctrl_inst|cnt_v [2]),
	.datac(\VGA_Ctrl_inst|cnt_v [0]),
	.datad(\VGA_Ctrl_inst|cnt_v [3]),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|LessThan2~2 .lut_mask = 16'h0013;
defparam \VGA_Ctrl_inst|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cycloneive_lcell_comb \VGA_Ctrl_inst|LessThan2~1 (
// Equation(s):
// \VGA_Ctrl_inst|LessThan2~1_combout  = (!\VGA_Ctrl_inst|cnt_v [9] & (!\VGA_Ctrl_inst|cnt_v [6] & (!\VGA_Ctrl_inst|cnt_v [7] & !\VGA_Ctrl_inst|cnt_v [8])))

	.dataa(\VGA_Ctrl_inst|cnt_v [9]),
	.datab(\VGA_Ctrl_inst|cnt_v [6]),
	.datac(\VGA_Ctrl_inst|cnt_v [7]),
	.datad(\VGA_Ctrl_inst|cnt_v [8]),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|LessThan2~1 .lut_mask = 16'h0001;
defparam \VGA_Ctrl_inst|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneive_lcell_comb \VGA_Ctrl_inst|LessThan2~3 (
// Equation(s):
// \VGA_Ctrl_inst|LessThan2~3_combout  = (\VGA_Ctrl_inst|LessThan2~1_combout  & (((\VGA_Ctrl_inst|LessThan2~2_combout  & !\VGA_Ctrl_inst|cnt_v [4])) # (!\VGA_Ctrl_inst|cnt_v [5])))

	.dataa(\VGA_Ctrl_inst|cnt_v [5]),
	.datab(\VGA_Ctrl_inst|LessThan2~2_combout ),
	.datac(\VGA_Ctrl_inst|LessThan2~1_combout ),
	.datad(\VGA_Ctrl_inst|cnt_v [4]),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|LessThan2~3 .lut_mask = 16'h50D0;
defparam \VGA_Ctrl_inst|LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N28
cycloneive_lcell_comb \VGA_Ctrl_inst|Rgb_valid~0 (
// Equation(s):
// \VGA_Ctrl_inst|Rgb_valid~0_combout  = (!\VGA_Ctrl_inst|cnt_h [2] & (!\VGA_Ctrl_inst|cnt_h [0] & (!\VGA_Ctrl_inst|cnt_h [3] & !\VGA_Ctrl_inst|cnt_h [1])))

	.dataa(\VGA_Ctrl_inst|cnt_h [2]),
	.datab(\VGA_Ctrl_inst|cnt_h [0]),
	.datac(\VGA_Ctrl_inst|cnt_h [3]),
	.datad(\VGA_Ctrl_inst|cnt_h [1]),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|Rgb_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|Rgb_valid~0 .lut_mask = 16'h0001;
defparam \VGA_Ctrl_inst|Rgb_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N14
cycloneive_lcell_comb \VGA_Ctrl_inst|Rgb_valid~1 (
// Equation(s):
// \VGA_Ctrl_inst|Rgb_valid~1_combout  = (\VGA_Ctrl_inst|cnt_h [6]) # ((\VGA_Ctrl_inst|cnt_h [5]) # ((!\VGA_Ctrl_inst|Rgb_valid~0_combout  & \VGA_Ctrl_inst|cnt_h [4])))

	.dataa(\VGA_Ctrl_inst|cnt_h [6]),
	.datab(\VGA_Ctrl_inst|cnt_h [5]),
	.datac(\VGA_Ctrl_inst|Rgb_valid~0_combout ),
	.datad(\VGA_Ctrl_inst|cnt_h [4]),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|Rgb_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|Rgb_valid~1 .lut_mask = 16'hEFEE;
defparam \VGA_Ctrl_inst|Rgb_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N24
cycloneive_lcell_comb \VGA_Ctrl_inst|Rgb_valid~2 (
// Equation(s):
// \VGA_Ctrl_inst|Rgb_valid~2_combout  = (((!\VGA_Ctrl_inst|Rgb_valid~1_combout  & !\VGA_Ctrl_inst|cnt_h [7])) # (!\VGA_Ctrl_inst|cnt_h [9])) # (!\VGA_Ctrl_inst|cnt_h [8])

	.dataa(\VGA_Ctrl_inst|cnt_h [8]),
	.datab(\VGA_Ctrl_inst|Rgb_valid~1_combout ),
	.datac(\VGA_Ctrl_inst|cnt_h [9]),
	.datad(\VGA_Ctrl_inst|cnt_h [7]),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|Rgb_valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|Rgb_valid~2 .lut_mask = 16'h5F7F;
defparam \VGA_Ctrl_inst|Rgb_valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cycloneive_lcell_comb \VGA_Ctrl_inst|LessThan3~0 (
// Equation(s):
// \VGA_Ctrl_inst|LessThan3~0_combout  = (\VGA_Ctrl_inst|cnt_v [9] & (((\VGA_Ctrl_inst|cnt_v [4]) # (!\VGA_Ctrl_inst|always1~0_combout )) # (!\VGA_Ctrl_inst|LessThan2~0_combout )))

	.dataa(\VGA_Ctrl_inst|cnt_v [9]),
	.datab(\VGA_Ctrl_inst|LessThan2~0_combout ),
	.datac(\VGA_Ctrl_inst|always1~0_combout ),
	.datad(\VGA_Ctrl_inst|cnt_v [4]),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|LessThan3~0 .lut_mask = 16'hAA2A;
defparam \VGA_Ctrl_inst|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N10
cycloneive_lcell_comb \VGA_Ctrl_inst|LessThan0~0 (
// Equation(s):
// \VGA_Ctrl_inst|LessThan0~0_combout  = (!\VGA_Ctrl_inst|cnt_h [6] & (!\VGA_Ctrl_inst|cnt_h [5] & !\VGA_Ctrl_inst|cnt_h [4]))

	.dataa(\VGA_Ctrl_inst|cnt_h [6]),
	.datab(\VGA_Ctrl_inst|cnt_h [5]),
	.datac(gnd),
	.datad(\VGA_Ctrl_inst|cnt_h [4]),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|LessThan0~0 .lut_mask = 16'h0011;
defparam \VGA_Ctrl_inst|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N28
cycloneive_lcell_comb \VGA_Ctrl_inst|LessThan0~1 (
// Equation(s):
// \VGA_Ctrl_inst|LessThan0~1_combout  = (!\VGA_Ctrl_inst|cnt_h [8] & (!\VGA_Ctrl_inst|cnt_h [9] & ((\VGA_Ctrl_inst|LessThan0~0_combout ) # (!\VGA_Ctrl_inst|cnt_h [7]))))

	.dataa(\VGA_Ctrl_inst|cnt_h [8]),
	.datab(\VGA_Ctrl_inst|LessThan0~0_combout ),
	.datac(\VGA_Ctrl_inst|cnt_h [9]),
	.datad(\VGA_Ctrl_inst|cnt_h [7]),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|LessThan0~1 .lut_mask = 16'h0405;
defparam \VGA_Ctrl_inst|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N6
cycloneive_lcell_comb \VGA_Ctrl_inst|Rgb_valid~3 (
// Equation(s):
// \VGA_Ctrl_inst|Rgb_valid~3_combout  = (!\VGA_Ctrl_inst|LessThan2~3_combout  & (\VGA_Ctrl_inst|Rgb_valid~2_combout  & (!\VGA_Ctrl_inst|LessThan3~0_combout  & !\VGA_Ctrl_inst|LessThan0~1_combout )))

	.dataa(\VGA_Ctrl_inst|LessThan2~3_combout ),
	.datab(\VGA_Ctrl_inst|Rgb_valid~2_combout ),
	.datac(\VGA_Ctrl_inst|LessThan3~0_combout ),
	.datad(\VGA_Ctrl_inst|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|Rgb_valid~3_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|Rgb_valid~3 .lut_mask = 16'h0004;
defparam \VGA_Ctrl_inst|Rgb_valid~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N16
cycloneive_lcell_comb \VGA_Ctrl_inst|Rgb[5]~0 (
// Equation(s):
// \VGA_Ctrl_inst|Rgb[5]~0_combout  = (\VGA_jpg_inst|jpg_colour [9] & \VGA_Ctrl_inst|Rgb_valid~3_combout )

	.dataa(\VGA_jpg_inst|jpg_colour [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\VGA_Ctrl_inst|Rgb_valid~3_combout ),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|Rgb[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|Rgb[5]~0 .lut_mask = 16'hAA00;
defparam \VGA_Ctrl_inst|Rgb[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N27
dffeas \VGA_jpg_inst|jpg_colour[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\VGA_jpg_inst|jpg [0]),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\VGA_jpg_inst|jpg_colour[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_jpg_inst|jpg_colour [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_jpg_inst|jpg_colour[10] .is_wysiwyg = "true";
defparam \VGA_jpg_inst|jpg_colour[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N26
cycloneive_lcell_comb \VGA_Ctrl_inst|Rgb[10]~1 (
// Equation(s):
// \VGA_Ctrl_inst|Rgb[10]~1_combout  = (\VGA_jpg_inst|jpg_colour [10] & \VGA_Ctrl_inst|Rgb_valid~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\VGA_jpg_inst|jpg_colour [10]),
	.datad(\VGA_Ctrl_inst|Rgb_valid~3_combout ),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|Rgb[10]~1_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|Rgb[10]~1 .lut_mask = 16'hF000;
defparam \VGA_Ctrl_inst|Rgb[10]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N20
cycloneive_lcell_comb \VGA_jpg_inst|jpg_colour[9]~2 (
// Equation(s):
// \VGA_jpg_inst|jpg_colour[9]~2_combout  = ((\VGA_jpg_inst|jpg [1]) # (\VGA_jpg_inst|jpg [2])) # (!\VGA_jpg_inst|jpg [0])

	.dataa(gnd),
	.datab(\VGA_jpg_inst|jpg [0]),
	.datac(\VGA_jpg_inst|jpg [1]),
	.datad(\VGA_jpg_inst|jpg [2]),
	.cin(gnd),
	.combout(\VGA_jpg_inst|jpg_colour[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_jpg_inst|jpg_colour[9]~2 .lut_mask = 16'hFFF3;
defparam \VGA_jpg_inst|jpg_colour[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y25_N21
dffeas \VGA_jpg_inst|jpg_colour[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\VGA_jpg_inst|jpg_colour[9]~2_combout ),
	.asdata(vcc),
	.clrn(!\Rst_n~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\VGA_jpg_inst|jpg_colour[9]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_jpg_inst|jpg_colour [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_jpg_inst|jpg_colour[15] .is_wysiwyg = "true";
defparam \VGA_jpg_inst|jpg_colour[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N22
cycloneive_lcell_comb \VGA_Ctrl_inst|Rgb[11]~2 (
// Equation(s):
// \VGA_Ctrl_inst|Rgb[11]~2_combout  = (\VGA_jpg_inst|jpg_colour [15] & \VGA_Ctrl_inst|Rgb_valid~3_combout )

	.dataa(gnd),
	.datab(\VGA_jpg_inst|jpg_colour [15]),
	.datac(gnd),
	.datad(\VGA_Ctrl_inst|Rgb_valid~3_combout ),
	.cin(gnd),
	.combout(\VGA_Ctrl_inst|Rgb[11]~2_combout ),
	.cout());
// synopsys translate_off
defparam \VGA_Ctrl_inst|Rgb[11]~2 .lut_mask = 16'hCC00;
defparam \VGA_Ctrl_inst|Rgb[11]~2 .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
