Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon May 12 14:45:20 2025
| Host         : LAPTOP-foodbug running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   894 |
|    Minimum number of control sets                        |   894 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2838 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   894 |
| >= 0 to < 4        |    37 |
| >= 4 to < 6        |    83 |
| >= 6 to < 8        |    28 |
| >= 8 to < 10       |    48 |
| >= 10 to < 12      |    16 |
| >= 12 to < 14      |   475 |
| >= 14 to < 16      |     4 |
| >= 16              |   203 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             512 |          216 |
| No           | No                    | Yes                    |              21 |           10 |
| No           | Yes                   | No                     |             445 |          252 |
| Yes          | No                    | No                     |            8721 |         3145 |
| Yes          | No                    | Yes                    |            3295 |          765 |
| Yes          | Yes                   | No                     |            6808 |         2528 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                                                                            Enable Signal                                                                                           |                                                                                     Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/bram_addr_ld_en                                                               | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                1 |              1 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                            |                                                                                                                                                                                          |                1 |              1 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/bram_addr_ld_en                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                1 |              1 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                          |                1 |              1 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                       |                1 |              1 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                      |                1 |              1 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push                                                     |                                                                                                                                                                                          |                1 |              2 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                          |                1 |              2 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |              3 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |              3 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                    |                                                                                                                                                                                          |                1 |              3 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                2 |              3 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                          |                1 |              3 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |              3 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |              3 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |              3 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |              3 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.r_last_offset_0                                                                                                 |                                                                                                                                                                                          |                1 |              3 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                          |                2 |              3 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |              3 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                          |                1 |              3 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                |                                                                                                                                                                                          |                1 |              3 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/first_beat                                                      |                                                                                                                                                                                          |                1 |              3 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                          |                1 |              3 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__14_n_0           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/max_finder_inst/stage3_valid                                                                                                                           | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/p_0_in_0                                                                                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg                                                   |                3 |              4 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                |                3 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                    |                                                                                                                                                                                          |                2 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                            | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              4 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/max_finder_inst/done_o                                                                                                                                 | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/SR[0]                                                                                                                                     |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                             |                                                                                                                                                                                          |                2 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                    | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                2 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/Weight_cnt[3]_i_1_n_0                                                                                                                               | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/p_0_in_0                                                                                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                              |                2 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8_n_0                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__10_n_0                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                |                3 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/row_addr[3]_i_1_n_0                                                                                                                                    | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |                1 |              4 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                 | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/row_addr[3]_i_1_n_0                                                                                                                                    | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |                1 |              4 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |              4 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AWREADY.axi_aresetn_d3_reg_0                                                                  |                3 |              4 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              4 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/p_0_in                                                                     |                3 |              4 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/p_1_in                                                                     |                3 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                               |                                                                                                                                                                                          |                1 |              4 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              4 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                          |                                                                                                                                                                                          |                2 |              4 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__11_n_0                                                                     | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/E[0]                                                           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                 |                2 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read[3]_i_1__1_n_0                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/row_addr[3]_i_1_n_0                                                                                                                                    | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |                3 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                          |                                                                                                                                                                                          |                2 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                 | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1_n_0                                           | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/r_push_r                                                                             |                                                                                                                                                                                          |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                          |                                                                                                                                                                                          |                3 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[3]_i_1__0_n_0                                            | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                 |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_1__2_n_0                                                | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                 |                2 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5_n_0                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                          |                                                                                                                                                                                          |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                2 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_thread_loop[2].r_unshelve_reg[2][0]                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[1]_0[0]                                    |                                                                                                                                                                                          |                2 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg                                                |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                |                2 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                      |                                                                                                                                                                                          |                2 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1                                              |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2                                              |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                               |                                                                                                                                                                                          |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                       |                                                                                                                                                                                          |                2 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/free_ready                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_2                                              |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                      |                                                                                                                                                                                          |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                      | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg                                                |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_1                                              |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_0                                              |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                       |                                                                                                                                                                                          |                2 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/free_ready                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |                1 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                2 |              4 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1]_0[0]                                    |                                                                                                                                                                                          |                2 |              4 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/valid_counter[4]_i_1_n_0                                                                                                                  |                1 |              5 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              5 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              5 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              5 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              5 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              5 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |              5 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/Weight_base[4]_i_1_n_0                                                                                                                              | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/SR[0]                                                                                                                                     |                1 |              5 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              5 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                               | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                1 |              5 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/b_pipe/m_payload_i[4]_i_1_n_0                                                                |                                                                                                                                                                                          |                2 |              5 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual   |                                                                                                                                                                                          |                2 |              6 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                           |                4 |              6 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push144_out                                                                         |                                                                                                                                                                                          |                2 |              6 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              6 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                          |                2 |              6 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                         | design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                        |                1 |              6 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                2 |              6 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              6 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/FC_Ctrl/weight_idx_en4_out                                                                                                                                      | design_1_i/top_cnn_0/inst/cnn_core/FC_Ctrl/weight_idx[5]_i_1_n_0                                                                                                                         |                2 |              6 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                          |                2 |              6 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0          |                                                                                                                                                                                          |                2 |              6 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              6 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                2 |              6 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              6 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i[37]_i_1_n_0                                                               |                                                                                                                                                                                          |                2 |              7 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              7 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                5 |              7 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              7 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |              7 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                          |                1 |              7 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                          |                2 |              7 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              7 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                  |                                                                                                                                                                                          |                3 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                 |                4 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                           |                                                                                                                                                                                          |                4 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                3 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                                          |                1 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |              8 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                               |                2 |              8 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                               |                2 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                                          |                1 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_thread_loop[3].r_unshelve_reg[3][0]                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/gen_pipelined.state_reg[2][0]                                          |                                                                                                                                                                                          |                4 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                          |                3 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                          |                3 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_AW_PIPE_DUAL.axi_awlen_pipe[7]_i_1_n_0                                                                  |                                                                                                                                                                                          |                2 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/top_cnn_0/inst/cnn_core/FC_Ctrl/next_state |                                                                                                                                                                                                    |                                                                                                                                                                                          |                4 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                       | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                3 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_thread_loop[1].r_packing_boundary_reg[1][0]                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                          |                1 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                   |                                                                                                                                                                                          |                4 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                          |                2 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                          |                3 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                          |                3 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_thread_loop[2].r_packing_boundary_reg[2][0]                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                          |                2 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                        | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                3 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                                          |                1 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                          | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                          |                2 |              8 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/count                                                           | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/SR[0]                                                        |                4 |              9 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                5 |              9 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                5 |              9 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                    |                                                                                                                                                                                          |                4 |              9 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                3 |              9 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |              9 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_len_qq                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                2 |              9 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/PE_addr[4]_i_1_n_0                                                                                                                                  | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/p_0_in_0                                                                                                                                  |                2 |              9 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                             | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_len_qq                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/SR[0]                                                |                2 |              9 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |              9 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/cnt[9]_i_1_n_0                                                                                                                            |                3 |             10 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                          |                                                                                                                                                                                          |                4 |             10 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[2].r_cmd_active_reg[2][0]                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |             10 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                5 |             10 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/col_addr[3]_i_1_n_0                                                                                                                                    | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |                2 |             10 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/E[0]                                                                       | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                3 |             10 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[1].r_cmd_active_reg[1][0]                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |             10 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[0].r_cmd_active_reg[0][0]                                  | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |                4 |             10 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i[35]_i_1_n_0                                                              |                                                                                                                                                                                          |                2 |             11 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/col_addr[3]_i_1_n_0                                                                                                                                    | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |                3 |             11 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/b_push                                                          |                                                                                                                                                                                          |                2 |             11 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                             |                                                                                                                                                                                          |                3 |             11 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                      |                                                                                                                                                                                          |                4 |             11 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/col_addr[3]_i_1_n_0                                                                                                                                    | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |                3 |             11 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                           |                7 |             11 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                6 |             11 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/FIFO_ch2/MAX_en_2                                                                                                                                               | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/p_0_in_0                                                                                                                                  |                2 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/FIFO_ch3/MAX_en_3                                                                                                                                               | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/p_0_in_0                                                                                                                                  |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/MaxPooling_ch1/data_out[11]_i_2_n_0                                                                                                                             | design_1_i/top_cnn_0/inst/cnn_core/MaxPooling_ch1/data_out[11]_i_1_n_0                                                                                                                   |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/MaxPooling_ch2/data_out[11]_i_2__0_n_0                                                                                                                          | design_1_i/top_cnn_0/inst/cnn_core/MaxPooling_ch2/data_out[11]_i_1__0_n_0                                                                                                                |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/MaxPooling_ch3/data_out[11]_i_2__1_n_0                                                                                                                          | design_1_i/top_cnn_0/inst/cnn_core/MaxPooling_ch3/data_out[11]_i_1__1_n_0                                                                                                                |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[0][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                9 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[10][2][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[0][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[10][6][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[10][3][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[1][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[1][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[10][10][11]_i_1_n_0                                                                                                                                |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[11][5][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[0][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[1][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[1][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[11][9][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[11][2][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[1][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[2][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[10][5][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[2][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[0][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[10][7][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[10][9][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[11][10][11]_i_1_n_0                                                                                                                                |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[2][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[0][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[2][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[2][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[2][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[2][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[0][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[11][0][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[0][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[11][6][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[2][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[2][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[0][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[0][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[0][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[11][1][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[11][7][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[1][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[2][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[10][11][11]_i_1_n_0                                                                                                                                |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[10][8][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[0][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[10][4][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[11][11][11]_i_1_n_0                                                                                                                                |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[11][3][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[11][4][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[11][8][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[1][0][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[1][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[1][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[1][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[1][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[10][1][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[1][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[7][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[4][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[3][0][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[6][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[2][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[4][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                8 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[7][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[7][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[7][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                8 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[7][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                8 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[7][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[6][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[4][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[3][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[6][0][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[3][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[5][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[5][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[3][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[6][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |               10 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[6][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[3][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[5][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[6][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[6][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[4][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[5][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[7][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[7][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[7][0][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                9 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[6][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[3][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[3][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[3][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[5][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[5][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                2 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[4][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[4][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[4][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[5][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[6][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[6][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[3][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[4][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[5][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[4][0][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[5][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[4][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[3][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[4][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[5][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[5][0][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[5][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[3][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[6][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[3][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[4][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[6][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[7][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[8][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[8][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[8][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[7][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[8][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[8][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                8 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[8][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[9][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[9][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[9][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[9][0][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[8][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[9][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[7][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[9][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[9][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[9][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[8][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[9][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[8][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[9][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[8][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[9][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[9][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/mem[8][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/i___71_n_0                                                                                                                                             |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/i___72_n_0                                                                                                                                             |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/i___73_n_0                                                                                                                                             |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/i___74_n_0                                                                                                                                             |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/i___73_n_0                                                                                                                                             |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/i___72_n_0                                                                                                                                             |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/i___71_n_0                                                                                                                                             |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/i___74_n_0                                                                                                                                             |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[0][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[10][1][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[0][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[0][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[0][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[0][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[10][6][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[10][4][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[10][7][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[10][9][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[0][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[10][3][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[11][3][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[11][1][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[11][4][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[10][11][11]_i_1_n_0                                                                                                                                |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[0][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[0][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[0][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[10][10][11]_i_1_n_0                                                                                                                                |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[10][2][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[11][10][11]_i_1_n_0                                                                                                                                |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[11][11][11]_i_1_n_0                                                                                                                                |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[11][0][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[10][5][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[11][2][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[0][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[0][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[10][8][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[11][5][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[1][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[5][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                8 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[11][7][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[11][9][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[3][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[1][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[2][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[3][0][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[3][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[3][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[2][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[4][0][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[2][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[11][6][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[1][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[1][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[4][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[4][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                8 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[1][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[2][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[3][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[1][0][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[3][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[4][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[3][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[4][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[2][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[2][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[4][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                2 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[4][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[3][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |               10 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[5][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                2 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[5][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[5][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[2][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[2][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                8 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[1][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[1][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[2][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                9 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[11][8][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[1][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[1][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[1][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[1][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[2][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[2][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[3][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[3][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[3][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[4][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[4][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[4][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[4][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[5][0][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[5][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[5][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[4][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[5][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[5][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[5][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[3][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[9][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[6][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[7][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                9 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[8][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[9][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[6][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[7][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[6][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[6][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[7][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                8 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[8][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[8][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[9][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[9][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[9][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[6][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[6][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[6][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[7][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[8][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[6][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[8][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[8][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[9][0][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[8][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[6][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                8 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[8][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[6][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                8 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[8][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[8][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[5][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[5][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[7][0][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[7][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[6][0][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[7][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[7][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |               10 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[7][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                8 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[7][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                8 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[8][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[9][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                8 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[9][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[7][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                9 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[9][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[9][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[7][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                8 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[9][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[6][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch2/mem[9][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[0][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[0][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[0][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[0][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[0][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[0][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[10][2][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[0][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[0][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[0][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[0][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[0][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[10][1][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[10][3][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[10][4][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[10][5][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[10][10][11]_i_1_n_0                                                                                                                                |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[10][11][11]_i_1_n_0                                                                                                                                |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[10][6][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[10][7][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[10][8][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[10][9][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[11][2][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[1][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[11][0][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[1][0][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[4][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[11][9][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[2][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                8 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[2][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[2][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[3][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[3][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[1][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[2][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                9 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[11][11][11]_i_1_n_0                                                                                                                                |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[2][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                8 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[1][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[1][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[3][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[3][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[2][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[4][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[4][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[4][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[1][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[2][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[11][4][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[11][10][11]_i_1_n_0                                                                                                                                |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[1][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[1][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[11][5][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[3][0][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[3][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                8 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[4][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[1][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[2][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[3][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[4][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[1][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[11][7][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[4][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[2][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                8 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[4][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                8 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[4][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[1][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[3][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[4][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[4][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[5][0][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[11][8][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[11][1][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[11][6][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[1][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[3][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[3][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[2][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[3][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[4][0][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[11][3][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[2][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[3][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[7][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[9][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[9][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[5][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[7][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[6][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[5][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[6][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[5][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[6][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[7][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                9 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[7][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[7][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                8 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[8][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[8][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[6][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[8][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[8][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[8][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[8][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                8 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[8][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[5][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[9][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[5][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                2 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[5][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[7][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[9][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[9][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[5][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[7][0][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                9 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[6][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[6][0][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                9 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[6][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[5][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[6][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[7][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[5][11][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[6][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[7][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[7][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[7][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                8 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[8][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[8][9][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                8 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[9][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[9][2][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[9][4][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[6][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[9][0][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[6][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[6][1][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[8][10][11]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[9][3][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[9][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[9][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[5][7][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[7][5][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[8][8][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch3/mem[5][6][11]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/i___74_n_0                                                                                                                                             |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/i___71_n_0                                                                                                                                             |                                                                                                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/i___73_n_0                                                                                                                                             |                                                                                                                                                                                          |                7 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/BUF1_ch1/i___72_n_0                                                                                                                                             |                                                                                                                                                                                          |                6 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                2 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                   | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                3 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/FIFO_ch1/MAX_en_1                                                                                                                                               | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/p_0_in_0                                                                                                                                  |                2 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                4 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                5 |             12 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                       |                                                                                                                                                                                          |                2 |             13 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                       |                                                                                                                                                                                          |                3 |             13 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                          |                5 |             13 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                          |                                                                                                                                                                                          |                4 |             13 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                          |                                                                                                                                                                                          |                4 |             13 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/Image_phase[5]_i_1_n_0                                                                                                                              | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/p_0_in_0                                                                                                                                  |                4 |             13 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                       |                                                                                                                                                                                          |                3 |             13 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                       |                                                                                                                                                                                          |                3 |             13 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                          |                4 |             13 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                       |                                                                                                                                                                                          |                3 |             13 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_id                                                           |                                                                                                                                                                                          |                4 |             13 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_id                                                           |                                                                                                                                                                                          |                3 |             13 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                       |                                                                                                                                                                                          |                4 |             13 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                          |                4 |             13 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                          |                                                                                                                                                                                          |                4 |             13 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                          |                4 |             13 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                          |                                                                                                                                                                                          |                4 |             13 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                          |                4 |             14 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                           |                                                                                                                                                                                          |                5 |             14 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/IMG_CNT                                                                                                                                             | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/SR[0]                                                                                                                                     |                4 |             14 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/m_payload_i[229]_i_1_n_0                                                             |                                                                                                                                                                                          |                2 |             14 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                |                                                                                                                                                                                          |                5 |             16 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/Image_rom_en                                                                                                                                        |                                                                                                                                                                                          |               15 |             16 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                          |                2 |             16 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                             |                                                                                                                                                                                          |                4 |             16 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                 |                                                                                                                                                                                          |                6 |             16 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                          |                2 |             16 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                5 |             16 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                          |                2 |             16 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                5 |             17 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                          |                3 |             19 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                           |                9 |             19 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                           |                                                                                                                                                                                          |                4 |             19 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                           |                                                                                                                                                                                          |                3 |             20 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                          |                5 |             20 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                7 |             20 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/araddr_pipe_ld63_out                                                                                        |                                                                                                                                                                                          |                8 |             21 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                |                                                                                                                                                                                          |                6 |             21 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                              |                                                                                                                                                                                          |                7 |             22 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                4 |             23 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/FC_Ctrl/shift_en01_out                                                                                                                                          |                                                                                                                                                                                          |                2 |             24 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                7 |             24 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/ACC_rd_en                                                                                                                                           | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/ACC_rd_en_reg                                                                                                                        |                8 |             24 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                               |               10 |             24 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                          |                3 |             24 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/FC_Ctrl/shift_en07_out                                                                                                                                          |                                                                                                                                                                                          |                2 |             24 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/FC_Ctrl/shift_en0                                                                                                                                               |                                                                                                                                                                                          |                2 |             24 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                               |                9 |             24 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                              |                9 |             24 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                          |                3 |             24 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                          |                3 |             24 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                              |                8 |             24 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                               |               10 |             24 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                               |                9 |             24 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                |                                                                                                                                                                                          |                6 |             28 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |               18 |             28 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                 |                                                                                                                                                                                          |                6 |             28 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                                |                                                                                                                                                                                          |                4 |             29 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/max_finder_inst/stage2_valid                                                                                                                           | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/p_0_in_0                                                                                                                                  |                9 |             29 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                          |                                                                                                                                                                                          |                6 |             29 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___4_n_0                                                           |                                                                                                                                                                                          |                6 |             29 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                          |                7 |             29 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                  |                                                                                                                                                                                          |                6 |             29 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/p_0_in_0                                                                                                                                  |               17 |             30 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                     | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                6 |             30 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                9 |             31 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                          |                4 |             32 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/y_buf/y_buf_en                                                                                                                                                  | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/SR[0]                                                                                                                                     |                8 |             32 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                5 |             32 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                          |                4 |             32 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                               |                7 |             32 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                          |                4 |             32 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                            |                                                                                                                                                                                          |                6 |             33 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                          |                6 |             33 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/m_valid_i                                                     |                                                                                                                                                                                          |               10 |             36 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                              |                                                                                                                                                                                          |               10 |             36 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i                                                     |                                                                                                                                                                                          |               10 |             36 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_shelf[2][40]_i_1_n_0                                                              |                                                                                                                                                                                          |                9 |             36 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                |                                                                                                                                                                                          |               11 |             36 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[40].srl_nx1/push                                              |                                                                                                                                                                                          |                9 |             36 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/m_valid_i                                                     |                                                                                                                                                                                          |                9 |             36 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_shelf[3][40]_i_1_n_0                                                              |                                                                                                                                                                                          |               10 |             36 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/m_valid_i                                                     |                                                                                                                                                                                          |               10 |             36 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[40].srl_nx1/push                                              |                                                                                                                                                                                          |               10 |             36 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_shelf[1][40]_i_1_n_0                                                              |                                                                                                                                                                                          |                7 |             36 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[40].srl_nx1/push                                              |                                                                                                                                                                                          |               10 |             36 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                          |                                                                                                                                                                                          |                8 |             37 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___4_n_0                                                           |                                                                                                                                                                                          |                7 |             37 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                     |                                                                                                                                                                                          |                6 |             37 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg                                                                                            |                                                                                                                                                                                          |               26 |             37 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                |                                                                                                                                                                                          |                7 |             37 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                          |                6 |             37 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/PE_valid_o_reg_0                                                                                                                                    | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               18 |             39 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[36][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               12 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[32][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               13 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[30][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               20 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[38][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               16 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[40][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               17 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[42][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               12 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[44][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               19 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[46][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               19 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[48][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               20 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[58][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               21 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[4][19]_i_1__1_n_0                                                                                                                          | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               18 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[62][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               22 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[6][19]_i_1__1_n_0                                                                                                                          | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               26 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[60][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               16 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[54][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               19 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[8][19]_i_1__1_n_0                                                                                                                          | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               26 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[50][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               17 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[52][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               19 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[56][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               19 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[34][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               16 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[46][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               15 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[48][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               13 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[50][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               17 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[4][19]_i_1_n_0                                                                                                                             | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               14 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[54][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               12 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[58][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               16 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[44][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               18 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[52][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               15 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[8][19]_i_1_n_0                                                                                                                             | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               27 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[60][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               16 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[6][19]_i_1_n_0                                                                                                                             | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               22 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[62][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               20 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[10][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               13 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[22][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               17 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[28][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               16 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[18][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               18 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[16][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               13 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[14][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               14 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[20][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               12 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[12][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               16 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[1][19]_i_1__0_n_0                                                                                                                          | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               16 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[24][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               14 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[26][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               17 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[2][19]_i_1__0_n_0                                                                                                                          | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               18 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[32][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               13 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[30][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               21 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[36][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               13 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[38][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               18 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[16][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               10 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[44][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               16 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[4][19]_i_1__0_n_0                                                                                                                          | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               20 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[52][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               19 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[58][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               17 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[50][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               17 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[54][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               15 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[42][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               16 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[40][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               17 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[46][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               19 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[48][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               18 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[56][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               19 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[6][19]_i_1__0_n_0                                                                                                                          | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               20 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[62][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               17 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[8][19]_i_1__0_n_0                                                                                                                          | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               23 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[18][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               13 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[22][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               13 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[20][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               12 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[24][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               17 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch2/acc[60][19]_i_1__0_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               17 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[10][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               20 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[12][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               15 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[14][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               21 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[56][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               20 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[16][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               15 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[14][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               13 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[24][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               18 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[26][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               17 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[26][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               19 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[12][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               12 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[28][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               18 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[1][19]_i_1_n_0                                                                                                                             | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               12 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[18][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               20 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[1][19]_i_1__1_n_0                                                                                                                          | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               16 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[10][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               16 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[2][19]_i_1_n_0                                                                                                                             | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               17 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[32][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               16 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[30][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               23 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[22][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               14 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[28][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               22 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[36][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               19 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[20][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               19 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[34][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               17 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[38][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               16 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[2][19]_i_1__1_n_0                                                                                                                          | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               18 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[40][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               13 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch1/acc[42][19]_i_1_n_0                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               16 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/PE_Array/ACC_Ch3/acc[34][19]_i_1__1_n_0                                                                                                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               15 |             40 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                    | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                         |                9 |             41 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               10 |             42 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/max_finder_inst/stage1_valid                                                                                                                           | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/p_0_in_0                                                                                                                                  |               13 |             43 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/SR[0]                                                                                                                                     |               21 |             44 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                       |                                                                                                                                                                                          |                8 |             46 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                                          |               10 |             46 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                           |                                                                                                                                                                                          |               11 |             47 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |                9 |             47 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                          |               14 |             47 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                          |               10 |             47 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/Slide_rd_en                                                                                                                                         |                                                                                                                                                                                          |               31 |             48 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                          |                6 |             48 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                          |                6 |             48 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                                          |                9 |             52 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                       |                                                                                                                                                                                          |                8 |             52 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                         |               26 |             54 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                          |                7 |             56 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                          |                7 |             56 |
|  clk_IBUF_BUFG                                         | design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                          |                7 |             56 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/matmul_inst/mac_inst[9].MAC_inst/valid_out_reg_0                                                                                                       | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/p_0_in_0                                                                                                                                  |               13 |             60 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/PE_valid_i                                                                                                                                          | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |               29 |             72 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/E[0]                                                                                                                                                | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/p_0_in_0                                                                                                                                  |               20 |             75 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/col_index[4]_i_2_n_0                                                                                                                                | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/p_0_in_0                                                                                                                                  |               34 |             77 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    | design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                  |               38 |             81 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/conv_weight_ch1[79]                                                                                                                                             | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/SR[0]                                                                                                                                     |               28 |            120 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/conv_weight_ch1[39]                                                                                                                                             | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/SR[0]                                                                                                                                     |               29 |            120 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/conv_weight_ch1[159]                                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/SR[0]                                                                                                                                     |               26 |            120 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/conv_weight_ch1[199]                                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/SR[0]                                                                                                                                     |               26 |            120 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/conv_weight_ch1[119]                                                                                                                                            | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/SR[0]                                                                                                                                     |               39 |            120 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/matmul_inst/mac_inst[0].MAC_inst/E[0]                                                                                                                  | design_1_i/top_cnn_0/inst/cnn_core/fc_Layer/matmul_inst/mac_inst[0].MAC_inst/SR[0]                                                                                                       |               50 |            200 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/PE_valid_i                                                                                                                                          | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/PE_clear_reg_0                                                                                                                            |               87 |            288 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/Slide_wr_en_reg_0[0]                                                                                                                                |                                                                                                                                                                                          |              112 |            448 |
|  clk_IBUF_BUFG                                         |                                                                                                                                                                                                    |                                                                                                                                                                                          |              213 |            508 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/Slide_triggerz                                                                                                                                                  |                                                                                                                                                                                          |              293 |           1344 |
|  clk_IBUF_BUFG                                         | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/PE_en                                                                                                                                               | design_1_i/top_cnn_0/inst/cnn_core/global_ctrl/rst_n_0                                                                                                                                   |              751 |           3240 |
+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


