

================================================================
== Vitis HLS Report for 'hd_cal32'
================================================================
* Date:           Fri Jun  3 08:30:17 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        yan
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.859 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      838|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        0|      838|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|        0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln29_10_fu_1058_p2   |         +|   0|  0|   9|           2|           2|
    |add_ln29_11_fu_1068_p2   |         +|   0|  0|   9|           2|           2|
    |add_ln29_12_fu_1078_p2   |         +|   0|  0|  10|           3|           3|
    |add_ln29_13_fu_1088_p2   |         +|   0|  0|  12|           4|           4|
    |add_ln29_14_fu_1098_p2   |         +|   0|  0|  12|           5|           5|
    |add_ln29_15_fu_1108_p2   |         +|   0|  0|   9|           2|           2|
    |add_ln29_16_fu_1118_p2   |         +|   0|  0|   9|           2|           2|
    |add_ln29_17_fu_1128_p2   |         +|   0|  0|  10|           3|           3|
    |add_ln29_18_fu_1138_p2   |         +|   0|  0|   9|           2|           2|
    |add_ln29_19_fu_1148_p2   |         +|   0|  0|   9|           2|           2|
    |add_ln29_1_fu_968_p2     |         +|   0|  0|   9|           2|           2|
    |add_ln29_20_fu_1158_p2   |         +|   0|  0|  10|           3|           3|
    |add_ln29_21_fu_1168_p2   |         +|   0|  0|  12|           4|           4|
    |add_ln29_22_fu_1178_p2   |         +|   0|  0|   9|           2|           2|
    |add_ln29_23_fu_1188_p2   |         +|   0|  0|   9|           2|           2|
    |add_ln29_24_fu_1198_p2   |         +|   0|  0|  10|           3|           3|
    |add_ln29_25_fu_1208_p2   |         +|   0|  0|   9|           2|           2|
    |add_ln29_26_fu_1218_p2   |         +|   0|  0|   9|           2|           2|
    |add_ln29_27_fu_1228_p2   |         +|   0|  0|  10|           3|           3|
    |add_ln29_28_fu_1238_p2   |         +|   0|  0|  12|           4|           4|
    |add_ln29_29_fu_1248_p2   |         +|   0|  0|  12|           5|           5|
    |add_ln29_2_fu_978_p2     |         +|   0|  0|  10|           3|           3|
    |add_ln29_3_fu_988_p2     |         +|   0|  0|   9|           2|           2|
    |add_ln29_4_fu_998_p2     |         +|   0|  0|   9|           2|           2|
    |add_ln29_5_fu_1008_p2    |         +|   0|  0|  10|           3|           3|
    |add_ln29_6_fu_1018_p2    |         +|   0|  0|  12|           4|           4|
    |add_ln29_7_fu_1028_p2    |         +|   0|  0|   9|           2|           2|
    |add_ln29_8_fu_1038_p2    |         +|   0|  0|   9|           2|           2|
    |add_ln29_9_fu_1048_p2    |         +|   0|  0|  10|           3|           3|
    |add_ln29_fu_958_p2       |         +|   0|  0|   9|           2|           2|
    |ap_return                |         +|   0|  0|  13|           6|           6|
    |ret_fu_390_p2            |       xor|   0|  0|  32|          32|          32|
    |xor_ln1350_64_fu_396_p2  |       xor|   0|  0|  31|          31|          31|
    |xor_ln1350_65_fu_402_p2  |       xor|   0|  0|  30|          30|          30|
    |xor_ln1350_66_fu_408_p2  |       xor|   0|  0|  29|          29|          29|
    |xor_ln1350_67_fu_414_p2  |       xor|   0|  0|  28|          28|          28|
    |xor_ln1350_68_fu_420_p2  |       xor|   0|  0|  27|          27|          27|
    |xor_ln1350_69_fu_426_p2  |       xor|   0|  0|  26|          26|          26|
    |xor_ln1350_70_fu_432_p2  |       xor|   0|  0|  25|          25|          25|
    |xor_ln1350_71_fu_438_p2  |       xor|   0|  0|  24|          24|          24|
    |xor_ln1350_72_fu_444_p2  |       xor|   0|  0|  23|          23|          23|
    |xor_ln1350_73_fu_450_p2  |       xor|   0|  0|  22|          22|          22|
    |xor_ln1350_74_fu_456_p2  |       xor|   0|  0|  21|          21|          21|
    |xor_ln1350_75_fu_462_p2  |       xor|   0|  0|  20|          20|          20|
    |xor_ln1350_76_fu_468_p2  |       xor|   0|  0|  19|          19|          19|
    |xor_ln1350_77_fu_474_p2  |       xor|   0|  0|  18|          18|          18|
    |xor_ln1350_78_fu_480_p2  |       xor|   0|  0|  17|          17|          17|
    |xor_ln1350_79_fu_486_p2  |       xor|   0|  0|  16|          16|          16|
    |xor_ln1350_80_fu_492_p2  |       xor|   0|  0|  15|          15|          15|
    |xor_ln1350_81_fu_498_p2  |       xor|   0|  0|  14|          14|          14|
    |xor_ln1350_82_fu_504_p2  |       xor|   0|  0|  13|          13|          13|
    |xor_ln1350_83_fu_510_p2  |       xor|   0|  0|  12|          12|          12|
    |xor_ln1350_84_fu_516_p2  |       xor|   0|  0|  11|          11|          11|
    |xor_ln1350_85_fu_522_p2  |       xor|   0|  0|  10|          10|          10|
    |xor_ln1350_86_fu_528_p2  |       xor|   0|  0|   9|           9|           9|
    |xor_ln1350_87_fu_534_p2  |       xor|   0|  0|   8|           8|           8|
    |xor_ln1350_88_fu_540_p2  |       xor|   0|  0|   7|           7|           7|
    |xor_ln1350_89_fu_546_p2  |       xor|   0|  0|   6|           6|           6|
    |xor_ln1350_90_fu_552_p2  |       xor|   0|  0|   5|           5|           5|
    |xor_ln1350_91_fu_558_p2  |       xor|   0|  0|   4|           4|           4|
    |xor_ln1350_92_fu_564_p2  |       xor|   0|  0|   3|           3|           3|
    |xor_ln1350_93_fu_570_p2  |       xor|   0|  0|   2|           2|           2|
    |xor_ln1350_94_fu_576_p2  |       xor|   0|  0|   2|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 838|         616|         616|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_ready   |  out|    1|  ap_ctrl_hs|      hd_cal32|  return value|
|ap_return  |  out|    6|  ap_ctrl_hs|      hd_cal32|  return value|
|subfp1     |   in|   32|     ap_none|        subfp1|        scalar|
|subfp2     |   in|   32|     ap_none|        subfp2|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

