{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1512579746660 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lauflicht_Final EP2C70F672C6 " "Selected device EP2C70F672C6 for design \"Lauflicht_Final\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1512579746784 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512579746817 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512579746817 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512579746990 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C6 " "Device EP2C35F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512579747899 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1512579747899 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1512579747899 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 568 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512579747901 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 569 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512579747901 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 570 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1512579747901 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1512579747901 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "No exact pin location assignment(s) for 38 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_LED\[7\] " "Pin out_LED\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_LED[7] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 208 792 968 224 "out_LED" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_LED[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_LED\[6\] " "Pin out_LED\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_LED[6] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 208 792 968 224 "out_LED" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_LED[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_LED\[5\] " "Pin out_LED\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_LED[5] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 208 792 968 224 "out_LED" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_LED[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_LED\[4\] " "Pin out_LED\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_LED[4] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 208 792 968 224 "out_LED" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_LED[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_LED\[3\] " "Pin out_LED\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_LED[3] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 208 792 968 224 "out_LED" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_LED[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_LED\[2\] " "Pin out_LED\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_LED[2] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 208 792 968 224 "out_LED" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_LED[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_LED\[1\] " "Pin out_LED\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_LED[1] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 208 792 968 224 "out_LED" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_LED[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_LED\[0\] " "Pin out_LED\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_LED[0] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 208 792 968 224 "out_LED" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_LED[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_U_32\[7\] " "Pin out_U_32\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_U_32[7] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 120 928 1104 136 "out_U_32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_U_32[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_U_32\[6\] " "Pin out_U_32\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_U_32[6] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 120 928 1104 136 "out_U_32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_U_32[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_U_32\[5\] " "Pin out_U_32\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_U_32[5] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 120 928 1104 136 "out_U_32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_U_32[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_U_32\[4\] " "Pin out_U_32\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_U_32[4] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 120 928 1104 136 "out_U_32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_U_32[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_U_32\[3\] " "Pin out_U_32\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_U_32[3] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 120 928 1104 136 "out_U_32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_U_32[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_U_32\[2\] " "Pin out_U_32\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_U_32[2] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 120 928 1104 136 "out_U_32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_U_32[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_U_32\[1\] " "Pin out_U_32\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_U_32[1] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 120 928 1104 136 "out_U_32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_U_32[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_U_32\[0\] " "Pin out_U_32\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_U_32[0] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 120 928 1104 136 "out_U_32" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_U_32[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_U_33\[7\] " "Pin out_U_33\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_U_33[7] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 136 912 1088 152 "out_U_33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_U_33[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_U_33\[6\] " "Pin out_U_33\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_U_33[6] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 136 912 1088 152 "out_U_33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_U_33[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_U_33\[5\] " "Pin out_U_33\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_U_33[5] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 136 912 1088 152 "out_U_33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_U_33[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_U_33\[4\] " "Pin out_U_33\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_U_33[4] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 136 912 1088 152 "out_U_33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_U_33[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_U_33\[3\] " "Pin out_U_33\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_U_33[3] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 136 912 1088 152 "out_U_33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_U_33[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_U_33\[2\] " "Pin out_U_33\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_U_33[2] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 136 912 1088 152 "out_U_33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_U_33[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_U_33\[1\] " "Pin out_U_33\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_U_33[1] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 136 912 1088 152 "out_U_33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_U_33[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_U_33\[0\] " "Pin out_U_33\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { out_U_33[0] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 136 912 1088 152 "out_U_33" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_U_33[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET " "Pin RESET not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESET } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 160 -312 -144 176 "RESET" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MUSTER_UBERNAHME " "Pin MUSTER_UBERNAHME not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MUSTER_UBERNAHME } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 288 -360 -144 304 "MUSTER_UBERNAHME" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MUSTER_UBERNAHME } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_MUSTER\[0\] " "Pin in_MUSTER\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_MUSTER[0] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 360 -384 -208 376 "in_MUSTER" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_MUSTER[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_MUSTER\[1\] " "Pin in_MUSTER\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_MUSTER[1] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 360 -384 -208 376 "in_MUSTER" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_MUSTER[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_MUSTER\[2\] " "Pin in_MUSTER\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_MUSTER[2] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 360 -384 -208 376 "in_MUSTER" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_MUSTER[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_MUSTER\[3\] " "Pin in_MUSTER\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_MUSTER[3] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 360 -384 -208 376 "in_MUSTER" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_MUSTER[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_MUSTER\[4\] " "Pin in_MUSTER\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_MUSTER[4] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 360 -384 -208 376 "in_MUSTER" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_MUSTER[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_MUSTER\[5\] " "Pin in_MUSTER\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_MUSTER[5] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 360 -384 -208 376 "in_MUSTER" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_MUSTER[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_MUSTER\[6\] " "Pin in_MUSTER\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_MUSTER[6] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 360 -384 -208 376 "in_MUSTER" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_MUSTER[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_MUSTER\[7\] " "Pin in_MUSTER\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { in_MUSTER[7] } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 360 -384 -208 376 "in_MUSTER" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_MUSTER[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK " "Pin CLOCK not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 120 -312 -144 136 "CLOCK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RUN_PAUSE " "Pin RUN_PAUSE not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RUN_PAUSE } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 192 -312 -144 208 "RUN_PAUSE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RUN_PAUSE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REVERSE " "Pin REVERSE not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { REVERSE } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 88 -304 -136 104 "REVERSE" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { REVERSE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPEED " "Pin SPEED not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPEED } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 232 -312 -144 248 "SPEED" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1512579748042 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1512579748042 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1512579748232 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lauflicht_Final.sdc " "Synopsys Design Constraints File file not found: 'Lauflicht_Final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1512579748233 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1512579748233 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|zustand\[0\]~2\|combout " "Node \"inst5\|zustand\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579748235 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|zustand\[0\]~2\|datac " "Node \"inst5\|zustand\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579748235 ""}  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1512579748235 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|count_temp\[3\]~0\|combout " "Node \"inst5\|count_temp\[3\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579748240 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|count_temp\[0\]~1\|datad " "Node \"inst5\|count_temp\[0\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579748240 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|count_temp\[0\]~1\|combout " "Node \"inst5\|count_temp\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579748240 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|count_temp\[0\]~1\|datac " "Node \"inst5\|count_temp\[0\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579748240 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Equal0~0\|datad " "Node \"inst3\|Equal0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579748240 ""} { "Warning" "WSTA_SCC_NODE" "inst3\|Equal0~0\|combout " "Node \"inst3\|Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579748240 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|count_temp\[3\]~0\|datac " "Node \"inst5\|count_temp\[3\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512579748240 ""}  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 -1 0 } } { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1512579748240 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst5\|count_temp\[0\]~1\|datab  to: inst3\|Equal0~0\|combout " "From: inst5\|count_temp\[0\]~1\|datab  to: inst3\|Equal0~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512579748242 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|zustand\[0\]~2  from: datad  to: combout " "Cell: inst5\|zustand\[0\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1512579748242 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1512579748242 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1512579748244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MUSTER_UBERNAHME (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node MUSTER_UBERNAHME (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512579748265 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LauflichtV2:inst5\|LEDs_temp\[7\]~7 " "Destination node LauflichtV2:inst5\|LEDs_temp\[7\]~7" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LauflichtV2:inst5|LEDs_temp[7]~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579748265 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LauflichtV2:inst5\|LEDs_temp\[0\]~9 " "Destination node LauflichtV2:inst5\|LEDs_temp\[0\]~9" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LauflichtV2:inst5|LEDs_temp[0]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579748265 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LauflichtV2:inst5\|zustand\[0\]~2 " "Destination node LauflichtV2:inst5\|zustand\[0\]~2" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LauflichtV2:inst5|zustand[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 551 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579748265 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1512579748265 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MUSTER_UBERNAHME } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 288 -360 -144 304 "MUSTER_UBERNAHME" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MUSTER_UBERNAHME } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512579748265 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node CLOCK (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512579748271 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "speed_control:inst\|counter_temp\[0\] " "Destination node speed_control:inst\|counter_temp\[0\]" {  } { { "MySymbols/speed_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/speed_control.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { speed_control:inst|counter_temp[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579748271 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "speed_control:inst\|counter_temp\[1\] " "Destination node speed_control:inst\|counter_temp\[1\]" {  } { { "MySymbols/speed_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/speed_control.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { speed_control:inst|counter_temp[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579748271 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "speed_control:inst\|counter_temp\[2\] " "Destination node speed_control:inst\|counter_temp\[2\]" {  } { { "MySymbols/speed_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/speed_control.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { speed_control:inst|counter_temp[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579748271 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "speed_control:inst\|counter_temp\[3\] " "Destination node speed_control:inst\|counter_temp\[3\]" {  } { { "MySymbols/speed_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/speed_control.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { speed_control:inst|counter_temp[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579748271 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "speed_control:inst\|counter_temp\[4\] " "Destination node speed_control:inst\|counter_temp\[4\]" {  } { { "MySymbols/speed_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/speed_control.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { speed_control:inst|counter_temp[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579748271 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "speed_control:inst\|counter_temp\[5\] " "Destination node speed_control:inst\|counter_temp\[5\]" {  } { { "MySymbols/speed_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/speed_control.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { speed_control:inst|counter_temp[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579748271 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "speed_control:inst\|counter_temp\[6\] " "Destination node speed_control:inst\|counter_temp\[6\]" {  } { { "MySymbols/speed_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/speed_control.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { speed_control:inst|counter_temp[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579748271 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "speed_control:inst\|counter_temp\[7\] " "Destination node speed_control:inst\|counter_temp\[7\]" {  } { { "MySymbols/speed_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/speed_control.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { speed_control:inst|counter_temp[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579748271 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "speed_control:inst\|counter_temp\[8\] " "Destination node speed_control:inst\|counter_temp\[8\]" {  } { { "MySymbols/speed_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/speed_control.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { speed_control:inst|counter_temp[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579748271 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "speed_control:inst\|counter_temp\[9\] " "Destination node speed_control:inst\|counter_temp\[9\]" {  } { { "MySymbols/speed_control.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/speed_control.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { speed_control:inst|counter_temp[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579748271 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1512579748271 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1512579748271 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { CLOCK } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 120 -312 -144 136 "CLOCK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512579748271 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LauflichtV2:inst5\|LEDs_temp\[7\]~8  " "Automatically promoted node LauflichtV2:inst5\|LEDs_temp\[7\]~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512579748282 ""}  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LauflichtV2:inst5|LEDs_temp[7]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512579748282 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "seven_segment_decoder:inst3\|internal_counter\[1\]~1  " "Automatically promoted node seven_segment_decoder:inst3\|internal_counter\[1\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512579748282 ""}  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 27 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_segment_decoder:inst3|internal_counter[1]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512579748282 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET (placed in PIN C13 (CLK10, LVDSCLK5n, Input)) " "Automatically promoted node RESET (placed in PIN C13 (CLK10, LVDSCLK5n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1512579748288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LauflichtV2:inst5\|LEDs_temp\[7\]~8 " "Destination node LauflichtV2:inst5\|LEDs_temp\[7\]~8" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LauflichtV2:inst5|LEDs_temp[7]~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579748288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LauflichtV2:inst5\|LEDs_temp\[0\]~9 " "Destination node LauflichtV2:inst5\|LEDs_temp\[0\]~9" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LauflichtV2:inst5|LEDs_temp[0]~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 431 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579748288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LauflichtV2:inst5\|count_temp\[3\]~0 " "Destination node LauflichtV2:inst5\|count_temp\[3\]~0" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LauflichtV2:inst5|count_temp[3]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 537 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579748288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LauflichtV2:inst5\|zustand\[0\]~2 " "Destination node LauflichtV2:inst5\|zustand\[0\]~2" {  } { { "MySymbols/LauflichtV2.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/LauflichtV2.vhd" 22 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LauflichtV2:inst5|zustand[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 551 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579748288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_segment_decoder:inst3\|internal_counter\[6\] " "Destination node seven_segment_decoder:inst3\|internal_counter\[6\]" {  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 27 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_segment_decoder:inst3|internal_counter[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579748288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_segment_decoder:inst3\|internal_counter\[5\] " "Destination node seven_segment_decoder:inst3\|internal_counter\[5\]" {  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 27 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_segment_decoder:inst3|internal_counter[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579748288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_segment_decoder:inst3\|internal_counter\[4\] " "Destination node seven_segment_decoder:inst3\|internal_counter\[4\]" {  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 27 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_segment_decoder:inst3|internal_counter[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579748288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_segment_decoder:inst3\|internal_counter\[3\] " "Destination node seven_segment_decoder:inst3\|internal_counter\[3\]" {  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 27 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_segment_decoder:inst3|internal_counter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579748288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_segment_decoder:inst3\|internal_counter\[2\] " "Destination node seven_segment_decoder:inst3\|internal_counter\[2\]" {  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 27 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_segment_decoder:inst3|internal_counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579748288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "seven_segment_decoder:inst3\|internal_counter\[1\] " "Destination node seven_segment_decoder:inst3\|internal_counter\[1\]" {  } { { "MySymbols/seven_segment_decoder.vhd" "" { Text "E:/FPGA Praktikum/Lauflicht_FInal/MySymbols/seven_segment_decoder.vhd" 27 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { seven_segment_decoder:inst3|internal_counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1512579748288 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1512579748288 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1512579748288 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RESET } } } { "Lauflicht_Final.bdf" "" { Schematic "E:/FPGA Praktikum/Lauflicht_FInal/Lauflicht_Final.bdf" { { 160 -312 -144 176 "RESET" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512579748288 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512579748381 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512579748381 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512579748382 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512579748382 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512579748383 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1512579748383 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1512579748384 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512579748384 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512579748384 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1512579748385 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512579748385 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 3.3V 11 24 0 " "Number of I/O pins in group: 35 (unused VREF, 3.3V VCCIO, 11 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1512579748387 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1512579748387 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1512579748387 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 57 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512579748393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 53 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512579748393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 45 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512579748393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 50 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512579748393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 62 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512579748393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 53 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512579748393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 50 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512579748393 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 46 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1512579748393 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1512579748393 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1512579748393 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512579748410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512579749580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512579749812 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512579749821 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512579751344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512579751344 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512579751417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X48_Y26 X59_Y38 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38" {  } { { "loc" "" { Generic "E:/FPGA Praktikum/Lauflicht_FInal/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38"} 48 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1512579753169 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512579753169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512579753897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1512579753899 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512579753899 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.20 " "Total time spent on timing analysis during the Fitter is 1.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1512579753913 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512579753915 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "24 " "Found 24 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_LED\[7\] 0 " "Pin \"out_LED\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579753922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_LED\[6\] 0 " "Pin \"out_LED\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579753922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_LED\[5\] 0 " "Pin \"out_LED\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579753922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_LED\[4\] 0 " "Pin \"out_LED\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579753922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_LED\[3\] 0 " "Pin \"out_LED\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579753922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_LED\[2\] 0 " "Pin \"out_LED\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579753922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_LED\[1\] 0 " "Pin \"out_LED\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579753922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_LED\[0\] 0 " "Pin \"out_LED\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579753922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_U_32\[7\] 0 " "Pin \"out_U_32\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579753922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_U_32\[6\] 0 " "Pin \"out_U_32\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579753922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_U_32\[5\] 0 " "Pin \"out_U_32\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579753922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_U_32\[4\] 0 " "Pin \"out_U_32\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579753922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_U_32\[3\] 0 " "Pin \"out_U_32\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579753922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_U_32\[2\] 0 " "Pin \"out_U_32\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579753922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_U_32\[1\] 0 " "Pin \"out_U_32\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579753922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_U_32\[0\] 0 " "Pin \"out_U_32\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579753922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_U_33\[7\] 0 " "Pin \"out_U_33\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579753922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_U_33\[6\] 0 " "Pin \"out_U_33\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579753922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_U_33\[5\] 0 " "Pin \"out_U_33\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579753922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_U_33\[4\] 0 " "Pin \"out_U_33\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579753922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_U_33\[3\] 0 " "Pin \"out_U_33\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579753922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_U_33\[2\] 0 " "Pin \"out_U_33\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579753922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_U_33\[1\] 0 " "Pin \"out_U_33\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579753922 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "out_U_33\[0\] 0 " "Pin \"out_U_33\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1512579753922 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1512579753922 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512579754071 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512579754092 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512579754233 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512579754713 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1512579754836 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA Praktikum/Lauflicht_FInal/output_files/Lauflicht_Final.fit.smsg " "Generated suppressed messages file E:/FPGA Praktikum/Lauflicht_FInal/output_files/Lauflicht_Final.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512579755126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1280 " "Peak virtual memory: 1280 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512579756683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 18:02:36 2017 " "Processing ended: Wed Dec 06 18:02:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512579756683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512579756683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512579756683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512579756683 ""}
