* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Jul 8 2021 15:05:39

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : delayZ0Z_0
T_5_3_wire_logic_cluster/lc_0/out
T_5_3_lc_trk_g0_0
T_5_3_input_2_0
T_5_3_wire_logic_cluster/lc_0/in_2

T_5_3_wire_logic_cluster/lc_0/out
T_6_3_lc_trk_g1_0
T_6_3_wire_logic_cluster/lc_4/in_3

End 

Net : delay_cry_13
T_5_4_wire_logic_cluster/lc_5/cout
T_5_4_wire_logic_cluster/lc_6/in_3

End 

Net : delayZ0Z_1
T_5_3_wire_logic_cluster/lc_1/out
T_5_3_lc_trk_g2_1
T_5_3_input_2_1
T_5_3_wire_logic_cluster/lc_1/in_2

T_5_3_wire_logic_cluster/lc_1/out
T_6_3_lc_trk_g0_1
T_6_3_wire_logic_cluster/lc_4/in_1

End 

Net : delay_cry_12
T_5_4_wire_logic_cluster/lc_4/cout
T_5_4_wire_logic_cluster/lc_5/in_3

Net : delayZ0Z_2
T_5_3_wire_logic_cluster/lc_2/out
T_5_3_lc_trk_g1_2
T_5_3_wire_logic_cluster/lc_2/in_1

T_5_3_wire_logic_cluster/lc_2/out
T_6_3_lc_trk_g0_2
T_6_3_input_2_4
T_6_3_wire_logic_cluster/lc_4/in_2

End 

Net : delay_cry_11
T_5_4_wire_logic_cluster/lc_3/cout
T_5_4_wire_logic_cluster/lc_4/in_3

Net : delayZ0Z_3
T_5_3_wire_logic_cluster/lc_3/out
T_5_3_lc_trk_g0_3
T_5_3_input_2_3
T_5_3_wire_logic_cluster/lc_3/in_2

T_5_3_wire_logic_cluster/lc_3/out
T_6_3_lc_trk_g1_3
T_6_3_wire_logic_cluster/lc_4/in_0

End 

Net : delay_cry_10
T_5_4_wire_logic_cluster/lc_2/cout
T_5_4_wire_logic_cluster/lc_3/in_3

Net : delayZ0Z_4
T_5_3_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g2_4
T_5_3_input_2_4
T_5_3_wire_logic_cluster/lc_4/in_2

T_5_3_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g1_4
T_6_3_wire_logic_cluster/lc_2/in_3

End 

Net : delay_cry_9
T_5_4_wire_logic_cluster/lc_1/cout
T_5_4_wire_logic_cluster/lc_2/in_3

Net : delayZ0Z_5
T_5_3_wire_logic_cluster/lc_5/out
T_5_3_lc_trk_g0_5
T_5_3_input_2_5
T_5_3_wire_logic_cluster/lc_5/in_2

T_5_3_wire_logic_cluster/lc_5/out
T_6_3_lc_trk_g1_5
T_6_3_wire_logic_cluster/lc_2/in_0

End 

Net : delay_cry_8
T_5_4_wire_logic_cluster/lc_0/cout
T_5_4_wire_logic_cluster/lc_1/in_3

Net : delayZ0Z_6
T_5_3_wire_logic_cluster/lc_6/out
T_5_3_lc_trk_g0_6
T_5_3_input_2_6
T_5_3_wire_logic_cluster/lc_6/in_2

T_5_3_wire_logic_cluster/lc_6/out
T_6_3_lc_trk_g1_6
T_6_3_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_5_4_0_
T_5_4_wire_logic_cluster/carry_in_mux/cout
T_5_4_wire_logic_cluster/lc_0/in_3

Net : delayZ0Z_7
T_5_3_wire_logic_cluster/lc_7/out
T_5_3_lc_trk_g2_7
T_5_3_input_2_7
T_5_3_wire_logic_cluster/lc_7/in_2

T_5_3_wire_logic_cluster/lc_7/out
T_6_3_lc_trk_g1_7
T_6_3_wire_logic_cluster/lc_0/in_0

End 

Net : delay_cry_6
T_5_3_wire_logic_cluster/lc_6/cout
T_5_3_wire_logic_cluster/lc_7/in_3

Net : delayZ0Z_8
T_5_4_wire_logic_cluster/lc_0/out
T_5_4_lc_trk_g0_0
T_5_4_input_2_0
T_5_4_wire_logic_cluster/lc_0/in_2

T_5_4_wire_logic_cluster/lc_0/out
T_6_3_lc_trk_g3_0
T_6_3_wire_logic_cluster/lc_0/in_3

End 

Net : delay_cry_5
T_5_3_wire_logic_cluster/lc_5/cout
T_5_3_wire_logic_cluster/lc_6/in_3

Net : delayZ0Z_9
T_5_4_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g3_1
T_5_4_wire_logic_cluster/lc_1/in_1

T_5_4_wire_logic_cluster/lc_1/out
T_6_3_lc_trk_g3_1
T_6_3_input_2_0
T_6_3_wire_logic_cluster/lc_0/in_2

End 

Net : delay_cry_4
T_5_3_wire_logic_cluster/lc_4/cout
T_5_3_wire_logic_cluster/lc_5/in_3

Net : delayZ0Z_10
T_5_4_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g0_2
T_5_4_input_2_2
T_5_4_wire_logic_cluster/lc_2/in_2

T_5_4_wire_logic_cluster/lc_2/out
T_6_3_lc_trk_g3_2
T_6_3_wire_logic_cluster/lc_0/in_1

End 

Net : delay_cry_3
T_5_3_wire_logic_cluster/lc_3/cout
T_5_3_wire_logic_cluster/lc_4/in_3

Net : delayZ0Z_11
T_5_4_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g1_3
T_5_4_wire_logic_cluster/lc_3/in_1

T_5_4_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g1_3
T_5_4_wire_logic_cluster/lc_7/in_1

End 

Net : delay_cry_2
T_5_3_wire_logic_cluster/lc_2/cout
T_5_3_wire_logic_cluster/lc_3/in_3

Net : delayZ0Z_12
T_5_4_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g2_4
T_5_4_input_2_4
T_5_4_wire_logic_cluster/lc_4/in_2

T_5_4_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g2_4
T_5_4_wire_logic_cluster/lc_7/in_3

End 

Net : delay_cry_1
T_5_3_wire_logic_cluster/lc_1/cout
T_5_3_wire_logic_cluster/lc_2/in_3

Net : delayZ0Z_13
T_5_4_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g0_5
T_5_4_input_2_5
T_5_4_wire_logic_cluster/lc_5/in_2

T_5_4_wire_logic_cluster/lc_5/out
T_5_4_lc_trk_g0_5
T_5_4_wire_logic_cluster/lc_7/in_0

End 

Net : delay_cry_0
T_5_3_wire_logic_cluster/lc_0/cout
T_5_3_wire_logic_cluster/lc_1/in_3

Net : howZ0Z_0
T_2_2_wire_logic_cluster/lc_3/out
T_2_1_lc_trk_g1_3
T_2_1_wire_logic_cluster/lc_6/in_0

T_2_2_wire_logic_cluster/lc_3/out
T_2_1_lc_trk_g1_3
T_2_1_wire_logic_cluster/lc_0/in_0

T_2_2_wire_logic_cluster/lc_3/out
T_1_3_lc_trk_g1_3
T_1_3_wire_logic_cluster/lc_4/in_0

T_2_2_wire_logic_cluster/lc_3/out
T_2_1_lc_trk_g1_3
T_2_1_wire_logic_cluster/lc_7/in_3

T_2_2_wire_logic_cluster/lc_3/out
T_2_1_lc_trk_g1_3
T_2_1_wire_logic_cluster/lc_5/in_3

T_2_2_wire_logic_cluster/lc_3/out
T_1_3_lc_trk_g1_3
T_1_3_wire_logic_cluster/lc_3/in_3

T_2_2_wire_logic_cluster/lc_3/out
T_1_3_lc_trk_g1_3
T_1_3_wire_logic_cluster/lc_5/in_3

T_2_2_wire_logic_cluster/lc_3/out
T_1_3_lc_trk_g1_3
T_1_3_wire_logic_cluster/lc_7/in_3

End 

Net : howZ0Z_2
T_2_2_wire_logic_cluster/lc_1/out
T_2_1_lc_trk_g0_1
T_2_1_wire_logic_cluster/lc_7/in_0

T_2_2_wire_logic_cluster/lc_1/out
T_2_1_lc_trk_g0_1
T_2_1_wire_logic_cluster/lc_5/in_0

T_2_2_wire_logic_cluster/lc_1/out
T_1_3_lc_trk_g0_1
T_1_3_wire_logic_cluster/lc_3/in_0

T_2_2_wire_logic_cluster/lc_1/out
T_1_3_lc_trk_g0_1
T_1_3_wire_logic_cluster/lc_5/in_0

T_2_2_wire_logic_cluster/lc_1/out
T_1_3_lc_trk_g0_1
T_1_3_wire_logic_cluster/lc_7/in_0

T_2_2_wire_logic_cluster/lc_1/out
T_2_1_lc_trk_g0_1
T_2_1_wire_logic_cluster/lc_6/in_1

T_2_2_wire_logic_cluster/lc_1/out
T_2_1_lc_trk_g0_1
T_2_1_wire_logic_cluster/lc_0/in_1

T_2_2_wire_logic_cluster/lc_1/out
T_1_3_lc_trk_g0_1
T_1_3_wire_logic_cluster/lc_4/in_1

End 

Net : delayZ0Z_14
T_5_4_wire_logic_cluster/lc_6/out
T_5_4_lc_trk_g3_6
T_5_4_wire_logic_cluster/lc_6/in_1

T_5_4_wire_logic_cluster/lc_6/out
T_5_4_lc_trk_g3_6
T_5_4_input_2_7
T_5_4_wire_logic_cluster/lc_7/in_2

End 

Net : howZ0Z_1
T_2_2_wire_logic_cluster/lc_7/out
T_2_1_lc_trk_g1_7
T_2_1_wire_logic_cluster/lc_7/in_1

T_2_2_wire_logic_cluster/lc_7/out
T_2_1_lc_trk_g1_7
T_2_1_wire_logic_cluster/lc_5/in_1

T_2_2_wire_logic_cluster/lc_7/out
T_1_3_lc_trk_g1_7
T_1_3_wire_logic_cluster/lc_3/in_1

T_2_2_wire_logic_cluster/lc_7/out
T_1_3_lc_trk_g1_7
T_1_3_wire_logic_cluster/lc_5/in_1

T_2_2_wire_logic_cluster/lc_7/out
T_1_3_lc_trk_g1_7
T_1_3_wire_logic_cluster/lc_7/in_1

T_2_2_wire_logic_cluster/lc_7/out
T_2_1_lc_trk_g1_7
T_2_1_input_2_6
T_2_1_wire_logic_cluster/lc_6/in_2

T_2_2_wire_logic_cluster/lc_7/out
T_2_1_lc_trk_g1_7
T_2_1_input_2_0
T_2_1_wire_logic_cluster/lc_0/in_2

T_2_2_wire_logic_cluster/lc_7/out
T_1_3_lc_trk_g0_7
T_1_3_wire_logic_cluster/lc_4/in_3

End 

Net : LED7_c
T_1_3_wire_logic_cluster/lc_4/out
T_0_3_span4_horz_13
T_0_3_span4_vert_t_14
T_0_7_span4_vert_t_14
T_0_9_lc_trk_g0_2
T_0_9_wire_io_cluster/io_0/D_OUT_0

End 

Net : bfn_5_3_0_
Net : LED6_c
T_2_1_wire_logic_cluster/lc_5/out
T_3_0_lc_trk_g0_5
T_3_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : BUT1_c
T_10_0_wire_io_cluster/io_0/D_IN_0
T_10_0_span12_vert_0
T_0_1_span12_horz_4
T_5_1_lc_trk_g1_7
T_5_1_wire_logic_cluster/lc_1/in_3

T_10_0_wire_io_cluster/io_0/D_IN_0
T_10_0_span12_vert_0
T_0_1_span12_horz_4
T_4_1_lc_trk_g1_4
T_4_1_wire_logic_cluster/lc_0/in_3

T_10_0_wire_io_cluster/io_0/D_IN_0
T_10_0_span12_vert_0
T_0_1_span12_horz_4
T_4_1_lc_trk_g1_4
T_4_1_input_2_3
T_4_1_wire_logic_cluster/lc_3/in_2

T_10_0_wire_io_cluster/io_0/D_IN_0
T_10_0_span12_vert_0
T_0_1_span12_horz_4
T_4_1_lc_trk_g1_4
T_4_1_wire_logic_cluster/lc_2/in_3

T_10_0_wire_io_cluster/io_0/D_IN_0
T_10_0_span12_vert_0
T_0_1_span12_horz_4
T_4_1_lc_trk_g1_4
T_4_1_wire_logic_cluster/lc_6/in_3

End 

Net : BUT2_c
T_10_0_wire_io_cluster/io_1/D_IN_0
T_10_0_span4_vert_4
T_7_1_sp4_h_l_9
T_6_1_sp4_v_t_38
T_5_2_lc_trk_g2_6
T_5_2_wire_logic_cluster/lc_3/in_3

T_10_0_wire_io_cluster/io_1/D_IN_0
T_10_0_span4_vert_12
T_7_2_sp4_h_l_6
T_3_2_sp4_h_l_6
T_4_2_lc_trk_g2_6
T_4_2_wire_logic_cluster/lc_3/in_3

T_10_0_wire_io_cluster/io_1/D_IN_0
T_10_0_span4_vert_12
T_7_2_sp4_h_l_6
T_3_2_sp4_h_l_6
T_4_2_lc_trk_g2_6
T_4_2_wire_logic_cluster/lc_2/in_0

T_10_0_wire_io_cluster/io_1/D_IN_0
T_10_0_span4_vert_12
T_7_2_sp4_h_l_6
T_3_2_sp4_h_l_6
T_4_2_lc_trk_g3_6
T_4_2_wire_logic_cluster/lc_7/in_0

T_10_0_wire_io_cluster/io_1/D_IN_0
T_10_0_span4_vert_12
T_7_2_sp4_h_l_6
T_3_2_sp4_h_l_6
T_4_2_lc_trk_g3_6
T_4_2_wire_logic_cluster/lc_5/in_0

End 

Net : CLK_c_g
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_1_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_5_3_wire_logic_cluster/lc_3/clk

End 

Net : LED0_c
T_2_1_wire_logic_cluster/lc_7/out
T_0_1_span12_horz_2
T_4_1_sp4_h_l_4
T_7_0_span4_vert_10
T_7_0_lc_trk_g0_2
T_7_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : LED1_c
T_1_3_wire_logic_cluster/lc_3/out
T_1_2_sp4_v_t_38
T_1_6_sp4_v_t_43
T_0_10_span4_horz_43
T_0_10_lc_trk_g0_3
T_0_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : LED2_c
T_2_1_wire_logic_cluster/lc_6/out
T_3_0_span4_vert_13
T_3_0_span4_horz_r_2
T_6_0_lc_trk_g1_6
T_6_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : downZ0Z_0
T_5_2_wire_logic_cluster/lc_3/out
T_5_2_lc_trk_g1_3
T_5_2_wire_logic_cluster/lc_3/in_1

T_5_2_wire_logic_cluster/lc_3/out
T_4_2_lc_trk_g3_3
T_4_2_input_2_0
T_4_2_wire_logic_cluster/lc_0/in_2

T_5_2_wire_logic_cluster/lc_3/out
T_4_2_lc_trk_g3_3
T_4_2_wire_logic_cluster/lc_4/in_0

T_5_2_wire_logic_cluster/lc_3/out
T_3_2_sp4_h_l_3
T_2_2_lc_trk_g1_3
T_2_2_wire_logic_cluster/lc_3/in_1

T_5_2_wire_logic_cluster/lc_3/out
T_3_2_sp4_h_l_3
T_2_2_lc_trk_g0_3
T_2_2_input_2_7
T_2_2_wire_logic_cluster/lc_7/in_2

T_5_2_wire_logic_cluster/lc_3/out
T_3_2_sp4_h_l_3
T_2_2_lc_trk_g1_3
T_2_2_input_2_0
T_2_2_wire_logic_cluster/lc_0/in_2

End 

Net : downZ0Z_1
T_4_2_wire_logic_cluster/lc_0/out
T_4_2_lc_trk_g1_0
T_4_2_wire_logic_cluster/lc_0/in_3

T_4_2_wire_logic_cluster/lc_0/out
T_4_2_lc_trk_g1_0
T_4_2_wire_logic_cluster/lc_4/in_3

T_4_2_wire_logic_cluster/lc_0/out
T_3_2_sp4_h_l_8
T_2_2_lc_trk_g1_0
T_2_2_wire_logic_cluster/lc_7/in_0

T_4_2_wire_logic_cluster/lc_0/out
T_3_2_sp4_h_l_8
T_2_2_lc_trk_g1_0
T_2_2_wire_logic_cluster/lc_0/in_3

End 

Net : downZ0Z_2
T_4_2_wire_logic_cluster/lc_4/out
T_4_2_lc_trk_g1_4
T_4_2_wire_logic_cluster/lc_4/in_1

T_4_2_wire_logic_cluster/lc_4/out
T_3_2_sp4_h_l_0
T_2_2_lc_trk_g0_0
T_2_2_wire_logic_cluster/lc_1/in_1

End 

Net : down_RNO_0Z0Z_2_cascade_
T_4_2_wire_logic_cluster/lc_3/ltout
T_4_2_wire_logic_cluster/lc_4/in_2

End 

Net : LED3_c
T_1_3_wire_logic_cluster/lc_5/out
T_0_3_span4_horz_31
T_0_3_span4_vert_t_13
T_0_7_span4_vert_t_13
T_0_10_lc_trk_g1_5
T_0_10_wire_io_cluster/io_0/D_OUT_0

End 

Net : LED4_c
T_2_1_wire_logic_cluster/lc_0/out
T_3_0_span4_vert_1
T_3_0_span4_horz_r_0
T_4_0_lc_trk_g0_4
T_4_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : LED5_c
T_1_3_wire_logic_cluster/lc_7/out
T_0_3_span4_horz_19
T_0_3_span4_vert_t_15
T_0_7_span4_vert_t_15
T_0_9_lc_trk_g0_3
T_0_9_wire_io_cluster/io_1/D_OUT_0

End 

Net : how_1_axbxc2_1_cascade_
T_2_2_wire_logic_cluster/lc_0/ltout
T_2_2_wire_logic_cluster/lc_1/in_2

End 

Net : level2_0
T_4_2_wire_logic_cluster/lc_5/out
T_4_2_lc_trk_g2_5
T_4_2_wire_logic_cluster/lc_0/in_1

T_4_2_wire_logic_cluster/lc_5/out
T_4_2_lc_trk_g2_5
T_4_2_wire_logic_cluster/lc_3/in_0

T_4_2_wire_logic_cluster/lc_5/out
T_5_2_lc_trk_g0_5
T_5_2_input_2_3
T_5_2_wire_logic_cluster/lc_3/in_2

End 

Net : level_0
T_4_1_wire_logic_cluster/lc_2/out
T_4_1_lc_trk_g2_2
T_4_1_wire_logic_cluster/lc_4/in_0

T_4_1_wire_logic_cluster/lc_2/out
T_4_1_lc_trk_g2_2
T_4_1_input_2_6
T_4_1_wire_logic_cluster/lc_6/in_2

T_4_1_wire_logic_cluster/lc_2/out
T_5_1_lc_trk_g0_2
T_5_1_wire_logic_cluster/lc_1/in_1

End 

Net : shift2_0Z0Z_1
T_4_2_wire_logic_cluster/lc_1/out
T_4_2_lc_trk_g0_1
T_4_2_input_2_3
T_4_2_wire_logic_cluster/lc_3/in_2

T_4_2_wire_logic_cluster/lc_1/out
T_4_2_lc_trk_g0_1
T_4_2_input_2_7
T_4_2_wire_logic_cluster/lc_7/in_2

T_4_2_wire_logic_cluster/lc_1/out
T_4_2_lc_trk_g0_1
T_4_2_input_2_5
T_4_2_wire_logic_cluster/lc_5/in_2

T_4_2_wire_logic_cluster/lc_1/out
T_5_2_lc_trk_g0_1
T_5_2_wire_logic_cluster/lc_3/in_0

End 

Net : shift2_0Z0Z_2
T_4_2_wire_logic_cluster/lc_2/out
T_4_2_lc_trk_g0_2
T_4_2_wire_logic_cluster/lc_3/in_1

T_4_2_wire_logic_cluster/lc_2/out
T_4_2_lc_trk_g0_2
T_4_2_wire_logic_cluster/lc_1/in_3

T_4_2_wire_logic_cluster/lc_2/out
T_4_2_lc_trk_g0_2
T_4_2_wire_logic_cluster/lc_7/in_3

T_4_2_wire_logic_cluster/lc_2/out
T_4_2_lc_trk_g0_2
T_4_2_wire_logic_cluster/lc_5/in_3

T_4_2_wire_logic_cluster/lc_2/out
T_5_2_lc_trk_g0_2
T_5_2_wire_logic_cluster/lc_1/cen

End 

Net : shift2_0_RNIJLUPZ0Z_1
T_4_2_wire_logic_cluster/lc_7/out
T_4_2_lc_trk_g1_7
T_4_2_wire_logic_cluster/lc_0/in_0

End 

Net : shift_0Z0Z_1
T_4_1_wire_logic_cluster/lc_1/out
T_4_1_lc_trk_g3_1
T_4_1_wire_logic_cluster/lc_3/in_3

T_4_1_wire_logic_cluster/lc_1/out
T_4_1_lc_trk_g3_1
T_4_1_wire_logic_cluster/lc_2/in_0

T_4_1_wire_logic_cluster/lc_1/out
T_4_1_lc_trk_g3_1
T_4_1_wire_logic_cluster/lc_6/in_0

T_4_1_wire_logic_cluster/lc_1/out
T_5_1_lc_trk_g0_1
T_5_1_input_2_1
T_5_1_wire_logic_cluster/lc_1/in_2

End 

Net : shift_0Z0Z_2
T_4_1_wire_logic_cluster/lc_0/out
T_4_1_lc_trk_g1_0
T_4_1_wire_logic_cluster/lc_1/in_0

T_4_1_wire_logic_cluster/lc_0/out
T_4_1_lc_trk_g1_0
T_4_1_wire_logic_cluster/lc_3/in_0

T_4_1_wire_logic_cluster/lc_0/out
T_4_1_lc_trk_g1_0
T_4_1_wire_logic_cluster/lc_2/in_1

T_4_1_wire_logic_cluster/lc_0/out
T_4_1_lc_trk_g1_0
T_4_1_wire_logic_cluster/lc_6/in_1

T_4_1_wire_logic_cluster/lc_0/out
T_0_1_span12_horz_0
T_5_1_lc_trk_g1_3
T_5_1_wire_logic_cluster/lc_2/cen

End 

Net : shift_0_RNIETMJZ0Z_1_cascade_
T_4_1_wire_logic_cluster/lc_3/ltout
T_4_1_wire_logic_cluster/lc_4/in_2

End 

Net : un1_ten_ms_10_cascade_
T_6_3_wire_logic_cluster/lc_0/ltout
T_6_3_wire_logic_cluster/lc_1/in_2

End 

Net : un1_ten_ms_7
T_6_3_wire_logic_cluster/lc_2/out
T_6_3_lc_trk_g2_2
T_6_3_wire_logic_cluster/lc_1/in_3

End 

Net : un1_ten_ms_8
T_6_3_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g3_4
T_6_3_wire_logic_cluster/lc_1/in_0

End 

Net : un1_ten_ms_9
T_5_4_wire_logic_cluster/lc_7/out
T_6_3_lc_trk_g3_7
T_6_3_wire_logic_cluster/lc_1/in_1

End 

Net : un1_ten_ms_i
T_6_3_wire_logic_cluster/lc_1/out
T_5_2_lc_trk_g3_1
T_5_2_wire_logic_cluster/lc_3/clk

T_6_3_wire_logic_cluster/lc_1/out
T_5_3_sp4_h_l_10
T_4_3_sp4_v_t_41
T_4_0_span4_vert_28
T_4_2_lc_trk_g1_1
T_4_2_wire_logic_cluster/lc_3/clk

T_6_3_wire_logic_cluster/lc_1/out
T_5_3_sp4_h_l_10
T_4_3_sp4_v_t_41
T_4_0_span4_vert_28
T_4_2_lc_trk_g1_1
T_4_2_wire_logic_cluster/lc_3/clk

T_6_3_wire_logic_cluster/lc_1/out
T_5_3_sp4_h_l_10
T_4_3_sp4_v_t_41
T_4_0_span4_vert_28
T_4_2_lc_trk_g1_1
T_4_2_wire_logic_cluster/lc_3/clk

T_6_3_wire_logic_cluster/lc_1/out
T_5_3_sp4_h_l_10
T_4_3_sp4_v_t_41
T_4_0_span4_vert_28
T_4_2_lc_trk_g1_1
T_4_2_wire_logic_cluster/lc_3/clk

T_6_3_wire_logic_cluster/lc_1/out
T_5_3_sp4_h_l_10
T_4_3_sp4_v_t_41
T_4_0_span4_vert_28
T_4_2_lc_trk_g1_1
T_4_2_wire_logic_cluster/lc_3/clk

T_6_3_wire_logic_cluster/lc_1/out
T_6_3_sp4_h_l_7
T_5_0_span4_vert_24
T_5_1_lc_trk_g2_0
T_5_1_wire_logic_cluster/lc_3/clk

T_6_3_wire_logic_cluster/lc_1/out
T_6_3_sp4_h_l_7
T_5_0_span4_vert_24
T_4_1_lc_trk_g0_0
T_4_1_wire_logic_cluster/lc_3/clk

T_6_3_wire_logic_cluster/lc_1/out
T_6_3_sp4_h_l_7
T_5_0_span4_vert_24
T_4_1_lc_trk_g0_0
T_4_1_wire_logic_cluster/lc_3/clk

T_6_3_wire_logic_cluster/lc_1/out
T_6_3_sp4_h_l_7
T_5_0_span4_vert_24
T_4_1_lc_trk_g0_0
T_4_1_wire_logic_cluster/lc_3/clk

T_6_3_wire_logic_cluster/lc_1/out
T_6_3_sp4_h_l_7
T_5_0_span4_vert_24
T_4_1_lc_trk_g0_0
T_4_1_wire_logic_cluster/lc_3/clk

T_6_3_wire_logic_cluster/lc_1/out
T_6_3_sp4_h_l_7
T_5_0_span4_vert_24
T_4_1_lc_trk_g0_0
T_4_1_wire_logic_cluster/lc_3/clk

End 

Net : upZ0Z_0
T_5_1_wire_logic_cluster/lc_1/out
T_5_1_lc_trk_g2_1
T_5_1_wire_logic_cluster/lc_1/in_0

T_5_1_wire_logic_cluster/lc_1/out
T_4_1_lc_trk_g2_1
T_4_1_wire_logic_cluster/lc_4/in_3

T_5_1_wire_logic_cluster/lc_1/out
T_0_1_span12_horz_1
T_4_1_lc_trk_g1_1
T_4_1_wire_logic_cluster/lc_7/in_1

T_5_1_wire_logic_cluster/lc_1/out
T_4_1_sp4_h_l_10
T_3_1_sp4_v_t_47
T_2_2_lc_trk_g3_7
T_2_2_wire_logic_cluster/lc_3/in_3

T_5_1_wire_logic_cluster/lc_1/out
T_4_1_sp4_h_l_10
T_3_1_sp4_v_t_47
T_2_2_lc_trk_g3_7
T_2_2_wire_logic_cluster/lc_7/in_3

T_5_1_wire_logic_cluster/lc_1/out
T_4_1_sp4_h_l_10
T_3_1_sp4_v_t_47
T_2_2_lc_trk_g3_7
T_2_2_wire_logic_cluster/lc_0/in_0

End 

Net : upZ0Z_1
T_4_1_wire_logic_cluster/lc_4/out
T_4_1_lc_trk_g3_4
T_4_1_wire_logic_cluster/lc_4/in_1

T_4_1_wire_logic_cluster/lc_4/out
T_4_1_lc_trk_g3_4
T_4_1_wire_logic_cluster/lc_7/in_0

T_4_1_wire_logic_cluster/lc_4/out
T_3_1_sp4_h_l_0
T_2_1_sp4_v_t_37
T_2_2_lc_trk_g3_5
T_2_2_wire_logic_cluster/lc_7/in_1

T_4_1_wire_logic_cluster/lc_4/out
T_3_1_sp4_h_l_0
T_2_1_sp4_v_t_37
T_2_2_lc_trk_g2_5
T_2_2_wire_logic_cluster/lc_0/in_1

End 

Net : upZ0Z_2
T_4_1_wire_logic_cluster/lc_7/out
T_4_1_lc_trk_g1_7
T_4_1_wire_logic_cluster/lc_7/in_3

T_4_1_wire_logic_cluster/lc_7/out
T_4_1_sp4_h_l_3
T_3_1_sp4_v_t_44
T_2_2_lc_trk_g3_4
T_2_2_wire_logic_cluster/lc_1/in_0

End 

Net : up_RNO_0Z0Z_2_cascade_
T_4_1_wire_logic_cluster/lc_6/ltout
T_4_1_wire_logic_cluster/lc_7/in_2

End 

