0.7
2020.2
Jun 10 2021
20:04:57
E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP4/project_1/project_1.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,1669265591,verilog,,E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP4/project_1/project_1.srcs/sim_1/new/test.v,,dist_mem_gen_0,,,,,,,,
E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP4/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex7/STEP4/project_1/project_1.srcs/sim_1/new/test.v,1669273730,verilog,,,,tb,,,,,,,,
