Fitter report for OV7725_Sdram_VGA_Disp
Sat May 19 17:04:17 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Other Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sat May 19 17:04:17 2018       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; OV7725_Sdram_VGA_Disp                       ;
; Top-level Entity Name              ; OV7725_Sdram_VGA_Disp                       ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10E22C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,055 / 10,320 ( 10 % )                     ;
;     Total combinational functions  ; 933 / 10,320 ( 9 % )                        ;
;     Dedicated logic registers      ; 575 / 10,320 ( 6 % )                        ;
; Total registers                    ; 575                                         ;
; Total pins                         ; 72 / 92 ( 78 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384 / 423,936 ( 4 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10E22C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.13        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  37.5%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; cmos_sclk      ; Missing drive strength and slew rate ;
; cmos_xclk      ; Missing drive strength and slew rate ;
; sdram_clk      ; Missing drive strength and slew rate ;
; sdram_cke      ; Missing drive strength and slew rate ;
; sdram_cs_n     ; Missing drive strength and slew rate ;
; sdram_ras_n    ; Missing drive strength and slew rate ;
; sdram_cas_n    ; Missing drive strength and slew rate ;
; sdram_we_n     ; Missing drive strength and slew rate ;
; sdram_bank[0]  ; Missing drive strength and slew rate ;
; sdram_bank[1]  ; Missing drive strength and slew rate ;
; sdram_addr[0]  ; Missing drive strength and slew rate ;
; sdram_addr[1]  ; Missing drive strength and slew rate ;
; sdram_addr[2]  ; Missing drive strength and slew rate ;
; sdram_addr[3]  ; Missing drive strength and slew rate ;
; sdram_addr[4]  ; Missing drive strength and slew rate ;
; sdram_addr[5]  ; Missing drive strength and slew rate ;
; sdram_addr[6]  ; Missing drive strength and slew rate ;
; sdram_addr[7]  ; Missing drive strength and slew rate ;
; sdram_addr[8]  ; Missing drive strength and slew rate ;
; sdram_addr[9]  ; Missing drive strength and slew rate ;
; sdram_addr[10] ; Missing drive strength and slew rate ;
; sdram_addr[11] ; Missing drive strength and slew rate ;
; lcd_hs         ; Missing drive strength and slew rate ;
; lcd_vs         ; Missing drive strength and slew rate ;
; lcd_blank      ; Missing drive strength and slew rate ;
; lcd_dclk       ; Missing drive strength and slew rate ;
; lcd_data[0]    ; Missing drive strength and slew rate ;
; lcd_data[1]    ; Missing drive strength and slew rate ;
; lcd_data[2]    ; Missing drive strength and slew rate ;
; lcd_data[3]    ; Missing drive strength and slew rate ;
; lcd_data[4]    ; Missing drive strength and slew rate ;
; lcd_data[5]    ; Missing drive strength and slew rate ;
; lcd_data[6]    ; Missing drive strength and slew rate ;
; lcd_data[7]    ; Missing drive strength and slew rate ;
; lcd_data[8]    ; Missing drive strength and slew rate ;
; lcd_data[9]    ; Missing drive strength and slew rate ;
; lcd_data[10]   ; Missing drive strength and slew rate ;
; lcd_data[11]   ; Missing drive strength and slew rate ;
; lcd_data[12]   ; Missing drive strength and slew rate ;
; lcd_data[13]   ; Missing drive strength and slew rate ;
; lcd_data[14]   ; Missing drive strength and slew rate ;
; lcd_data[15]   ; Missing drive strength and slew rate ;
; cmos_sdat      ; Missing drive strength and slew rate ;
; sdram_data[0]  ; Missing drive strength and slew rate ;
; sdram_data[1]  ; Missing drive strength and slew rate ;
; sdram_data[2]  ; Missing drive strength and slew rate ;
; sdram_data[3]  ; Missing drive strength and slew rate ;
; sdram_data[4]  ; Missing drive strength and slew rate ;
; sdram_data[5]  ; Missing drive strength and slew rate ;
; sdram_data[6]  ; Missing drive strength and slew rate ;
; sdram_data[7]  ; Missing drive strength and slew rate ;
; sdram_data[8]  ; Missing drive strength and slew rate ;
; sdram_data[9]  ; Missing drive strength and slew rate ;
; sdram_data[10] ; Missing drive strength and slew rate ;
; sdram_data[11] ; Missing drive strength and slew rate ;
; sdram_data[12] ; Missing drive strength and slew rate ;
; sdram_data[13] ; Missing drive strength and slew rate ;
; sdram_data[14] ; Missing drive strength and slew rate ;
; sdram_data[15] ; Missing drive strength and slew rate ;
+----------------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 1718 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 1718 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1705    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 13      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/output_files/OV7725_Sdram_VGA_Disp.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 1,055 / 10,320 ( 10 % )  ;
;     -- Combinational with no register       ; 480                      ;
;     -- Register only                        ; 122                      ;
;     -- Combinational with a register        ; 453                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 548                      ;
;     -- 3 input functions                    ; 147                      ;
;     -- <=2 input functions                  ; 238                      ;
;     -- Register only                        ; 122                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 783                      ;
;     -- arithmetic mode                      ; 150                      ;
;                                             ;                          ;
; Total registers*                            ; 575 / 10,732 ( 5 % )     ;
;     -- Dedicated logic registers            ; 575 / 10,320 ( 6 % )     ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 88 / 645 ( 14 % )        ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 72 / 92 ( 78 % )         ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 6                        ;
; M9Ks                                        ; 2 / 46 ( 4 % )           ;
; Total block memory bits                     ; 16,384 / 423,936 ( 4 % ) ;
; Total block memory implementation bits      ; 18,432 / 423,936 ( 4 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )           ;
; PLLs                                        ; 1 / 2 ( 50 % )           ;
; Global clocks                               ; 6 / 10 ( 60 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 3% / 3% / 3%             ;
; Peak interconnect usage (total/H/V)         ; 5% / 5% / 4%             ;
; Maximum fan-out                             ; 402                      ;
; Highest non-global fan-out                  ; 66                       ;
; Total fan-out                               ; 5127                     ;
; Average fan-out                             ; 2.87                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 1055 / 10320 ( 10 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 480                   ; 0                              ;
;     -- Register only                        ; 122                   ; 0                              ;
;     -- Combinational with a register        ; 453                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 548                   ; 0                              ;
;     -- 3 input functions                    ; 147                   ; 0                              ;
;     -- <=2 input functions                  ; 238                   ; 0                              ;
;     -- Register only                        ; 122                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 783                   ; 0                              ;
;     -- arithmetic mode                      ; 150                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 575                   ; 0                              ;
;     -- Dedicated logic registers            ; 575 / 10320 ( 6 % )   ; 0 / 10320 ( 0 % )              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 88 / 645 ( 14 % )     ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 72                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 16384                 ; 0                              ;
; Total RAM block bits                        ; 18432                 ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 2 / 46 ( 4 % )        ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 4 / 12 ( 33 % )       ; 2 / 12 ( 16 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 490                   ; 1                              ;
;     -- Registered Input Connections         ; 471                   ; 0                              ;
;     -- Output Connections                   ; 18                    ; 473                            ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 5123                  ; 482                            ;
;     -- Registered Connections               ; 2596                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 34                    ; 474                            ;
;     -- hard_block:auto_generated_inst       ; 474                   ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 13                    ; 1                              ;
;     -- Output Ports                         ; 42                    ; 2                              ;
;     -- Bidir Ports                          ; 17                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk_24M      ; 89    ; 5        ; 34           ; 12           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_data[0] ; 133   ; 8        ; 13           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_data[1] ; 132   ; 8        ; 13           ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_data[2] ; 129   ; 8        ; 16           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_data[3] ; 128   ; 8        ; 16           ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_data[4] ; 127   ; 7        ; 16           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_data[5] ; 126   ; 7        ; 16           ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_data[6] ; 125   ; 7        ; 18           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_data[7] ; 124   ; 7        ; 18           ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_href    ; 119   ; 7        ; 23           ; 24           ; 0            ; 11                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_pclk    ; 88    ; 5        ; 34           ; 12           ; 21           ; 108                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; cmos_vsync   ; 120   ; 7        ; 23           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rst_n        ; 23    ; 1        ; 0            ; 11           ; 7            ; 309                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; cmos_sclk      ; 115   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; cmos_xclk      ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_blank      ; 1     ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[0]    ; 144   ; 8        ; 1            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[10]   ; 2     ; 1        ; 0            ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[11]   ; 34    ; 2        ; 0            ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[12]   ; 33    ; 2        ; 0            ; 6            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[13]   ; 32    ; 2        ; 0            ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[14]   ; 31    ; 2        ; 0            ; 7            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[15]   ; 30    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[1]    ; 143   ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[2]    ; 142   ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[3]    ; 141   ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[4]    ; 138   ; 8        ; 7            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[5]    ; 28    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[6]    ; 11    ; 1        ; 0            ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[7]    ; 10    ; 1        ; 0            ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[8]    ; 7     ; 1        ; 0            ; 21           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[9]    ; 3     ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_dclk       ; 137   ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_hs         ; 136   ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_vs         ; 135   ; 8        ; 11           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; 55    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; 58    ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; 49    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; 54    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; 53    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; 52    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; 38    ; 3        ; 1            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; 39    ; 3        ; 1            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; 42    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; 43    ; 3        ; 5            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; 44    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; 46    ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_bank[0]  ; 60    ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_bank[1]  ; 59    ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; 66    ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; 50    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; 51    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; 64    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; 65    ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; 67    ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------+---------------------+
; cmos_sdat      ; 114   ; 7        ; 28           ; 24           ; 14           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; i2c_timing_ctrl:u_i2c_timing_ctrl|comb~2 (inverted) ; -                   ;
; sdram_data[0]  ; 75    ; 5        ; 34           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[10] ; 80    ; 5        ; 34           ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[11] ; 83    ; 5        ; 34           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[12] ; 84    ; 5        ; 34           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[13] ; 85    ; 5        ; 34           ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[14] ; 86    ; 5        ; 34           ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[15] ; 87    ; 5        ; 34           ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[1]  ; 74    ; 5        ; 34           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[2]  ; 73    ; 5        ; 34           ; 2            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[3]  ; 72    ; 4        ; 32           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[4]  ; 71    ; 4        ; 32           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[5]  ; 70    ; 4        ; 32           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[6]  ; 69    ; 4        ; 30           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[7]  ; 68    ; 4        ; 30           ; 0            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[8]  ; 76    ; 5        ; 34           ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
; sdram_data[9]  ; 77    ; 5        ; 34           ; 4            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; Sdram_Top:Sdram_Top_inst|pre_state.10000 (inverted) ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+-----------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; sdram_data[14]          ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; sdram_data[15]          ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; cmos_data[1]            ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; cmos_data[0]            ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; lcd_dclk                ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; lcd_data[4]             ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 11 / 11 ( 100 % ) ; 2.5V          ; --           ;
; 2        ; 6 / 8 ( 75 % )    ; 2.5V          ; --           ;
; 3        ; 11 / 11 ( 100 % ) ; 2.5V          ; --           ;
; 4        ; 14 / 14 ( 100 % ) ; 2.5V          ; --           ;
; 5        ; 13 / 13 ( 100 % ) ; 2.5V          ; --           ;
; 6        ; 1 / 10 ( 10 % )   ; 2.5V          ; --           ;
; 7        ; 9 / 13 ( 69 % )   ; 2.5V          ; --           ;
; 8        ; 12 / 12 ( 100 % ) ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; lcd_blank                                                 ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; lcd_data[10]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; lcd_data[9]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; lcd_data[8]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; lcd_data[7]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 14         ; 1        ; lcd_data[6]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; lcd_data[5]                                               ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; lcd_data[15]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 36         ; 2        ; lcd_data[14]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 2        ; lcd_data[13]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 40         ; 2        ; lcd_data[12]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ; 41         ; 2        ; lcd_data[11]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; sdram_addr[4]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 46         ; 3        ; sdram_addr[5]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; sdram_addr[6]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; sdram_addr[7]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 54         ; 3        ; sdram_addr[8]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; sdram_addr[9]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; sdram_addr[11]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; sdram_cke                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; sdram_clk                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 52       ; 72         ; 3        ; sdram_addr[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; sdram_addr[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 74         ; 4        ; sdram_addr[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 75         ; 4        ; sdram_addr[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; sdram_addr[10]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 83         ; 4        ; sdram_bank[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 84         ; 4        ; sdram_bank[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; sdram_cs_n                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ; 90         ; 4        ; sdram_ras_n                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 66       ; 93         ; 4        ; sdram_cas_n                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 67       ; 94         ; 4        ; sdram_we_n                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 96         ; 4        ; sdram_data[7]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 97         ; 4        ; sdram_data[6]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 98         ; 4        ; sdram_data[5]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ; 99         ; 4        ; sdram_data[4]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 72       ; 100        ; 4        ; sdram_data[3]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ; 102        ; 5        ; sdram_data[2]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 103        ; 5        ; sdram_data[1]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; sdram_data[0]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; sdram_data[8]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 107        ; 5        ; sdram_data[9]                                             ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; sdram_data[10]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; sdram_data[11]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; sdram_data[12]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; sdram_data[13]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; sdram_data[14]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 121        ; 5        ; sdram_data[15]                                            ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 125        ; 5        ; cmos_pclk                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 89       ; 126        ; 5        ; clk_24M                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; cmos_sdat                                                 ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 158        ; 7        ; cmos_sclk                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; cmos_href                                                 ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 164        ; 7        ; cmos_vsync                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 165        ; 7        ; cmos_xclk                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; cmos_data[7]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 125      ; 174        ; 7        ; cmos_data[6]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 126      ; 175        ; 7        ; cmos_data[5]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 176        ; 7        ; cmos_data[4]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 128      ; 177        ; 8        ; cmos_data[3]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 178        ; 8        ; cmos_data[2]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; cmos_data[1]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 182        ; 8        ; cmos_data[0]                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; lcd_vs                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 187        ; 8        ; lcd_hs                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 190        ; 8        ; lcd_dclk                                                  ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ; 191        ; 8        ; lcd_data[4]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; lcd_data[3]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 201        ; 8        ; lcd_data[2]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 202        ; 8        ; lcd_data[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 203        ; 8        ; lcd_data[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                     ;
+-------------------------------+---------------------------------------------------------------------------------+
; Name                          ; Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------------------+
; SDC pin name                  ; Clk_Pll_inst|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                          ;
; Compensate clock              ; clock0                                                                          ;
; Compensated input/output pins ; --                                                                              ;
; Switchover type               ; --                                                                              ;
; Input frequency 0             ; 24.0 MHz                                                                        ;
; Input frequency 1             ; --                                                                              ;
; Nominal PFD frequency         ; 24.0 MHz                                                                        ;
; Nominal VCO frequency         ; 599.9 MHz                                                                       ;
; VCO post scale K counter      ; 2                                                                               ;
; VCO frequency control         ; Auto                                                                            ;
; VCO phase shift step          ; 208 ps                                                                          ;
; VCO multiply                  ; --                                                                              ;
; VCO divide                    ; --                                                                              ;
; Freq min lock                 ; 12.0 MHz                                                                        ;
; Freq max lock                 ; 26.01 MHz                                                                       ;
; M VCO Tap                     ; 0                                                                               ;
; M Initial                     ; 1                                                                               ;
; M value                       ; 25                                                                              ;
; N value                       ; 1                                                                               ;
; Charge pump current           ; setting 1                                                                       ;
; Loop filter resistance        ; setting 24                                                                      ;
; Loop filter capacitance       ; setting 0                                                                       ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                              ;
; Bandwidth type                ; Medium                                                                          ;
; Real time reconfigurable      ; Off                                                                             ;
; Scan chain MIF file           ; --                                                                              ;
; Preserve PLL counter order    ; Off                                                                             ;
; PLL location                  ; PLL_2                                                                           ;
; Inclk0 signal                 ; clk_24M                                                                         ;
; Inclk1 signal                 ; --                                                                              ;
; Inclk0 signal type            ; Dedicated Pin                                                                   ;
; Inclk1 signal type            ; --                                                                              ;
+-------------------------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; Name                                                                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                             ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 25   ; 6   ; 100.0 MHz        ; 0 (0 ps)    ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 25   ; 24  ; 25.0 MHz         ; 0 (0 ps)    ; 1.88 (208 ps)    ; 50/50      ; C1      ; 24            ; 12/12 Even ; --            ; 1       ; 0       ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                               ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                     ; Library Name ;
+----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |OV7725_Sdram_VGA_Disp                                   ; 1055 (4)    ; 575 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 72   ; 0            ; 480 (4)      ; 122 (0)           ; 453 (0)          ; |OV7725_Sdram_VGA_Disp                                                                                                                                                                                                  ;              ;
;    |CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|           ; 37 (37)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 35 (35)          ; |OV7725_Sdram_VGA_Disp|CMOS_Capture_RGB565:u_CMOS_Capture_RGB565                                                                                                                                                        ;              ;
;    |Clk_Pll:Clk_Pll_inst|                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OV7725_Sdram_VGA_Disp|Clk_Pll:Clk_Pll_inst                                                                                                                                                                             ;              ;
;       |altpll:altpll_component|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OV7725_Sdram_VGA_Disp|Clk_Pll:Clk_Pll_inst|altpll:altpll_component                                                                                                                                                     ;              ;
;          |Clk_Pll_altpll:auto_generated|                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OV7725_Sdram_VGA_Disp|Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated                                                                                                                       ;              ;
;    |I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config| ; 107 (107)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 107 (107)    ; 0 (0)             ; 0 (0)            ; |OV7725_Sdram_VGA_Disp|I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config                                                                                                                                              ;              ;
;    |Sdram_Top:Sdram_Top_inst|                            ; 636 (52)    ; 449 (23)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 186 (27)     ; 121 (3)           ; 329 (24)         ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst                                                                                                                                                                         ;              ;
;       |Auto_Write_Read:Auto_Write_Read_inst|             ; 277 (9)     ; 239 (7)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 37 (3)       ; 99 (0)            ; 141 (6)          ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst                                                                                                                                    ;              ;
;          |dfifo_16x512:rfifo_16x512_inst|                ; 134 (0)     ; 116 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 51 (0)            ; 65 (0)           ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst                                                                                                     ;              ;
;             |dcfifo:dcfifo_component|                    ; 134 (0)     ; 116 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 51 (0)            ; 65 (0)           ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component                                                                             ;              ;
;                |dcfifo_rof1:auto_generated|              ; 134 (40)    ; 116 (30)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (9)       ; 51 (19)           ; 65 (6)           ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated                                                  ;              ;
;                   |a_gray2bin_6ib:wrptr_g_gray2bin|      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                  ;              ;
;                   |a_gray2bin_6ib:ws_dgrp_gray2bin|      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                  ;              ;
;                   |a_graycounter_3p6:rdptr_g1p|          ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 18 (18)          ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p                      ;              ;
;                   |a_graycounter_v6c:wrptr_g1p|          ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 17 (17)          ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p                      ;              ;
;                   |alt_synch_pipe_b7d:rs_dgwp|           ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 7 (0)            ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp                       ;              ;
;                      |dffpipe_a09:dffpipe13|             ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 7 (7)            ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13 ;              ;
;                   |alt_synch_pipe_c7d:ws_dgrp|           ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 3 (0)            ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp                       ;              ;
;                      |dffpipe_b09:dffpipe16|             ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 3 (3)            ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16 ;              ;
;                   |altsyncram_a011:fifo_ram|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram                         ;              ;
;                   |cmpr_n76:rdempty_eq_comp|             ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp                         ;              ;
;                   |cmpr_n76:wrfull_eq_comp|              ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp                          ;              ;
;                   |dffpipe_909:ws_brp|                   ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp                               ;              ;
;                   |dffpipe_909:ws_bwp|                   ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 7 (7)            ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp                               ;              ;
;          |dfifo_16x512:wfifo_16x512_inst|                ; 134 (0)     ; 116 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 48 (0)            ; 70 (0)           ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst                                                                                                     ;              ;
;             |dcfifo:dcfifo_component|                    ; 134 (0)     ; 116 (0)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 48 (0)            ; 70 (0)           ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component                                                                             ;              ;
;                |dcfifo_rof1:auto_generated|              ; 134 (40)    ; 116 (30)                  ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (2)       ; 48 (18)           ; 70 (13)          ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated                                                  ;              ;
;                   |a_gray2bin_6ib:wrptr_g_gray2bin|      ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                  ;              ;
;                   |a_gray2bin_6ib:ws_dgrp_gray2bin|      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                  ;              ;
;                   |a_graycounter_3p6:rdptr_g1p|          ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 15 (15)          ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p                      ;              ;
;                   |a_graycounter_v6c:wrptr_g1p|          ; 23 (23)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 18 (18)          ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p                      ;              ;
;                   |alt_synch_pipe_b7d:rs_dgwp|           ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 6 (0)            ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp                       ;              ;
;                      |dffpipe_a09:dffpipe13|             ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 6 (6)            ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13 ;              ;
;                   |alt_synch_pipe_c7d:ws_dgrp|           ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 6 (0)            ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp                       ;              ;
;                      |dffpipe_b09:dffpipe16|             ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 6 (6)            ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16 ;              ;
;                   |altsyncram_a011:fifo_ram|             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram                         ;              ;
;                   |cmpr_n76:rdempty_eq_comp|             ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp                         ;              ;
;                   |cmpr_n76:wrfull_eq_comp|              ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp                          ;              ;
;                   |dffpipe_909:ws_brp|                   ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp                               ;              ;
;                   |dffpipe_909:ws_bwp|                   ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp                               ;              ;
;       |Sdram_Init:Sdram_Init_inst|                       ; 37 (37)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 25 (25)          ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst                                                                                                                                              ;              ;
;       |Sdram_Read:Sdram_Read_inst|                       ; 110 (110)   ; 68 (68)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 9 (9)             ; 60 (60)          ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst                                                                                                                                              ;              ;
;       |Sdram_Refresh:Sdram_Refresh_inst|                 ; 45 (45)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 22 (22)          ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst                                                                                                                                        ;              ;
;       |Sdram_Write:Sdram_Write_inst|                     ; 118 (118)   ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (46)      ; 10 (10)           ; 62 (62)          ; |OV7725_Sdram_VGA_Disp|Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst                                                                                                                                            ;              ;
;    |VGA_Dispaly:VGA_Dispaly_inst|                        ; 28 (28)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 0 (0)            ; |OV7725_Sdram_VGA_Disp|VGA_Dispaly:VGA_Dispaly_inst                                                                                                                                                                     ;              ;
;    |VGA_Drive:VGA_Drive_inst|                            ; 43 (43)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 1 (1)             ; 24 (24)          ; |OV7725_Sdram_VGA_Disp|VGA_Drive:VGA_Drive_inst                                                                                                                                                                         ;              ;
;    |i2c_timing_ctrl:u_i2c_timing_ctrl|                   ; 201 (201)   ; 66 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 135 (135)    ; 0 (0)             ; 66 (66)          ; |OV7725_Sdram_VGA_Disp|i2c_timing_ctrl:u_i2c_timing_ctrl                                                                                                                                                                ;              ;
+----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; cmos_sclk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos_xclk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_bank[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_bank[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_hs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_vs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_blank      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_dclk       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[13]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[14]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[15]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos_sdat      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[0]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[1]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[2]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[3]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[4]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[5]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[6]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[7]  ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[8]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[9]  ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[10] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[11] ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_data[12] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[13] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[14] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_data[15] ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; clk_24M        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst_n          ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; cmos_pclk      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; cmos_data[0]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_href      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos_data[1]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_data[2]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_data[3]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_data[4]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_data[5]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_data[6]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_data[7]   ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_vsync     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                           ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; cmos_sdat                                                                                                                                                                                     ;                   ;         ;
;      - i2c_timing_ctrl:u_i2c_timing_ctrl|Selector13~3                                                                                                                                         ; 1                 ; 6       ;
;      - i2c_timing_ctrl:u_i2c_timing_ctrl|Selector14~0                                                                                                                                         ; 1                 ; 6       ;
;      - i2c_timing_ctrl:u_i2c_timing_ctrl|Selector15~1                                                                                                                                         ; 1                 ; 6       ;
; sdram_data[0]                                                                                                                                                                                 ;                   ;         ;
;      - Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; sdram_data[1]                                                                                                                                                                                 ;                   ;         ;
;      - Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; sdram_data[2]                                                                                                                                                                                 ;                   ;         ;
;      - Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; sdram_data[3]                                                                                                                                                                                 ;                   ;         ;
;      - Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; sdram_data[4]                                                                                                                                                                                 ;                   ;         ;
;      - Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; sdram_data[5]                                                                                                                                                                                 ;                   ;         ;
;      - Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; sdram_data[6]                                                                                                                                                                                 ;                   ;         ;
;      - Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; sdram_data[7]                                                                                                                                                                                 ;                   ;         ;
;      - Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; sdram_data[8]                                                                                                                                                                                 ;                   ;         ;
;      - Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; sdram_data[9]                                                                                                                                                                                 ;                   ;         ;
;      - Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; sdram_data[10]                                                                                                                                                                                ;                   ;         ;
;      - Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; sdram_data[11]                                                                                                                                                                                ;                   ;         ;
;      - Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0 ; 1                 ; 6       ;
; sdram_data[12]                                                                                                                                                                                ;                   ;         ;
;      - Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; sdram_data[13]                                                                                                                                                                                ;                   ;         ;
;      - Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; sdram_data[14]                                                                                                                                                                                ;                   ;         ;
;      - Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; sdram_data[15]                                                                                                                                                                                ;                   ;         ;
;      - Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0 ; 0                 ; 6       ;
; clk_24M                                                                                                                                                                                       ;                   ;         ;
; rst_n                                                                                                                                                                                         ;                   ;         ;
; cmos_pclk                                                                                                                                                                                     ;                   ;         ;
; cmos_data[0]                                                                                                                                                                                  ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]                                                                                                                         ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r~0                                                                                                                                ; 0                 ; 6       ;
; cmos_href                                                                                                                                                                                     ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0                                                                                                                       ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]                                                                                                                               ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag~0                                                                                                                                  ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r~0                                                                                                                                ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r~1                                                                                                                                ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r~2                                                                                                                                ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r~3                                                                                                                                ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r~4                                                                                                                                ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r~5                                                                                                                                ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r~6                                                                                                                                ; 1                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r~7                                                                                                                                ; 1                 ; 6       ;
; cmos_data[1]                                                                                                                                                                                  ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]                                                                                                                         ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r~1                                                                                                                                ; 0                 ; 6       ;
; cmos_data[2]                                                                                                                                                                                  ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]                                                                                                                         ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r~2                                                                                                                                ; 0                 ; 6       ;
; cmos_data[3]                                                                                                                                                                                  ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]                                                                                                                         ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r~3                                                                                                                                ; 0                 ; 6       ;
; cmos_data[4]                                                                                                                                                                                  ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]                                                                                                                         ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r~4                                                                                                                                ; 0                 ; 6       ;
; cmos_data[5]                                                                                                                                                                                  ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]                                                                                                                         ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r~5                                                                                                                                ; 0                 ; 6       ;
; cmos_data[6]                                                                                                                                                                                  ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]                                                                                                                         ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r~6                                                                                                                                ; 0                 ; 6       ;
; cmos_data[7]                                                                                                                                                                                  ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]                                                                                                                         ; 0                 ; 6       ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r~7                                                                                                                                ; 0                 ; 6       ;
; cmos_vsync                                                                                                                                                                                    ;                   ;         ;
;      - CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]                                                                                                                              ; 0                 ; 6       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                          ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0                                                                                              ; LCCOMB_X19_Y17_N2  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[0]                                                                   ; PLL_2              ; 402     ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[2]                                                                   ; PLL_2              ; 71      ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|valid_rdreq~0 ; LCCOMB_X16_Y8_N26  ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|valid_wrreq~0 ; LCCOMB_X14_Y7_N22  ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|valid_rdreq~0 ; LCCOMB_X25_Y16_N26 ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|valid_wrreq~0 ; LCCOMB_X26_Y17_N6  ; 19      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|Equal0~4                                                                                                  ; LCCOMB_X22_Y16_N20 ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6]~18                                                                                             ; LCCOMB_X21_Y16_N10 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector14~0                                                                                              ; LCCOMB_X22_Y10_N22 ; 5       ; Latch enable               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                      ; LCCOMB_X19_Y10_N6  ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|LessThan0~0                                                                                         ; LCCOMB_X25_Y11_N24 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector15~0                                                                                            ; LCCOMB_X24_Y12_N26 ; 5       ; Latch enable               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                    ; LCCOMB_X25_Y12_N0  ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947                                                                                    ; LCCOMB_X25_Y12_N6  ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Sdram_Top:Sdram_Top_inst|pre_state.10000                                                                                                                      ; FF_X22_Y11_N1      ; 19      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                             ; FF_X19_Y14_N3      ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; clk_24M                                                                                                                                                       ; PIN_89             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cmos_pclk                                                                                                                                                     ; PIN_88             ; 108     ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; comb~0                                                                                                                                                        ; LCCOMB_X21_Y12_N30 ; 25      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; comb~2                                                                                                                                                        ; LCCOMB_X21_Y17_N6  ; 35      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|LessThan0~2                                                                                                                 ; LCCOMB_X24_Y22_N12 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|LessThan4~1                                                                                                                 ; LCCOMB_X22_Y18_N10 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[3]~32                                                                                                               ; LCCOMB_X24_Y22_N10 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|comb~2                                                                                                                      ; LCCOMB_X26_Y19_N0  ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_capture_en                                                                                                              ; FF_X24_Y22_N25     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7]~27                                                                                                      ; LCCOMB_X25_Y21_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                             ; FF_X24_Y22_N17     ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]~6                                                                                                              ; LCCOMB_X24_Y20_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                                                                                         ; PIN_23             ; 281     ; Async. clear               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                        ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2              ; 402     ; 66                                   ; Global Clock         ; GCLK8            ; --                        ;
; Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[2] ; PLL_2              ; 71      ; 8                                    ; Global Clock         ; GCLK9            ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector14~0                            ; LCCOMB_X22_Y10_N22 ; 5       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector15~0                          ; LCCOMB_X24_Y12_N26 ; 5       ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; cmos_pclk                                                                                   ; PIN_88             ; 108     ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; rst_n                                                                                       ; PIN_23             ; 281     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+---------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                        ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0]                                                                                                                                                       ; 66      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1]                                                                                                                                                       ; 60      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2]                                                                                                                                                       ; 59      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3]                                                                                                                                                       ; 57      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5]                                                                                                                                                       ; 55      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4]                                                                                                                                                       ; 53      ;
; comb~2                                                                                                                                                                                                      ; 35      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[2]                                                                                                                                                          ; 32      ;
; rst_n~input                                                                                                                                                                                                 ; 28      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en                                                                                                                                                           ; 27      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]                                                                                                                                                          ; 26      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6]                                                                                                                                                       ; 26      ;
; comb~0                                                                                                                                                                                                      ; 25      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[3]                                                                                                                                                          ; 25      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[0]                                                                                                                                                          ; 23      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[4]                                                                                                                                                          ; 23      ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|valid_wrreq~0                                               ; 20      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|Equal0~4                                                                                                                                                ; 20      ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|valid_rdreq~0                                               ; 20      ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|valid_wrreq~0                                               ; 20      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00101_958                                                                                                                                  ; 19      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                                                    ; 19      ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|valid_rdreq~0                                               ; 19      ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag                                                                                                                                                   ; 19      ;
; Sdram_Top:Sdram_Top_inst|pre_state.10000                                                                                                                                                                    ; 19      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7]                                                                                                                                                       ; 18      ;
; VGA_Dispaly:VGA_Dispaly_inst|LessThan2~2                                                                                                                                                                    ; 17      ;
; VGA_Dispaly:VGA_Dispaly_inst|disp_en~2                                                                                                                                                                      ; 17      ;
; VGA_Dispaly:VGA_Dispaly_inst|disp_en~0                                                                                                                                                                      ; 17      ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]~0                                                                                                                                            ; 16      ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                    ; 16      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|LessThan0~2                                                                                                                                                               ; 16      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[3]~32                                                                                                                                                             ; 16      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux5~1                                                                                                                                                                    ; 14      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]~1                                                                                                                                    ; 14      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]~0                                                                                                                                     ; 14      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq                                                                                                                                            ; 14      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector6~1                                                                                                                                           ; 13      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector5~0                                                                                                                                             ; 13      ;
; Sdram_Top:Sdram_Top_inst|next_state.00001~0                                                                                                                                                                 ; 13      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[11]~1                                                                                                                                          ; 12      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]~0                                                                                                                                           ; 12      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[11]~1                                                                                                                                        ; 12      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[9]~0                                                                                                                                         ; 12      ;
; VGA_Drive:VGA_Drive_inst|lcd_vsen                                                                                                                                                                           ; 12      ;
; Sdram_Top:Sdram_Top_inst|Selector3~1                                                                                                                                                                        ; 12      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]                                                                                                                                                         ; 12      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6]                                                                                                                                              ; 12      ;
; cmos_href~input                                                                                                                                                                                             ; 11      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Equal6~2                                                                                                                                                ; 11      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Equal6~2                                                                                                                                              ; 10      ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux16~0                                                                                                                                                                   ; 10      ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947                                                                                                                                  ; 9       ;
; Sdram_Top:Sdram_Top_inst|next_state.10000~0                                                                                                                                                                 ; 9       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7]~27                                                                                                                                                    ; 8       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; 8       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]~6                                                                                                                                                            ; 8       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; 8       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|LessThan4~1                                                                                                                                                               ; 8       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2                      ; 8       ;
; Sdram_Top:Sdram_Top_inst|Selector1~0                                                                                                                                                                        ; 8       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|LessThan0~0                                                                                                                                       ; 8       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[1]                                                                                                                                                         ; 8       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                                                  ; 7       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                                                    ; 7       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; 7       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; 7       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; 7       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; 7       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; 7       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; 7       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2                      ; 7       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                                               ; 7       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                                            ; 7       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5                      ; 7       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3                      ; 7       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0                      ; 7       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[0]                                                                                                                                          ; 7       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|LessThan0~1                                                                                                                                             ; 7       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00100_955                                                                                                                                    ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                  ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3                      ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5                      ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0                      ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                                                                                                 ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end                                                                                                                                               ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6]~18                                                                                                                                           ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[0]                                                                                                                                            ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                                            ; 6       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|WideOr13~1                                                                                                                                                                ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7                      ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6                      ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4                      ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1                      ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[2]                                                  ; 6       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[5]                                                  ; 6       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr[9]~12                                                                                                                                                                   ; 6       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~6                                                                                                                                                                       ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[0]                                                                                                                                            ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[1]                                                                                                                                            ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[2]                                                                                                                                            ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[3]                                                                                                                                            ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[4]                                                                                                                                            ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[5]                                                                                                                                            ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[6]                                                                                                                                            ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt[7]                                                                                                                                            ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[1]                                                                                                                                          ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[2]                                                                                                                                          ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[3]                                                                                                                                          ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[4]                                                                                                                                          ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[5]                                                                                                                                          ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[6]                                                                                                                                          ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt[7]                                                                                                                                          ; 6       ;
; Sdram_Top:Sdram_Top_inst|wr_en                                                                                                                                                                              ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                                              ; 6       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|always4~0                                                                                                                                                                 ; 6       ;
; VGA_Drive:VGA_Drive_inst|Equal1~1                                                                                                                                                                           ; 6       ;
; VGA_Drive:VGA_Drive_inst|vcnt[9]                                                                                                                                                                            ; 6       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1]                                                                                                                                              ; 6       ;
; ~GND                                                                                                                                                                                                        ; 5       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~25                                                                                                                                                                      ; 5       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector13~5                                                                                                                                                              ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; 5       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]                                                                                                                                                   ; 5       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]                                                                                                                                                   ; 5       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[0]                                                                                                                                                   ; 5       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]                                                                                                                                                   ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                  ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                  ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                  ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end                                                                                                                                                ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end                                                                                                                                                  ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4                      ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7                      ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6                      ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                      ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[0]                                                                                                                                              ; 5       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]~0                                                                                                                                                       ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[4]                                                  ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[7]                                                  ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[9]                                                  ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[8]                                                  ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[1]                                                  ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|always16~3                                                                                                                                              ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|always15~3                                                                                                                                            ; 5       ;
; Sdram_Top:Sdram_Top_inst|rd_en                                                                                                                                                                              ; 5       ;
; Sdram_Top:Sdram_Top_inst|ref_en                                                                                                                                                                             ; 5       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux0~1                                                                                                                                                                    ; 5       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux18~2                                                                                                                                                                   ; 5       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr9~0                                                                                                                                               ; 5       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux20~1                                                                                                                                                                   ; 5       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|comb~0                                                                                                                                                                    ; 5       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[2]                                                                                                                                                         ; 5       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux5~0                                                                                                                                                                    ; 5       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|WideOr1~0                                                                                                                                                                 ; 5       ;
; VGA_Drive:VGA_Drive_inst|hcnt[7]                                                                                                                                                                            ; 5       ;
; VGA_Drive:VGA_Drive_inst|hcnt[5]                                                                                                                                                                            ; 5       ;
; VGA_Drive:VGA_Drive_inst|hcnt[6]                                                                                                                                                                            ; 5       ;
; VGA_Drive:VGA_Drive_inst|hcnt[8]                                                                                                                                                                            ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[1]                                                                                                                                            ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]                                                                                                                                          ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                                          ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[1]                                                                                                                                              ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5]                                                                                                                                              ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4]                                                                                                                                              ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[3]                                                                                                                                              ; 5       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[2]                                                                                                                                              ; 5       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[6]                                                                                                                                                                ; 5       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[8]                                                                                                                                                              ; 5       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~4                             ; 4       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|LessThan0~0                                                                                                                                                       ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor3                        ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor3                        ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor6                        ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor6                        ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~2                             ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; 4       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_vsync_r[1]                                                                                                                                                   ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata~4                                                                                                                                                               ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                  ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[5] ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                  ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[9] ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                  ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~1                             ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity9                         ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor3                        ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor3                        ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor6                        ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor6                        ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r                                                                                                                                     ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111                                                                                                                                       ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101                                                                                                                                       ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111                                                                                                                                         ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_capture_en                                                                                                                                                            ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|WideOr13~2                                                                                                                                                                ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~2                             ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity6                         ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end                                                                                                                                                 ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010                                                                                                                                       ; 4       ;
; Sdram_Top:Sdram_Top_inst|Selector0~3                                                                                                                                                                        ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Equal1~0                                                                                                                                              ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]~2                                                                                                                                                       ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[3]                                                  ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[2] ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[5] ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[6]                                                  ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[8] ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[9] ; 4       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                                  ; 4       ;
; VGA_Drive:VGA_Drive_inst|Equal1~2                                                                                                                                                                           ; 4       ;
; VGA_Drive:VGA_Drive_inst|Equal0~3                                                                                                                                                                           ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[4]                                                                                                                                             ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[6]                                                                                                                                             ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[5]                                                                                                                                             ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[7]                                                                                                                                             ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[8]                                                                                                                                             ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[9]                                                                                                                                             ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[11]                                                                                                                                            ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[10]                                                                                                                                            ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[0]                                                                                                                                             ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[1]                                                                                                                                             ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[2]                                                                                                                                             ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_addr[3]                                                                                                                                             ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[4]                                                                                                                                           ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[6]                                                                                                                                           ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[5]                                                                                                                                           ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[7]                                                                                                                                           ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[8]                                                                                                                                           ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[9]                                                                                                                                           ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[11]                                                                                                                                          ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[10]                                                                                                                                          ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[0]                                                                                                                                           ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[1]                                                                                                                                           ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[2]                                                                                                                                           ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_addr[3]                                                                                                                                           ; 4       ;
; Sdram_Top:Sdram_Top_inst|pre_state.00010                                                                                                                                                                    ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux19~0                                                                                                                                                                   ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux11~0                                                                                                                                                                   ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux2~0                                                                                                                                                                    ; 4       ;
; VGA_Drive:VGA_Drive_inst|vcnt[2]                                                                                                                                                                            ; 4       ;
; VGA_Drive:VGA_Drive_inst|vcnt[3]                                                                                                                                                                            ; 4       ;
; VGA_Drive:VGA_Drive_inst|vcnt[5]                                                                                                                                                                            ; 4       ;
; VGA_Drive:VGA_Drive_inst|hcnt[9]                                                                                                                                                                            ; 4       ;
; VGA_Drive:VGA_Drive_inst|hcnt[10]                                                                                                                                                                           ; 4       ;
; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                           ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[2]                                                                                                                                            ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[2]                                                                                                                                              ; 4       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[2]                                                                                                                                        ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[1]                                                                                                                                                                ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[0]                                                                                                                                                                ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[5]                                                                                                                                                                ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[4]                                                                                                                                                                ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[3]                                                                                                                                                                ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[2]                                                                                                                                                                ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[16]                                                                                                                                                             ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[15]                                                                                                                                                             ; 4       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[7]                                                                                                                                                                ; 4       ;
; cmos_sdat~input                                                                                                                                                                                             ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|WideOr14~3                                                                                                                                                                ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~2                             ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|cntr_cout[5]~0                  ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; 3       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag                                                                                                                                                         ; 3       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]                                                                                                                                                   ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector7~0                                                                                                                                                               ; 3       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr9~1                                                                                                                                               ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector12~0                                                                                                                                                              ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig                                                                                                                                       ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[4] ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[1] ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|cntr_cout[5]~0                  ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1                                                                                                                                    ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Equal0~4                                                                                                                                          ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]                                                                                                                                       ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]                                                                                                                                       ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]                                                                                                                                       ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]                                                                                                                                       ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]                                                                                                                                       ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]                                                                                                                                       ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]                                                                                                                                       ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]                                                                                                                                       ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]                                                                                                                                       ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]                                                                                                                                       ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]                                                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]                                                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]                                                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]                                                                                                                                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|always1~2                                                                                                                                             ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110                                                                                                                                         ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector13~2                                                                                                                                                              ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~4                             ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011                                                                                                                                         ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[0]                                                                                                                                            ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                      ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[4] ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[7] ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[1] ; 3       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_rd_ready                                                                                                                                ; 3       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr[10]~3                                                                                                                                                                   ; 3       ;
; Sdram_Top:Sdram_Top_inst|next_state.01000~0                                                                                                                                                                 ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r[4]                                                                                                                                        ; 3       ;
; Sdram_Top:Sdram_Top_inst|pre_state.01000                                                                                                                                                                    ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux7~0                                                                                                                                                                    ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux11~1                                                                                                                                                                   ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux16~5                                                                                                                                                                   ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux17~0                                                                                                                                                                   ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux16~4                                                                                                                                                                   ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux3~0                                                                                                                                                                    ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux9~3                                                                                                                                                                    ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|WideOr1~3                                                                                                                                                                 ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux8~1                                                                                                                                                                    ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux12~0                                                                                                                                                                   ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[3]                                                                                                                                                         ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux15~0                                                                                                                                                                   ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_capture_en~3                                                                                                                                                          ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_capture_en~2                                                                                                                                                          ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Equal0~4                                                                                                                                                                  ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[0]                                                                                                                                                              ; 3       ;
; VGA_Drive:VGA_Drive_inst|vcnt[0]                                                                                                                                                                            ; 3       ;
; VGA_Drive:VGA_Drive_inst|hcnt[4]                                                                                                                                                                            ; 3       ;
; VGA_Drive:VGA_Drive_inst|hcnt[1]                                                                                                                                                                            ; 3       ;
; VGA_Drive:VGA_Drive_inst|hcnt[2]                                                                                                                                                                            ; 3       ;
; VGA_Drive:VGA_Drive_inst|hcnt[3]                                                                                                                                                                            ; 3       ;
; VGA_Drive:VGA_Drive_inst|vcnt[1]                                                                                                                                                                            ; 3       ;
; VGA_Drive:VGA_Drive_inst|vcnt[4]                                                                                                                                                                            ; 3       ;
; VGA_Drive:VGA_Drive_inst|vcnt[10]                                                                                                                                                                           ; 3       ;
; VGA_Drive:VGA_Drive_inst|vcnt[11]                                                                                                                                                                           ; 3       ;
; VGA_Drive:VGA_Drive_inst|vcnt[6]                                                                                                                                                                            ; 3       ;
; VGA_Drive:VGA_Drive_inst|vcnt[7]                                                                                                                                                                            ; 3       ;
; VGA_Drive:VGA_Drive_inst|vcnt[8]                                                                                                                                                                            ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt[3]                                                                                                                                            ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt[3]                                                                                                                                              ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[1]                                                                                                                                        ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[3]                                                                                                                                        ; 3       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[4]                                                                                                                                        ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[6]                                                                                                                                                              ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[7]                                                                                                                                                              ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[5]                                                                                                                                                              ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[10]                                                                                                                                                             ; 3       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[9]                                                                                                                                                              ; 3       ;
; cmos_data[7]~input                                                                                                                                                                                          ; 2       ;
; cmos_data[6]~input                                                                                                                                                                                          ; 2       ;
; cmos_data[5]~input                                                                                                                                                                                          ; 2       ;
; cmos_data[4]~input                                                                                                                                                                                          ; 2       ;
; cmos_data[3]~input                                                                                                                                                                                          ; 2       ;
; cmos_data[2]~input                                                                                                                                                                                          ; 2       ;
; cmos_data[1]~input                                                                                                                                                                                          ; 2       ;
; cmos_data[0]~input                                                                                                                                                                                          ; 2       ;
; clk_24M~input                                                                                                                                                                                               ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977                                                                                                                                    ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991                                                                                                                                  ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966                                                                                                                                    ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980                                                                                                                                  ; 2       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr13~8                                                                                                                                              ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux1~4                                                                                                                                                                    ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]~7                                                                                                                                                            ; 2       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~2                                                                                                                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~4                             ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector5~1                                                                                                                                                               ; 2       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr3~0                                                                                                                                               ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector6~0                                                                                                                                                               ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_wr_valid                                                                                                                                ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|always1~3                                                                                                                                               ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001                                                                                                                                         ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001                                                                                                                                       ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]~3                                                                                                                                                            ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|ram_address_b[8]                                            ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|ram_address_a[8]                                            ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp|aneb_result_wire[0]~5              ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                  ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                  ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                  ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                  ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                  ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                  ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                  ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                  ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp|aneb_result_wire[0]~0              ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                  ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                  ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp|aneb_result_wire[0]~5               ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[3] ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[6] ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp|aneb_result_wire[0]~0               ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[0] ; 2       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag_r                                                                                                                                                       ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]~2                                                                                                                                                            ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~2                             ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|always1~3                                                                                                                                             ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end                                                                                                                                               ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100                                                                                                                                       ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end                                                                                                                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100                                                                                                                                         ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state~2                                                                                                                                            ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack3                                                                                                                                                                  ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack2                                                                                                                                                                  ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack1                                                                                                                                                                  ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_sdat_out                                                                                                                                                              ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~5                             ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_flag                                                                                                                                  ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_flag                                                                                                                                       ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd~1                                                                                                                                              ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd~0                                                                                                                                              ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Equal2~0                                                                                                                                          ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag                                                                                                                                          ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector4~0                                                                                                                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_cnt~0                                                                                                                                               ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_ack                                                                                                                                                                   ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector0~0                                                                                                                                                               ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_capture_en~4                                                                                                                                                          ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|LessThan0~1                                                                                                                                                               ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|ram_address_b[8]                                            ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|ram_address_a[8]                                            ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[3]                                                  ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[2]                                                  ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[5]                                                  ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[4]                                                  ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[7]                                                  ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[6]                                                  ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[9]                                                  ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[8]                                                  ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[1]                                                  ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]                                                  ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[3] ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[6] ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe18a[0] ; 2       ;
; VGA_Drive:VGA_Drive_inst|hcnt[0]                                                                                                                                                                            ; 2       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr~5                                                                                                                                                                       ; 2       ;
; Sdram_Top:Sdram_Top_inst|next_state.00100~0                                                                                                                                                                 ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd[0]                                                                                                                                            ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd[1]                                                                                                                                            ; 2       ;
; Sdram_Top:Sdram_Top_inst|sdram_cmd[1]~1                                                                                                                                                                     ; 2       ;
; Sdram_Top:Sdram_Top_inst|sdram_addr[9]~2                                                                                                                                                                    ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd[2]                                                                                                                                            ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|sdram_cmd[2]                                                                                                                                      ; 2       ;
; Sdram_Top:Sdram_Top_inst|sdram_cmd[1]~0                                                                                                                                                                     ; 2       ;
; Sdram_Top:Sdram_Top_inst|pre_state.00100                                                                                                                                                                    ; 2       ;
; Sdram_Top:Sdram_Top_inst|Selector2~0                                                                                                                                                                        ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end_flag                                                                                                                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|LessThan0~0                                                                                                                                             ; 2       ;
; Sdram_Top:Sdram_Top_inst|pre_state.00001                                                                                                                                                                    ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|WideOr13~0                                                                                                                                                                ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux16~6                                                                                                                                                                   ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|LessThan4~0                                                                                                                                                               ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|WideOr0~0                                                                                                                                                                 ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux13~0                                                                                                                                                                   ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux4~0                                                                                                                                                                    ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux21~1                                                                                                                                                                   ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux21~0                                                                                                                                                                   ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux12~1                                                                                                                                                                   ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux16~3                                                                                                                                                                   ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux16~2                                                                                                                                                                   ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux16~1                                                                                                                                                                   ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Equal0~0                                                                                                                                                                  ; 2       ;
; VGA_Dispaly:VGA_Dispaly_inst|LessThan2~1                                                                                                                                                                    ; 2       ;
; VGA_Dispaly:VGA_Dispaly_inst|LessThan0~2                                                                                                                                                                    ; 2       ;
; VGA_Dispaly:VGA_Dispaly_inst|LessThan2~0                                                                                                                                                                    ; 2       ;
; VGA_Drive:VGA_Drive_inst|Equal1~0                                                                                                                                                                           ; 2       ;
; VGA_Drive:VGA_Drive_inst|LessThan0~1                                                                                                                                                                        ; 2       ;
; VGA_Drive:VGA_Drive_inst|LessThan0~0                                                                                                                                                                        ; 2       ;
; Sdram_Top:Sdram_Top_inst|sdram_bank[0]~0                                                                                                                                                                    ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_bank_addr[0]                                                                                                                                         ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_bank_addr[0]                                                                                                                                       ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|op_2~16                                                     ; 2       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|op_2~16                                                     ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_cmd[0]                                                                                                                                        ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[13]                                                                                                                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[12]                                                                                                                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[14]                                                                                                                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[8]                                                                                                                                            ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[11]                                                                                                                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[10]                                                                                                                                           ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[9]                                                                                                                                            ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[7]                                                                                                                                            ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[6]                                                                                                                                            ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[5]                                                                                                                                            ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[4]                                                                                                                                            ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[3]                                                                                                                                            ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[2]                                                                                                                                            ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[1]                                                                                                                                            ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]                                                                                                                                          ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]                                                                                                                                          ; 2       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]                                                                                                                                          ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[15]                                                                                                                                                               ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[14]                                                                                                                                                               ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[13]                                                                                                                                                               ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[12]                                                                                                                                                               ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[11]                                                                                                                                                               ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[10]                                                                                                                                                               ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[9]                                                                                                                                                                ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[8]                                                                                                                                                                ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[4]                                                                                                                                                              ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[3]                                                                                                                                                              ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[2]                                                                                                                                                              ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[1]                                                                                                                                                              ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[14]                                                                                                                                                             ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[13]                                                                                                                                                             ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[12]                                                                                                                                                             ; 2       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[11]                                                                                                                                                             ; 2       ;
; cmos_vsync~input                                                                                                                                                                                            ; 1       ;
; sdram_data[15]~input                                                                                                                                                                                        ; 1       ;
; sdram_data[14]~input                                                                                                                                                                                        ; 1       ;
; sdram_data[13]~input                                                                                                                                                                                        ; 1       ;
; sdram_data[12]~input                                                                                                                                                                                        ; 1       ;
; sdram_data[11]~input                                                                                                                                                                                        ; 1       ;
; sdram_data[10]~input                                                                                                                                                                                        ; 1       ;
; sdram_data[9]~input                                                                                                                                                                                         ; 1       ;
; sdram_data[8]~input                                                                                                                                                                                         ; 1       ;
; sdram_data[7]~input                                                                                                                                                                                         ; 1       ;
; sdram_data[6]~input                                                                                                                                                                                         ; 1       ;
; sdram_data[5]~input                                                                                                                                                                                         ; 1       ;
; sdram_data[4]~input                                                                                                                                                                                         ; 1       ;
; sdram_data[3]~input                                                                                                                                                                                         ; 1       ;
; sdram_data[2]~input                                                                                                                                                                                         ; 1       ;
; sdram_data[1]~input                                                                                                                                                                                         ; 1       ;
; sdram_data[0]~input                                                                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0~_wirecell            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a0~_wirecell            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001~0                                                                                                                                       ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001~0                                                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]~0                                                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]~0                                                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|rdptr_g[0]~0                                                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]~0                                                ; 1       ;
; VGA_Dispaly:VGA_Dispaly_inst|LessThan1~1                                                                                                                                                                    ; 1       ;
; VGA_Dispaly:VGA_Dispaly_inst|LessThan1~0                                                                                                                                                                    ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux0~3                                                                                                                                                                    ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux0~2                                                                                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector0~3                                                                                                                                             ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr11~10                                                                                                                                             ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr10~10                                                                                                                                             ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr12~10                                                                                                                                             ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr5~10                                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|sdram_cmd~3                                                                                                                                             ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|WideOr3                                                                                                                                                                   ; 1       ;
; VGA_Dispaly:VGA_Dispaly_inst|LessThan0~3                                                                                                                                                                    ; 1       ;
; VGA_Drive:VGA_Drive_inst|LessThan1~2                                                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~10                            ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~9                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~8                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~7                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~6                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~7                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector0~2                                                                                                                                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector0~2                                                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector0~1                                                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector0~0                                                                                                                                           ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r~7                                                                                                                                                     ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r~6                                                                                                                                                     ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r~5                                                                                                                                                     ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r~4                                                                                                                                                     ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r~3                                                                                                                                                     ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r~2                                                                                                                                                     ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r~1                                                                                                                                                     ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r~0                                                                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~5                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2~1                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5~1                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~6                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~5                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~3                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8~1                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~1                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~0                             ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|byte_flag~0                                                                                                                                                       ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[0]~5                                                                                                                                                 ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~4                                                                                                                                                 ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|Add0~0                                                                                                                                                            ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~3                                                                                                                                                 ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~1                                                                                                                                                 ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~0                                                                                                                                                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~8                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~7                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~6                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rfifo_wr_valid~0                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor0                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor0                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor1                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor1                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor2                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor2                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor4                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor4                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor5                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor5                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor7                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor7                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor8                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r[0]                                                                                                                                        ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[7]                                                                                                                                                    ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[6]                                                                                                                                                    ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[5]                                                                                                                                                    ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[4]                                                                                                                                                    ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[3]                                                                                                                                                    ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[2]                                                                                                                                                    ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[1]                                                                                                                                                    ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_data_r[0]                                                                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a6~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~3                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a3~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a2~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~1                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~0                             ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[0]                                                                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[3] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[2] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[5] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[4] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[7] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[6] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[9] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[8] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[1] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe14a[0] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[3] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[2] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[5] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[4] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[7] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[6] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[8] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[9] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[1] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_c7d:ws_dgrp|dffpipe_b09:dffpipe16|dffe17a[0] ; 1       ;
; comb~1                                                                                                                                                                                                      ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|frame_sync_flag~0                                                                                                                                                 ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|always2~0                                                                                                                                                         ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector8~2                                                                                                                                                               ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector8~1                                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr3~6                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr3~5                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr3~4                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr3~3                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr3~2                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr3~1                                                                                                                                               ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector8~0                                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr11~9                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr11~8                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr11~7                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr11~6                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr11~5                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr11~4                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr11~3                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr11~2                                                                                                                                              ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector5~5                                                                                                                                                               ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector5~4                                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr0~1                                                                                                                                               ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector5~3                                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr0~0                                                                                                                                               ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector5~2                                                                                                                                                               ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector5~0                                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr8~5                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr8~4                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr8~3                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr8~2                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr8~1                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr8~0                                                                                                                                               ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector6~4                                                                                                                                                               ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector6~3                                                                                                                                                               ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector6~2                                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr1~0                                                                                                                                               ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector6~1                                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr9~8                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr9~7                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr9~6                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr9~5                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr9~4                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr9~3                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr9~2                                                                                                                                               ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector7~1                                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr10~9                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr10~8                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr10~7                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr10~6                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr10~5                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr10~4                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr10~3                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr10~2                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr2~4                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr2~3                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr2~2                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr2~1                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr2~0                                                                                                                                               ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector12~4                                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr7~6                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr7~5                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr7~4                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr7~3                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr7~2                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr7~1                                                                                                                                               ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector12~3                                                                                                                                                              ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector12~2                                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr7~0                                                                                                                                               ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector12~1                                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr15~6                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr15~5                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr15~4                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr15~3                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr15~2                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr15~1                                                                                                                                              ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector9~1                                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr12~9                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr12~8                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr12~7                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr12~6                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr12~5                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr12~4                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr12~3                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr12~2                                                                                                                                              ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector9~0                                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr4~5                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr4~4                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr4~3                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr4~2                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr4~1                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr4~0                                                                                                                                               ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector10~1                                                                                                                                                              ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector10~0                                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr13~7                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr13~6                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr13~5                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr13~4                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr13~3                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr13~2                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr15~0                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr5~9                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr5~8                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr5~7                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr5~6                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr5~5                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr5~4                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr5~3                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr5~2                                                                                                                                               ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]~5                                                                                                                                                            ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector11~4                                                                                                                                                              ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector11~3                                                                                                                                                              ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector11~2                                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr6~6                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr6~5                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr6~4                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr6~3                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr6~2                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr6~1                                                                                                                                               ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr6~0                                                                                                                                               ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector11~1                                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr14~6                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr14~5                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr14~4                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr14~3                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr14~2                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr14~1                                                                                                                                              ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector11~0                                                                                                                                                              ; 1       ;
; I2C_OV7725_RGB565_Config:u_I2C_OV7725_RGB565_Config|WideOr14~0                                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~8                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~7                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~5                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[0]                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[1]                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity10a[2]                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rfifo_wr_en_r[0]                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r~3                                                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r~2                                                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r~1                                                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r~0                                                                                                                                   ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[0]                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[0]                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[1]                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[1]                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[2]                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[2]                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[3]                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[3]                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[4]                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[4]                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[5]                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[5]                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[6]                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[6]                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[7]                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[7]                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_brp|dffe12a[8]                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|dffpipe_909:ws_bwp|dffe12a[8]                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r[1]                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector1~2                                                                                                                                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector1~1                                                                                                                                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector1~0                                                                                                                                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[0]~15                                                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[1]~14                                                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[2]~13                                                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[5]~12                                                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[3]~11                                                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[4]~10                                                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[9]~9                                                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[6]~8                                                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[7]~7                                                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[8]~6                                                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[11]~5                                                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[12]~4                                                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[13]~3                                                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|cnt_15us[10]~2                                                                                                                                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector1~1                                                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector1~0                                                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Equal5~0                                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end~0                                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[1]                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[2]                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[3]                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[4]                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[0]                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[5]                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[6]                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_r[7]                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Equal5~0                                                                                                                                                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end~0                                                                                                                                                ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_capture_en~5                                                                                                                                                          ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector15~1                                                                                                                                                              ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector15~0                                                                                                                                                              ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|WideOr14~2                                                                                                                                                                ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector14~1                                                                                                                                                              ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|WideOr13~3                                                                                                                                                                ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector14~0                                                                                                                                                              ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector13~4                                                                                                                                                              ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector13~3                                                                                                                                                              ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data[15]~15                                                                                                                                            ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[15]                                                                                                                                             ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data[14]~14                                                                                                                                            ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[14]                                                                                                                                             ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data[13]~13                                                                                                                                            ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[13]                                                                                                                                             ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data[12]~12                                                                                                                                            ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[12]                                                                                                                                             ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data[11]~11                                                                                                                                            ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[11]                                                                                                                                             ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data[10]~10                                                                                                                                            ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[10]                                                                                                                                             ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data[9]~9                                                                                                                                              ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[9]                                                                                                                                              ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data[8]~8                                                                                                                                              ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[8]                                                                                                                                              ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data[7]~7                                                                                                                                              ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[7]                                                                                                                                              ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data[6]~6                                                                                                                                              ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[6]                                                                                                                                              ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data[5]~5                                                                                                                                              ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[5]                                                                                                                                              ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data[4]~4                                                                                                                                              ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[4]                                                                                                                                              ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data[3]~3                                                                                                                                              ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[3]                                                                                                                                              ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data[2]~2                                                                                                                                              ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[2]                                                                                                                                              ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data[1]~1                                                                                                                                              ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[1]                                                                                                                                              ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data[0]~0                                                                                                                                              ; 1       ;
; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_frame_data_r[0]                                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp|aneb_result_wire[0]~4              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[3] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[2] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp|aneb_result_wire[0]~3              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[5] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[4] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp|aneb_result_wire[0]~2              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[7] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[6] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:rdempty_eq_comp|aneb_result_wire[0]~1              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[9] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[8] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[1] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|alt_synch_pipe_b7d:rs_dgwp|dffpipe_a09:dffpipe13|dffe15a[0] ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp|aneb_result_wire[0]~4               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp|aneb_result_wire[0]~3               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp|aneb_result_wire[0]~2               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|cmpr_n76:wrfull_eq_comp|aneb_result_wire[0]~1               ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector0~4                                                                                                                                                               ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector0~3                                                                                                                                                               ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector0~2                                                                                                                                                               ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux15~1                                                                                                                                                                   ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Selector0~1                                                                                                                                                               ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux22~3                                                                                                                                                                   ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[4]                                                                                                                                                              ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux22~2                                                                                                                                                                   ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[7]                                                                                                                                                              ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[6]                                                                                                                                                              ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[5]                                                                                                                                                              ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux22~1                                                                                                                                                                   ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[0]                                                                                                                                                              ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|Mux22~0                                                                                                                                                                   ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[3]                                                                                                                                                              ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[2]                                                                                                                                                              ; 1       ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[1]                                                                                                                                                              ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|_~6                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[2]                 ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[3]                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[2]                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[5]                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[4]                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[7]                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[6]                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[9]                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[8]                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[1]                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|delayed_wrptr_g[0]                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a3~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a2~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~4                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a5~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~3                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a4~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a9~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1~0                    ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|_~0                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rfifo_wr_en_r[1]                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor0                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor0                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor1                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor1                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor2                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor2                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor4                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor4                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor5                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor5                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor7                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor7                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor8                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_flag~0                                                                                                                                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_flag~0                                                                                                                                     ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag~0                                                                                                                                               ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag~0                                                                                                                                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector3~0                                                                                                                                           ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state~1                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector3~0                                                                                                                                             ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_flag~0                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end_flag_r[2]                                                                                                                                        ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq~0                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Equal0~3                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Equal0~2                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Equal0~1                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|Equal0~0                                                                                                                                          ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_200us[0]~14                                                                                                                                         ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Add1~2                                                                                                                                                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Add1~1                                                                                                                                                ; 1       ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_cnt~0                                                                                                                                             ; 1       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192 ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None ; M9K_X15_Y8_N0  ; Don't care           ; Old data        ; Old data        ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192 ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None ; M9K_X27_Y17_N0 ; Don't care           ; Old data        ; Old data        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 1,351 / 32,401 ( 4 % ) ;
; C16 interconnects           ; 45 / 1,326 ( 3 % )     ;
; C4 interconnects            ; 581 / 21,816 ( 3 % )   ;
; Direct links                ; 342 / 32,401 ( 1 % )   ;
; Global clocks               ; 6 / 10 ( 60 % )        ;
; Local interconnects         ; 641 / 10,320 ( 6 % )   ;
; R24 interconnects           ; 41 / 1,289 ( 3 % )     ;
; R4 interconnects            ; 808 / 28,186 ( 3 % )   ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.99) ; Number of LABs  (Total = 88) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 8                            ;
; 2                                           ; 1                            ;
; 3                                           ; 3                            ;
; 4                                           ; 2                            ;
; 5                                           ; 3                            ;
; 6                                           ; 0                            ;
; 7                                           ; 2                            ;
; 8                                           ; 3                            ;
; 9                                           ; 2                            ;
; 10                                          ; 2                            ;
; 11                                          ; 3                            ;
; 12                                          ; 5                            ;
; 13                                          ; 3                            ;
; 14                                          ; 4                            ;
; 15                                          ; 3                            ;
; 16                                          ; 44                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.64) ; Number of LABs  (Total = 88) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 50                           ;
; 1 Clock                            ; 66                           ;
; 1 Clock enable                     ; 20                           ;
; 1 Sync. clear                      ; 2                            ;
; 2 Clocks                           ; 6                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 18.19) ; Number of LABs  (Total = 88) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 2                            ;
; 2                                            ; 6                            ;
; 3                                            ; 0                            ;
; 4                                            ; 2                            ;
; 5                                            ; 2                            ;
; 6                                            ; 1                            ;
; 7                                            ; 1                            ;
; 8                                            ; 3                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 0                            ;
; 12                                           ; 4                            ;
; 13                                           ; 3                            ;
; 14                                           ; 4                            ;
; 15                                           ; 3                            ;
; 16                                           ; 8                            ;
; 17                                           ; 1                            ;
; 18                                           ; 4                            ;
; 19                                           ; 5                            ;
; 20                                           ; 1                            ;
; 21                                           ; 2                            ;
; 22                                           ; 2                            ;
; 23                                           ; 3                            ;
; 24                                           ; 3                            ;
; 25                                           ; 3                            ;
; 26                                           ; 5                            ;
; 27                                           ; 2                            ;
; 28                                           ; 2                            ;
; 29                                           ; 1                            ;
; 30                                           ; 7                            ;
; 31                                           ; 3                            ;
; 32                                           ; 4                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.93) ; Number of LABs  (Total = 88) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 9                            ;
; 2                                               ; 4                            ;
; 3                                               ; 7                            ;
; 4                                               ; 6                            ;
; 5                                               ; 4                            ;
; 6                                               ; 5                            ;
; 7                                               ; 4                            ;
; 8                                               ; 9                            ;
; 9                                               ; 8                            ;
; 10                                              ; 8                            ;
; 11                                              ; 3                            ;
; 12                                              ; 1                            ;
; 13                                              ; 9                            ;
; 14                                              ; 5                            ;
; 15                                              ; 0                            ;
; 16                                              ; 4                            ;
; 17                                              ; 1                            ;
; 18                                              ; 0                            ;
; 19                                              ; 0                            ;
; 20                                              ; 0                            ;
; 21                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 12.88) ; Number of LABs  (Total = 88) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 3                            ;
; 3                                            ; 6                            ;
; 4                                            ; 3                            ;
; 5                                            ; 6                            ;
; 6                                            ; 1                            ;
; 7                                            ; 4                            ;
; 8                                            ; 9                            ;
; 9                                            ; 5                            ;
; 10                                           ; 6                            ;
; 11                                           ; 0                            ;
; 12                                           ; 4                            ;
; 13                                           ; 6                            ;
; 14                                           ; 4                            ;
; 15                                           ; 3                            ;
; 16                                           ; 2                            ;
; 17                                           ; 1                            ;
; 18                                           ; 1                            ;
; 19                                           ; 4                            ;
; 20                                           ; 2                            ;
; 21                                           ; 4                            ;
; 22                                           ; 0                            ;
; 23                                           ; 2                            ;
; 24                                           ; 3                            ;
; 25                                           ; 3                            ;
; 26                                           ; 0                            ;
; 27                                           ; 2                            ;
; 28                                           ; 2                            ;
; 29                                           ; 1                            ;
; 30                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 72        ; 0            ; 72        ; 0            ; 0            ; 72        ; 72        ; 0            ; 72        ; 72        ; 0            ; 59           ; 0            ; 0            ; 30           ; 0            ; 59           ; 30           ; 0            ; 0            ; 0            ; 59           ; 0            ; 0            ; 0            ; 0            ; 0            ; 72        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 72           ; 0         ; 72           ; 72           ; 0         ; 0         ; 72           ; 0         ; 0         ; 72           ; 13           ; 72           ; 72           ; 42           ; 72           ; 13           ; 42           ; 72           ; 72           ; 72           ; 13           ; 72           ; 72           ; 72           ; 72           ; 72           ; 0         ; 72           ; 72           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; cmos_sclk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_xclk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_bank[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_bank[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_hs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_vs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_blank          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_dclk           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[8]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[9]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[10]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[11]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[12]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[13]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[14]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[15]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_sdat          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[12]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[13]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[14]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_data[15]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_24M            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_pclk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_href          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[2]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[3]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[4]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[5]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[6]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_data[7]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_vsync         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                     ;
+----------------------------------------------------------+--------------------------------------------------------------------+-------------------+
; Source Clock(s)                                          ; Destination Clock(s)                                               ; Delay Added in ns ;
+----------------------------------------------------------+--------------------------------------------------------------------+-------------------+
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]   ; 37.5              ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0] ; 28.2              ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0],cmos_pclk ; 3.1               ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cmos_pclk                                                          ; 2.0               ;
; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Clk_Pll_inst|altpll_component|auto_generated|pll1|clk[0]           ; 1.8               ;
+----------------------------------------------------------+--------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                             ; Destination Register                                                                                                                                                                                      ; Delay Added in ns ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00001                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977                                                                                                                                  ; 2.283             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r1                                                                                                                    ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977                                                                                                                                  ; 2.274             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00110                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                                                  ; 2.125             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_end                                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977                                                                                                                                  ; 1.927             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00111                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966                                                                                                                                  ; 1.919             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00001                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991                                                                                                                                ; 1.912             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[0]                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966                                                                                                                                  ; 1.880             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00011                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966                                                                                                                                  ; 1.857             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|break_cnt[1]                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966                                                                                                                                  ; 1.816             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00111                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                                                ; 1.800             ;
; Sdram_Top:Sdram_Top_inst|wr_en                                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980                                                                                                                                ; 1.528             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|act_end                                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                                                  ; 1.512             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00010                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00010_980                                                                                                                                ; 1.489             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|rd_flag                                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966                                                                                                                                  ; 1.479             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_flag                                                                                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                                           ; 1.460             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[0]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991                                                                                                                                ; 1.429             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Refresh:Sdram_Refresh_inst|ref_rq                                                                                                                            ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966                                                                                                                                  ; 1.382             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|act_end                                                                                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                                                ; 1.356             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00101                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_addr[7]                                                                                                                                          ; 1.354             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[6]                                                                                                                              ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                  ; 1.345             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|pre_state.00100                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                                                ; 1.319             ;
; Sdram_Top:Sdram_Top_inst|rd_en                                                                                                                                                              ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00011_966                                                                                                                                  ; 1.228             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|rd_trig_r                                                                                                                     ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00001_977                                                                                                                                  ; 1.205             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|pre_state.00100                                                                                                                         ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00110_944                                                                                                                                  ; 1.173             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[0]                                                                                                                              ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                  ; 1.107             ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1]                                                                                                                                       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                  ; 1.095             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_end                                                                                                                                ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                                                ; 1.086             ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[2]                                                                                                                                       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                  ; 1.071             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[1]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00100_969                                                                                                                                ; 1.051             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|row_end                                                                                                                                 ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                                                  ; 1.048             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[2]                                                                                                                              ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                  ; 1.009             ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[0]                                                                                                                                       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                  ; 0.990             ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[7]                                                                                                                                       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                  ; 0.984             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[4]                                                                                                                              ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                  ; 0.956             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[5]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                                                  ; 0.953             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[4]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                                                  ; 0.953             ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[6]                                                                                                                                       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                  ; 0.949             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[3]                                                                                                                              ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                  ; 0.934             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[7]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                                                  ; 0.926             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[1]                                                                                                                              ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                  ; 0.899             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|wr_trig                                                                                                                       ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991                                                                                                                                ; 0.889             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[3]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                                                  ; 0.867             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Init:Sdram_Init_inst|cnt_cmd[5]                                                                                                                              ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                  ; 0.815             ;
; rst_n                                                                                                                                                                                       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                  ; 0.732             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|row_end                                                                                                                               ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                                           ; 0.687             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[3]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991                                                                                                                                ; 0.644             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[2]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991                                                                                                                                ; 0.644             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|break_cnt[4]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00001_991                                                                                                                                ; 0.644             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[2]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                                                  ; 0.606             ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[5]                                                                                                                                       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                  ; 0.595             ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[3]                                                                                                                                       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                  ; 0.577             ;
; i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[4]                                                                                                                                       ; CMOS_Capture_RGB565:u_CMOS_Capture_RGB565|cmos_href_r[1]                                                                                                                                                  ; 0.472             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[7]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                                           ; 0.396             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|next_state.00111_947                                                                                                                  ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                                           ; 0.367             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[0]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                                                  ; 0.346             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[1]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                                                  ; 0.346             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|burst_cnt_t[6]                                                                                                                          ; Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|next_state.00111_933                                                                                                                                  ; 0.346             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[4]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                                           ; 0.337             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[3]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                                           ; 0.337             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|wrptr_g[0]                                  ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|altsyncram_a011:fifo_ram|ram_block11a0~porta_address_reg0 ; 0.303             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[6]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                                           ; 0.292             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[2]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                                           ; 0.233             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[1]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                                           ; 0.156             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a5      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; 0.119             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:wfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; 0.117             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[5]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                                           ; 0.080             ;
; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|burst_cnt_t[0]                                                                                                                        ; Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|wr_cmd[2]                                                                                                                                           ; 0.080             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a1      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[0]               ; 0.074             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a4      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1]               ; 0.072             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a0      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a1                    ; 0.066             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a7      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; 0.064             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a6      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter8a8                    ; 0.061             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity7a[1] ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a8                    ; 0.012             ;
; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a7      ; Sdram_Top:Sdram_Top_inst|Auto_Write_Read:Auto_Write_Read_inst|dfifo_16x512:rfifo_16x512_inst|dcfifo:dcfifo_component|dcfifo_rof1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter5a9                    ; 0.012             ;
; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                           ; VGA_Drive:VGA_Drive_inst|hcnt[11]                                                                                                                                                                         ; 0.010             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 75 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE10E22C8 for design "OV7725_Sdram_VGA_Disp"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 25, clock division of 6, and phase shift of 0 degrees (0 ps) for Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 25, clock division of 24, and phase shift of 0 degrees (0 ps) for Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[2] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_rof1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_b09:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_a09:dffpipe13|dffe14a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'OV7725_Sdram_VGA_Disp.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_2)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node cmos_pclk~input (placed in PIN 88 (CLK7, DIFFCLK_3n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5
Info (176353): Automatically promoted node Sdram_Top:Sdram_Top_inst|Sdram_Read:Sdram_Read_inst|Selector14~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node Sdram_Top:Sdram_Top_inst|Sdram_Write:Sdram_Write_inst|Selector15~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node rst_n~input (placed in PIN 23 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|next_state.00001~0
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|next_state.10000~0
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|next_state.01000~0
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|sdram_cmd[1]~1
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|sdram_cmd~6
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|sdram_cmd~7
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|sdram_addr~4
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|next_state.00100~0
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|sdram_addr~8
        Info (176357): Destination node Sdram_Top:Sdram_Top_inst|sdram_addr~10
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "sdram_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "Clk_Pll:Clk_Pll_inst|altpll:altpll_component|Clk_Pll_altpll:auto_generated|pll1" output port clk[2] feeds output pin "lcd_dclk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.41 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/output_files/OV7725_Sdram_VGA_Disp.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 1272 megabytes
    Info: Processing ended: Sat May 19 17:04:17 2018
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in F:/QuartusII/OV7725_Sdram_VGA_Disp/Dev/output_files/OV7725_Sdram_VGA_Disp.fit.smsg.


