#--  Synopsys, Inc.
#--  Version L-2016.09M-2
#--  Project file C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis\scratchproject.prs

#project files
add_file -include "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/hdl/const.vh"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/Mario_Libero/CoreGPIO_0/rtl/vlog/core/coregpio.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/Mario_Libero/FCCC_0/Mario_Libero_FCCC_0_FCCC.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/Mario_Libero_MSS/Mario_Libero_MSS_syn.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/Mario_Libero_MSS/Mario_Libero_MSS.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/Actel/SgCore/OSC/2.0.101/osc_comps.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/Mario_Libero/OSC_0/Mario_Libero_OSC_0_OSC.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/hdl/cm_if_apb.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/hdl/fifo_error_decoder.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/hdl/ack_datapath.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_doubleSync.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_async.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_fwft.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_LSRAM_top.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/ADCFIFO_ADCFIFO_0_ram_wrapper.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/ADCFIFO/ADCFIFO_0/rtl/vlog/core/COREFIFO.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/ADCFIFO/ADCFIFO.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/hdl/ADCMEM_DP.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/hdl/adc_frame_buffer.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/hdl/adc_vector_compressor.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/hdl/associative_memory.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/hdl/fifo.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/hdl/feature_encoder.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/hdl/cellular_automaton.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/hdl/spatial_accumulator.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/hdl/spatial_encoder_N_pong.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/hdl/bundle_counter.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/hdl/temporal_encoder_counter.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/hdl/hdc_top.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/adc_datapath/adc_datapath.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/hdl/nmic_rx.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/hdl/nmic_tx.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/hdl/twoMHz_strobe.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/nm_channel/nm_channel.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/hdl/nm_if_apb.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_doubleSync.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_grayToBinConv.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_async.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_fwft.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/corefifo_sync_scntr.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_USRAM_top.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/PDMAFIFO_PDMAFIFO_0_ram_wrapper.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/PDMAFIFO/PDMAFIFO_0/rtl/vlog/core/COREFIFO.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/PDMAFIFO/PDMAFIFO.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/hdl/pdma_if.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/nm_if/nm_if.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/cm_top/cm_top.v"
add_file -verilog -lib COREAPB3_LIB "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core_obfuscated/coreapb3_muxptob3.v"
add_file -verilog -lib COREAPB3_LIB "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core_obfuscated/coreapb3_iaddr_reg.v"
add_file -verilog -lib COREAPB3_LIB "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core_obfuscated/coreapb3.v"
add_file -verilog "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/component/work/Mario_Libero/Mario_Libero.v"
add_file -constraint "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/constraint/andy_clock_constraint.sdc"
add_file -include "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class_GOLDEN/hdl/const.vh"
add_file -include "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class_GOLDEN_13Class/hdl/const.vh"
add_file -include "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class_GOLDEN_13Class_190225-Noon/HyperFlexEG/hdl/const.vh"



#implementation: "synthesis"
impl -add C:\Users\bwrc\Desktop\HyperFlexEMG_190405_21Class\synthesis -type fpga

#
#implementation attributes

set_option -vlog_std v2001

#device options
set_option -technology SmartFusion2
set_option -part M2S060T
set_option -package FCSBGA325
set_option -speed_grade STD
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "Mario_Libero"

# hdl_compiler_options
set_option -distributed_compile 0

# mapper_without_write_options
set_option -frequency 100.000
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microsemi G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 12
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -seqshift_to_uram 0
set_option -disable_io_insertion 0
set_option -opcond COMTC
set_option -retiming 0
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "C:/Users/bwrc/Desktop/HyperFlexEMG_190405_21Class/synthesis/Mario_Libero.edn"
impl -active "synthesis"
