Timing Summary
==============

   POST-ROUTE

         Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints      
   -----------  ----------  ---------------  -------  -------  -------------      
    <UDEF_clk>           1                1   -10441  -751168            212      




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                  12440                     80.386 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          212      -10441    -751168            212




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          212      -10441    -751168            212

Path 3:
   Slack (not met):                        -10441ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2294ps
   - Clock uncertainty:                       150ps
   = Required time:                          4144ps
   - Propagation time:                      12279ps (51.1% logic, 48.9% route, logic stage 7)
   - Delay of the launching clock:           2306ps
   = Slack:                                -10441ps

   Instance/Pin or Net Name                       Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                                                                                                                                                                                            
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                            CLOCK-PORT    -                      -     launch     r               0                                                                                                                                                                                                                                                                  
   clk                                            Clock net    53           (fanout=675)       2306                     -                                                                                                                                                                                                                                                                  
   RBB_10/CLK                                     RBB_6L       10  [TILE 0 0, RBB 16 10]          -     r            2306                                                                                                                                                                                                                                                                  
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_10/AQ                                      RBB_6L       10  [TILE 0 0, RBB 16 10]        800     r            3106     {inst79: $auto$ff.cc:266:slice$2262 (FDE,site=aff)}                                                                                                                                                                                                          
   target_number[4]                               Net          50             (fanout=2)       1376                     -                                                                                                                                                                                                                                                                  
   RBB_21/D1                                      RBB_6L       21  [TILE 0 0, RBB 16 12]          -     r            4482                                                                                                                                                                                                                                                                  
   RBB_21/D                                       RBB_6L       21  [TILE 0 0, RBB 16 12]        703     r            5185     {inst17: $abc$4048$lut$aiger4047$188 (LUT,site=dlut)}                                                                                                                                                                                                        
   $techmap4071$abc$4048$lut$aiger4047$195.A[5]   Net         174             (fanout=5)        650                     -                                                                                                                                                                                                                                                                  
   RBB_21/C1                                      RBB_6L       21  [TILE 0 0, RBB 16 12]          -     r            5835                                                                                                                                                                                                                                                                  
   RBB_21/C                                       RBB_6L       21  [TILE 0 0, RBB 16 12]        688     r            6523     {inst38: $auto$abc9_ops.cc:1550:reintegrate$4055 (LUT,site=clut)}                                                                                                                                                                                            
   $abc$4048$aiger4047$208b                       Net         162             (fanout=1)        815                     -                                                                                                                                                                                                                                                                  
   RBB_18/C5                                      RBB_6L       18  [TILE 0 0, RBB 16 16]          -     r            7338                                                                                                                                                                                                                                                                  
   RBB_18/CMUX                                    RBB_6L       18  [TILE 0 0, RBB 16 16]        838     r            8176     {inst110: $techmap2586$shiftx$../src/main.v:0$1111.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1[0].fpga_mux.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.fpga_hard_mux.genblk2.genblk1.mux7b (LUT,site=cluto)} 
   $abc$4048$aiger4047$78                         Net         139             (fanout=1)        604                     -                                                                                                                                                                                                                                                                  
   RBB_18/D5                                      RBB_6L       18  [TILE 0 0, RBB 16 16]          -     r            8780                                                                                                                                                                                                                                                                  
   RBB_18/DMUX                                    RBB_6L       18  [TILE 0 0, RBB 16 16]        805     r            9585     {inst111: $techmap2586$shiftx$../src/main.v:0$1111.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1[0].fpga_mux.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.fpga_hard_mux.genblk3.genblk1.mux8 (LUT,site=dluto)}  
   $abc$4048$aiger4047$79                         Net         138             (fanout=2)        559                     -                                                                                                                                                                                                                                                                  
   RBB_18/A1                                      RBB_6L       18  [TILE 0 0, RBB 16 16]          -     r           10144                                                                                                                                                                                                                                                                  
   RBB_18/AMUX                                    RBB_6L       18  [TILE 0 0, RBB 16 16]       1022     r           11166     {inst108: $shiftx$../src/main.v:0$1111.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.fpga_hard_mux.genblk3.genblk1.mux8 (MUXF,site=muxf7a)}                                                                                                        
   $techmap4070$abc$4048$lut$procmux$1277_Y.A[2]  Net         173             (fanout=1)        686                     -                                                                                                                                                                                                                                                                  
   RBB_24/D5                                      RBB_6L       24  [TILE 0 0, RBB 19 18]          -     r           11852                                                                                                                                                                                                                                                                  
   RBB_24/D                                       RBB_6L       24  [TILE 0 0, RBB 19 18]        632     r           12484     {inst105: $auto$xilinx_dffopt.cc:341:execute$4094 (LUT,site=dlut,dluto)}                                                                                                                                                                                     
   $auto$xilinx_dffopt.cc:347:execute$4095        Net         105             (fanout=1)       1309                     -                                                                                                                                                                                                                                                                  
   RBB_5/O[0]                                     IOB           5  [TILE 0 0, RBB 31 27]          -     r           13793     {inst132: serial_data_OUT (FD)} {(output_port) inst127: g_127_serial_data_obuf (IO)}                                                                                                                                                                         
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_5/CLK                                      IOB           5  [TILE 0 0, RBB 31 27]        792     r           14585                                                                                                                                                                                                                                                                  
   clk                                            Clock net    53           (fanout=675)      -2294                     -                                                                                                                                                                                                                                                                  
   clk                                            CLOCK-PORT    -                      -    capture     r           12291                                                                                                                                                                                                                                                                  
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 9:
   Slack (not met):                         -9781ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2278ps
   - Clock uncertainty:                       150ps
   = Required time:                          4128ps
   - Propagation time:                      11608ps (40.2% logic, 59.8% route, logic stage 8)
   - Delay of the launching clock:           2301ps
   = Slack:                                 -9781ps

   Instance/Pin or Net Name                                                     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                    
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                          CLOCK-PORT    -                      -     launch     r               0                                                                                          
   clk                                                                          Clock net    53           (fanout=675)       2301                     -                                                                                          
   RBB_23/CLK                                                                   RBB_6L       23  [TILE 0 0, RBB 19 12]          -     r            2301                                                                                          
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_23/CQ                                                                    RBB_6L       23  [TILE 0 0, RBB 19 12]        800     r            3101     {inst52: $auto$ff.cc:266:slice$2217 (FDR,site=cff)}                                  
   counter[0]                                                                   Net           3             (fanout=2)       2153                     -                                                                                          
   RBB_26/D4                                                                    RBB_6L       26  [TILE 0 0, RBB 16 24]          -     r            5254                                                                                          
   RBB_26/D                                                                     RBB_6L       26  [TILE 0 0, RBB 16 24]       1142     r            6396     {inst14: $abc$4048$lut$aiger4047$164 (LUT,site=dlut)}                                
   $techmap4064$abc$4048$lut$aiger4047$168.A[4]                                 Net         109             (fanout=1)       1335                     -                                                                                          
   RBB_23/A5                                                                    RBB_6L       23  [TILE 0 0, RBB 19 12]          -     r            7731                                                                                          
   RBB_23/A                                                                     RBB_6L       23  [TILE 0 0, RBB 19 12]        696     r            8427     {inst15: $abc$4048$lut$aiger4047$168 (LUT,site=alut)}                                
   $techmap4065$abc$4048$lut$auto$rtlil.cc:2660:NotGate$2788.A[5]               Net         106             (fanout=1)        601                     -                                                                                          
   RBB_23/B6                                                                    RBB_6L       23  [TILE 0 0, RBB 19 12]          -     r            9028                                                                                          
   RBB_23/C                                                                     RBB_6L       23  [TILE 0 0, RBB 19 12]        487     r            9515     {inst26: $abc$4048$lut$auto$rtlil.cc:2660:NotGate$2788 (LUT,site=clut,cluto)}        
   $techmap4066$abc$4048$lut$auto$opt_dff.cc:219:make_patterns_logic$1377.A[3]  Net         108            (fanout=10)       1232                     -                                                                                          
   RBB_24/C6                                                                    RBB_6L       24  [TILE 0 0, RBB 19 18]          -     r           10747                                                                                          
   RBB_24/C                                                                     RBB_6L       24  [TILE 0 0, RBB 19 18]        487     r           11234     {inst25: $abc$4048$lut$auto$opt_dff.cc:219:make_patterns_logic$1377 (LUT,site=clut)} 
   $abc$4048$auto$opt_dff.cc:219:make_patterns_logic$1377                       Net         189             (fanout=2)       1621                     -                                                                                          
   RBB_9/A6                                                                     RBB_6L        9  [TILE 0 0, RBB 13 10]          -     r           12855                                                                                          
   RBB_9/CEout                                                                  RBB_6L        9  [TILE 0 0, RBB 13 10]          2     r           12857                                                                                          
   $abc$4048$auto$opt_dff.cc:219:make_patterns_logic$1377                       Net         189             (fanout=2)          0                     -                                                                                          
   RBB_10/CEin                                                                  RBB_6L       10  [TILE 0 0, RBB 16 10]          -     r           12857                                                                                          
   RBB_10/CEout                                                                 RBB_6L       10  [TILE 0 0, RBB 16 10]          2     r           12859                                                                                          
   $abc$4048$auto$opt_dff.cc:219:make_patterns_logic$1377                       Net         189             (fanout=2)          0                     -                                                                                          
   RBB_11/CEin                                                                  RBB_6L       11  [TILE 0 0, RBB 19 10]          -     r           12859                                                                                          
   RBB_11/CEout                                                                 RBB_6L       11  [TILE 0 0, RBB 19 10]          2     r           12861                                                                                          
   $abc$4048$auto$opt_dff.cc:219:make_patterns_logic$1377                       Net         189             (fanout=2)          0                     -                                                                                          
   RBB_12/CEin                                                                  RBB_6L       12  [TILE 0 0, RBB 22 10]          -     r           12861     {<CE>inst89: $auto$ff.cc:266:slice$2272 (FDE,site=cff)}                              
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_12/CLK                                                                   RBB_6L       12  [TILE 0 0, RBB 22 10]       1048     r           13909                                                                                          
   clk                                                                          Clock net    53           (fanout=675)      -2278                     -                                                                                          
   clk                                                                          CLOCK-PORT    -                      -    capture     r           11631                                                                                          
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 4:
   Slack (not met):                         -9781ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2278ps
   - Clock uncertainty:                       150ps
   = Required time:                          4128ps
   - Propagation time:                      11608ps (40.2% logic, 59.8% route, logic stage 8)
   - Delay of the launching clock:           2301ps
   = Slack:                                 -9781ps

   Instance/Pin or Net Name                                                     Type         ID     Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                                    
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                          CLOCK-PORT    -                      -     launch     r               0                                                                                          
   clk                                                                          Clock net    53           (fanout=675)       2301                     -                                                                                          
   RBB_23/CLK                                                                   RBB_6L       23  [TILE 0 0, RBB 19 12]          -     r            2301                                                                                          
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_23/CQ                                                                    RBB_6L       23  [TILE 0 0, RBB 19 12]        800     r            3101     {inst52: $auto$ff.cc:266:slice$2217 (FDR,site=cff)}                                  
   counter[0]                                                                   Net           3             (fanout=2)       2153                     -                                                                                          
   RBB_26/D4                                                                    RBB_6L       26  [TILE 0 0, RBB 16 24]          -     r            5254                                                                                          
   RBB_26/D                                                                     RBB_6L       26  [TILE 0 0, RBB 16 24]       1142     r            6396     {inst14: $abc$4048$lut$aiger4047$164 (LUT,site=dlut)}                                
   $techmap4064$abc$4048$lut$aiger4047$168.A[4]                                 Net         109             (fanout=1)       1335                     -                                                                                          
   RBB_23/A5                                                                    RBB_6L       23  [TILE 0 0, RBB 19 12]          -     r            7731                                                                                          
   RBB_23/A                                                                     RBB_6L       23  [TILE 0 0, RBB 19 12]        696     r            8427     {inst15: $abc$4048$lut$aiger4047$168 (LUT,site=alut)}                                
   $techmap4065$abc$4048$lut$auto$rtlil.cc:2660:NotGate$2788.A[5]               Net         106             (fanout=1)        601                     -                                                                                          
   RBB_23/B6                                                                    RBB_6L       23  [TILE 0 0, RBB 19 12]          -     r            9028                                                                                          
   RBB_23/C                                                                     RBB_6L       23  [TILE 0 0, RBB 19 12]        487     r            9515     {inst26: $abc$4048$lut$auto$rtlil.cc:2660:NotGate$2788 (LUT,site=clut,cluto)}        
   $techmap4066$abc$4048$lut$auto$opt_dff.cc:219:make_patterns_logic$1377.A[3]  Net         108            (fanout=10)       1232                     -                                                                                          
   RBB_24/C6                                                                    RBB_6L       24  [TILE 0 0, RBB 19 18]          -     r           10747                                                                                          
   RBB_24/C                                                                     RBB_6L       24  [TILE 0 0, RBB 19 18]        487     r           11234     {inst25: $abc$4048$lut$auto$opt_dff.cc:219:make_patterns_logic$1377 (LUT,site=clut)} 
   $abc$4048$auto$opt_dff.cc:219:make_patterns_logic$1377                       Net         189             (fanout=2)       1621                     -                                                                                          
   RBB_9/A6                                                                     RBB_6L        9  [TILE 0 0, RBB 13 10]          -     r           12855                                                                                          
   RBB_9/CEout                                                                  RBB_6L        9  [TILE 0 0, RBB 13 10]          2     r           12857                                                                                          
   $abc$4048$auto$opt_dff.cc:219:make_patterns_logic$1377                       Net         189             (fanout=2)          0                     -                                                                                          
   RBB_10/CEin                                                                  RBB_6L       10  [TILE 0 0, RBB 16 10]          -     r           12857                                                                                          
   RBB_10/CEout                                                                 RBB_6L       10  [TILE 0 0, RBB 16 10]          2     r           12859                                                                                          
   $abc$4048$auto$opt_dff.cc:219:make_patterns_logic$1377                       Net         189             (fanout=2)          0                     -                                                                                          
   RBB_11/CEin                                                                  RBB_6L       11  [TILE 0 0, RBB 19 10]          -     r           12859                                                                                          
   RBB_11/CEout                                                                 RBB_6L       11  [TILE 0 0, RBB 19 10]          2     r           12861                                                                                          
   $abc$4048$auto$opt_dff.cc:219:make_patterns_logic$1377                       Net         189             (fanout=2)          0                     -                                                                                          
   RBB_12/CEin                                                                  RBB_6L       12  [TILE 0 0, RBB 22 10]          -     r           12861     {<CE>inst90: $auto$ff.cc:266:slice$2273 (FDE,site=dff)}                              
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_12/CLK                                                                   RBB_6L       12  [TILE 0 0, RBB 22 10]       1048     r           13909                                                                                          
   clk                                                                          Clock net    53           (fanout=675)      -2278                     -                                                                                          
   clk                                                                          CLOCK-PORT    -                      -    capture     r           11631                                                                                          
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













