
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//wipefs_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004020c8 <.init>:
  4020c8:	stp	x29, x30, [sp, #-16]!
  4020cc:	mov	x29, sp
  4020d0:	bl	4035e0 <ferror@plt+0xf00>
  4020d4:	ldp	x29, x30, [sp], #16
  4020d8:	ret

Disassembly of section .plt:

00000000004020e0 <memcpy@plt-0x20>:
  4020e0:	stp	x16, x30, [sp, #-16]!
  4020e4:	adrp	x16, 417000 <ferror@plt+0x14920>
  4020e8:	ldr	x17, [x16, #4088]
  4020ec:	add	x16, x16, #0xff8
  4020f0:	br	x17
  4020f4:	nop
  4020f8:	nop
  4020fc:	nop

0000000000402100 <memcpy@plt>:
  402100:	adrp	x16, 418000 <ferror@plt+0x15920>
  402104:	ldr	x17, [x16]
  402108:	add	x16, x16, #0x0
  40210c:	br	x17

0000000000402110 <scols_column_set_json_type@plt>:
  402110:	adrp	x16, 418000 <ferror@plt+0x15920>
  402114:	ldr	x17, [x16, #8]
  402118:	add	x16, x16, #0x8
  40211c:	br	x17

0000000000402120 <_exit@plt>:
  402120:	adrp	x16, 418000 <ferror@plt+0x15920>
  402124:	ldr	x17, [x16, #16]
  402128:	add	x16, x16, #0x10
  40212c:	br	x17

0000000000402130 <strtoul@plt>:
  402130:	adrp	x16, 418000 <ferror@plt+0x15920>
  402134:	ldr	x17, [x16, #24]
  402138:	add	x16, x16, #0x18
  40213c:	br	x17

0000000000402140 <strlen@plt>:
  402140:	adrp	x16, 418000 <ferror@plt+0x15920>
  402144:	ldr	x17, [x16, #32]
  402148:	add	x16, x16, #0x20
  40214c:	br	x17

0000000000402150 <fputs@plt>:
  402150:	adrp	x16, 418000 <ferror@plt+0x15920>
  402154:	ldr	x17, [x16, #40]
  402158:	add	x16, x16, #0x28
  40215c:	br	x17

0000000000402160 <exit@plt>:
  402160:	adrp	x16, 418000 <ferror@plt+0x15920>
  402164:	ldr	x17, [x16, #48]
  402168:	add	x16, x16, #0x30
  40216c:	br	x17

0000000000402170 <dup@plt>:
  402170:	adrp	x16, 418000 <ferror@plt+0x15920>
  402174:	ldr	x17, [x16, #56]
  402178:	add	x16, x16, #0x38
  40217c:	br	x17

0000000000402180 <scols_line_refer_data@plt>:
  402180:	adrp	x16, 418000 <ferror@plt+0x15920>
  402184:	ldr	x17, [x16, #64]
  402188:	add	x16, x16, #0x40
  40218c:	br	x17

0000000000402190 <strtoimax@plt>:
  402190:	adrp	x16, 418000 <ferror@plt+0x15920>
  402194:	ldr	x17, [x16, #72]
  402198:	add	x16, x16, #0x48
  40219c:	br	x17

00000000004021a0 <blkid_do_probe@plt>:
  4021a0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4021a4:	ldr	x17, [x16, #80]
  4021a8:	add	x16, x16, #0x50
  4021ac:	br	x17

00000000004021b0 <strtoll@plt>:
  4021b0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4021b4:	ldr	x17, [x16, #88]
  4021b8:	add	x16, x16, #0x58
  4021bc:	br	x17

00000000004021c0 <scols_table_set_name@plt>:
  4021c0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4021c4:	ldr	x17, [x16, #96]
  4021c8:	add	x16, x16, #0x60
  4021cc:	br	x17

00000000004021d0 <blkid_probe_lookup_value@plt>:
  4021d0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4021d4:	ldr	x17, [x16, #104]
  4021d8:	add	x16, x16, #0x68
  4021dc:	br	x17

00000000004021e0 <strtod@plt>:
  4021e0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4021e4:	ldr	x17, [x16, #112]
  4021e8:	add	x16, x16, #0x70
  4021ec:	br	x17

00000000004021f0 <scols_table_enable_noheadings@plt>:
  4021f0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4021f4:	ldr	x17, [x16, #120]
  4021f8:	add	x16, x16, #0x78
  4021fc:	br	x17

0000000000402200 <scols_column_get_header@plt>:
  402200:	adrp	x16, 418000 <ferror@plt+0x15920>
  402204:	ldr	x17, [x16, #128]
  402208:	add	x16, x16, #0x80
  40220c:	br	x17

0000000000402210 <scols_table_new_column@plt>:
  402210:	adrp	x16, 418000 <ferror@plt+0x15920>
  402214:	ldr	x17, [x16, #136]
  402218:	add	x16, x16, #0x88
  40221c:	br	x17

0000000000402220 <blkid_new_probe_from_filename@plt>:
  402220:	adrp	x16, 418000 <ferror@plt+0x15920>
  402224:	ldr	x17, [x16, #144]
  402228:	add	x16, x16, #0x90
  40222c:	br	x17

0000000000402230 <scols_free_iter@plt>:
  402230:	adrp	x16, 418000 <ferror@plt+0x15920>
  402234:	ldr	x17, [x16, #152]
  402238:	add	x16, x16, #0x98
  40223c:	br	x17

0000000000402240 <blkid_probe_enable_superblocks@plt>:
  402240:	adrp	x16, 418000 <ferror@plt+0x15920>
  402244:	ldr	x17, [x16, #160]
  402248:	add	x16, x16, #0xa0
  40224c:	br	x17

0000000000402250 <__cxa_atexit@plt>:
  402250:	adrp	x16, 418000 <ferror@plt+0x15920>
  402254:	ldr	x17, [x16, #168]
  402258:	add	x16, x16, #0xa8
  40225c:	br	x17

0000000000402260 <fputc@plt>:
  402260:	adrp	x16, 418000 <ferror@plt+0x15920>
  402264:	ldr	x17, [x16, #176]
  402268:	add	x16, x16, #0xb0
  40226c:	br	x17

0000000000402270 <scols_table_enable_raw@plt>:
  402270:	adrp	x16, 418000 <ferror@plt+0x15920>
  402274:	ldr	x17, [x16, #184]
  402278:	add	x16, x16, #0xb8
  40227c:	br	x17

0000000000402280 <scols_table_set_column_separator@plt>:
  402280:	adrp	x16, 418000 <ferror@plt+0x15920>
  402284:	ldr	x17, [x16, #192]
  402288:	add	x16, x16, #0xc0
  40228c:	br	x17

0000000000402290 <blkid_probe_enable_partitions@plt>:
  402290:	adrp	x16, 418000 <ferror@plt+0x15920>
  402294:	ldr	x17, [x16, #200]
  402298:	add	x16, x16, #0xc8
  40229c:	br	x17

00000000004022a0 <blkid_probe_step_back@plt>:
  4022a0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4022a4:	ldr	x17, [x16, #208]
  4022a8:	add	x16, x16, #0xd0
  4022ac:	br	x17

00000000004022b0 <snprintf@plt>:
  4022b0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4022b4:	ldr	x17, [x16, #216]
  4022b8:	add	x16, x16, #0xd8
  4022bc:	br	x17

00000000004022c0 <localeconv@plt>:
  4022c0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4022c4:	ldr	x17, [x16, #224]
  4022c8:	add	x16, x16, #0xe0
  4022cc:	br	x17

00000000004022d0 <fileno@plt>:
  4022d0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4022d4:	ldr	x17, [x16, #232]
  4022d8:	add	x16, x16, #0xe8
  4022dc:	br	x17

00000000004022e0 <blkid_probe_set_device@plt>:
  4022e0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4022e4:	ldr	x17, [x16, #240]
  4022e8:	add	x16, x16, #0xf0
  4022ec:	br	x17

00000000004022f0 <fsync@plt>:
  4022f0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4022f4:	ldr	x17, [x16, #248]
  4022f8:	add	x16, x16, #0xf8
  4022fc:	br	x17

0000000000402300 <malloc@plt>:
  402300:	adrp	x16, 418000 <ferror@plt+0x15920>
  402304:	ldr	x17, [x16, #256]
  402308:	add	x16, x16, #0x100
  40230c:	br	x17

0000000000402310 <open@plt>:
  402310:	adrp	x16, 418000 <ferror@plt+0x15920>
  402314:	ldr	x17, [x16, #264]
  402318:	add	x16, x16, #0x108
  40231c:	br	x17

0000000000402320 <strncmp@plt>:
  402320:	adrp	x16, 418000 <ferror@plt+0x15920>
  402324:	ldr	x17, [x16, #272]
  402328:	add	x16, x16, #0x110
  40232c:	br	x17

0000000000402330 <bindtextdomain@plt>:
  402330:	adrp	x16, 418000 <ferror@plt+0x15920>
  402334:	ldr	x17, [x16, #280]
  402338:	add	x16, x16, #0x118
  40233c:	br	x17

0000000000402340 <__libc_start_main@plt>:
  402340:	adrp	x16, 418000 <ferror@plt+0x15920>
  402344:	ldr	x17, [x16, #288]
  402348:	add	x16, x16, #0x120
  40234c:	br	x17

0000000000402350 <fgetc@plt>:
  402350:	adrp	x16, 418000 <ferror@plt+0x15920>
  402354:	ldr	x17, [x16, #296]
  402358:	add	x16, x16, #0x128
  40235c:	br	x17

0000000000402360 <scols_new_table@plt>:
  402360:	adrp	x16, 418000 <ferror@plt+0x15920>
  402364:	ldr	x17, [x16, #304]
  402368:	add	x16, x16, #0x130
  40236c:	br	x17

0000000000402370 <blkid_probe_is_wholedisk@plt>:
  402370:	adrp	x16, 418000 <ferror@plt+0x15920>
  402374:	ldr	x17, [x16, #312]
  402378:	add	x16, x16, #0x138
  40237c:	br	x17

0000000000402380 <blkid_probe_set_superblocks_flags@plt>:
  402380:	adrp	x16, 418000 <ferror@plt+0x15920>
  402384:	ldr	x17, [x16, #320]
  402388:	add	x16, x16, #0x140
  40238c:	br	x17

0000000000402390 <calloc@plt>:
  402390:	adrp	x16, 418000 <ferror@plt+0x15920>
  402394:	ldr	x17, [x16, #328]
  402398:	add	x16, x16, #0x148
  40239c:	br	x17

00000000004023a0 <__xpg_basename@plt>:
  4023a0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4023a4:	ldr	x17, [x16, #336]
  4023a8:	add	x16, x16, #0x150
  4023ac:	br	x17

00000000004023b0 <strdup@plt>:
  4023b0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4023b4:	ldr	x17, [x16, #344]
  4023b8:	add	x16, x16, #0x158
  4023bc:	br	x17

00000000004023c0 <scols_table_new_line@plt>:
  4023c0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4023c4:	ldr	x17, [x16, #352]
  4023c8:	add	x16, x16, #0x160
  4023cc:	br	x17

00000000004023d0 <scols_unref_table@plt>:
  4023d0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4023d4:	ldr	x17, [x16, #360]
  4023d8:	add	x16, x16, #0x168
  4023dc:	br	x17

00000000004023e0 <close@plt>:
  4023e0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4023e4:	ldr	x17, [x16, #368]
  4023e8:	add	x16, x16, #0x170
  4023ec:	br	x17

00000000004023f0 <__gmon_start__@plt>:
  4023f0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4023f4:	ldr	x17, [x16, #376]
  4023f8:	add	x16, x16, #0x178
  4023fc:	br	x17

0000000000402400 <write@plt>:
  402400:	adrp	x16, 418000 <ferror@plt+0x15920>
  402404:	ldr	x17, [x16, #384]
  402408:	add	x16, x16, #0x180
  40240c:	br	x17

0000000000402410 <strtoumax@plt>:
  402410:	adrp	x16, 418000 <ferror@plt+0x15920>
  402414:	ldr	x17, [x16, #392]
  402418:	add	x16, x16, #0x188
  40241c:	br	x17

0000000000402420 <abort@plt>:
  402420:	adrp	x16, 418000 <ferror@plt+0x15920>
  402424:	ldr	x17, [x16, #400]
  402428:	add	x16, x16, #0x190
  40242c:	br	x17

0000000000402430 <scols_table_is_empty@plt>:
  402430:	adrp	x16, 418000 <ferror@plt+0x15920>
  402434:	ldr	x17, [x16, #408]
  402438:	add	x16, x16, #0x198
  40243c:	br	x17

0000000000402440 <puts@plt>:
  402440:	adrp	x16, 418000 <ferror@plt+0x15920>
  402444:	ldr	x17, [x16, #416]
  402448:	add	x16, x16, #0x1a0
  40244c:	br	x17

0000000000402450 <textdomain@plt>:
  402450:	adrp	x16, 418000 <ferror@plt+0x15920>
  402454:	ldr	x17, [x16, #424]
  402458:	add	x16, x16, #0x1a8
  40245c:	br	x17

0000000000402460 <getopt_long@plt>:
  402460:	adrp	x16, 418000 <ferror@plt+0x15920>
  402464:	ldr	x17, [x16, #432]
  402468:	add	x16, x16, #0x1b0
  40246c:	br	x17

0000000000402470 <strcmp@plt>:
  402470:	adrp	x16, 418000 <ferror@plt+0x15920>
  402474:	ldr	x17, [x16, #440]
  402478:	add	x16, x16, #0x1b8
  40247c:	br	x17

0000000000402480 <warn@plt>:
  402480:	adrp	x16, 418000 <ferror@plt+0x15920>
  402484:	ldr	x17, [x16, #448]
  402488:	add	x16, x16, #0x1c0
  40248c:	br	x17

0000000000402490 <__ctype_b_loc@plt>:
  402490:	adrp	x16, 418000 <ferror@plt+0x15920>
  402494:	ldr	x17, [x16, #456]
  402498:	add	x16, x16, #0x1c8
  40249c:	br	x17

00000000004024a0 <blkid_probe_set_partitions_flags@plt>:
  4024a0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4024a4:	ldr	x17, [x16, #464]
  4024a8:	add	x16, x16, #0x1d0
  4024ac:	br	x17

00000000004024b0 <strtol@plt>:
  4024b0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4024b4:	ldr	x17, [x16, #472]
  4024b8:	add	x16, x16, #0x1d8
  4024bc:	br	x17

00000000004024c0 <scols_table_next_column@plt>:
  4024c0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4024c4:	ldr	x17, [x16, #480]
  4024c8:	add	x16, x16, #0x1e0
  4024cc:	br	x17

00000000004024d0 <blkid_new_probe@plt>:
  4024d0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4024d4:	ldr	x17, [x16, #488]
  4024d8:	add	x16, x16, #0x1e8
  4024dc:	br	x17

00000000004024e0 <scols_cell_get_data@plt>:
  4024e0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4024e4:	ldr	x17, [x16, #496]
  4024e8:	add	x16, x16, #0x1f0
  4024ec:	br	x17

00000000004024f0 <free@plt>:
  4024f0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4024f4:	ldr	x17, [x16, #504]
  4024f8:	add	x16, x16, #0x1f8
  4024fc:	br	x17

0000000000402500 <scols_table_enable_json@plt>:
  402500:	adrp	x16, 418000 <ferror@plt+0x15920>
  402504:	ldr	x17, [x16, #512]
  402508:	add	x16, x16, #0x200
  40250c:	br	x17

0000000000402510 <strncasecmp@plt>:
  402510:	adrp	x16, 418000 <ferror@plt+0x15920>
  402514:	ldr	x17, [x16, #520]
  402518:	add	x16, x16, #0x208
  40251c:	br	x17

0000000000402520 <nanosleep@plt>:
  402520:	adrp	x16, 418000 <ferror@plt+0x15920>
  402524:	ldr	x17, [x16, #528]
  402528:	add	x16, x16, #0x210
  40252c:	br	x17

0000000000402530 <vasprintf@plt>:
  402530:	adrp	x16, 418000 <ferror@plt+0x15920>
  402534:	ldr	x17, [x16, #536]
  402538:	add	x16, x16, #0x218
  40253c:	br	x17

0000000000402540 <strndup@plt>:
  402540:	adrp	x16, 418000 <ferror@plt+0x15920>
  402544:	ldr	x17, [x16, #544]
  402548:	add	x16, x16, #0x220
  40254c:	br	x17

0000000000402550 <strspn@plt>:
  402550:	adrp	x16, 418000 <ferror@plt+0x15920>
  402554:	ldr	x17, [x16, #552]
  402558:	add	x16, x16, #0x228
  40255c:	br	x17

0000000000402560 <strchr@plt>:
  402560:	adrp	x16, 418000 <ferror@plt+0x15920>
  402564:	ldr	x17, [x16, #560]
  402568:	add	x16, x16, #0x230
  40256c:	br	x17

0000000000402570 <blkid_free_probe@plt>:
  402570:	adrp	x16, 418000 <ferror@plt+0x15920>
  402574:	ldr	x17, [x16, #568]
  402578:	add	x16, x16, #0x238
  40257c:	br	x17

0000000000402580 <dcngettext@plt>:
  402580:	adrp	x16, 418000 <ferror@plt+0x15920>
  402584:	ldr	x17, [x16, #576]
  402588:	add	x16, x16, #0x240
  40258c:	br	x17

0000000000402590 <fflush@plt>:
  402590:	adrp	x16, 418000 <ferror@plt+0x15920>
  402594:	ldr	x17, [x16, #584]
  402598:	add	x16, x16, #0x248
  40259c:	br	x17

00000000004025a0 <blkid_probe_hide_range@plt>:
  4025a0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4025a4:	ldr	x17, [x16, #592]
  4025a8:	add	x16, x16, #0x250
  4025ac:	br	x17

00000000004025b0 <scols_print_table@plt>:
  4025b0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4025b4:	ldr	x17, [x16, #600]
  4025b8:	add	x16, x16, #0x258
  4025bc:	br	x17

00000000004025c0 <warnx@plt>:
  4025c0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4025c4:	ldr	x17, [x16, #608]
  4025c8:	add	x16, x16, #0x260
  4025cc:	br	x17

00000000004025d0 <scols_new_iter@plt>:
  4025d0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4025d4:	ldr	x17, [x16, #616]
  4025d8:	add	x16, x16, #0x268
  4025dc:	br	x17

00000000004025e0 <__fxstat@plt>:
  4025e0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4025e4:	ldr	x17, [x16, #624]
  4025e8:	add	x16, x16, #0x270
  4025ec:	br	x17

00000000004025f0 <dcgettext@plt>:
  4025f0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4025f4:	ldr	x17, [x16, #632]
  4025f8:	add	x16, x16, #0x278
  4025fc:	br	x17

0000000000402600 <errx@plt>:
  402600:	adrp	x16, 418000 <ferror@plt+0x15920>
  402604:	ldr	x17, [x16, #640]
  402608:	add	x16, x16, #0x280
  40260c:	br	x17

0000000000402610 <strcspn@plt>:
  402610:	adrp	x16, 418000 <ferror@plt+0x15920>
  402614:	ldr	x17, [x16, #648]
  402618:	add	x16, x16, #0x288
  40261c:	br	x17

0000000000402620 <printf@plt>:
  402620:	adrp	x16, 418000 <ferror@plt+0x15920>
  402624:	ldr	x17, [x16, #656]
  402628:	add	x16, x16, #0x290
  40262c:	br	x17

0000000000402630 <__assert_fail@plt>:
  402630:	adrp	x16, 418000 <ferror@plt+0x15920>
  402634:	ldr	x17, [x16, #664]
  402638:	add	x16, x16, #0x298
  40263c:	br	x17

0000000000402640 <__errno_location@plt>:
  402640:	adrp	x16, 418000 <ferror@plt+0x15920>
  402644:	ldr	x17, [x16, #672]
  402648:	add	x16, x16, #0x2a0
  40264c:	br	x17

0000000000402650 <getenv@plt>:
  402650:	adrp	x16, 418000 <ferror@plt+0x15920>
  402654:	ldr	x17, [x16, #680]
  402658:	add	x16, x16, #0x2a8
  40265c:	br	x17

0000000000402660 <putchar@plt>:
  402660:	adrp	x16, 418000 <ferror@plt+0x15920>
  402664:	ldr	x17, [x16, #688]
  402668:	add	x16, x16, #0x2b0
  40266c:	br	x17

0000000000402670 <blkid_probe_get_fd@plt>:
  402670:	adrp	x16, 418000 <ferror@plt+0x15920>
  402674:	ldr	x17, [x16, #696]
  402678:	add	x16, x16, #0x2b8
  40267c:	br	x17

0000000000402680 <fprintf@plt>:
  402680:	adrp	x16, 418000 <ferror@plt+0x15920>
  402684:	ldr	x17, [x16, #704]
  402688:	add	x16, x16, #0x2c0
  40268c:	br	x17

0000000000402690 <scols_init_debug@plt>:
  402690:	adrp	x16, 418000 <ferror@plt+0x15920>
  402694:	ldr	x17, [x16, #712]
  402698:	add	x16, x16, #0x2c8
  40269c:	br	x17

00000000004026a0 <err@plt>:
  4026a0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4026a4:	ldr	x17, [x16, #720]
  4026a8:	add	x16, x16, #0x2d0
  4026ac:	br	x17

00000000004026b0 <ioctl@plt>:
  4026b0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4026b4:	ldr	x17, [x16, #728]
  4026b8:	add	x16, x16, #0x2d8
  4026bc:	br	x17

00000000004026c0 <setlocale@plt>:
  4026c0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4026c4:	ldr	x17, [x16, #736]
  4026c8:	add	x16, x16, #0x2e0
  4026cc:	br	x17

00000000004026d0 <blkid_do_wipe@plt>:
  4026d0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4026d4:	ldr	x17, [x16, #744]
  4026d8:	add	x16, x16, #0x2e8
  4026dc:	br	x17

00000000004026e0 <ferror@plt>:
  4026e0:	adrp	x16, 418000 <ferror@plt+0x15920>
  4026e4:	ldr	x17, [x16, #752]
  4026e8:	add	x16, x16, #0x2f0
  4026ec:	br	x17

Disassembly of section .text:

00000000004026f0 <.text>:
  4026f0:	stp	x29, x30, [sp, #-256]!
  4026f4:	mov	x29, sp
  4026f8:	stp	x19, x20, [sp, #16]
  4026fc:	adrp	x19, 405000 <ferror@plt+0x2920>
  402700:	add	x19, x19, #0x968
  402704:	stp	x21, x22, [sp, #32]
  402708:	mov	w22, w0
  40270c:	mov	w0, #0x6                   	// #6
  402710:	stp	x23, x24, [sp, #48]
  402714:	mov	x24, x1
  402718:	adrp	x1, 405000 <ferror@plt+0x2920>
  40271c:	add	x1, x1, #0xd2b
  402720:	stp	x25, x26, [sp, #64]
  402724:	adrp	x23, 405000 <ferror@plt+0x2920>
  402728:	stp	x27, x28, [sp, #80]
  40272c:	add	x23, x23, #0xd2c
  402730:	mov	x20, #0x0                   	// #0
  402734:	str	xzr, [sp, #136]
  402738:	stp	xzr, xzr, [sp, #192]
  40273c:	stp	xzr, xzr, [sp, #208]
  402740:	stp	xzr, xzr, [sp, #224]
  402744:	stp	xzr, xzr, [sp, #240]
  402748:	bl	4026c0 <setlocale@plt>
  40274c:	mov	x0, x19
  402750:	adrp	x1, 405000 <ferror@plt+0x2920>
  402754:	add	x1, x1, #0x956
  402758:	bl	402330 <bindtextdomain@plt>
  40275c:	mov	x0, x19
  402760:	adrp	x19, 406000 <ferror@plt+0x3920>
  402764:	add	x19, x19, #0xf0
  402768:	bl	402450 <textdomain@plt>
  40276c:	add	x25, x19, #0x108
  402770:	adrp	x0, 403000 <ferror@plt+0x920>
  402774:	add	x0, x0, #0x784
  402778:	bl	4057a0 <ferror@plt+0x30c0>
  40277c:	mov	x3, x25
  402780:	mov	x2, x23
  402784:	mov	x1, x24
  402788:	mov	w0, w22
  40278c:	mov	x4, #0x0                   	// #0
  402790:	bl	402460 <getopt_long@plt>
  402794:	cmn	w0, #0x1
  402798:	b.eq	402c64 <ferror@plt+0x584>  // b.none
  40279c:	add	x21, x19, #0x2c8
  4027a0:	add	x1, sp, #0x88
  4027a4:	b	4027d8 <ferror@plt+0xf8>
  4027a8:	b.eq	4027c4 <ferror@plt+0xe4>  // b.none
  4027ac:	add	x2, x2, #0x4
  4027b0:	ldr	w3, [x2]
  4027b4:	cbz	w3, 4027d0 <ferror@plt+0xf0>
  4027b8:	cmp	w0, w3
  4027bc:	b.ge	4027a8 <ferror@plt+0xc8>  // b.tcont
  4027c0:	b	4027d0 <ferror@plt+0xf0>
  4027c4:	ldr	w2, [x1]
  4027c8:	cbnz	w2, 40283c <ferror@plt+0x15c>
  4027cc:	str	w0, [x1]
  4027d0:	add	x21, x21, #0x40
  4027d4:	add	x1, x1, #0x4
  4027d8:	ldr	w2, [x21]
  4027dc:	cbz	w2, 4027e8 <ferror@plt+0x108>
  4027e0:	cmp	w0, w2
  4027e4:	b.ge	4028ec <ferror@plt+0x20c>  // b.tcont
  4027e8:	cmp	w0, #0x74
  4027ec:	b.gt	402808 <ferror@plt+0x128>
  4027f0:	cmp	w0, #0x55
  4027f4:	b.gt	4028f4 <ferror@plt+0x214>
  4027f8:	cmp	w0, #0x4a
  4027fc:	b.eq	402940 <ferror@plt+0x260>  // b.none
  402800:	cmp	w0, #0x4f
  402804:	b.eq	402958 <ferror@plt+0x278>  // b.none
  402808:	adrp	x0, 418000 <ferror@plt+0x15920>
  40280c:	mov	w2, #0x5                   	// #5
  402810:	adrp	x1, 405000 <ferror@plt+0x2920>
  402814:	add	x1, x1, #0xd05
  402818:	ldr	x19, [x0, #784]
  40281c:	mov	x0, #0x0                   	// #0
  402820:	bl	4025f0 <dcgettext@plt>
  402824:	adrp	x1, 418000 <ferror@plt+0x15920>
  402828:	ldr	x2, [x1, #816]
  40282c:	mov	x1, x0
  402830:	mov	x0, x19
  402834:	bl	402680 <fprintf@plt>
  402838:	b	4028e4 <ferror@plt+0x204>
  40283c:	cmp	w0, w2
  402840:	b.eq	4027d0 <ferror@plt+0xf0>  // b.none
  402844:	adrp	x20, 418000 <ferror@plt+0x15920>
  402848:	mov	w2, #0x5                   	// #5
  40284c:	adrp	x1, 405000 <ferror@plt+0x2920>
  402850:	mov	x0, #0x0                   	// #0
  402854:	ldr	x22, [x20, #784]
  402858:	add	x1, x1, #0x973
  40285c:	bl	4025f0 <dcgettext@plt>
  402860:	adrp	x24, 405000 <ferror@plt+0x2920>
  402864:	adrp	x1, 418000 <ferror@plt+0x15920>
  402868:	adrp	x23, 405000 <ferror@plt+0x2920>
  40286c:	add	x24, x24, #0x995
  402870:	add	x23, x23, #0xfd5
  402874:	ldr	x2, [x1, #816]
  402878:	mov	x1, x0
  40287c:	mov	x0, x22
  402880:	mov	x22, #0x0                   	// #0
  402884:	bl	402680 <fprintf@plt>
  402888:	ldr	w0, [x21, x22]
  40288c:	cbz	w0, 4028d8 <ferror@plt+0x1f8>
  402890:	add	x1, x19, #0x108
  402894:	b	4028a8 <ferror@plt+0x1c8>
  402898:	ldr	w3, [x1, #24]
  40289c:	cmp	w0, w3
  4028a0:	b.eq	403580 <ferror@plt+0xea0>  // b.none
  4028a4:	add	x1, x1, #0x20
  4028a8:	ldr	x2, [x1]
  4028ac:	cbnz	x2, 402898 <ferror@plt+0x1b8>
  4028b0:	sub	w1, w0, #0x21
  4028b4:	cmp	w1, #0x5d
  4028b8:	b.hi	4028cc <ferror@plt+0x1ec>  // b.pmore
  4028bc:	mov	w2, w0
  4028c0:	mov	x1, x24
  4028c4:	ldr	x0, [x20, #784]
  4028c8:	bl	402680 <fprintf@plt>
  4028cc:	add	x22, x22, #0x4
  4028d0:	cmp	x22, #0x3c
  4028d4:	b.ne	402888 <ferror@plt+0x1a8>  // b.any
  4028d8:	ldr	x1, [x20, #784]
  4028dc:	mov	w0, #0xa                   	// #10
  4028e0:	bl	402260 <fputc@plt>
  4028e4:	mov	w0, #0x1                   	// #1
  4028e8:	b	402c34 <ferror@plt+0x554>
  4028ec:	mov	x2, x21
  4028f0:	b	4027b0 <ferror@plt+0xd0>
  4028f4:	sub	w0, w0, #0x56
  4028f8:	cmp	w0, #0x1e
  4028fc:	b.hi	402808 <ferror@plt+0x128>  // b.pmore
  402900:	adrp	x1, 406000 <ferror@plt+0x3920>
  402904:	add	x1, x1, #0xa8
  402908:	ldrh	w0, [x1, w0, uxtw #1]
  40290c:	adr	x1, 402918 <ferror@plt+0x238>
  402910:	add	x0, x1, w0, sxth #2
  402914:	br	x0
  402918:	ldrb	w0, [sp, #248]
  40291c:	orr	w0, w0, #0x2
  402920:	strb	w0, [sp, #248]
  402924:	b	40277c <ferror@plt+0x9c>
  402928:	ldrb	w0, [sp, #248]
  40292c:	orr	w0, w0, #0x8
  402930:	b	402920 <ferror@plt+0x240>
  402934:	ldrb	w0, [sp, #248]
  402938:	orr	w0, w0, #0x10
  40293c:	b	402920 <ferror@plt+0x240>
  402940:	ldrb	w0, [sp, #248]
  402944:	orr	w0, w0, #0x20
  402948:	b	402920 <ferror@plt+0x240>
  40294c:	ldrb	w0, [sp, #248]
  402950:	orr	w0, w0, #0x40
  402954:	b	402920 <ferror@plt+0x240>
  402958:	adrp	x0, 418000 <ferror@plt+0x15920>
  40295c:	ldr	x20, [x0, #792]
  402960:	b	40277c <ferror@plt+0x9c>
  402964:	ldrb	w0, [sp, #248]
  402968:	orr	w0, w0, #0x1
  40296c:	b	402920 <ferror@plt+0x240>
  402970:	adrp	x0, 418000 <ferror@plt+0x15920>
  402974:	mov	w2, #0x5                   	// #5
  402978:	adrp	x1, 405000 <ferror@plt+0x2920>
  40297c:	add	x1, x1, #0x99a
  402980:	ldr	x21, [x0, #792]
  402984:	mov	x0, #0x0                   	// #0
  402988:	bl	4025f0 <dcgettext@plt>
  40298c:	mov	x1, x0
  402990:	mov	x0, x21
  402994:	bl	404b10 <ferror@plt+0x2430>
  402998:	mov	x1, x0
  40299c:	add	x0, sp, #0xd8
  4029a0:	bl	403b8c <ferror@plt+0x14ac>
  4029a4:	b	40277c <ferror@plt+0x9c>
  4029a8:	ldrb	w0, [sp, #248]
  4029ac:	orr	w0, w0, #0xffffffc0
  4029b0:	b	402920 <ferror@plt+0x240>
  4029b4:	ldrb	w0, [sp, #248]
  4029b8:	orr	w0, w0, #0x4
  4029bc:	b	402920 <ferror@plt+0x240>
  4029c0:	adrp	x0, 418000 <ferror@plt+0x15920>
  4029c4:	ldr	x0, [x0, #792]
  4029c8:	str	x0, [sp, #200]
  4029cc:	b	40277c <ferror@plt+0x9c>
  4029d0:	adrp	x20, 418000 <ferror@plt+0x15920>
  4029d4:	mov	w2, #0x5                   	// #5
  4029d8:	adrp	x1, 405000 <ferror@plt+0x2920>
  4029dc:	mov	x0, #0x0                   	// #0
  4029e0:	add	x1, x1, #0x9b2
  4029e4:	bl	4025f0 <dcgettext@plt>
  4029e8:	ldr	x1, [x20, #808]
  4029ec:	adrp	x22, 405000 <ferror@plt+0x2920>
  4029f0:	add	x19, x19, #0x28
  4029f4:	add	x22, x22, #0xcb8
  4029f8:	bl	402150 <fputs@plt>
  4029fc:	mov	w2, #0x5                   	// #5
  402a00:	adrp	x1, 405000 <ferror@plt+0x2920>
  402a04:	mov	x0, #0x0                   	// #0
  402a08:	add	x1, x1, #0x9bb
  402a0c:	bl	4025f0 <dcgettext@plt>
  402a10:	adrp	x1, 418000 <ferror@plt+0x15920>
  402a14:	ldr	x1, [x1, #816]
  402a18:	bl	402620 <printf@plt>
  402a1c:	ldr	x1, [x20, #808]
  402a20:	mov	w0, #0xa                   	// #10
  402a24:	bl	402260 <fputc@plt>
  402a28:	adrp	x1, 405000 <ferror@plt+0x2920>
  402a2c:	add	x1, x1, #0x9d3
  402a30:	mov	w2, #0x5                   	// #5
  402a34:	mov	x0, #0x0                   	// #0
  402a38:	bl	4025f0 <dcgettext@plt>
  402a3c:	bl	402440 <puts@plt>
  402a40:	mov	w2, #0x5                   	// #5
  402a44:	adrp	x1, 405000 <ferror@plt+0x2920>
  402a48:	mov	x0, #0x0                   	// #0
  402a4c:	add	x1, x1, #0x9f2
  402a50:	bl	4025f0 <dcgettext@plt>
  402a54:	ldr	x1, [x20, #808]
  402a58:	bl	402150 <fputs@plt>
  402a5c:	adrp	x1, 405000 <ferror@plt+0x2920>
  402a60:	add	x1, x1, #0x9fd
  402a64:	mov	w2, #0x5                   	// #5
  402a68:	mov	x0, #0x0                   	// #0
  402a6c:	bl	4025f0 <dcgettext@plt>
  402a70:	bl	402440 <puts@plt>
  402a74:	adrp	x1, 405000 <ferror@plt+0x2920>
  402a78:	add	x1, x1, #0xa37
  402a7c:	mov	w2, #0x5                   	// #5
  402a80:	mov	x0, #0x0                   	// #0
  402a84:	bl	4025f0 <dcgettext@plt>
  402a88:	bl	402440 <puts@plt>
  402a8c:	adrp	x1, 405000 <ferror@plt+0x2920>
  402a90:	add	x1, x1, #0xa6f
  402a94:	mov	w2, #0x5                   	// #5
  402a98:	mov	x0, #0x0                   	// #0
  402a9c:	bl	4025f0 <dcgettext@plt>
  402aa0:	bl	402440 <puts@plt>
  402aa4:	adrp	x1, 405000 <ferror@plt+0x2920>
  402aa8:	add	x1, x1, #0xa92
  402aac:	mov	w2, #0x5                   	// #5
  402ab0:	mov	x0, #0x0                   	// #0
  402ab4:	bl	4025f0 <dcgettext@plt>
  402ab8:	bl	402440 <puts@plt>
  402abc:	adrp	x1, 405000 <ferror@plt+0x2920>
  402ac0:	add	x1, x1, #0xabc
  402ac4:	mov	w2, #0x5                   	// #5
  402ac8:	mov	x0, #0x0                   	// #0
  402acc:	bl	4025f0 <dcgettext@plt>
  402ad0:	bl	402440 <puts@plt>
  402ad4:	adrp	x1, 405000 <ferror@plt+0x2920>
  402ad8:	add	x1, x1, #0xae8
  402adc:	mov	w2, #0x5                   	// #5
  402ae0:	mov	x0, #0x0                   	// #0
  402ae4:	bl	4025f0 <dcgettext@plt>
  402ae8:	bl	402440 <puts@plt>
  402aec:	adrp	x1, 405000 <ferror@plt+0x2920>
  402af0:	add	x1, x1, #0xb2a
  402af4:	mov	w2, #0x5                   	// #5
  402af8:	mov	x0, #0x0                   	// #0
  402afc:	bl	4025f0 <dcgettext@plt>
  402b00:	bl	402440 <puts@plt>
  402b04:	adrp	x1, 405000 <ferror@plt+0x2920>
  402b08:	add	x1, x1, #0xb59
  402b0c:	mov	w2, #0x5                   	// #5
  402b10:	mov	x0, #0x0                   	// #0
  402b14:	bl	4025f0 <dcgettext@plt>
  402b18:	bl	402440 <puts@plt>
  402b1c:	adrp	x1, 405000 <ferror@plt+0x2920>
  402b20:	add	x1, x1, #0xb8d
  402b24:	mov	w2, #0x5                   	// #5
  402b28:	mov	x0, #0x0                   	// #0
  402b2c:	bl	4025f0 <dcgettext@plt>
  402b30:	bl	402440 <puts@plt>
  402b34:	adrp	x1, 405000 <ferror@plt+0x2920>
  402b38:	add	x1, x1, #0xbd4
  402b3c:	mov	w2, #0x5                   	// #5
  402b40:	mov	x0, #0x0                   	// #0
  402b44:	bl	4025f0 <dcgettext@plt>
  402b48:	bl	402440 <puts@plt>
  402b4c:	adrp	x1, 405000 <ferror@plt+0x2920>
  402b50:	add	x1, x1, #0xc02
  402b54:	mov	w2, #0x5                   	// #5
  402b58:	mov	x0, #0x0                   	// #0
  402b5c:	bl	4025f0 <dcgettext@plt>
  402b60:	bl	402440 <puts@plt>
  402b64:	mov	w2, #0x5                   	// #5
  402b68:	adrp	x1, 405000 <ferror@plt+0x2920>
  402b6c:	mov	x0, #0x0                   	// #0
  402b70:	add	x1, x1, #0xc4e
  402b74:	bl	4025f0 <dcgettext@plt>
  402b78:	mov	x21, x0
  402b7c:	mov	w2, #0x5                   	// #5
  402b80:	adrp	x1, 405000 <ferror@plt+0x2920>
  402b84:	mov	x0, #0x0                   	// #0
  402b88:	add	x1, x1, #0xc60
  402b8c:	bl	4025f0 <dcgettext@plt>
  402b90:	mov	x4, x0
  402b94:	adrp	x3, 405000 <ferror@plt+0x2920>
  402b98:	add	x3, x3, #0xc70
  402b9c:	mov	x2, x21
  402ba0:	adrp	x1, 405000 <ferror@plt+0x2920>
  402ba4:	adrp	x0, 405000 <ferror@plt+0x2920>
  402ba8:	add	x1, x1, #0xc7f
  402bac:	add	x0, x0, #0xc8b
  402bb0:	bl	402620 <printf@plt>
  402bb4:	mov	w2, #0x5                   	// #5
  402bb8:	adrp	x1, 405000 <ferror@plt+0x2920>
  402bbc:	mov	x0, #0x0                   	// #0
  402bc0:	add	x1, x1, #0xc9c
  402bc4:	bl	4025f0 <dcgettext@plt>
  402bc8:	mov	x21, #0x0                   	// #0
  402bcc:	ldr	x1, [x20, #808]
  402bd0:	bl	402150 <fputs@plt>
  402bd4:	ldr	x1, [x19, #24]
  402bd8:	mov	w2, #0x5                   	// #5
  402bdc:	ldr	x23, [x20, #808]
  402be0:	mov	x0, #0x0                   	// #0
  402be4:	ldr	x24, [x19]
  402be8:	bl	4025f0 <dcgettext@plt>
  402bec:	add	x21, x21, #0x1
  402bf0:	mov	x3, x0
  402bf4:	mov	x2, x24
  402bf8:	mov	x1, x22
  402bfc:	mov	x0, x23
  402c00:	bl	402680 <fprintf@plt>
  402c04:	add	x19, x19, #0x20
  402c08:	cmp	x21, #0x7
  402c0c:	b.ne	402bd4 <ferror@plt+0x4f4>  // b.any
  402c10:	mov	w2, #0x5                   	// #5
  402c14:	adrp	x1, 405000 <ferror@plt+0x2920>
  402c18:	mov	x0, #0x0                   	// #0
  402c1c:	add	x1, x1, #0xcc2
  402c20:	bl	4025f0 <dcgettext@plt>
  402c24:	adrp	x1, 405000 <ferror@plt+0x2920>
  402c28:	add	x1, x1, #0xcdd
  402c2c:	bl	402620 <printf@plt>
  402c30:	mov	w0, #0x0                   	// #0
  402c34:	bl	402160 <exit@plt>
  402c38:	mov	w2, #0x5                   	// #5
  402c3c:	adrp	x1, 405000 <ferror@plt+0x2920>
  402c40:	mov	x0, #0x0                   	// #0
  402c44:	add	x1, x1, #0xce7
  402c48:	bl	4025f0 <dcgettext@plt>
  402c4c:	adrp	x1, 418000 <ferror@plt+0x15920>
  402c50:	adrp	x2, 405000 <ferror@plt+0x2920>
  402c54:	add	x2, x2, #0xcf3
  402c58:	ldr	x1, [x1, #816]
  402c5c:	bl	402620 <printf@plt>
  402c60:	b	402c30 <ferror@plt+0x550>
  402c64:	adrp	x21, 418000 <ferror@plt+0x15920>
  402c68:	ldr	w0, [x21, #800]
  402c6c:	cmp	w0, w22
  402c70:	b.ne	402c90 <ferror@plt+0x5b0>  // b.any
  402c74:	adrp	x1, 405000 <ferror@plt+0x2920>
  402c78:	add	x1, x1, #0xd3d
  402c7c:	mov	w2, #0x5                   	// #5
  402c80:	mov	x0, #0x0                   	// #0
  402c84:	bl	4025f0 <dcgettext@plt>
  402c88:	bl	4025c0 <warnx@plt>
  402c8c:	b	402808 <ferror@plt+0x128>
  402c90:	ldrb	w0, [sp, #248]
  402c94:	tbz	w0, #3, 402cb8 <ferror@plt+0x5d8>
  402c98:	tbnz	w0, #1, 402cb8 <ferror@plt+0x5d8>
  402c9c:	ldr	x0, [sp, #216]
  402ca0:	cbnz	x0, 402cb8 <ferror@plt+0x5d8>
  402ca4:	adrp	x1, 405000 <ferror@plt+0x2920>
  402ca8:	add	x1, x1, #0xd51
  402cac:	mov	w2, #0x5                   	// #5
  402cb0:	bl	4025f0 <dcgettext@plt>
  402cb4:	bl	4025c0 <warnx@plt>
  402cb8:	ldrb	w8, [sp, #248]
  402cbc:	tbnz	w8, #1, 403114 <ferror@plt+0xa34>
  402cc0:	ldr	x0, [sp, #216]
  402cc4:	cbnz	x0, 403114 <ferror@plt+0xa34>
  402cc8:	adrp	x2, 418000 <ferror@plt+0x15920>
  402ccc:	add	x23, x2, #0x340
  402cd0:	add	x0, x23, #0x8
  402cd4:	mov	w7, #0x4                   	// #4
  402cd8:	ldr	x1, [x2, #832]
  402cdc:	add	x6, x1, #0x1
  402ce0:	add	x5, x1, #0x2
  402ce4:	add	x4, x1, #0x3
  402ce8:	add	x3, x1, #0x4
  402cec:	tbz	w8, #7, 402d40 <ferror@plt+0x660>
  402cf0:	str	w7, [x0, x1, lsl #2]
  402cf4:	mov	w1, #0x1                   	// #1
  402cf8:	str	wzr, [x0, x6, lsl #2]
  402cfc:	str	w1, [x0, x5, lsl #2]
  402d00:	mov	w1, #0x3                   	// #3
  402d04:	str	x3, [x2, #832]
  402d08:	str	w1, [x0, x4, lsl #2]
  402d0c:	cbnz	x20, 402d6c <ferror@plt+0x68c>
  402d10:	mov	w0, #0x0                   	// #0
  402d14:	bl	402690 <scols_init_debug@plt>
  402d18:	bl	402360 <scols_new_table@plt>
  402d1c:	mov	x20, x0
  402d20:	cbnz	x0, 402d94 <ferror@plt+0x6b4>
  402d24:	adrp	x1, 405000 <ferror@plt+0x2920>
  402d28:	add	x1, x1, #0xd84
  402d2c:	mov	w2, #0x5                   	// #5
  402d30:	bl	4025f0 <dcgettext@plt>
  402d34:	mov	x1, x0
  402d38:	mov	w0, #0x1                   	// #1
  402d3c:	bl	4026a0 <err@plt>
  402d40:	mov	w8, #0x6                   	// #6
  402d44:	str	w8, [x0, x1, lsl #2]
  402d48:	str	w7, [x0, x6, lsl #2]
  402d4c:	mov	w6, #0x3                   	// #3
  402d50:	str	w6, [x0, x5, lsl #2]
  402d54:	add	x1, x1, #0x5
  402d58:	str	wzr, [x0, x4, lsl #2]
  402d5c:	str	x1, [x2, #832]
  402d60:	mov	w1, #0x1                   	// #1
  402d64:	str	w1, [x0, x3, lsl #2]
  402d68:	b	402d0c <ferror@plt+0x62c>
  402d6c:	adrp	x4, 403000 <ferror@plt+0x920>
  402d70:	mov	x3, x23
  402d74:	add	x4, x4, #0xa24
  402d78:	add	x1, x23, #0x8
  402d7c:	mov	x0, x20
  402d80:	mov	x2, #0xe                   	// #14
  402d84:	bl	405000 <ferror@plt+0x2920>
  402d88:	tbz	w0, #31, 402d10 <ferror@plt+0x630>
  402d8c:	mov	w0, #0x1                   	// #1
  402d90:	b	4030c4 <ferror@plt+0x9e4>
  402d94:	ldrb	w1, [sp, #248]
  402d98:	tbz	w1, #5, 402db4 <ferror@plt+0x6d4>
  402d9c:	mov	w1, #0x1                   	// #1
  402da0:	bl	402500 <scols_table_enable_json@plt>
  402da4:	adrp	x1, 405000 <ferror@plt+0x2920>
  402da8:	mov	x0, x20
  402dac:	add	x1, x1, #0xda4
  402db0:	bl	4021c0 <scols_table_set_name@plt>
  402db4:	ldrb	w1, [sp, #248]
  402db8:	mov	x0, x20
  402dbc:	ubfx	x1, x1, #6, #1
  402dc0:	bl	4021f0 <scols_table_enable_noheadings@plt>
  402dc4:	ldrsb	w0, [sp, #248]
  402dc8:	tbz	w0, #31, 402de8 <ferror@plt+0x708>
  402dcc:	mov	w1, #0x1                   	// #1
  402dd0:	mov	x0, x20
  402dd4:	bl	402270 <scols_table_enable_raw@plt>
  402dd8:	adrp	x1, 405000 <ferror@plt+0x2920>
  402ddc:	mov	x0, x20
  402de0:	add	x1, x1, #0xdaf
  402de4:	bl	402280 <scols_table_set_column_separator@plt>
  402de8:	add	x19, x19, #0x28
  402dec:	mov	x25, #0x0                   	// #0
  402df0:	ldr	x0, [x23]
  402df4:	cmp	x25, x0
  402df8:	b.cc	402e5c <ferror@plt+0x77c>  // b.lo, b.ul, b.last
  402dfc:	adrp	x26, 406000 <ferror@plt+0x3920>
  402e00:	add	x26, x26, #0xe8
  402e04:	str	x20, [sp, #208]
  402e08:	ldr	w0, [x21, #800]
  402e0c:	cmp	w0, w22
  402e10:	b.lt	402ec4 <ferror@plt+0x7e4>  // b.tstop
  402e14:	ldrb	w0, [sp, #248]
  402e18:	and	w0, w0, #0xc0
  402e1c:	cmp	w0, #0x80
  402e20:	b.ne	4030b0 <ferror@plt+0x9d0>  // b.any
  402e24:	ldr	x0, [sp, #208]
  402e28:	bl	402430 <scols_table_is_empty@plt>
  402e2c:	mov	w19, w0
  402e30:	cbnz	w0, 4030b0 <ferror@plt+0x9d0>
  402e34:	bl	4025d0 <scols_new_iter@plt>
  402e38:	mov	x20, x0
  402e3c:	cbnz	x0, 403070 <ferror@plt+0x990>
  402e40:	adrp	x2, 405000 <ferror@plt+0x2920>
  402e44:	adrp	x1, 405000 <ferror@plt+0x2920>
  402e48:	add	x2, x2, #0x863
  402e4c:	add	x1, x1, #0xe17
  402e50:	mov	w3, #0xc5                  	// #197
  402e54:	mov	w0, #0x1                   	// #1
  402e58:	bl	4026a0 <err@plt>
  402e5c:	sxtw	x0, w25
  402e60:	bl	4039a8 <ferror@plt+0x12c8>
  402e64:	sbfiz	x0, x0, #5, #32
  402e68:	add	x1, x19, x0
  402e6c:	ldr	w2, [x1, #16]
  402e70:	ldr	d0, [x1, #8]
  402e74:	ldr	x1, [x19, x0]
  402e78:	mov	x0, x20
  402e7c:	bl	402210 <scols_table_new_column@plt>
  402e80:	mov	x26, x0
  402e84:	cbnz	x0, 402e98 <ferror@plt+0x7b8>
  402e88:	adrp	x1, 405000 <ferror@plt+0x2920>
  402e8c:	mov	w2, #0x5                   	// #5
  402e90:	add	x1, x1, #0xdb1
  402e94:	b	402d30 <ferror@plt+0x650>
  402e98:	ldrb	w0, [sp, #248]
  402e9c:	tbz	w0, #5, 402ebc <ferror@plt+0x7dc>
  402ea0:	mov	x0, x25
  402ea4:	bl	4039a8 <ferror@plt+0x12c8>
  402ea8:	cmp	w0, #0x2
  402eac:	b.ne	402ebc <ferror@plt+0x7dc>  // b.any
  402eb0:	mov	x0, x26
  402eb4:	mov	w1, #0x1                   	// #1
  402eb8:	bl	402110 <scols_column_set_json_type@plt>
  402ebc:	add	x25, x25, #0x1
  402ec0:	b	402df0 <ferror@plt+0x710>
  402ec4:	add	w1, w0, #0x1
  402ec8:	str	w1, [x21, #800]
  402ecc:	ldr	x0, [x24, w0, sxtw #3]
  402ed0:	mov	w1, #0x0                   	// #0
  402ed4:	str	x0, [sp, #192]
  402ed8:	bl	4037f8 <ferror@plt+0x1118>
  402edc:	str	xzr, [sp, #160]
  402ee0:	mov	x19, x0
  402ee4:	cbz	x0, 403054 <ferror@plt+0x974>
  402ee8:	mov	x0, x19
  402eec:	bl	4021a0 <blkid_do_probe@plt>
  402ef0:	cbz	w0, 402f38 <ferror@plt+0x858>
  402ef4:	mov	x0, x19
  402ef8:	bl	402570 <blkid_free_probe@plt>
  402efc:	ldr	x19, [sp, #160]
  402f00:	cbz	x19, 403054 <ferror@plt+0x974>
  402f04:	mov	x20, x19
  402f08:	ldr	x0, [sp, #208]
  402f0c:	mov	x1, #0x0                   	// #0
  402f10:	bl	4023c0 <scols_table_new_line@plt>
  402f14:	str	x0, [x23, #64]
  402f18:	cbnz	x0, 403060 <ferror@plt+0x980>
  402f1c:	adrp	x1, 405000 <ferror@plt+0x2920>
  402f20:	add	x1, x1, #0xdd4
  402f24:	mov	w2, #0x5                   	// #5
  402f28:	bl	4025f0 <dcgettext@plt>
  402f2c:	mov	x1, x0
  402f30:	mov	w0, #0x1                   	// #1
  402f34:	bl	402600 <errx@plt>
  402f38:	mov	x2, x19
  402f3c:	add	x4, sp, #0xa8
  402f40:	add	x3, sp, #0xb0
  402f44:	add	x1, sp, #0xa0
  402f48:	add	x0, sp, #0xc0
  402f4c:	stp	xzr, xzr, [sp, #168]
  402f50:	bl	403c28 <ferror@plt+0x1548>
  402f54:	ldr	x2, [sp, #168]
  402f58:	cbz	x2, 402ee8 <ferror@plt+0x808>
  402f5c:	ldr	x1, [sp, #176]
  402f60:	mov	x0, x19
  402f64:	bl	4025a0 <blkid_probe_hide_range@plt>
  402f68:	mov	x0, x19
  402f6c:	bl	4022a0 <blkid_probe_step_back@plt>
  402f70:	b	402ee8 <ferror@plt+0x808>
  402f74:	mov	x0, x25
  402f78:	str	xzr, [sp, #176]
  402f7c:	bl	4039a8 <ferror@plt+0x12c8>
  402f80:	cmp	w0, #0x6
  402f84:	b.hi	403038 <ferror@plt+0x958>  // b.pmore
  402f88:	ldrb	w0, [x26, w0, uxtw]
  402f8c:	adr	x1, 402f98 <ferror@plt+0x8b8>
  402f90:	add	x0, x1, w0, sxtb #2
  402f94:	br	x0
  402f98:	ldr	x0, [x20, #48]
  402f9c:	cbz	x0, 402fc8 <ferror@plt+0x8e8>
  402fa0:	bl	4038d4 <ferror@plt+0x11f4>
  402fa4:	str	x0, [sp, #176]
  402fa8:	b	402fc8 <ferror@plt+0x8e8>
  402fac:	ldr	x0, [x20, #40]
  402fb0:	b	402f9c <ferror@plt+0x8bc>
  402fb4:	ldr	x2, [x20]
  402fb8:	adrp	x1, 405000 <ferror@plt+0x2920>
  402fbc:	add	x1, x1, #0xdf3
  402fc0:	add	x0, sp, #0xb0
  402fc4:	bl	403920 <ferror@plt+0x1240>
  402fc8:	ldr	x2, [sp, #176]
  402fcc:	cbz	x2, 40303c <ferror@plt+0x95c>
  402fd0:	ldr	x0, [x23, #64]
  402fd4:	mov	x1, x25
  402fd8:	bl	402180 <scols_line_refer_data@plt>
  402fdc:	cbz	w0, 40303c <ferror@plt+0x95c>
  402fe0:	adrp	x1, 405000 <ferror@plt+0x2920>
  402fe4:	add	x1, x1, #0xdfd
  402fe8:	mov	w2, #0x5                   	// #5
  402fec:	mov	x0, #0x0                   	// #0
  402ff0:	b	402f28 <ferror@plt+0x848>
  402ff4:	mov	x1, x27
  402ff8:	ldr	x2, [x20, #8]
  402ffc:	b	402fc0 <ferror@plt+0x8e0>
  403000:	ldr	x0, [x20, #24]
  403004:	b	402f9c <ferror@plt+0x8bc>
  403008:	ldr	x0, [x20, #32]
  40300c:	b	402f9c <ferror@plt+0x8bc>
  403010:	ldr	x0, [sp, #192]
  403014:	cbz	x0, 402fc8 <ferror@plt+0x8e8>
  403018:	bl	4038d4 <ferror@plt+0x11f4>
  40301c:	mov	x28, x0
  403020:	bl	4023a0 <__xpg_basename@plt>
  403024:	bl	4038d4 <ferror@plt+0x11f4>
  403028:	str	x0, [sp, #176]
  40302c:	mov	x0, x28
  403030:	bl	4024f0 <free@plt>
  403034:	b	402fc8 <ferror@plt+0x8e8>
  403038:	bl	402420 <abort@plt>
  40303c:	add	x25, x25, #0x1
  403040:	ldr	x0, [x23]
  403044:	cmp	x25, x0
  403048:	b.cc	402f74 <ferror@plt+0x894>  // b.lo, b.ul, b.last
  40304c:	ldr	x20, [x20, #56]
  403050:	cbnz	x20, 402f08 <ferror@plt+0x828>
  403054:	mov	x0, x19
  403058:	bl	4036bc <ferror@plt+0xfdc>
  40305c:	b	402e08 <ferror@plt+0x728>
  403060:	adrp	x27, 405000 <ferror@plt+0x2920>
  403064:	mov	x25, #0x0                   	// #0
  403068:	add	x27, x27, #0xdf9
  40306c:	b	403040 <ferror@plt+0x960>
  403070:	adrp	x21, 418000 <ferror@plt+0x15920>
  403074:	mov	x23, x21
  403078:	adrp	x0, 405000 <ferror@plt+0x2920>
  40307c:	add	x0, x0, #0xe36
  403080:	ldr	x1, [x21, #808]
  403084:	bl	402150 <fputs@plt>
  403088:	ldr	x0, [sp, #208]
  40308c:	add	x2, sp, #0xb0
  403090:	mov	x1, x20
  403094:	bl	4024c0 <scols_table_next_column@plt>
  403098:	cbz	w0, 4030e0 <ferror@plt+0xa00>
  40309c:	ldr	x1, [x21, #808]
  4030a0:	mov	w0, #0xa                   	// #10
  4030a4:	bl	402260 <fputc@plt>
  4030a8:	mov	x0, x20
  4030ac:	bl	402230 <scols_free_iter@plt>
  4030b0:	ldr	x0, [sp, #208]
  4030b4:	bl	4025b0 <scols_print_table@plt>
  4030b8:	ldr	x0, [sp, #208]
  4030bc:	bl	4023d0 <scols_unref_table@plt>
  4030c0:	mov	w0, #0x0                   	// #0
  4030c4:	ldp	x19, x20, [sp, #16]
  4030c8:	ldp	x21, x22, [sp, #32]
  4030cc:	ldp	x23, x24, [sp, #48]
  4030d0:	ldp	x25, x26, [sp, #64]
  4030d4:	ldp	x27, x28, [sp, #80]
  4030d8:	ldp	x29, x30, [sp], #256
  4030dc:	ret
  4030e0:	ldr	x0, [sp, #176]
  4030e4:	bl	402200 <scols_column_get_header@plt>
  4030e8:	bl	4024e0 <scols_cell_get_data@plt>
  4030ec:	mov	x22, x0
  4030f0:	cbz	w19, 403100 <ferror@plt+0xa20>
  4030f4:	ldr	x1, [x23, #808]
  4030f8:	mov	w0, #0x2c                  	// #44
  4030fc:	bl	402260 <fputc@plt>
  403100:	ldr	x1, [x23, #808]
  403104:	mov	x0, x22
  403108:	add	w19, w19, #0x1
  40310c:	bl	402150 <fputs@plt>
  403110:	b	403088 <ferror@plt+0x9a8>
  403114:	ldr	w0, [x21, #800]
  403118:	sub	w0, w22, w0
  40311c:	sxtw	x0, w0
  403120:	str	x0, [sp, #224]
  403124:	adrp	x0, 405000 <ferror@plt+0x2920>
  403128:	add	x0, x0, #0xf8e
  40312c:	str	x0, [sp, #112]
  403130:	ldr	w0, [x21, #800]
  403134:	cmp	w0, w22
  403138:	b.lt	403154 <ferror@plt+0xa74>  // b.tstop
  40313c:	mov	x19, #0x0                   	// #0
  403140:	ldp	x0, x1, [sp, #232]
  403144:	cmp	x1, x19
  403148:	b.hi	403550 <ferror@plt+0xe70>  // b.pmore
  40314c:	bl	4024f0 <free@plt>
  403150:	b	4030c0 <ferror@plt+0x9e0>
  403154:	add	w1, w0, #0x1
  403158:	str	w1, [x21, #800]
  40315c:	ldrb	w1, [sp, #248]
  403160:	mov	w25, #0x2                   	// #2
  403164:	ldr	x0, [x24, w0, sxtw #3]
  403168:	str	xzr, [sp, #144]
  40316c:	tst	x1, #0x10
  403170:	mov	w1, #0x82                  	// #130
  403174:	csel	w25, w25, w1, ne  // ne = any
  403178:	str	x0, [sp, #192]
  40317c:	mov	w1, w25
  403180:	bl	4037f8 <ferror@plt+0x1118>
  403184:	mov	x20, x0
  403188:	cbz	x0, 40352c <ferror@plt+0xe4c>
  40318c:	ldrb	w0, [sp, #248]
  403190:	tbz	w0, #3, 4031e8 <ferror@plt+0xb08>
  403194:	adrp	x0, 405000 <ferror@plt+0x2920>
  403198:	add	x0, x0, #0xa6a
  40319c:	bl	402650 <getenv@plt>
  4031a0:	mov	x19, x0
  4031a4:	ldr	x0, [sp, #192]
  4031a8:	bl	4038d4 <ferror@plt+0x11f4>
  4031ac:	mov	x23, x0
  4031b0:	cbnz	x19, 4031c4 <ferror@plt+0xae4>
  4031b4:	adrp	x1, 405000 <ferror@plt+0x2920>
  4031b8:	mov	w2, #0x5                   	// #5
  4031bc:	add	x1, x1, #0xe39
  4031c0:	b	402fec <ferror@plt+0x90c>
  4031c4:	bl	4023a0 <__xpg_basename@plt>
  4031c8:	mov	x3, x0
  4031cc:	mov	x2, x19
  4031d0:	adrp	x1, 405000 <ferror@plt+0x2920>
  4031d4:	add	x1, x1, #0xe6e
  4031d8:	add	x0, sp, #0x90
  4031dc:	bl	403920 <ferror@plt+0x1240>
  4031e0:	mov	x0, x23
  4031e4:	bl	4024f0 <free@plt>
  4031e8:	mov	w27, #0x0                   	// #0
  4031ec:	str	wzr, [sp, #108]
  4031f0:	mov	x0, x20
  4031f4:	bl	4021a0 <blkid_do_probe@plt>
  4031f8:	cbz	w0, 403270 <ferror@plt+0xb90>
  4031fc:	ldr	x19, [sp, #216]
  403200:	adrp	x23, 405000 <ferror@plt+0x2920>
  403204:	add	x23, x23, #0xf93
  403208:	cbnz	x19, 4034b8 <ferror@plt+0xdd8>
  40320c:	ldr	w0, [sp, #108]
  403210:	cbz	w0, 40322c <ferror@plt+0xb4c>
  403214:	adrp	x1, 405000 <ferror@plt+0x2920>
  403218:	add	x1, x1, #0xfae
  40321c:	mov	w2, #0x5                   	// #5
  403220:	mov	x0, #0x0                   	// #0
  403224:	bl	4025f0 <dcgettext@plt>
  403228:	bl	4025c0 <warnx@plt>
  40322c:	mov	x0, x20
  403230:	bl	402670 <blkid_probe_get_fd@plt>
  403234:	bl	4022f0 <fsync@plt>
  403238:	cbz	w27, 403510 <ferror@plt+0xe30>
  40323c:	tbz	w25, #7, 403510 <ferror@plt+0xe30>
  403240:	ldr	x0, [sp, #224]
  403244:	cmp	x0, #0x1
  403248:	b.ls	40353c <ferror@plt+0xe5c>  // b.plast
  40324c:	ldr	x1, [sp, #232]
  403250:	cbnz	x1, 4034f8 <ferror@plt+0xe18>
  403254:	mov	x1, #0x8                   	// #8
  403258:	bl	402390 <calloc@plt>
  40325c:	cbnz	x0, 4034f4 <ferror@plt+0xe14>
  403260:	adrp	x1, 405000 <ferror@plt+0x2920>
  403264:	mov	x2, #0x8                   	// #8
  403268:	add	x1, x1, #0x8f1
  40326c:	b	403414 <ferror@plt+0xd34>
  403270:	add	x4, sp, #0x98
  403274:	add	x3, sp, #0xa0
  403278:	mov	x2, x20
  40327c:	add	x0, sp, #0xc0
  403280:	mov	x1, #0x0                   	// #0
  403284:	stp	xzr, xzr, [sp, #152]
  403288:	bl	403c28 <ferror@plt+0x1548>
  40328c:	mov	x19, x0
  403290:	cbz	x0, 4032d8 <ferror@plt+0xbf8>
  403294:	ldrb	w0, [sp, #248]
  403298:	tbnz	w0, #4, 4032f8 <ferror@plt+0xc18>
  40329c:	ldrb	w0, [x19, #64]
  4032a0:	tbz	w0, #1, 4032f8 <ferror@plt+0xc18>
  4032a4:	mov	x0, x20
  4032a8:	bl	402370 <blkid_probe_is_wholedisk@plt>
  4032ac:	cbnz	w0, 4032f8 <ferror@plt+0xc18>
  4032b0:	mov	w2, #0x5                   	// #5
  4032b4:	adrp	x1, 405000 <ferror@plt+0x2920>
  4032b8:	mov	x0, #0x0                   	// #0
  4032bc:	add	x1, x1, #0xe7c
  4032c0:	bl	4025f0 <dcgettext@plt>
  4032c4:	ldr	x2, [x19, #32]
  4032c8:	ldr	x1, [sp, #192]
  4032cc:	bl	4025c0 <warnx@plt>
  4032d0:	mov	w0, #0x1                   	// #1
  4032d4:	str	w0, [sp, #108]
  4032d8:	ldr	x2, [sp, #152]
  4032dc:	cbz	x2, 40347c <ferror@plt+0xd9c>
  4032e0:	ldr	x1, [sp, #160]
  4032e4:	mov	x0, x20
  4032e8:	bl	4025a0 <blkid_probe_hide_range@plt>
  4032ec:	mov	x0, x20
  4032f0:	bl	4022a0 <blkid_probe_step_back@plt>
  4032f4:	b	40347c <ferror@plt+0xd9c>
  4032f8:	ldr	x2, [sp, #144]
  4032fc:	cbz	x2, 403348 <ferror@plt+0xc68>
  403300:	ldr	x3, [x19]
  403304:	add	x0, sp, #0xa8
  403308:	adrp	x1, 405000 <ferror@plt+0x2920>
  40330c:	add	x1, x1, #0xebe
  403310:	str	xzr, [sp, #168]
  403314:	bl	403920 <ferror@plt+0x1240>
  403318:	ldr	x0, [sp, #168]
  40331c:	mov	w2, #0x180                 	// #384
  403320:	mov	w1, #0x41                  	// #65
  403324:	bl	402310 <open@plt>
  403328:	mov	w23, w0
  40332c:	tbnz	w0, #31, 4033f8 <ferror@plt+0xd18>
  403330:	ldp	x28, x26, [x19, #8]
  403334:	cbnz	x28, 403388 <ferror@plt+0xca8>
  403338:	mov	w0, w23
  40333c:	bl	4023e0 <close@plt>
  403340:	ldr	x0, [sp, #168]
  403344:	bl	4024f0 <free@plt>
  403348:	ldrb	w1, [sp, #248]
  40334c:	mov	x0, x20
  403350:	and	w1, w1, #0x1
  403354:	bl	4026d0 <blkid_do_wipe@plt>
  403358:	cbz	w0, 40341c <ferror@plt+0xd3c>
  40335c:	mov	w2, #0x5                   	// #5
  403360:	adrp	x1, 405000 <ferror@plt+0x2920>
  403364:	mov	x0, #0x0                   	// #0
  403368:	add	x1, x1, #0xef4
  40336c:	bl	4025f0 <dcgettext@plt>
  403370:	mov	x1, x0
  403374:	ldr	x4, [x19]
  403378:	mov	w0, #0x1                   	// #1
  40337c:	ldr	x3, [x19, #32]
  403380:	ldr	x2, [sp, #192]
  403384:	bl	4026a0 <err@plt>
  403388:	bl	402640 <__errno_location@plt>
  40338c:	mov	x3, x0
  403390:	mov	x1, x26
  403394:	mov	x2, x28
  403398:	mov	w0, w23
  40339c:	str	x3, [sp, #120]
  4033a0:	str	wzr, [x3]
  4033a4:	bl	402400 <write@plt>
  4033a8:	cmp	x0, #0x0
  4033ac:	ldr	x3, [sp, #120]
  4033b0:	ldr	w1, [x3]
  4033b4:	b.le	4033ec <ferror@plt+0xd0c>
  4033b8:	mov	x3, x26
  4033bc:	subs	x28, x28, x0
  4033c0:	add	x26, x26, x0
  4033c4:	csel	x26, x26, x3, ne  // ne = any
  4033c8:	cmp	w1, #0xb
  4033cc:	b.ne	403334 <ferror@plt+0xc54>  // b.any
  4033d0:	mov	x0, #0xb280                	// #45696
  4033d4:	mov	x1, #0x0                   	// #0
  4033d8:	movk	x0, #0xee6, lsl #16
  4033dc:	stp	xzr, x0, [sp, #176]
  4033e0:	add	x0, sp, #0xb0
  4033e4:	bl	402520 <nanosleep@plt>
  4033e8:	b	403334 <ferror@plt+0xc54>
  4033ec:	cmp	w1, #0x4
  4033f0:	ccmp	w1, #0xb, #0x4, ne  // ne = any
  4033f4:	b.eq	4033c8 <ferror@plt+0xce8>  // b.none
  4033f8:	mov	w2, #0x5                   	// #5
  4033fc:	adrp	x1, 405000 <ferror@plt+0x2920>
  403400:	mov	x0, #0x0                   	// #0
  403404:	add	x1, x1, #0xecc
  403408:	bl	4025f0 <dcgettext@plt>
  40340c:	mov	x1, x0
  403410:	ldr	x2, [sp, #168]
  403414:	mov	w0, #0x1                   	// #1
  403418:	bl	4026a0 <err@plt>
  40341c:	ldrb	w0, [sp, #248]
  403420:	tbnz	w0, #2, 403470 <ferror@plt+0xd90>
  403424:	ldr	x3, [x19, #8]
  403428:	mov	w4, #0x5                   	// #5
  40342c:	adrp	x2, 405000 <ferror@plt+0x2920>
  403430:	adrp	x1, 405000 <ferror@plt+0x2920>
  403434:	add	x2, x2, #0xf2a
  403438:	add	x1, x1, #0xf5d
  40343c:	mov	x0, #0x0                   	// #0
  403440:	bl	402580 <dcngettext@plt>
  403444:	ldp	x3, x2, [x19]
  403448:	mov	x26, #0x0                   	// #0
  40344c:	ldr	x4, [x19, #32]
  403450:	adrp	x23, 418000 <ferror@plt+0x15920>
  403454:	ldr	x1, [sp, #192]
  403458:	bl	402620 <printf@plt>
  40345c:	ldr	x0, [x19, #8]
  403460:	cmp	x26, x0
  403464:	b.cc	403488 <ferror@plt+0xda8>  // b.lo, b.ul, b.last
  403468:	mov	w0, #0xa                   	// #10
  40346c:	bl	402660 <putchar@plt>
  403470:	ldrb	w0, [x19, #64]
  403474:	tst	x0, #0x2
  403478:	csinc	w27, w27, wzr, eq  // eq = none
  40347c:	mov	x0, x19
  403480:	bl	4036bc <ferror@plt+0xfdc>
  403484:	b	4031f0 <ferror@plt+0xb10>
  403488:	ldr	x0, [x19, #16]
  40348c:	ldrb	w1, [x0, x26]
  403490:	add	x26, x26, #0x1
  403494:	ldr	x0, [sp, #112]
  403498:	bl	402620 <printf@plt>
  40349c:	ldr	x0, [x19, #8]
  4034a0:	cmp	x26, x0
  4034a4:	b.cs	40345c <ferror@plt+0xd7c>  // b.hs, b.nlast
  4034a8:	ldr	x1, [x23, #808]
  4034ac:	mov	w0, #0x20                  	// #32
  4034b0:	bl	402260 <fputc@plt>
  4034b4:	b	40345c <ferror@plt+0xd7c>
  4034b8:	ldrb	w0, [x19, #64]
  4034bc:	ldrb	w1, [sp, #248]
  4034c0:	and	w0, w0, #0x1
  4034c4:	and	w1, w1, #0x4
  4034c8:	orr	w0, w0, w1
  4034cc:	cbnz	w0, 4034ec <ferror@plt+0xe0c>
  4034d0:	mov	x1, x23
  4034d4:	mov	w2, #0x5                   	// #5
  4034d8:	mov	x0, #0x0                   	// #0
  4034dc:	bl	4025f0 <dcgettext@plt>
  4034e0:	ldr	x2, [x19]
  4034e4:	ldr	x1, [sp, #192]
  4034e8:	bl	4025c0 <warnx@plt>
  4034ec:	ldr	x19, [x19, #56]
  4034f0:	b	403208 <ferror@plt+0xb28>
  4034f4:	str	x0, [sp, #232]
  4034f8:	ldr	x0, [sp, #240]
  4034fc:	ldr	x2, [sp, #192]
  403500:	add	x1, x0, #0x1
  403504:	str	x1, [sp, #240]
  403508:	ldr	x1, [sp, #232]
  40350c:	str	x2, [x1, x0, lsl #3]
  403510:	mov	x0, x20
  403514:	bl	402670 <blkid_probe_get_fd@plt>
  403518:	bl	4023e0 <close@plt>
  40351c:	mov	x0, x20
  403520:	bl	402570 <blkid_free_probe@plt>
  403524:	ldr	x0, [sp, #144]
  403528:	bl	4024f0 <free@plt>
  40352c:	ldr	x0, [sp, #224]
  403530:	sub	x0, x0, #0x1
  403534:	str	x0, [sp, #224]
  403538:	b	403130 <ferror@plt+0xa50>
  40353c:	mov	x0, x20
  403540:	bl	402670 <blkid_probe_get_fd@plt>
  403544:	ldr	x1, [sp, #192]
  403548:	bl	403adc <ferror@plt+0x13fc>
  40354c:	b	403510 <ferror@plt+0xe30>
  403550:	ldr	x21, [x0, x19, lsl #3]
  403554:	mov	w1, #0x0                   	// #0
  403558:	mov	x0, x21
  40355c:	bl	402310 <open@plt>
  403560:	mov	w20, w0
  403564:	tbnz	w0, #31, 403578 <ferror@plt+0xe98>
  403568:	mov	x1, x21
  40356c:	bl	403adc <ferror@plt+0x13fc>
  403570:	mov	w0, w20
  403574:	bl	4023e0 <close@plt>
  403578:	add	x19, x19, #0x1
  40357c:	b	403140 <ferror@plt+0xa60>
  403580:	ldr	x0, [x20, #784]
  403584:	mov	x1, x23
  403588:	bl	402680 <fprintf@plt>
  40358c:	b	4028cc <ferror@plt+0x1ec>
  403590:	mov	x29, #0x0                   	// #0
  403594:	mov	x30, #0x0                   	// #0
  403598:	mov	x5, x0
  40359c:	ldr	x1, [sp]
  4035a0:	add	x2, sp, #0x8
  4035a4:	mov	x6, sp
  4035a8:	movz	x0, #0x0, lsl #48
  4035ac:	movk	x0, #0x0, lsl #32
  4035b0:	movk	x0, #0x40, lsl #16
  4035b4:	movk	x0, #0x26f0
  4035b8:	movz	x3, #0x0, lsl #48
  4035bc:	movk	x3, #0x0, lsl #32
  4035c0:	movk	x3, #0x40, lsl #16
  4035c4:	movk	x3, #0x5718
  4035c8:	movz	x4, #0x0, lsl #48
  4035cc:	movk	x4, #0x0, lsl #32
  4035d0:	movk	x4, #0x40, lsl #16
  4035d4:	movk	x4, #0x5798
  4035d8:	bl	402340 <__libc_start_main@plt>
  4035dc:	bl	402420 <abort@plt>
  4035e0:	adrp	x0, 417000 <ferror@plt+0x14920>
  4035e4:	ldr	x0, [x0, #4064]
  4035e8:	cbz	x0, 4035f0 <ferror@plt+0xf10>
  4035ec:	b	4023f0 <__gmon_start__@plt>
  4035f0:	ret
  4035f4:	adrp	x0, 418000 <ferror@plt+0x15920>
  4035f8:	add	x1, x0, #0x310
  4035fc:	adrp	x0, 418000 <ferror@plt+0x15920>
  403600:	add	x0, x0, #0x310
  403604:	cmp	x1, x0
  403608:	b.eq	403634 <ferror@plt+0xf54>  // b.none
  40360c:	sub	sp, sp, #0x10
  403610:	adrp	x1, 405000 <ferror@plt+0x2920>
  403614:	ldr	x1, [x1, #2008]
  403618:	str	x1, [sp, #8]
  40361c:	cbz	x1, 40362c <ferror@plt+0xf4c>
  403620:	mov	x16, x1
  403624:	add	sp, sp, #0x10
  403628:	br	x16
  40362c:	add	sp, sp, #0x10
  403630:	ret
  403634:	ret
  403638:	adrp	x0, 418000 <ferror@plt+0x15920>
  40363c:	add	x1, x0, #0x310
  403640:	adrp	x0, 418000 <ferror@plt+0x15920>
  403644:	add	x0, x0, #0x310
  403648:	sub	x1, x1, x0
  40364c:	mov	x2, #0x2                   	// #2
  403650:	asr	x1, x1, #3
  403654:	sdiv	x1, x1, x2
  403658:	cbz	x1, 403684 <ferror@plt+0xfa4>
  40365c:	sub	sp, sp, #0x10
  403660:	adrp	x2, 405000 <ferror@plt+0x2920>
  403664:	ldr	x2, [x2, #2016]
  403668:	str	x2, [sp, #8]
  40366c:	cbz	x2, 40367c <ferror@plt+0xf9c>
  403670:	mov	x16, x2
  403674:	add	sp, sp, #0x10
  403678:	br	x16
  40367c:	add	sp, sp, #0x10
  403680:	ret
  403684:	ret
  403688:	stp	x29, x30, [sp, #-32]!
  40368c:	mov	x29, sp
  403690:	str	x19, [sp, #16]
  403694:	adrp	x19, 418000 <ferror@plt+0x15920>
  403698:	ldrb	w0, [x19, #824]
  40369c:	cbnz	w0, 4036ac <ferror@plt+0xfcc>
  4036a0:	bl	4035f4 <ferror@plt+0xf14>
  4036a4:	mov	w0, #0x1                   	// #1
  4036a8:	strb	w0, [x19, #824]
  4036ac:	ldr	x19, [sp, #16]
  4036b0:	ldp	x29, x30, [sp], #32
  4036b4:	ret
  4036b8:	b	403638 <ferror@plt+0xf58>
  4036bc:	stp	x29, x30, [sp, #-32]!
  4036c0:	mov	x29, sp
  4036c4:	stp	x19, x20, [sp, #16]
  4036c8:	mov	x19, x0
  4036cc:	cbnz	x19, 4036dc <ferror@plt+0xffc>
  4036d0:	ldp	x19, x20, [sp, #16]
  4036d4:	ldp	x29, x30, [sp], #32
  4036d8:	ret
  4036dc:	ldr	x0, [x19, #24]
  4036e0:	ldr	x20, [x19, #56]
  4036e4:	bl	4024f0 <free@plt>
  4036e8:	ldr	x0, [x19, #32]
  4036ec:	bl	4024f0 <free@plt>
  4036f0:	ldr	x0, [x19, #16]
  4036f4:	bl	4024f0 <free@plt>
  4036f8:	ldr	x0, [x19, #40]
  4036fc:	bl	4024f0 <free@plt>
  403700:	ldr	x0, [x19, #48]
  403704:	bl	4024f0 <free@plt>
  403708:	mov	x0, x19
  40370c:	mov	x19, x20
  403710:	bl	4024f0 <free@plt>
  403714:	b	4036cc <ferror@plt+0xfec>
  403718:	stp	x29, x30, [sp, #-32]!
  40371c:	mov	x29, sp
  403720:	stp	x19, x20, [sp, #16]
  403724:	mov	x19, x0
  403728:	bl	402640 <__errno_location@plt>
  40372c:	str	wzr, [x0]
  403730:	mov	x20, x0
  403734:	mov	x0, x19
  403738:	bl	4026e0 <ferror@plt>
  40373c:	cbz	w0, 403758 <ferror@plt+0x1078>
  403740:	ldr	w0, [x20]
  403744:	cmp	w0, #0x9
  403748:	csetm	w0, ne  // ne = any
  40374c:	ldp	x19, x20, [sp, #16]
  403750:	ldp	x29, x30, [sp], #32
  403754:	ret
  403758:	mov	x0, x19
  40375c:	bl	402590 <fflush@plt>
  403760:	cbnz	w0, 403740 <ferror@plt+0x1060>
  403764:	mov	x0, x19
  403768:	bl	4022d0 <fileno@plt>
  40376c:	tbnz	w0, #31, 403740 <ferror@plt+0x1060>
  403770:	bl	402170 <dup@plt>
  403774:	tbnz	w0, #31, 403740 <ferror@plt+0x1060>
  403778:	bl	4023e0 <close@plt>
  40377c:	cbz	w0, 40374c <ferror@plt+0x106c>
  403780:	b	403740 <ferror@plt+0x1060>
  403784:	stp	x29, x30, [sp, #-16]!
  403788:	adrp	x0, 418000 <ferror@plt+0x15920>
  40378c:	mov	x29, sp
  403790:	ldr	x0, [x0, #808]
  403794:	bl	403718 <ferror@plt+0x1038>
  403798:	cbz	w0, 4037e0 <ferror@plt+0x1100>
  40379c:	bl	402640 <__errno_location@plt>
  4037a0:	ldr	w0, [x0]
  4037a4:	cmp	w0, #0x20
  4037a8:	b.eq	4037e0 <ferror@plt+0x1100>  // b.none
  4037ac:	adrp	x1, 405000 <ferror@plt+0x2920>
  4037b0:	mov	w2, #0x5                   	// #5
  4037b4:	add	x1, x1, #0x7e8
  4037b8:	cbz	w0, 4037d0 <ferror@plt+0x10f0>
  4037bc:	mov	x0, #0x0                   	// #0
  4037c0:	bl	4025f0 <dcgettext@plt>
  4037c4:	bl	402480 <warn@plt>
  4037c8:	mov	w0, #0x1                   	// #1
  4037cc:	bl	402120 <_exit@plt>
  4037d0:	mov	x0, #0x0                   	// #0
  4037d4:	bl	4025f0 <dcgettext@plt>
  4037d8:	bl	4025c0 <warnx@plt>
  4037dc:	b	4037c8 <ferror@plt+0x10e8>
  4037e0:	adrp	x0, 418000 <ferror@plt+0x15920>
  4037e4:	ldr	x0, [x0, #784]
  4037e8:	bl	403718 <ferror@plt+0x1038>
  4037ec:	cbnz	w0, 4037c8 <ferror@plt+0x10e8>
  4037f0:	ldp	x29, x30, [sp], #16
  4037f4:	ret
  4037f8:	stp	x29, x30, [sp, #-48]!
  4037fc:	mov	x29, sp
  403800:	stp	x19, x20, [sp, #16]
  403804:	mov	x20, x0
  403808:	str	x21, [sp, #32]
  40380c:	cbz	x0, 4038ac <ferror@plt+0x11cc>
  403810:	cbz	w1, 4038c0 <ferror@plt+0x11e0>
  403814:	orr	w1, w1, #0x800
  403818:	bl	402310 <open@plt>
  40381c:	mov	w21, w0
  403820:	tbnz	w0, #31, 4038cc <ferror@plt+0x11ec>
  403824:	bl	4024d0 <blkid_new_probe@plt>
  403828:	mov	x19, x0
  40382c:	cbnz	x0, 403864 <ferror@plt+0x1184>
  403830:	mov	w0, w21
  403834:	bl	4023e0 <close@plt>
  403838:	mov	x0, x19
  40383c:	bl	402570 <blkid_free_probe@plt>
  403840:	mov	w2, #0x5                   	// #5
  403844:	adrp	x1, 405000 <ferror@plt+0x2920>
  403848:	mov	x0, #0x0                   	// #0
  40384c:	add	x1, x1, #0x7f4
  403850:	bl	4025f0 <dcgettext@plt>
  403854:	mov	x1, x0
  403858:	mov	x2, x20
  40385c:	mov	w0, #0x1                   	// #1
  403860:	bl	4026a0 <err@plt>
  403864:	mov	w1, w21
  403868:	mov	x3, #0x0                   	// #0
  40386c:	mov	x2, #0x0                   	// #0
  403870:	bl	4022e0 <blkid_probe_set_device@plt>
  403874:	cbnz	w0, 403830 <ferror@plt+0x1150>
  403878:	mov	w1, #0x1                   	// #1
  40387c:	mov	x0, x19
  403880:	mov	x20, x19
  403884:	bl	402240 <blkid_probe_enable_superblocks@plt>
  403888:	mov	w1, #0x6aa                 	// #1706
  40388c:	mov	x0, x19
  403890:	bl	402380 <blkid_probe_set_superblocks_flags@plt>
  403894:	mov	w1, #0x1                   	// #1
  403898:	mov	x0, x19
  40389c:	bl	402290 <blkid_probe_enable_partitions@plt>
  4038a0:	mov	x0, x19
  4038a4:	mov	w1, #0xa                   	// #10
  4038a8:	bl	4024a0 <blkid_probe_set_partitions_flags@plt>
  4038ac:	mov	x0, x20
  4038b0:	ldp	x19, x20, [sp, #16]
  4038b4:	ldr	x21, [sp, #32]
  4038b8:	ldp	x29, x30, [sp], #48
  4038bc:	ret
  4038c0:	bl	402220 <blkid_new_probe_from_filename@plt>
  4038c4:	mov	x19, x0
  4038c8:	cbnz	x0, 403878 <ferror@plt+0x1198>
  4038cc:	mov	x19, #0x0                   	// #0
  4038d0:	b	403838 <ferror@plt+0x1158>
  4038d4:	stp	x29, x30, [sp, #-16]!
  4038d8:	mov	x29, sp
  4038dc:	cbnz	x0, 403900 <ferror@plt+0x1220>
  4038e0:	adrp	x3, 406000 <ferror@plt+0x3920>
  4038e4:	adrp	x1, 405000 <ferror@plt+0x2920>
  4038e8:	adrp	x0, 405000 <ferror@plt+0x2920>
  4038ec:	add	x3, x3, #0xf0
  4038f0:	add	x1, x1, #0x81d
  4038f4:	add	x0, x0, #0x830
  4038f8:	mov	w2, #0x4a                  	// #74
  4038fc:	bl	402630 <__assert_fail@plt>
  403900:	bl	4023b0 <strdup@plt>
  403904:	cbnz	x0, 403918 <ferror@plt+0x1238>
  403908:	adrp	x1, 405000 <ferror@plt+0x2920>
  40390c:	mov	w0, #0x1                   	// #1
  403910:	add	x1, x1, #0x834
  403914:	bl	4026a0 <err@plt>
  403918:	ldp	x29, x30, [sp], #16
  40391c:	ret
  403920:	stp	x29, x30, [sp, #-256]!
  403924:	mov	x29, sp
  403928:	stp	x2, x3, [sp, #208]
  40392c:	add	x2, sp, #0x100
  403930:	stp	x2, x2, [sp, #48]
  403934:	add	x2, sp, #0xd0
  403938:	str	x2, [sp, #64]
  40393c:	mov	w2, #0xffffffd0            	// #-48
  403940:	str	w2, [sp, #72]
  403944:	mov	w2, #0xffffff80            	// #-128
  403948:	str	w2, [sp, #76]
  40394c:	ldp	x2, x3, [sp, #48]
  403950:	stp	x2, x3, [sp, #16]
  403954:	ldp	x2, x3, [sp, #64]
  403958:	stp	x2, x3, [sp, #32]
  40395c:	add	x2, sp, #0x10
  403960:	str	q0, [sp, #80]
  403964:	str	q1, [sp, #96]
  403968:	str	q2, [sp, #112]
  40396c:	str	q3, [sp, #128]
  403970:	str	q4, [sp, #144]
  403974:	str	q5, [sp, #160]
  403978:	str	q6, [sp, #176]
  40397c:	str	q7, [sp, #192]
  403980:	stp	x4, x5, [sp, #224]
  403984:	stp	x6, x7, [sp, #240]
  403988:	bl	402530 <vasprintf@plt>
  40398c:	tbz	w0, #31, 4039a0 <ferror@plt+0x12c0>
  403990:	adrp	x1, 405000 <ferror@plt+0x2920>
  403994:	mov	w0, #0x1                   	// #1
  403998:	add	x1, x1, #0x84c
  40399c:	bl	4026a0 <err@plt>
  4039a0:	ldp	x29, x30, [sp], #256
  4039a4:	ret
  4039a8:	stp	x29, x30, [sp, #-16]!
  4039ac:	adrp	x2, 418000 <ferror@plt+0x15920>
  4039b0:	add	x1, x2, #0x340
  4039b4:	mov	x29, sp
  4039b8:	ldr	x2, [x2, #832]
  4039bc:	cmp	x2, x0
  4039c0:	b.hi	4039e8 <ferror@plt+0x1308>  // b.pmore
  4039c4:	adrp	x3, 406000 <ferror@plt+0x3920>
  4039c8:	add	x3, x3, #0xf0
  4039cc:	adrp	x1, 405000 <ferror@plt+0x2920>
  4039d0:	adrp	x0, 405000 <ferror@plt+0x2920>
  4039d4:	add	x3, x3, #0x8
  4039d8:	add	x1, x1, #0x863
  4039dc:	add	x0, x0, #0x877
  4039e0:	mov	w2, #0x89                  	// #137
  4039e4:	bl	402630 <__assert_fail@plt>
  4039e8:	add	x1, x1, #0x8
  4039ec:	ldr	w0, [x1, x0, lsl #2]
  4039f0:	cmp	w0, #0x6
  4039f4:	b.le	403a1c <ferror@plt+0x133c>
  4039f8:	adrp	x3, 406000 <ferror@plt+0x3920>
  4039fc:	add	x3, x3, #0xf0
  403a00:	adrp	x1, 405000 <ferror@plt+0x2920>
  403a04:	adrp	x0, 405000 <ferror@plt+0x2920>
  403a08:	add	x3, x3, #0x8
  403a0c:	add	x1, x1, #0x863
  403a10:	add	x0, x0, #0x886
  403a14:	mov	w2, #0x8a                  	// #138
  403a18:	b	4039e4 <ferror@plt+0x1304>
  403a1c:	ldp	x29, x30, [sp], #16
  403a20:	ret
  403a24:	stp	x29, x30, [sp, #-64]!
  403a28:	adrp	x3, 406000 <ferror@plt+0x3920>
  403a2c:	add	x3, x3, #0xf0
  403a30:	mov	x29, sp
  403a34:	stp	x19, x20, [sp, #16]
  403a38:	stp	x21, x22, [sp, #32]
  403a3c:	str	x23, [sp, #48]
  403a40:	cbz	x0, 403a90 <ferror@plt+0x13b0>
  403a44:	mov	x21, x0
  403a48:	mov	x22, x1
  403a4c:	add	x20, x3, #0x28
  403a50:	mov	x19, #0x0                   	// #0
  403a54:	lsl	x0, x19, #5
  403a58:	mov	x2, x22
  403a5c:	ldr	x23, [x0, x20]
  403a60:	mov	x0, x21
  403a64:	mov	x1, x23
  403a68:	bl	402510 <strncasecmp@plt>
  403a6c:	cbnz	w0, 403aac <ferror@plt+0x13cc>
  403a70:	ldrsb	w0, [x23, x22]
  403a74:	cbnz	w0, 403aac <ferror@plt+0x13cc>
  403a78:	mov	w0, w19
  403a7c:	ldp	x19, x20, [sp, #16]
  403a80:	ldp	x21, x22, [sp, #32]
  403a84:	ldr	x23, [sp, #48]
  403a88:	ldp	x29, x30, [sp], #64
  403a8c:	ret
  403a90:	adrp	x1, 405000 <ferror@plt+0x2920>
  403a94:	adrp	x0, 406000 <ferror@plt+0x3920>
  403a98:	add	x3, x3, #0x16
  403a9c:	add	x1, x1, #0x863
  403aa0:	add	x0, x0, #0xa2
  403aa4:	mov	w2, #0x7c                  	// #124
  403aa8:	bl	402630 <__assert_fail@plt>
  403aac:	add	x19, x19, #0x1
  403ab0:	cmp	x19, #0x7
  403ab4:	b.ne	403a54 <ferror@plt+0x1374>  // b.any
  403ab8:	mov	w2, #0x5                   	// #5
  403abc:	adrp	x1, 405000 <ferror@plt+0x2920>
  403ac0:	mov	x0, #0x0                   	// #0
  403ac4:	add	x1, x1, #0x8ac
  403ac8:	bl	4025f0 <dcgettext@plt>
  403acc:	mov	x1, x21
  403ad0:	bl	4025c0 <warnx@plt>
  403ad4:	mov	w0, #0xffffffff            	// #-1
  403ad8:	b	403a7c <ferror@plt+0x139c>
  403adc:	stp	x29, x30, [sp, #-208]!
  403ae0:	mov	x29, sp
  403ae4:	stp	x19, x20, [sp, #16]
  403ae8:	mov	x20, x1
  403aec:	add	x1, sp, #0x50
  403af0:	stp	x21, x22, [sp, #32]
  403af4:	mov	w22, w0
  403af8:	str	x23, [sp, #48]
  403afc:	bl	4057b0 <ferror@plt+0x30d0>
  403b00:	cbnz	w0, 403b78 <ferror@plt+0x1498>
  403b04:	ldr	w0, [sp, #96]
  403b08:	and	w0, w0, #0xf000
  403b0c:	cmp	w0, #0x6, lsl #12
  403b10:	b.ne	403b78 <ferror@plt+0x1498>  // b.any
  403b14:	mov	x23, #0x7840                	// #30784
  403b18:	mov	w21, #0x5                   	// #5
  403b1c:	movk	x23, #0x17d, lsl #16
  403b20:	mov	x1, #0x0                   	// #0
  403b24:	add	x0, sp, #0x40
  403b28:	stp	xzr, x23, [sp, #64]
  403b2c:	bl	402520 <nanosleep@plt>
  403b30:	bl	402640 <__errno_location@plt>
  403b34:	mov	x19, x0
  403b38:	mov	x1, #0x125f                	// #4703
  403b3c:	mov	w0, w22
  403b40:	str	wzr, [x19]
  403b44:	bl	4026b0 <ioctl@plt>
  403b48:	ldr	w0, [x19]
  403b4c:	cmp	w0, #0x10
  403b50:	b.ne	403b5c <ferror@plt+0x147c>  // b.any
  403b54:	subs	w21, w21, #0x1
  403b58:	b.ne	403b20 <ferror@plt+0x1440>  // b.any
  403b5c:	mov	w2, #0x5                   	// #5
  403b60:	adrp	x1, 405000 <ferror@plt+0x2920>
  403b64:	mov	x0, #0x0                   	// #0
  403b68:	add	x1, x1, #0x8bf
  403b6c:	bl	4025f0 <dcgettext@plt>
  403b70:	mov	x1, x20
  403b74:	bl	402620 <printf@plt>
  403b78:	ldp	x19, x20, [sp, #16]
  403b7c:	ldp	x21, x22, [sp, #32]
  403b80:	ldr	x23, [sp, #48]
  403b84:	ldp	x29, x30, [sp], #208
  403b88:	ret
  403b8c:	stp	x29, x30, [sp, #-48]!
  403b90:	mov	x29, sp
  403b94:	stp	x19, x20, [sp, #16]
  403b98:	mov	x19, x0
  403b9c:	str	x21, [sp, #32]
  403ba0:	mov	x21, x1
  403ba4:	cbz	x0, 403bf0 <ferror@plt+0x1510>
  403ba8:	ldr	x0, [x0]
  403bac:	mov	x20, #0x0                   	// #0
  403bb0:	cbnz	x0, 403bd8 <ferror@plt+0x14f8>
  403bb4:	mov	x1, #0x48                  	// #72
  403bb8:	mov	x0, #0x1                   	// #1
  403bbc:	bl	402390 <calloc@plt>
  403bc0:	cbnz	x0, 403bf8 <ferror@plt+0x1518>
  403bc4:	adrp	x1, 405000 <ferror@plt+0x2920>
  403bc8:	mov	x2, #0x48                  	// #72
  403bcc:	add	x1, x1, #0x8f1
  403bd0:	mov	w0, #0x1                   	// #1
  403bd4:	bl	4026a0 <err@plt>
  403bd8:	ldr	x1, [x0]
  403bdc:	cmp	x1, x21
  403be0:	b.eq	403c18 <ferror@plt+0x1538>  // b.none
  403be4:	mov	x20, x0
  403be8:	ldr	x0, [x0, #56]
  403bec:	b	403bb0 <ferror@plt+0x14d0>
  403bf0:	mov	x20, #0x0                   	// #0
  403bf4:	b	403bb4 <ferror@plt+0x14d4>
  403bf8:	str	x21, [x0]
  403bfc:	str	xzr, [x0, #56]
  403c00:	cbz	x20, 403c08 <ferror@plt+0x1528>
  403c04:	str	x0, [x20, #56]
  403c08:	cbz	x19, 403c18 <ferror@plt+0x1538>
  403c0c:	ldr	x1, [x19]
  403c10:	cbnz	x1, 403c18 <ferror@plt+0x1538>
  403c14:	str	x0, [x19]
  403c18:	ldp	x19, x20, [sp, #16]
  403c1c:	ldr	x21, [sp, #32]
  403c20:	ldp	x29, x30, [sp], #48
  403c24:	ret
  403c28:	stp	x29, x30, [sp, #-112]!
  403c2c:	mov	x29, sp
  403c30:	str	xzr, [x4]
  403c34:	stp	x21, x22, [sp, #32]
  403c38:	mov	x21, x2
  403c3c:	mov	x22, x4
  403c40:	add	x2, sp, #0x50
  403c44:	stp	x19, x20, [sp, #16]
  403c48:	mov	x19, x3
  403c4c:	mov	x3, #0x0                   	// #0
  403c50:	stp	x23, x24, [sp, #48]
  403c54:	mov	x23, x0
  403c58:	mov	x24, x1
  403c5c:	mov	x0, x21
  403c60:	adrp	x1, 405000 <ferror@plt+0x2920>
  403c64:	add	x1, x1, #0x924
  403c68:	str	xzr, [sp, #104]
  403c6c:	bl	4021d0 <blkid_probe_lookup_value@plt>
  403c70:	mov	x3, #0x0                   	// #0
  403c74:	cbnz	w0, 403d6c <ferror@plt+0x168c>
  403c78:	adrp	x1, 405000 <ferror@plt+0x2920>
  403c7c:	add	x2, sp, #0x48
  403c80:	add	x1, x1, #0x90b
  403c84:	mov	x0, x21
  403c88:	bl	4021d0 <blkid_probe_lookup_value@plt>
  403c8c:	cbz	w0, 403cac <ferror@plt+0x15cc>
  403c90:	mov	x19, #0x0                   	// #0
  403c94:	mov	x0, x19
  403c98:	ldp	x19, x20, [sp, #16]
  403c9c:	ldp	x21, x22, [sp, #32]
  403ca0:	ldp	x23, x24, [sp, #48]
  403ca4:	ldp	x29, x30, [sp], #112
  403ca8:	ret
  403cac:	mov	x3, x22
  403cb0:	add	x2, sp, #0x58
  403cb4:	mov	x0, x21
  403cb8:	adrp	x1, 405000 <ferror@plt+0x2920>
  403cbc:	add	x1, x1, #0x91a
  403cc0:	bl	4021d0 <blkid_probe_lookup_value@plt>
  403cc4:	mov	w20, w0
  403cc8:	cbnz	w0, 403c90 <ferror@plt+0x15b0>
  403ccc:	ldr	x0, [sp, #72]
  403cd0:	mov	x1, #0x0                   	// #0
  403cd4:	mov	w2, #0xa                   	// #10
  403cd8:	bl	4021b0 <strtoll@plt>
  403cdc:	ldr	x1, [x23, #8]
  403ce0:	str	x0, [x19]
  403ce4:	cbnz	x1, 403dd0 <ferror@plt+0x16f0>
  403ce8:	ldr	x0, [x23, #24]
  403cec:	ldr	x1, [x19]
  403cf0:	cbnz	x0, 403de0 <ferror@plt+0x1700>
  403cf4:	ldr	x1, [x19]
  403cf8:	mov	x0, x24
  403cfc:	bl	403b8c <ferror@plt+0x14ac>
  403d00:	mov	x19, x0
  403d04:	cbz	x0, 403c90 <ferror@plt+0x15b0>
  403d08:	ldr	x0, [sp, #104]
  403d0c:	cbz	x0, 403df8 <ferror@plt+0x1718>
  403d10:	ldr	x0, [sp, #104]
  403d14:	bl	4038d4 <ferror@plt+0x11f4>
  403d18:	str	x0, [x19, #24]
  403d1c:	ldr	x0, [sp, #80]
  403d20:	ubfiz	w20, w20, #1, #1
  403d24:	orr	w20, w20, #0x1
  403d28:	bl	4038d4 <ferror@plt+0x11f4>
  403d2c:	str	x0, [x19, #32]
  403d30:	ldrb	w0, [x19, #64]
  403d34:	and	w0, w0, #0xfffffffc
  403d38:	orr	w20, w20, w0
  403d3c:	strb	w20, [x19, #64]
  403d40:	ldr	x20, [x22]
  403d44:	mov	x0, x20
  403d48:	bl	402300 <malloc@plt>
  403d4c:	cmp	x0, #0x0
  403d50:	ccmp	x20, #0x0, #0x4, eq  // eq = none
  403d54:	b.eq	403e18 <ferror@plt+0x1738>  // b.none
  403d58:	adrp	x1, 405000 <ferror@plt+0x2920>
  403d5c:	mov	x2, x20
  403d60:	add	x1, x1, #0x8f1
  403d64:	mov	w0, #0x1                   	// #1
  403d68:	bl	4026a0 <err@plt>
  403d6c:	adrp	x1, 405000 <ferror@plt+0x2920>
  403d70:	add	x2, sp, #0x50
  403d74:	add	x1, x1, #0x922
  403d78:	mov	x0, x21
  403d7c:	bl	4021d0 <blkid_probe_lookup_value@plt>
  403d80:	cbnz	w0, 403c90 <ferror@plt+0x15b0>
  403d84:	adrp	x1, 405000 <ferror@plt+0x2920>
  403d88:	add	x2, sp, #0x48
  403d8c:	add	x1, x1, #0x929
  403d90:	mov	x0, x21
  403d94:	mov	x3, #0x0                   	// #0
  403d98:	bl	4021d0 <blkid_probe_lookup_value@plt>
  403d9c:	cbnz	w0, 403c90 <ferror@plt+0x15b0>
  403da0:	adrp	x1, 405000 <ferror@plt+0x2920>
  403da4:	mov	x3, x22
  403da8:	add	x2, sp, #0x58
  403dac:	add	x1, x1, #0x938
  403db0:	mov	x0, x21
  403db4:	bl	4021d0 <blkid_probe_lookup_value@plt>
  403db8:	cbnz	w0, 403c90 <ferror@plt+0x15b0>
  403dbc:	adrp	x0, 405000 <ferror@plt+0x2920>
  403dc0:	mov	w20, #0x1                   	// #1
  403dc4:	add	x0, x0, #0x940
  403dc8:	str	x0, [sp, #104]
  403dcc:	b	403ccc <ferror@plt+0x15ec>
  403dd0:	ldr	x0, [sp, #80]
  403dd4:	bl	403e90 <ferror@plt+0x17b0>
  403dd8:	cbnz	w0, 403ce8 <ferror@plt+0x1608>
  403ddc:	b	403c90 <ferror@plt+0x15b0>
  403de0:	ldr	x2, [x0]
  403de4:	cmp	x2, x1
  403de8:	b.eq	403e80 <ferror@plt+0x17a0>  // b.none
  403dec:	ldr	x0, [x0, #56]
  403df0:	cbnz	x0, 403de0 <ferror@plt+0x1700>
  403df4:	b	403c90 <ferror@plt+0x15b0>
  403df8:	adrp	x1, 405000 <ferror@plt+0x2920>
  403dfc:	add	x2, sp, #0x68
  403e00:	add	x1, x1, #0x950
  403e04:	mov	x0, x21
  403e08:	mov	x3, #0x0                   	// #0
  403e0c:	bl	4021d0 <blkid_probe_lookup_value@plt>
  403e10:	cbz	w0, 403d10 <ferror@plt+0x1630>
  403e14:	b	403d1c <ferror@plt+0x163c>
  403e18:	ldr	x1, [sp, #88]
  403e1c:	str	x0, [x19, #16]
  403e20:	mov	x2, x20
  403e24:	bl	402100 <memcpy@plt>
  403e28:	str	x20, [x19, #8]
  403e2c:	adrp	x1, 406000 <ferror@plt+0x3920>
  403e30:	add	x2, sp, #0x60
  403e34:	add	x1, x1, #0x39
  403e38:	mov	x0, x21
  403e3c:	mov	x3, #0x0                   	// #0
  403e40:	bl	4021d0 <blkid_probe_lookup_value@plt>
  403e44:	cbnz	w0, 403e54 <ferror@plt+0x1774>
  403e48:	ldr	x0, [sp, #96]
  403e4c:	bl	4038d4 <ferror@plt+0x11f4>
  403e50:	str	x0, [x19, #40]
  403e54:	adrp	x1, 406000 <ferror@plt+0x3920>
  403e58:	add	x2, sp, #0x60
  403e5c:	add	x1, x1, #0x29
  403e60:	mov	x0, x21
  403e64:	mov	x3, #0x0                   	// #0
  403e68:	bl	4021d0 <blkid_probe_lookup_value@plt>
  403e6c:	cbnz	w0, 403c94 <ferror@plt+0x15b4>
  403e70:	ldr	x0, [sp, #96]
  403e74:	bl	4038d4 <ferror@plt+0x11f4>
  403e78:	str	x0, [x19, #48]
  403e7c:	b	403c94 <ferror@plt+0x15b4>
  403e80:	ldrb	w2, [x0, #64]
  403e84:	orr	w2, w2, #0x1
  403e88:	strb	w2, [x0, #64]
  403e8c:	b	403cf4 <ferror@plt+0x1614>
  403e90:	stp	x29, x30, [sp, #-64]!
  403e94:	mov	x29, sp
  403e98:	stp	x19, x20, [sp, #16]
  403e9c:	stp	x21, x22, [sp, #32]
  403ea0:	mov	x21, x0
  403ea4:	orr	x0, x1, x0
  403ea8:	str	x23, [sp, #48]
  403eac:	cbz	x0, 403f80 <ferror@plt+0x18a0>
  403eb0:	mov	x19, x1
  403eb4:	cbz	x1, 403f88 <ferror@plt+0x18a8>
  403eb8:	adrp	x20, 406000 <ferror@plt+0x3920>
  403ebc:	mov	x0, x19
  403ec0:	add	x1, x20, #0x438
  403ec4:	mov	x2, #0x2                   	// #2
  403ec8:	bl	402320 <strncmp@plt>
  403ecc:	cbnz	w0, 403f60 <ferror@plt+0x1880>
  403ed0:	add	x19, x19, #0x2
  403ed4:	mov	w23, #0x1                   	// #1
  403ed8:	mov	x0, x21
  403edc:	add	x22, x20, #0x438
  403ee0:	bl	402140 <strlen@plt>
  403ee4:	sxtw	x20, w0
  403ee8:	mov	x1, x22
  403eec:	mov	x0, x19
  403ef0:	mov	x2, #0x2                   	// #2
  403ef4:	bl	402320 <strncmp@plt>
  403ef8:	cbnz	w0, 403f24 <ferror@plt+0x1844>
  403efc:	mov	x2, x20
  403f00:	mov	x1, x21
  403f04:	add	x0, x19, #0x2
  403f08:	bl	402510 <strncasecmp@plt>
  403f0c:	cbnz	w0, 403f24 <ferror@plt+0x1844>
  403f10:	add	x1, x19, x20
  403f14:	ldrsb	w1, [x1, #2]
  403f18:	cmp	w1, #0x2c
  403f1c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403f20:	b.eq	403f4c <ferror@plt+0x186c>  // b.none
  403f24:	mov	x2, x20
  403f28:	mov	x1, x21
  403f2c:	mov	x0, x19
  403f30:	bl	402510 <strncasecmp@plt>
  403f34:	cbnz	w0, 403f68 <ferror@plt+0x1888>
  403f38:	ldrsb	w0, [x19, x20]
  403f3c:	cmp	w0, #0x2c
  403f40:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403f44:	b.ne	403f68 <ferror@plt+0x1888>  // b.any
  403f48:	eor	w0, w23, #0x1
  403f4c:	ldp	x19, x20, [sp, #16]
  403f50:	ldp	x21, x22, [sp, #32]
  403f54:	ldr	x23, [sp, #48]
  403f58:	ldp	x29, x30, [sp], #64
  403f5c:	ret
  403f60:	mov	w23, #0x0                   	// #0
  403f64:	b	403ed8 <ferror@plt+0x17f8>
  403f68:	mov	x0, x19
  403f6c:	mov	w1, #0x2c                  	// #44
  403f70:	bl	402560 <strchr@plt>
  403f74:	cbz	x0, 403f90 <ferror@plt+0x18b0>
  403f78:	add	x19, x0, #0x1
  403f7c:	b	403ee8 <ferror@plt+0x1808>
  403f80:	mov	w0, #0x1                   	// #1
  403f84:	b	403f4c <ferror@plt+0x186c>
  403f88:	mov	w0, #0x0                   	// #0
  403f8c:	b	403f4c <ferror@plt+0x186c>
  403f90:	mov	w0, w23
  403f94:	b	403f4c <ferror@plt+0x186c>
  403f98:	str	xzr, [x1]
  403f9c:	cbz	x0, 403fd4 <ferror@plt+0x18f4>
  403fa0:	ldrsb	w2, [x0]
  403fa4:	cmp	w2, #0x2f
  403fa8:	b.ne	403ff4 <ferror@plt+0x1914>  // b.any
  403fac:	ldrsb	w2, [x0, #1]
  403fb0:	cmp	w2, #0x2f
  403fb4:	b.eq	403fd8 <ferror@plt+0x18f8>  // b.none
  403fb8:	mov	x2, #0x1                   	// #1
  403fbc:	str	x2, [x1]
  403fc0:	add	x2, x0, x2
  403fc4:	ldrsb	w3, [x2]
  403fc8:	cmp	w3, #0x2f
  403fcc:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  403fd0:	b.ne	403fe0 <ferror@plt+0x1900>  // b.any
  403fd4:	ret
  403fd8:	add	x0, x0, #0x1
  403fdc:	b	403f9c <ferror@plt+0x18bc>
  403fe0:	ldr	x3, [x1]
  403fe4:	add	x2, x2, #0x1
  403fe8:	add	x3, x3, #0x1
  403fec:	str	x3, [x1]
  403ff0:	b	403fc4 <ferror@plt+0x18e4>
  403ff4:	cbnz	w2, 403fb8 <ferror@plt+0x18d8>
  403ff8:	mov	x0, #0x0                   	// #0
  403ffc:	b	403fd4 <ferror@plt+0x18f4>
  404000:	stp	x29, x30, [sp, #-64]!
  404004:	mov	x29, sp
  404008:	stp	x21, x22, [sp, #32]
  40400c:	mov	x22, x0
  404010:	str	x23, [sp, #48]
  404014:	mov	x23, x1
  404018:	stp	x19, x20, [sp, #16]
  40401c:	mov	x20, #0x0                   	// #0
  404020:	mov	w19, #0x0                   	// #0
  404024:	ldrsb	w1, [x22, x20]
  404028:	mov	w21, w20
  40402c:	cbz	w1, 404048 <ferror@plt+0x1968>
  404030:	cbnz	w19, 404064 <ferror@plt+0x1984>
  404034:	cmp	w1, #0x5c
  404038:	b.eq	404070 <ferror@plt+0x1990>  // b.none
  40403c:	mov	x0, x23
  404040:	bl	402560 <strchr@plt>
  404044:	cbz	x0, 404068 <ferror@plt+0x1988>
  404048:	sub	w0, w21, w19
  40404c:	ldp	x19, x20, [sp, #16]
  404050:	sxtw	x0, w0
  404054:	ldp	x21, x22, [sp, #32]
  404058:	ldr	x23, [sp, #48]
  40405c:	ldp	x29, x30, [sp], #64
  404060:	ret
  404064:	mov	w19, #0x0                   	// #0
  404068:	add	x20, x20, #0x1
  40406c:	b	404024 <ferror@plt+0x1944>
  404070:	mov	w19, #0x1                   	// #1
  404074:	b	404068 <ferror@plt+0x1988>
  404078:	stp	x29, x30, [sp, #-64]!
  40407c:	mov	x29, sp
  404080:	stp	x19, x20, [sp, #16]
  404084:	mov	x19, x0
  404088:	stp	x21, x22, [sp, #32]
  40408c:	mov	x21, x1
  404090:	mov	w22, w2
  404094:	str	xzr, [sp, #56]
  404098:	bl	402640 <__errno_location@plt>
  40409c:	str	wzr, [x0]
  4040a0:	mov	x20, x0
  4040a4:	cbz	x19, 4040e0 <ferror@plt+0x1a00>
  4040a8:	ldrsb	w0, [x19]
  4040ac:	cbz	w0, 4040e0 <ferror@plt+0x1a00>
  4040b0:	add	x1, sp, #0x38
  4040b4:	mov	w2, w22
  4040b8:	mov	x0, x19
  4040bc:	bl	402410 <strtoumax@plt>
  4040c0:	ldr	w1, [x20]
  4040c4:	cbnz	w1, 4040e0 <ferror@plt+0x1a00>
  4040c8:	ldr	x1, [sp, #56]
  4040cc:	cmp	x1, x19
  4040d0:	b.eq	4040e0 <ferror@plt+0x1a00>  // b.none
  4040d4:	cbz	x1, 40410c <ferror@plt+0x1a2c>
  4040d8:	ldrsb	w1, [x1]
  4040dc:	cbz	w1, 40410c <ferror@plt+0x1a2c>
  4040e0:	ldr	w1, [x20]
  4040e4:	adrp	x0, 418000 <ferror@plt+0x15920>
  4040e8:	mov	x3, x19
  4040ec:	mov	x2, x21
  4040f0:	cmp	w1, #0x22
  4040f4:	ldr	w0, [x0, #776]
  4040f8:	adrp	x1, 406000 <ferror@plt+0x3920>
  4040fc:	add	x1, x1, #0x43b
  404100:	b.ne	404108 <ferror@plt+0x1a28>  // b.any
  404104:	bl	4026a0 <err@plt>
  404108:	bl	402600 <errx@plt>
  40410c:	ldp	x19, x20, [sp, #16]
  404110:	ldp	x21, x22, [sp, #32]
  404114:	ldp	x29, x30, [sp], #64
  404118:	ret
  40411c:	stp	x29, x30, [sp, #-32]!
  404120:	mov	x29, sp
  404124:	stp	x19, x20, [sp, #16]
  404128:	mov	x19, x1
  40412c:	mov	x20, x0
  404130:	bl	402640 <__errno_location@plt>
  404134:	mov	w1, #0x22                  	// #34
  404138:	str	w1, [x0]
  40413c:	adrp	x0, 418000 <ferror@plt+0x15920>
  404140:	adrp	x1, 406000 <ferror@plt+0x3920>
  404144:	mov	x3, x20
  404148:	mov	x2, x19
  40414c:	ldr	w0, [x0, #776]
  404150:	add	x1, x1, #0x43b
  404154:	bl	4026a0 <err@plt>
  404158:	stp	x29, x30, [sp, #-32]!
  40415c:	mov	x29, sp
  404160:	stp	x19, x20, [sp, #16]
  404164:	mov	x20, x1
  404168:	mov	x19, x0
  40416c:	bl	404078 <ferror@plt+0x1998>
  404170:	mov	x1, #0xffffffff            	// #4294967295
  404174:	cmp	x0, x1
  404178:	b.ls	404188 <ferror@plt+0x1aa8>  // b.plast
  40417c:	mov	x1, x20
  404180:	mov	x0, x19
  404184:	bl	40411c <ferror@plt+0x1a3c>
  404188:	ldp	x19, x20, [sp, #16]
  40418c:	ldp	x29, x30, [sp], #32
  404190:	ret
  404194:	adrp	x1, 418000 <ferror@plt+0x15920>
  404198:	str	w0, [x1, #776]
  40419c:	ret
  4041a0:	stp	x29, x30, [sp, #-128]!
  4041a4:	mov	x29, sp
  4041a8:	stp	x19, x20, [sp, #16]
  4041ac:	stp	x21, x22, [sp, #32]
  4041b0:	stp	x23, x24, [sp, #48]
  4041b4:	stp	x25, x26, [sp, #64]
  4041b8:	stp	x27, x28, [sp, #80]
  4041bc:	str	xzr, [x1]
  4041c0:	cbnz	x0, 4041d8 <ferror@plt+0x1af8>
  4041c4:	mov	w23, #0xffffffea            	// #-22
  4041c8:	bl	402640 <__errno_location@plt>
  4041cc:	neg	w1, w23
  4041d0:	str	w1, [x0]
  4041d4:	b	4044d4 <ferror@plt+0x1df4>
  4041d8:	mov	x21, x0
  4041dc:	ldrsb	w0, [x0]
  4041e0:	cbz	w0, 4041c4 <ferror@plt+0x1ae4>
  4041e4:	mov	x20, x1
  4041e8:	mov	x22, x2
  4041ec:	bl	402490 <__ctype_b_loc@plt>
  4041f0:	mov	x25, x0
  4041f4:	mov	x0, x21
  4041f8:	ldr	x3, [x25]
  4041fc:	ldrb	w2, [x0]
  404200:	ldrsb	w1, [x0]
  404204:	ldrh	w2, [x3, x2, lsl #1]
  404208:	tbnz	w2, #13, 40426c <ferror@plt+0x1b8c>
  40420c:	cmp	w1, #0x2d
  404210:	b.eq	4041c4 <ferror@plt+0x1ae4>  // b.none
  404214:	bl	402640 <__errno_location@plt>
  404218:	mov	x24, x0
  40421c:	add	x26, sp, #0x78
  404220:	mov	x0, x21
  404224:	mov	x1, x26
  404228:	mov	w2, #0x0                   	// #0
  40422c:	str	wzr, [x24]
  404230:	str	xzr, [sp, #120]
  404234:	bl	402410 <strtoumax@plt>
  404238:	ldr	w23, [x24]
  40423c:	ldr	x28, [sp, #120]
  404240:	mov	x19, x0
  404244:	cmp	x28, x21
  404248:	b.eq	40425c <ferror@plt+0x1b7c>  // b.none
  40424c:	cbz	w23, 404274 <ferror@plt+0x1b94>
  404250:	sub	x0, x0, #0x1
  404254:	cmn	x0, #0x3
  404258:	b.ls	404274 <ferror@plt+0x1b94>  // b.plast
  40425c:	cbz	w23, 4041c4 <ferror@plt+0x1ae4>
  404260:	neg	w23, w23
  404264:	tbnz	w23, #31, 4041c8 <ferror@plt+0x1ae8>
  404268:	b	4044d4 <ferror@plt+0x1df4>
  40426c:	add	x0, x0, #0x1
  404270:	b	4041fc <ferror@plt+0x1b1c>
  404274:	cbz	x28, 4044cc <ferror@plt+0x1dec>
  404278:	ldrsb	w0, [x28]
  40427c:	cbz	w0, 4044cc <ferror@plt+0x1dec>
  404280:	mov	w21, #0x0                   	// #0
  404284:	mov	x27, #0x0                   	// #0
  404288:	ldrsb	w0, [x28, #1]
  40428c:	cmp	w0, #0x69
  404290:	b.ne	404368 <ferror@plt+0x1c88>  // b.any
  404294:	ldrsb	w0, [x28, #2]
  404298:	and	w0, w0, #0xffffffdf
  40429c:	cmp	w0, #0x42
  4042a0:	b.ne	4042ac <ferror@plt+0x1bcc>  // b.any
  4042a4:	ldrsb	w0, [x28, #3]
  4042a8:	cbz	w0, 404474 <ferror@plt+0x1d94>
  4042ac:	bl	4022c0 <localeconv@plt>
  4042b0:	mov	x3, x0
  4042b4:	cbz	x0, 404450 <ferror@plt+0x1d70>
  4042b8:	ldr	x3, [x0]
  4042bc:	cbz	x3, 404450 <ferror@plt+0x1d70>
  4042c0:	mov	x0, x3
  4042c4:	str	x3, [sp, #104]
  4042c8:	bl	402140 <strlen@plt>
  4042cc:	mov	x23, x0
  4042d0:	ldr	x3, [sp, #104]
  4042d4:	cbnz	x27, 4041c4 <ferror@plt+0x1ae4>
  4042d8:	ldrsb	w0, [x28]
  4042dc:	cbz	w0, 4041c4 <ferror@plt+0x1ae4>
  4042e0:	cbz	x3, 4041c4 <ferror@plt+0x1ae4>
  4042e4:	mov	x2, x23
  4042e8:	mov	x1, x28
  4042ec:	mov	x0, x3
  4042f0:	bl	402320 <strncmp@plt>
  4042f4:	cbnz	w0, 4041c4 <ferror@plt+0x1ae4>
  4042f8:	add	x23, x28, x23
  4042fc:	sub	w1, w21, w23
  404300:	ldrsb	w0, [x23]
  404304:	add	w21, w1, w23
  404308:	cmp	w0, #0x30
  40430c:	b.eq	404458 <ferror@plt+0x1d78>  // b.none
  404310:	ldr	x1, [x25]
  404314:	ldrh	w0, [x1, w0, sxtw #1]
  404318:	tbz	w0, #11, 404460 <ferror@plt+0x1d80>
  40431c:	str	wzr, [x24]
  404320:	mov	x0, x23
  404324:	mov	x1, x26
  404328:	mov	w2, #0x0                   	// #0
  40432c:	str	xzr, [sp, #120]
  404330:	bl	402410 <strtoumax@plt>
  404334:	mov	x27, x0
  404338:	ldr	x0, [sp, #120]
  40433c:	cmp	x0, x23
  404340:	ldr	w23, [x24]
  404344:	b.eq	40425c <ferror@plt+0x1b7c>  // b.none
  404348:	cbz	w23, 40446c <ferror@plt+0x1d8c>
  40434c:	sub	x1, x27, #0x1
  404350:	cmn	x1, #0x3
  404354:	b.hi	40425c <ferror@plt+0x1b7c>  // b.pmore
  404358:	cbz	x0, 4041c4 <ferror@plt+0x1ae4>
  40435c:	ldrsb	w0, [x0]
  404360:	cbnz	w0, 404464 <ferror@plt+0x1d84>
  404364:	b	4041c4 <ferror@plt+0x1ae4>
  404368:	and	w1, w0, #0xffffffdf
  40436c:	cmp	w1, #0x42
  404370:	b.ne	4042a8 <ferror@plt+0x1bc8>  // b.any
  404374:	ldrsb	w0, [x28, #2]
  404378:	cbnz	w0, 4042ac <ferror@plt+0x1bcc>
  40437c:	mov	w24, #0x3e8                 	// #1000
  404380:	adrp	x3, 406000 <ferror@plt+0x3920>
  404384:	ldrsb	w25, [x28]
  404388:	add	x23, x3, #0x444
  40438c:	mov	w1, w25
  404390:	mov	x0, x23
  404394:	bl	402560 <strchr@plt>
  404398:	mov	x3, x0
  40439c:	cbz	x0, 40447c <ferror@plt+0x1d9c>
  4043a0:	sub	x3, x3, x23
  4043a4:	sxtw	x4, w24
  4043a8:	add	w3, w3, #0x1
  4043ac:	mov	w1, w3
  4043b0:	mov	w0, w3
  4043b4:	cbnz	w0, 40449c <ferror@plt+0x1dbc>
  4043b8:	mov	w23, #0x0                   	// #0
  4043bc:	cbz	x22, 4043c4 <ferror@plt+0x1ce4>
  4043c0:	str	w3, [x22]
  4043c4:	cmp	x27, #0x0
  4043c8:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  4043cc:	b.eq	404448 <ferror@plt+0x1d68>  // b.none
  4043d0:	sxtw	x0, w24
  4043d4:	mov	x2, #0x1                   	// #1
  4043d8:	umulh	x3, x2, x0
  4043dc:	sub	w1, w1, #0x1
  4043e0:	cbnz	x3, 4043ec <ferror@plt+0x1d0c>
  4043e4:	mul	x2, x2, x0
  4043e8:	cbnz	w1, 4043d8 <ferror@plt+0x1cf8>
  4043ec:	mov	x0, #0xa                   	// #10
  4043f0:	mov	x1, x0
  4043f4:	cmp	x27, x0
  4043f8:	b.hi	4044b8 <ferror@plt+0x1dd8>  // b.pmore
  4043fc:	mov	w1, #0x0                   	// #0
  404400:	mov	x3, #0xa                   	// #10
  404404:	cmp	w21, w1
  404408:	b.ne	4044c0 <ferror@plt+0x1de0>  // b.any
  40440c:	mov	x3, #0x1                   	// #1
  404410:	mov	x4, #0xa                   	// #10
  404414:	udiv	x1, x27, x4
  404418:	mov	x6, x27
  40441c:	msub	x5, x1, x4, x27
  404420:	mov	x27, x1
  404424:	mov	x1, x3
  404428:	mul	x3, x3, x4
  40442c:	cbz	x5, 404440 <ferror@plt+0x1d60>
  404430:	udiv	x1, x0, x1
  404434:	udiv	x1, x1, x5
  404438:	udiv	x1, x2, x1
  40443c:	add	x19, x19, x1
  404440:	cmp	x6, #0x9
  404444:	b.hi	404414 <ferror@plt+0x1d34>  // b.pmore
  404448:	str	x19, [x20]
  40444c:	b	404264 <ferror@plt+0x1b84>
  404450:	mov	x23, #0x0                   	// #0
  404454:	b	4042d4 <ferror@plt+0x1bf4>
  404458:	add	x23, x23, #0x1
  40445c:	b	404300 <ferror@plt+0x1c20>
  404460:	str	x23, [sp, #120]
  404464:	ldr	x28, [sp, #120]
  404468:	b	404288 <ferror@plt+0x1ba8>
  40446c:	cbnz	x27, 404358 <ferror@plt+0x1c78>
  404470:	b	404464 <ferror@plt+0x1d84>
  404474:	mov	w24, #0x400                 	// #1024
  404478:	b	404380 <ferror@plt+0x1ca0>
  40447c:	adrp	x3, 406000 <ferror@plt+0x3920>
  404480:	add	x23, x3, #0x44d
  404484:	mov	w1, w25
  404488:	mov	x0, x23
  40448c:	bl	402560 <strchr@plt>
  404490:	mov	x3, x0
  404494:	cbnz	x0, 4043a0 <ferror@plt+0x1cc0>
  404498:	b	4041c4 <ferror@plt+0x1ae4>
  40449c:	umulh	x2, x19, x4
  4044a0:	sub	w0, w0, #0x1
  4044a4:	cbnz	x2, 4044b0 <ferror@plt+0x1dd0>
  4044a8:	mul	x19, x19, x4
  4044ac:	b	4043b4 <ferror@plt+0x1cd4>
  4044b0:	mov	w23, #0xffffffde            	// #-34
  4044b4:	b	4043bc <ferror@plt+0x1cdc>
  4044b8:	mul	x0, x0, x1
  4044bc:	b	4043f4 <ferror@plt+0x1d14>
  4044c0:	mul	x0, x0, x3
  4044c4:	add	w1, w1, #0x1
  4044c8:	b	404404 <ferror@plt+0x1d24>
  4044cc:	mov	w23, #0x0                   	// #0
  4044d0:	str	x19, [x20]
  4044d4:	mov	w0, w23
  4044d8:	ldp	x19, x20, [sp, #16]
  4044dc:	ldp	x21, x22, [sp, #32]
  4044e0:	ldp	x23, x24, [sp, #48]
  4044e4:	ldp	x25, x26, [sp, #64]
  4044e8:	ldp	x27, x28, [sp, #80]
  4044ec:	ldp	x29, x30, [sp], #128
  4044f0:	ret
  4044f4:	mov	x2, #0x0                   	// #0
  4044f8:	b	4041a0 <ferror@plt+0x1ac0>
  4044fc:	stp	x29, x30, [sp, #-48]!
  404500:	mov	x29, sp
  404504:	stp	x19, x20, [sp, #16]
  404508:	mov	x20, x1
  40450c:	mov	x19, x0
  404510:	stp	x21, x22, [sp, #32]
  404514:	mov	x21, x0
  404518:	cbz	x19, 404574 <ferror@plt+0x1e94>
  40451c:	ldrsb	w22, [x19]
  404520:	cbnz	w22, 404550 <ferror@plt+0x1e70>
  404524:	cbnz	x20, 404578 <ferror@plt+0x1e98>
  404528:	cmp	x19, #0x0
  40452c:	ccmp	x21, x19, #0x2, ne  // ne = any
  404530:	b.cs	40453c <ferror@plt+0x1e5c>  // b.hs, b.nlast
  404534:	ldrsb	w0, [x19]
  404538:	cbz	w0, 40456c <ferror@plt+0x1e8c>
  40453c:	mov	w0, #0x0                   	// #0
  404540:	ldp	x19, x20, [sp, #16]
  404544:	ldp	x21, x22, [sp, #32]
  404548:	ldp	x29, x30, [sp], #48
  40454c:	ret
  404550:	bl	402490 <__ctype_b_loc@plt>
  404554:	ubfiz	x22, x22, #1, #8
  404558:	ldr	x0, [x0]
  40455c:	ldrh	w0, [x0, x22]
  404560:	tbz	w0, #11, 404524 <ferror@plt+0x1e44>
  404564:	add	x19, x19, #0x1
  404568:	b	404518 <ferror@plt+0x1e38>
  40456c:	mov	w0, #0x1                   	// #1
  404570:	b	404540 <ferror@plt+0x1e60>
  404574:	cbz	x20, 40453c <ferror@plt+0x1e5c>
  404578:	str	x19, [x20]
  40457c:	b	404528 <ferror@plt+0x1e48>
  404580:	stp	x29, x30, [sp, #-48]!
  404584:	mov	x29, sp
  404588:	stp	x19, x20, [sp, #16]
  40458c:	mov	x20, x1
  404590:	mov	x19, x0
  404594:	stp	x21, x22, [sp, #32]
  404598:	mov	x21, x0
  40459c:	cbz	x19, 4045f8 <ferror@plt+0x1f18>
  4045a0:	ldrsb	w22, [x19]
  4045a4:	cbnz	w22, 4045d4 <ferror@plt+0x1ef4>
  4045a8:	cbnz	x20, 4045fc <ferror@plt+0x1f1c>
  4045ac:	cmp	x19, #0x0
  4045b0:	ccmp	x21, x19, #0x2, ne  // ne = any
  4045b4:	b.cs	4045c0 <ferror@plt+0x1ee0>  // b.hs, b.nlast
  4045b8:	ldrsb	w0, [x19]
  4045bc:	cbz	w0, 4045f0 <ferror@plt+0x1f10>
  4045c0:	mov	w0, #0x0                   	// #0
  4045c4:	ldp	x19, x20, [sp, #16]
  4045c8:	ldp	x21, x22, [sp, #32]
  4045cc:	ldp	x29, x30, [sp], #48
  4045d0:	ret
  4045d4:	bl	402490 <__ctype_b_loc@plt>
  4045d8:	ubfiz	x22, x22, #1, #8
  4045dc:	ldr	x0, [x0]
  4045e0:	ldrh	w0, [x0, x22]
  4045e4:	tbz	w0, #12, 4045a8 <ferror@plt+0x1ec8>
  4045e8:	add	x19, x19, #0x1
  4045ec:	b	40459c <ferror@plt+0x1ebc>
  4045f0:	mov	w0, #0x1                   	// #1
  4045f4:	b	4045c4 <ferror@plt+0x1ee4>
  4045f8:	cbz	x20, 4045c0 <ferror@plt+0x1ee0>
  4045fc:	str	x19, [x20]
  404600:	b	4045ac <ferror@plt+0x1ecc>
  404604:	stp	x29, x30, [sp, #-128]!
  404608:	mov	x29, sp
  40460c:	stp	x19, x20, [sp, #16]
  404610:	mov	x19, x0
  404614:	add	x0, sp, #0x80
  404618:	mov	x20, x1
  40461c:	stp	x21, x22, [sp, #32]
  404620:	add	x21, sp, #0x80
  404624:	stp	x0, x0, [sp, #48]
  404628:	add	x0, sp, #0x50
  40462c:	str	x0, [sp, #64]
  404630:	mov	w0, #0xffffffd0            	// #-48
  404634:	str	w0, [sp, #72]
  404638:	str	wzr, [sp, #76]
  40463c:	stp	x2, x3, [sp, #80]
  404640:	stp	x4, x5, [sp, #96]
  404644:	stp	x6, x7, [sp, #112]
  404648:	ldr	w1, [sp, #72]
  40464c:	ldr	x0, [sp, #48]
  404650:	tbnz	w1, #31, 4046b4 <ferror@plt+0x1fd4>
  404654:	add	x1, x0, #0xf
  404658:	and	x1, x1, #0xfffffffffffffff8
  40465c:	str	x1, [sp, #48]
  404660:	ldr	x1, [x0]
  404664:	cbz	x1, 4046e4 <ferror@plt+0x2004>
  404668:	ldr	w2, [sp, #72]
  40466c:	ldr	x0, [sp, #48]
  404670:	tbnz	w2, #31, 4046cc <ferror@plt+0x1fec>
  404674:	add	x2, x0, #0xf
  404678:	and	x2, x2, #0xfffffffffffffff8
  40467c:	str	x2, [sp, #48]
  404680:	ldr	x22, [x0]
  404684:	cbz	x22, 4046e4 <ferror@plt+0x2004>
  404688:	mov	x0, x19
  40468c:	bl	402470 <strcmp@plt>
  404690:	cbz	w0, 404700 <ferror@plt+0x2020>
  404694:	mov	x1, x22
  404698:	mov	x0, x19
  40469c:	bl	402470 <strcmp@plt>
  4046a0:	cbnz	w0, 404648 <ferror@plt+0x1f68>
  4046a4:	ldp	x19, x20, [sp, #16]
  4046a8:	ldp	x21, x22, [sp, #32]
  4046ac:	ldp	x29, x30, [sp], #128
  4046b0:	ret
  4046b4:	add	w2, w1, #0x8
  4046b8:	str	w2, [sp, #72]
  4046bc:	cmp	w2, #0x0
  4046c0:	b.gt	404654 <ferror@plt+0x1f74>
  4046c4:	add	x0, x21, w1, sxtw
  4046c8:	b	404660 <ferror@plt+0x1f80>
  4046cc:	add	w3, w2, #0x8
  4046d0:	str	w3, [sp, #72]
  4046d4:	cmp	w3, #0x0
  4046d8:	b.gt	404674 <ferror@plt+0x1f94>
  4046dc:	add	x0, x21, w2, sxtw
  4046e0:	b	404680 <ferror@plt+0x1fa0>
  4046e4:	adrp	x0, 418000 <ferror@plt+0x15920>
  4046e8:	adrp	x1, 406000 <ferror@plt+0x3920>
  4046ec:	mov	x3, x19
  4046f0:	mov	x2, x20
  4046f4:	ldr	w0, [x0, #776]
  4046f8:	add	x1, x1, #0x43b
  4046fc:	bl	402600 <errx@plt>
  404700:	mov	w0, #0x1                   	// #1
  404704:	b	4046a4 <ferror@plt+0x1fc4>
  404708:	add	x1, x0, x1
  40470c:	sxtb	w2, w2
  404710:	cmp	x0, x1
  404714:	b.eq	404720 <ferror@plt+0x2040>  // b.none
  404718:	ldrsb	w3, [x0]
  40471c:	cbnz	w3, 404728 <ferror@plt+0x2048>
  404720:	mov	x0, #0x0                   	// #0
  404724:	ret
  404728:	cmp	w2, w3
  40472c:	b.eq	404724 <ferror@plt+0x2044>  // b.none
  404730:	add	x0, x0, #0x1
  404734:	b	404710 <ferror@plt+0x2030>
  404738:	stp	x29, x30, [sp, #-32]!
  40473c:	mov	w2, #0xa                   	// #10
  404740:	mov	x29, sp
  404744:	stp	x19, x20, [sp, #16]
  404748:	mov	x20, x1
  40474c:	mov	x19, x0
  404750:	bl	404158 <ferror@plt+0x1a78>
  404754:	mov	w1, #0xffff                	// #65535
  404758:	cmp	w0, w1
  40475c:	b.ls	40476c <ferror@plt+0x208c>  // b.plast
  404760:	mov	x1, x20
  404764:	mov	x0, x19
  404768:	bl	40411c <ferror@plt+0x1a3c>
  40476c:	ldp	x19, x20, [sp, #16]
  404770:	ldp	x29, x30, [sp], #32
  404774:	ret
  404778:	stp	x29, x30, [sp, #-32]!
  40477c:	mov	w2, #0x10                  	// #16
  404780:	mov	x29, sp
  404784:	stp	x19, x20, [sp, #16]
  404788:	mov	x20, x1
  40478c:	mov	x19, x0
  404790:	bl	404158 <ferror@plt+0x1a78>
  404794:	mov	w1, #0xffff                	// #65535
  404798:	cmp	w0, w1
  40479c:	b.ls	4047ac <ferror@plt+0x20cc>  // b.plast
  4047a0:	mov	x1, x20
  4047a4:	mov	x0, x19
  4047a8:	bl	40411c <ferror@plt+0x1a3c>
  4047ac:	ldp	x19, x20, [sp, #16]
  4047b0:	ldp	x29, x30, [sp], #32
  4047b4:	ret
  4047b8:	mov	w2, #0xa                   	// #10
  4047bc:	b	404158 <ferror@plt+0x1a78>
  4047c0:	mov	w2, #0x10                  	// #16
  4047c4:	b	404158 <ferror@plt+0x1a78>
  4047c8:	stp	x29, x30, [sp, #-64]!
  4047cc:	mov	x29, sp
  4047d0:	stp	x19, x20, [sp, #16]
  4047d4:	mov	x19, x0
  4047d8:	str	x21, [sp, #32]
  4047dc:	mov	x21, x1
  4047e0:	str	xzr, [sp, #56]
  4047e4:	bl	402640 <__errno_location@plt>
  4047e8:	str	wzr, [x0]
  4047ec:	mov	x20, x0
  4047f0:	cbz	x19, 40482c <ferror@plt+0x214c>
  4047f4:	ldrsb	w0, [x19]
  4047f8:	cbz	w0, 40482c <ferror@plt+0x214c>
  4047fc:	add	x1, sp, #0x38
  404800:	mov	x0, x19
  404804:	mov	w2, #0xa                   	// #10
  404808:	bl	402190 <strtoimax@plt>
  40480c:	ldr	w1, [x20]
  404810:	cbnz	w1, 40482c <ferror@plt+0x214c>
  404814:	ldr	x1, [sp, #56]
  404818:	cmp	x1, x19
  40481c:	b.eq	40482c <ferror@plt+0x214c>  // b.none
  404820:	cbz	x1, 404858 <ferror@plt+0x2178>
  404824:	ldrsb	w1, [x1]
  404828:	cbz	w1, 404858 <ferror@plt+0x2178>
  40482c:	ldr	w1, [x20]
  404830:	adrp	x0, 418000 <ferror@plt+0x15920>
  404834:	mov	x3, x19
  404838:	mov	x2, x21
  40483c:	cmp	w1, #0x22
  404840:	ldr	w0, [x0, #776]
  404844:	adrp	x1, 406000 <ferror@plt+0x3920>
  404848:	add	x1, x1, #0x43b
  40484c:	b.ne	404854 <ferror@plt+0x2174>  // b.any
  404850:	bl	4026a0 <err@plt>
  404854:	bl	402600 <errx@plt>
  404858:	ldp	x19, x20, [sp, #16]
  40485c:	ldr	x21, [sp, #32]
  404860:	ldp	x29, x30, [sp], #64
  404864:	ret
  404868:	stp	x29, x30, [sp, #-32]!
  40486c:	mov	x29, sp
  404870:	stp	x19, x20, [sp, #16]
  404874:	mov	x19, x1
  404878:	mov	x20, x0
  40487c:	bl	4047c8 <ferror@plt+0x20e8>
  404880:	mov	x1, #0x80000000            	// #2147483648
  404884:	add	x1, x0, x1
  404888:	mov	x2, #0xffffffff            	// #4294967295
  40488c:	cmp	x1, x2
  404890:	b.ls	4048bc <ferror@plt+0x21dc>  // b.plast
  404894:	bl	402640 <__errno_location@plt>
  404898:	mov	w1, #0x22                  	// #34
  40489c:	str	w1, [x0]
  4048a0:	adrp	x0, 418000 <ferror@plt+0x15920>
  4048a4:	adrp	x1, 406000 <ferror@plt+0x3920>
  4048a8:	mov	x3, x20
  4048ac:	mov	x2, x19
  4048b0:	ldr	w0, [x0, #776]
  4048b4:	add	x1, x1, #0x43b
  4048b8:	bl	4026a0 <err@plt>
  4048bc:	ldp	x19, x20, [sp, #16]
  4048c0:	ldp	x29, x30, [sp], #32
  4048c4:	ret
  4048c8:	stp	x29, x30, [sp, #-32]!
  4048cc:	mov	x29, sp
  4048d0:	stp	x19, x20, [sp, #16]
  4048d4:	mov	x19, x1
  4048d8:	mov	x20, x0
  4048dc:	bl	404868 <ferror@plt+0x2188>
  4048e0:	add	w2, w0, #0x8, lsl #12
  4048e4:	mov	w1, #0xffff                	// #65535
  4048e8:	cmp	w2, w1
  4048ec:	b.ls	404918 <ferror@plt+0x2238>  // b.plast
  4048f0:	bl	402640 <__errno_location@plt>
  4048f4:	mov	w1, #0x22                  	// #34
  4048f8:	str	w1, [x0]
  4048fc:	adrp	x0, 418000 <ferror@plt+0x15920>
  404900:	adrp	x1, 406000 <ferror@plt+0x3920>
  404904:	mov	x3, x20
  404908:	mov	x2, x19
  40490c:	ldr	w0, [x0, #776]
  404910:	add	x1, x1, #0x43b
  404914:	bl	4026a0 <err@plt>
  404918:	ldp	x19, x20, [sp, #16]
  40491c:	ldp	x29, x30, [sp], #32
  404920:	ret
  404924:	mov	w2, #0xa                   	// #10
  404928:	b	404078 <ferror@plt+0x1998>
  40492c:	mov	w2, #0x10                  	// #16
  404930:	b	404078 <ferror@plt+0x1998>
  404934:	stp	x29, x30, [sp, #-64]!
  404938:	mov	x29, sp
  40493c:	stp	x19, x20, [sp, #16]
  404940:	mov	x19, x0
  404944:	str	x21, [sp, #32]
  404948:	mov	x21, x1
  40494c:	str	xzr, [sp, #56]
  404950:	bl	402640 <__errno_location@plt>
  404954:	str	wzr, [x0]
  404958:	mov	x20, x0
  40495c:	cbz	x19, 404994 <ferror@plt+0x22b4>
  404960:	ldrsb	w0, [x19]
  404964:	cbz	w0, 404994 <ferror@plt+0x22b4>
  404968:	mov	x0, x19
  40496c:	add	x1, sp, #0x38
  404970:	bl	4021e0 <strtod@plt>
  404974:	ldr	w0, [x20]
  404978:	cbnz	w0, 404994 <ferror@plt+0x22b4>
  40497c:	ldr	x0, [sp, #56]
  404980:	cmp	x0, x19
  404984:	b.eq	404994 <ferror@plt+0x22b4>  // b.none
  404988:	cbz	x0, 4049c0 <ferror@plt+0x22e0>
  40498c:	ldrsb	w0, [x0]
  404990:	cbz	w0, 4049c0 <ferror@plt+0x22e0>
  404994:	ldr	w1, [x20]
  404998:	adrp	x0, 418000 <ferror@plt+0x15920>
  40499c:	mov	x3, x19
  4049a0:	mov	x2, x21
  4049a4:	cmp	w1, #0x22
  4049a8:	ldr	w0, [x0, #776]
  4049ac:	adrp	x1, 406000 <ferror@plt+0x3920>
  4049b0:	add	x1, x1, #0x43b
  4049b4:	b.ne	4049bc <ferror@plt+0x22dc>  // b.any
  4049b8:	bl	4026a0 <err@plt>
  4049bc:	bl	402600 <errx@plt>
  4049c0:	ldp	x19, x20, [sp, #16]
  4049c4:	ldr	x21, [sp, #32]
  4049c8:	ldp	x29, x30, [sp], #64
  4049cc:	ret
  4049d0:	stp	x29, x30, [sp, #-64]!
  4049d4:	mov	x29, sp
  4049d8:	stp	x19, x20, [sp, #16]
  4049dc:	mov	x19, x0
  4049e0:	str	x21, [sp, #32]
  4049e4:	mov	x21, x1
  4049e8:	str	xzr, [sp, #56]
  4049ec:	bl	402640 <__errno_location@plt>
  4049f0:	str	wzr, [x0]
  4049f4:	mov	x20, x0
  4049f8:	cbz	x19, 404a34 <ferror@plt+0x2354>
  4049fc:	ldrsb	w0, [x19]
  404a00:	cbz	w0, 404a34 <ferror@plt+0x2354>
  404a04:	add	x1, sp, #0x38
  404a08:	mov	x0, x19
  404a0c:	mov	w2, #0xa                   	// #10
  404a10:	bl	4024b0 <strtol@plt>
  404a14:	ldr	w1, [x20]
  404a18:	cbnz	w1, 404a34 <ferror@plt+0x2354>
  404a1c:	ldr	x1, [sp, #56]
  404a20:	cmp	x1, x19
  404a24:	b.eq	404a34 <ferror@plt+0x2354>  // b.none
  404a28:	cbz	x1, 404a60 <ferror@plt+0x2380>
  404a2c:	ldrsb	w1, [x1]
  404a30:	cbz	w1, 404a60 <ferror@plt+0x2380>
  404a34:	ldr	w1, [x20]
  404a38:	adrp	x0, 418000 <ferror@plt+0x15920>
  404a3c:	mov	x3, x19
  404a40:	mov	x2, x21
  404a44:	cmp	w1, #0x22
  404a48:	ldr	w0, [x0, #776]
  404a4c:	adrp	x1, 406000 <ferror@plt+0x3920>
  404a50:	add	x1, x1, #0x43b
  404a54:	b.ne	404a5c <ferror@plt+0x237c>  // b.any
  404a58:	bl	4026a0 <err@plt>
  404a5c:	bl	402600 <errx@plt>
  404a60:	ldp	x19, x20, [sp, #16]
  404a64:	ldr	x21, [sp, #32]
  404a68:	ldp	x29, x30, [sp], #64
  404a6c:	ret
  404a70:	stp	x29, x30, [sp, #-64]!
  404a74:	mov	x29, sp
  404a78:	stp	x19, x20, [sp, #16]
  404a7c:	mov	x19, x0
  404a80:	str	x21, [sp, #32]
  404a84:	mov	x21, x1
  404a88:	str	xzr, [sp, #56]
  404a8c:	bl	402640 <__errno_location@plt>
  404a90:	str	wzr, [x0]
  404a94:	mov	x20, x0
  404a98:	cbz	x19, 404ad4 <ferror@plt+0x23f4>
  404a9c:	ldrsb	w0, [x19]
  404aa0:	cbz	w0, 404ad4 <ferror@plt+0x23f4>
  404aa4:	add	x1, sp, #0x38
  404aa8:	mov	x0, x19
  404aac:	mov	w2, #0xa                   	// #10
  404ab0:	bl	402130 <strtoul@plt>
  404ab4:	ldr	w1, [x20]
  404ab8:	cbnz	w1, 404ad4 <ferror@plt+0x23f4>
  404abc:	ldr	x1, [sp, #56]
  404ac0:	cmp	x1, x19
  404ac4:	b.eq	404ad4 <ferror@plt+0x23f4>  // b.none
  404ac8:	cbz	x1, 404b00 <ferror@plt+0x2420>
  404acc:	ldrsb	w1, [x1]
  404ad0:	cbz	w1, 404b00 <ferror@plt+0x2420>
  404ad4:	ldr	w1, [x20]
  404ad8:	adrp	x0, 418000 <ferror@plt+0x15920>
  404adc:	mov	x3, x19
  404ae0:	mov	x2, x21
  404ae4:	cmp	w1, #0x22
  404ae8:	ldr	w0, [x0, #776]
  404aec:	adrp	x1, 406000 <ferror@plt+0x3920>
  404af0:	add	x1, x1, #0x43b
  404af4:	b.ne	404afc <ferror@plt+0x241c>  // b.any
  404af8:	bl	4026a0 <err@plt>
  404afc:	bl	402600 <errx@plt>
  404b00:	ldp	x19, x20, [sp, #16]
  404b04:	ldr	x21, [sp, #32]
  404b08:	ldp	x29, x30, [sp], #64
  404b0c:	ret
  404b10:	stp	x29, x30, [sp, #-48]!
  404b14:	mov	x29, sp
  404b18:	stp	x19, x20, [sp, #16]
  404b1c:	mov	x19, x1
  404b20:	mov	x20, x0
  404b24:	add	x1, sp, #0x28
  404b28:	bl	4044f4 <ferror@plt+0x1e14>
  404b2c:	cbnz	w0, 404b40 <ferror@plt+0x2460>
  404b30:	ldp	x19, x20, [sp, #16]
  404b34:	ldr	x0, [sp, #40]
  404b38:	ldp	x29, x30, [sp], #48
  404b3c:	ret
  404b40:	bl	402640 <__errno_location@plt>
  404b44:	mov	x1, x0
  404b48:	adrp	x0, 418000 <ferror@plt+0x15920>
  404b4c:	mov	x3, x20
  404b50:	ldr	w2, [x1]
  404b54:	adrp	x1, 406000 <ferror@plt+0x3920>
  404b58:	ldr	w0, [x0, #776]
  404b5c:	cbz	w2, 404b6c <ferror@plt+0x248c>
  404b60:	mov	x2, x19
  404b64:	add	x1, x1, #0x43b
  404b68:	bl	4026a0 <err@plt>
  404b6c:	mov	x2, x19
  404b70:	add	x1, x1, #0x43b
  404b74:	bl	402600 <errx@plt>
  404b78:	stp	x29, x30, [sp, #-32]!
  404b7c:	mov	x29, sp
  404b80:	str	x19, [sp, #16]
  404b84:	mov	x19, x1
  404b88:	mov	x1, x2
  404b8c:	bl	404934 <ferror@plt+0x2254>
  404b90:	fcvtzs	d1, d0
  404b94:	mov	x0, #0x848000000000        	// #145685290680320
  404b98:	movk	x0, #0x412e, lsl #48
  404b9c:	str	d1, [x19]
  404ba0:	scvtf	d1, d1
  404ba4:	fsub	d0, d0, d1
  404ba8:	fmov	d1, x0
  404bac:	fmul	d0, d0, d1
  404bb0:	fcvtzs	d0, d0
  404bb4:	str	d0, [x19, #8]
  404bb8:	ldr	x19, [sp, #16]
  404bbc:	ldp	x29, x30, [sp], #32
  404bc0:	ret
  404bc4:	mov	w3, w0
  404bc8:	mov	x0, x1
  404bcc:	and	w1, w3, #0xf000
  404bd0:	cmp	w1, #0x4, lsl #12
  404bd4:	b.ne	404d04 <ferror@plt+0x2624>  // b.any
  404bd8:	mov	w1, #0x64                  	// #100
  404bdc:	mov	w2, #0x1                   	// #1
  404be0:	strb	w1, [x0]
  404be4:	and	x4, x2, #0xffff
  404be8:	add	w5, w2, #0x1
  404bec:	and	x5, x5, #0x3
  404bf0:	tst	x3, #0x100
  404bf4:	mov	w6, #0x2d                  	// #45
  404bf8:	mov	w1, #0x72                  	// #114
  404bfc:	csel	w1, w1, w6, ne  // ne = any
  404c00:	tst	x3, #0x80
  404c04:	strb	w1, [x0, x4]
  404c08:	mov	w1, #0x77                  	// #119
  404c0c:	csel	w1, w1, w6, ne  // ne = any
  404c10:	strb	w1, [x0, x5]
  404c14:	add	w4, w2, #0x2
  404c18:	and	w1, w3, #0x40
  404c1c:	and	w4, w4, #0xffff
  404c20:	tbz	w3, #11, 404d6c <ferror@plt+0x268c>
  404c24:	cmp	w1, #0x0
  404c28:	mov	w5, #0x53                  	// #83
  404c2c:	mov	w1, #0x73                  	// #115
  404c30:	csel	w1, w1, w5, ne  // ne = any
  404c34:	and	x4, x4, #0xffff
  404c38:	add	w5, w2, #0x3
  404c3c:	and	x5, x5, #0x7
  404c40:	tst	x3, #0x20
  404c44:	mov	w6, #0x2d                  	// #45
  404c48:	strb	w1, [x0, x4]
  404c4c:	add	w4, w2, #0x4
  404c50:	and	x4, x4, #0xf
  404c54:	mov	w1, #0x72                  	// #114
  404c58:	csel	w1, w1, w6, ne  // ne = any
  404c5c:	tst	x3, #0x10
  404c60:	strb	w1, [x0, x5]
  404c64:	mov	w1, #0x77                  	// #119
  404c68:	csel	w1, w1, w6, ne  // ne = any
  404c6c:	strb	w1, [x0, x4]
  404c70:	add	w5, w2, #0x5
  404c74:	and	w1, w3, #0x8
  404c78:	and	w5, w5, #0xffff
  404c7c:	tbz	w3, #10, 404d7c <ferror@plt+0x269c>
  404c80:	cmp	w1, #0x0
  404c84:	mov	w4, #0x53                  	// #83
  404c88:	mov	w1, #0x73                  	// #115
  404c8c:	csel	w1, w1, w4, ne  // ne = any
  404c90:	and	x5, x5, #0xffff
  404c94:	add	w4, w2, #0x6
  404c98:	and	x4, x4, #0xf
  404c9c:	tst	x3, #0x4
  404ca0:	mov	w6, #0x2d                  	// #45
  404ca4:	strb	w1, [x0, x5]
  404ca8:	add	w5, w2, #0x7
  404cac:	and	x5, x5, #0xf
  404cb0:	mov	w1, #0x72                  	// #114
  404cb4:	csel	w1, w1, w6, ne  // ne = any
  404cb8:	tst	x3, #0x2
  404cbc:	strb	w1, [x0, x4]
  404cc0:	mov	w1, #0x77                  	// #119
  404cc4:	csel	w1, w1, w6, ne  // ne = any
  404cc8:	strb	w1, [x0, x5]
  404ccc:	add	w4, w2, #0x8
  404cd0:	and	w1, w3, #0x1
  404cd4:	and	w4, w4, #0xffff
  404cd8:	tbz	w3, #9, 404d8c <ferror@plt+0x26ac>
  404cdc:	cmp	w1, #0x0
  404ce0:	mov	w3, #0x54                  	// #84
  404ce4:	mov	w1, #0x74                  	// #116
  404ce8:	csel	w1, w1, w3, ne  // ne = any
  404cec:	and	x3, x4, #0xffff
  404cf0:	add	w2, w2, #0x9
  404cf4:	and	x2, x2, #0xffff
  404cf8:	strb	w1, [x0, x3]
  404cfc:	strb	wzr, [x0, x2]
  404d00:	ret
  404d04:	cmp	w1, #0xa, lsl #12
  404d08:	b.ne	404d14 <ferror@plt+0x2634>  // b.any
  404d0c:	mov	w1, #0x6c                  	// #108
  404d10:	b	404bdc <ferror@plt+0x24fc>
  404d14:	cmp	w1, #0x2, lsl #12
  404d18:	b.ne	404d24 <ferror@plt+0x2644>  // b.any
  404d1c:	mov	w1, #0x63                  	// #99
  404d20:	b	404bdc <ferror@plt+0x24fc>
  404d24:	cmp	w1, #0x6, lsl #12
  404d28:	b.ne	404d34 <ferror@plt+0x2654>  // b.any
  404d2c:	mov	w1, #0x62                  	// #98
  404d30:	b	404bdc <ferror@plt+0x24fc>
  404d34:	cmp	w1, #0xc, lsl #12
  404d38:	b.ne	404d44 <ferror@plt+0x2664>  // b.any
  404d3c:	mov	w1, #0x73                  	// #115
  404d40:	b	404bdc <ferror@plt+0x24fc>
  404d44:	cmp	w1, #0x1, lsl #12
  404d48:	b.ne	404d54 <ferror@plt+0x2674>  // b.any
  404d4c:	mov	w1, #0x70                  	// #112
  404d50:	b	404bdc <ferror@plt+0x24fc>
  404d54:	cmp	w1, #0x8, lsl #12
  404d58:	b.ne	404d64 <ferror@plt+0x2684>  // b.any
  404d5c:	mov	w1, #0x2d                  	// #45
  404d60:	b	404bdc <ferror@plt+0x24fc>
  404d64:	mov	w2, #0x0                   	// #0
  404d68:	b	404be4 <ferror@plt+0x2504>
  404d6c:	cmp	w1, #0x0
  404d70:	mov	w1, #0x78                  	// #120
  404d74:	csel	w1, w1, w6, ne  // ne = any
  404d78:	b	404c34 <ferror@plt+0x2554>
  404d7c:	cmp	w1, #0x0
  404d80:	mov	w1, #0x78                  	// #120
  404d84:	csel	w1, w1, w6, ne  // ne = any
  404d88:	b	404c90 <ferror@plt+0x25b0>
  404d8c:	cmp	w1, #0x0
  404d90:	mov	w1, #0x78                  	// #120
  404d94:	csel	w1, w1, w6, ne  // ne = any
  404d98:	b	404cec <ferror@plt+0x260c>
  404d9c:	stp	x29, x30, [sp, #-96]!
  404da0:	mov	x29, sp
  404da4:	stp	x19, x20, [sp, #16]
  404da8:	stp	x21, x22, [sp, #32]
  404dac:	add	x21, sp, #0x38
  404db0:	tbz	w0, #1, 404ec4 <ferror@plt+0x27e4>
  404db4:	add	x4, x21, #0x1
  404db8:	mov	w2, #0x20                  	// #32
  404dbc:	strb	w2, [sp, #56]
  404dc0:	mov	w2, #0xa                   	// #10
  404dc4:	mov	x3, #0x1                   	// #1
  404dc8:	lsl	x5, x3, x2
  404dcc:	cmp	x1, x5
  404dd0:	b.cc	404de0 <ferror@plt+0x2700>  // b.lo, b.ul, b.last
  404dd4:	add	w2, w2, #0xa
  404dd8:	cmp	w2, #0x46
  404ddc:	b.ne	404dc8 <ferror@plt+0x26e8>  // b.any
  404de0:	subs	w5, w2, #0xa
  404de4:	b.eq	404ecc <ferror@plt+0x27ec>  // b.none
  404de8:	mov	w3, #0xa                   	// #10
  404dec:	udiv	w3, w5, w3
  404df0:	sxtw	x3, w3
  404df4:	adrp	x6, 406000 <ferror@plt+0x3920>
  404df8:	add	x6, x6, #0x456
  404dfc:	ldrsb	w6, [x3, x6]
  404e00:	cbz	w5, 404ed4 <ferror@plt+0x27f4>
  404e04:	mov	x19, #0xffffffffffffffff    	// #-1
  404e08:	lsr	x20, x1, x5
  404e0c:	lsl	x19, x19, x5
  404e10:	bic	x1, x1, x19
  404e14:	mov	x3, x4
  404e18:	strb	w6, [x3], #1
  404e1c:	tbz	w0, #0, 404e34 <ferror@plt+0x2754>
  404e20:	cmp	w6, #0x42
  404e24:	b.eq	404e34 <ferror@plt+0x2754>  // b.none
  404e28:	add	x3, x4, #0x3
  404e2c:	mov	w5, #0x4269                	// #17001
  404e30:	sturh	w5, [x4, #1]
  404e34:	strb	wzr, [x3]
  404e38:	add	x22, sp, #0x40
  404e3c:	cbz	x1, 404ef8 <ferror@plt+0x2818>
  404e40:	sub	w2, w2, #0x14
  404e44:	lsr	x1, x1, x2
  404e48:	tbz	w0, #2, 404ee0 <ferror@plt+0x2800>
  404e4c:	add	x1, x1, #0x5
  404e50:	mov	x0, #0xa                   	// #10
  404e54:	udiv	x19, x1, x0
  404e58:	udiv	x1, x19, x0
  404e5c:	msub	x0, x1, x0, x19
  404e60:	cmp	x0, #0x0
  404e64:	csel	x19, x19, x1, ne  // ne = any
  404e68:	cbz	x19, 404ef8 <ferror@plt+0x2818>
  404e6c:	bl	4022c0 <localeconv@plt>
  404e70:	cbz	x0, 404e84 <ferror@plt+0x27a4>
  404e74:	ldr	x4, [x0]
  404e78:	cbz	x4, 404e84 <ferror@plt+0x27a4>
  404e7c:	ldrsb	w1, [x4]
  404e80:	cbnz	w1, 404e8c <ferror@plt+0x27ac>
  404e84:	adrp	x0, 405000 <ferror@plt+0x2920>
  404e88:	add	x4, x0, #0x9f0
  404e8c:	adrp	x2, 406000 <ferror@plt+0x3920>
  404e90:	mov	x6, x21
  404e94:	mov	x5, x19
  404e98:	mov	w3, w20
  404e9c:	add	x2, x2, #0x45e
  404ea0:	mov	x0, x22
  404ea4:	mov	x1, #0x20                  	// #32
  404ea8:	bl	4022b0 <snprintf@plt>
  404eac:	mov	x0, x22
  404eb0:	bl	4023b0 <strdup@plt>
  404eb4:	ldp	x19, x20, [sp, #16]
  404eb8:	ldp	x21, x22, [sp, #32]
  404ebc:	ldp	x29, x30, [sp], #96
  404ec0:	ret
  404ec4:	mov	x4, x21
  404ec8:	b	404dc0 <ferror@plt+0x26e0>
  404ecc:	mov	x3, #0x0                   	// #0
  404ed0:	b	404df4 <ferror@plt+0x2714>
  404ed4:	mov	w20, w1
  404ed8:	mov	x1, #0x0                   	// #0
  404edc:	b	404e14 <ferror@plt+0x2734>
  404ee0:	add	x1, x1, #0x32
  404ee4:	mov	x19, #0x64                  	// #100
  404ee8:	udiv	x19, x1, x19
  404eec:	cmp	x19, #0xa
  404ef0:	b.ne	404e68 <ferror@plt+0x2788>  // b.any
  404ef4:	add	w20, w20, #0x1
  404ef8:	mov	x4, x21
  404efc:	mov	w3, w20
  404f00:	mov	x0, x22
  404f04:	adrp	x2, 406000 <ferror@plt+0x3920>
  404f08:	mov	x1, #0x20                  	// #32
  404f0c:	add	x2, x2, #0x468
  404f10:	bl	4022b0 <snprintf@plt>
  404f14:	b	404eac <ferror@plt+0x27cc>
  404f18:	cbnz	x0, 404f3c <ferror@plt+0x285c>
  404f1c:	mov	w0, #0xffffffff            	// #-1
  404f20:	ret
  404f24:	mov	w0, #0xffffffff            	// #-1
  404f28:	ldp	x19, x20, [sp, #16]
  404f2c:	ldp	x21, x22, [sp, #32]
  404f30:	ldp	x23, x24, [sp, #48]
  404f34:	ldp	x29, x30, [sp], #64
  404f38:	ret
  404f3c:	stp	x29, x30, [sp, #-64]!
  404f40:	mov	x29, sp
  404f44:	stp	x19, x20, [sp, #16]
  404f48:	mov	x19, x0
  404f4c:	stp	x21, x22, [sp, #32]
  404f50:	stp	x23, x24, [sp, #48]
  404f54:	ldrsb	w0, [x0]
  404f58:	cbz	w0, 404f24 <ferror@plt+0x2844>
  404f5c:	cmp	x1, #0x0
  404f60:	mov	x22, x1
  404f64:	mov	x23, x2
  404f68:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  404f6c:	b.eq	404f24 <ferror@plt+0x2844>  // b.none
  404f70:	mov	x24, x3
  404f74:	cbz	x3, 404f24 <ferror@plt+0x2844>
  404f78:	mov	x0, #0x0                   	// #0
  404f7c:	mov	x20, #0x0                   	// #0
  404f80:	ldrsb	w1, [x19]
  404f84:	cbnz	w1, 404f90 <ferror@plt+0x28b0>
  404f88:	mov	x0, x20
  404f8c:	b	404f28 <ferror@plt+0x2848>
  404f90:	cmp	x23, x20
  404f94:	b.ls	404ff8 <ferror@plt+0x2918>  // b.plast
  404f98:	cmp	x0, #0x0
  404f9c:	csel	x0, x0, x19, ne  // ne = any
  404fa0:	cmp	w1, #0x2c
  404fa4:	ldrsb	w1, [x19, #1]
  404fa8:	csel	x21, x19, xzr, eq  // eq = none
  404fac:	cbnz	w1, 404fec <ferror@plt+0x290c>
  404fb0:	add	x21, x19, #0x1
  404fb4:	cmp	x0, x21
  404fb8:	b.cs	404f24 <ferror@plt+0x2844>  // b.hs, b.nlast
  404fbc:	sub	x1, x21, x0
  404fc0:	blr	x24
  404fc4:	mov	w1, w0
  404fc8:	cmn	w0, #0x1
  404fcc:	b.eq	404f24 <ferror@plt+0x2844>  // b.none
  404fd0:	str	w1, [x22, x20, lsl #2]
  404fd4:	add	x0, x20, #0x1
  404fd8:	ldrsb	w1, [x21]
  404fdc:	cbz	w1, 404f28 <ferror@plt+0x2848>
  404fe0:	mov	x20, x0
  404fe4:	mov	x0, #0x0                   	// #0
  404fe8:	b	404ff0 <ferror@plt+0x2910>
  404fec:	cbnz	x21, 404fb4 <ferror@plt+0x28d4>
  404ff0:	add	x19, x19, #0x1
  404ff4:	b	404f80 <ferror@plt+0x28a0>
  404ff8:	mov	w0, #0xfffffffe            	// #-2
  404ffc:	b	404f28 <ferror@plt+0x2848>
  405000:	cbz	x0, 405074 <ferror@plt+0x2994>
  405004:	stp	x29, x30, [sp, #-32]!
  405008:	mov	x29, sp
  40500c:	str	x19, [sp, #16]
  405010:	mov	x19, x3
  405014:	mov	x3, x4
  405018:	ldrsb	w4, [x0]
  40501c:	cbz	w4, 40507c <ferror@plt+0x299c>
  405020:	cbz	x19, 40507c <ferror@plt+0x299c>
  405024:	ldr	x5, [x19]
  405028:	cmp	x5, x2
  40502c:	b.hi	40507c <ferror@plt+0x299c>  // b.pmore
  405030:	cmp	w4, #0x2b
  405034:	b.ne	40506c <ferror@plt+0x298c>  // b.any
  405038:	add	x0, x0, #0x1
  40503c:	ldr	x4, [x19]
  405040:	sub	x2, x2, x4
  405044:	add	x1, x1, x4, lsl #2
  405048:	bl	404f18 <ferror@plt+0x2838>
  40504c:	cmp	w0, #0x0
  405050:	b.le	405060 <ferror@plt+0x2980>
  405054:	ldr	x1, [x19]
  405058:	add	x1, x1, w0, sxtw
  40505c:	str	x1, [x19]
  405060:	ldr	x19, [sp, #16]
  405064:	ldp	x29, x30, [sp], #32
  405068:	ret
  40506c:	str	xzr, [x19]
  405070:	b	40503c <ferror@plt+0x295c>
  405074:	mov	w0, #0xffffffff            	// #-1
  405078:	ret
  40507c:	mov	w0, #0xffffffff            	// #-1
  405080:	b	405060 <ferror@plt+0x2980>
  405084:	cmp	x0, #0x0
  405088:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40508c:	b.eq	405144 <ferror@plt+0x2a64>  // b.none
  405090:	stp	x29, x30, [sp, #-64]!
  405094:	mov	x29, sp
  405098:	stp	x19, x20, [sp, #16]
  40509c:	mov	x20, x1
  4050a0:	stp	x21, x22, [sp, #32]
  4050a4:	str	x23, [sp, #48]
  4050a8:	cbz	x1, 40514c <ferror@plt+0x2a6c>
  4050ac:	mov	x22, x2
  4050b0:	mov	x19, x0
  4050b4:	mov	w23, #0x1                   	// #1
  4050b8:	mov	x0, #0x0                   	// #0
  4050bc:	ldrsb	w1, [x19]
  4050c0:	cbz	w1, 405118 <ferror@plt+0x2a38>
  4050c4:	cmp	x0, #0x0
  4050c8:	csel	x0, x0, x19, ne  // ne = any
  4050cc:	cmp	w1, #0x2c
  4050d0:	ldrsb	w1, [x19, #1]
  4050d4:	csel	x21, x19, xzr, eq  // eq = none
  4050d8:	cbnz	w1, 405130 <ferror@plt+0x2a50>
  4050dc:	add	x21, x19, #0x1
  4050e0:	cmp	x0, x21
  4050e4:	b.cs	405154 <ferror@plt+0x2a74>  // b.hs, b.nlast
  4050e8:	sub	x1, x21, x0
  4050ec:	blr	x22
  4050f0:	tbnz	w0, #31, 40511c <ferror@plt+0x2a3c>
  4050f4:	asr	w1, w0, #3
  4050f8:	and	w3, w0, #0x7
  4050fc:	sxtw	x1, w1
  405100:	lsl	w3, w23, w3
  405104:	ldrb	w0, [x20, x1]
  405108:	orr	w3, w3, w0
  40510c:	strb	w3, [x20, x1]
  405110:	ldrsb	w0, [x21]
  405114:	cbnz	w0, 40513c <ferror@plt+0x2a5c>
  405118:	mov	w0, #0x0                   	// #0
  40511c:	ldp	x19, x20, [sp, #16]
  405120:	ldp	x21, x22, [sp, #32]
  405124:	ldr	x23, [sp, #48]
  405128:	ldp	x29, x30, [sp], #64
  40512c:	ret
  405130:	cbnz	x21, 4050e0 <ferror@plt+0x2a00>
  405134:	add	x19, x19, #0x1
  405138:	b	4050bc <ferror@plt+0x29dc>
  40513c:	mov	x0, #0x0                   	// #0
  405140:	b	405134 <ferror@plt+0x2a54>
  405144:	mov	w0, #0xffffffea            	// #-22
  405148:	ret
  40514c:	mov	w0, #0xffffffea            	// #-22
  405150:	b	40511c <ferror@plt+0x2a3c>
  405154:	mov	w0, #0xffffffff            	// #-1
  405158:	b	40511c <ferror@plt+0x2a3c>
  40515c:	cmp	x0, #0x0
  405160:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405164:	b.eq	405200 <ferror@plt+0x2b20>  // b.none
  405168:	stp	x29, x30, [sp, #-48]!
  40516c:	mov	x29, sp
  405170:	stp	x19, x20, [sp, #16]
  405174:	mov	x20, x1
  405178:	stp	x21, x22, [sp, #32]
  40517c:	cbz	x1, 405208 <ferror@plt+0x2b28>
  405180:	mov	x22, x2
  405184:	mov	x19, x0
  405188:	mov	x0, #0x0                   	// #0
  40518c:	ldrsb	w1, [x19]
  405190:	cbz	w1, 4051d8 <ferror@plt+0x2af8>
  405194:	cmp	x0, #0x0
  405198:	csel	x0, x0, x19, ne  // ne = any
  40519c:	cmp	w1, #0x2c
  4051a0:	ldrsb	w1, [x19, #1]
  4051a4:	csel	x21, x19, xzr, eq  // eq = none
  4051a8:	cbnz	w1, 4051ec <ferror@plt+0x2b0c>
  4051ac:	add	x21, x19, #0x1
  4051b0:	cmp	x0, x21
  4051b4:	b.cs	405210 <ferror@plt+0x2b30>  // b.hs, b.nlast
  4051b8:	sub	x1, x21, x0
  4051bc:	blr	x22
  4051c0:	tbnz	x0, #63, 4051dc <ferror@plt+0x2afc>
  4051c4:	ldr	x1, [x20]
  4051c8:	orr	x0, x1, x0
  4051cc:	str	x0, [x20]
  4051d0:	ldrsb	w0, [x21]
  4051d4:	cbnz	w0, 4051f8 <ferror@plt+0x2b18>
  4051d8:	mov	w0, #0x0                   	// #0
  4051dc:	ldp	x19, x20, [sp, #16]
  4051e0:	ldp	x21, x22, [sp, #32]
  4051e4:	ldp	x29, x30, [sp], #48
  4051e8:	ret
  4051ec:	cbnz	x21, 4051b0 <ferror@plt+0x2ad0>
  4051f0:	add	x19, x19, #0x1
  4051f4:	b	40518c <ferror@plt+0x2aac>
  4051f8:	mov	x0, #0x0                   	// #0
  4051fc:	b	4051f0 <ferror@plt+0x2b10>
  405200:	mov	w0, #0xffffffea            	// #-22
  405204:	ret
  405208:	mov	w0, #0xffffffea            	// #-22
  40520c:	b	4051dc <ferror@plt+0x2afc>
  405210:	mov	w0, #0xffffffff            	// #-1
  405214:	b	4051dc <ferror@plt+0x2afc>
  405218:	stp	x29, x30, [sp, #-80]!
  40521c:	mov	x29, sp
  405220:	stp	x19, x20, [sp, #16]
  405224:	stp	x21, x22, [sp, #32]
  405228:	stp	x23, x24, [sp, #48]
  40522c:	str	xzr, [sp, #72]
  405230:	cbnz	x0, 40524c <ferror@plt+0x2b6c>
  405234:	mov	w0, #0x0                   	// #0
  405238:	ldp	x19, x20, [sp, #16]
  40523c:	ldp	x21, x22, [sp, #32]
  405240:	ldp	x23, x24, [sp, #48]
  405244:	ldp	x29, x30, [sp], #80
  405248:	ret
  40524c:	str	w3, [x1]
  405250:	mov	x19, x0
  405254:	str	w3, [x2]
  405258:	mov	x23, x1
  40525c:	mov	x21, x2
  405260:	mov	w22, w3
  405264:	bl	402640 <__errno_location@plt>
  405268:	str	wzr, [x0]
  40526c:	mov	x20, x0
  405270:	add	x24, sp, #0x48
  405274:	ldrsb	w0, [x19]
  405278:	cmp	w0, #0x3a
  40527c:	b.ne	4052c0 <ferror@plt+0x2be0>  // b.any
  405280:	add	x19, x19, #0x1
  405284:	mov	x1, x24
  405288:	mov	x0, x19
  40528c:	mov	w2, #0xa                   	// #10
  405290:	bl	4024b0 <strtol@plt>
  405294:	str	w0, [x21]
  405298:	ldr	w0, [x20]
  40529c:	cbnz	w0, 4052b8 <ferror@plt+0x2bd8>
  4052a0:	ldr	x0, [sp, #72]
  4052a4:	cbz	x0, 4052b8 <ferror@plt+0x2bd8>
  4052a8:	ldrsb	w1, [x0]
  4052ac:	cbnz	w1, 4052b8 <ferror@plt+0x2bd8>
  4052b0:	cmp	x0, x19
  4052b4:	b.ne	405234 <ferror@plt+0x2b54>  // b.any
  4052b8:	mov	w0, #0xffffffff            	// #-1
  4052bc:	b	405238 <ferror@plt+0x2b58>
  4052c0:	mov	x1, x24
  4052c4:	mov	x0, x19
  4052c8:	mov	w2, #0xa                   	// #10
  4052cc:	bl	4024b0 <strtol@plt>
  4052d0:	str	w0, [x23]
  4052d4:	str	w0, [x21]
  4052d8:	ldr	w0, [x20]
  4052dc:	cbnz	w0, 4052b8 <ferror@plt+0x2bd8>
  4052e0:	ldr	x4, [sp, #72]
  4052e4:	cbz	x4, 4052b8 <ferror@plt+0x2bd8>
  4052e8:	cmp	x4, x19
  4052ec:	b.eq	4052b8 <ferror@plt+0x2bd8>  // b.none
  4052f0:	ldrsb	w1, [x4]
  4052f4:	cmp	w1, #0x3a
  4052f8:	b.ne	40530c <ferror@plt+0x2c2c>  // b.any
  4052fc:	ldrsb	w1, [x4, #1]
  405300:	cbnz	w1, 405314 <ferror@plt+0x2c34>
  405304:	str	w22, [x21]
  405308:	b	405238 <ferror@plt+0x2b58>
  40530c:	cmp	w1, #0x2d
  405310:	b.ne	405234 <ferror@plt+0x2b54>  // b.any
  405314:	add	x19, x4, #0x1
  405318:	str	wzr, [x20]
  40531c:	str	xzr, [sp, #72]
  405320:	b	405284 <ferror@plt+0x2ba4>
  405324:	stp	x29, x30, [sp, #-80]!
  405328:	mov	x29, sp
  40532c:	stp	x19, x20, [sp, #16]
  405330:	mov	x19, x1
  405334:	stp	x21, x22, [sp, #32]
  405338:	add	x22, sp, #0x40
  40533c:	str	x23, [sp, #48]
  405340:	add	x23, sp, #0x48
  405344:	cmp	x0, #0x0
  405348:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  40534c:	b.ne	405358 <ferror@plt+0x2c78>  // b.any
  405350:	mov	w0, #0x0                   	// #0
  405354:	b	4053e0 <ferror@plt+0x2d00>
  405358:	mov	x1, x22
  40535c:	bl	403f98 <ferror@plt+0x18b8>
  405360:	mov	x1, x23
  405364:	mov	x20, x0
  405368:	mov	x0, x19
  40536c:	bl	403f98 <ferror@plt+0x18b8>
  405370:	mov	x19, x0
  405374:	ldp	x21, x0, [sp, #64]
  405378:	adds	x1, x21, x0
  40537c:	b.eq	4053dc <ferror@plt+0x2cfc>  // b.none
  405380:	cmp	x1, #0x1
  405384:	b.ne	4053a8 <ferror@plt+0x2cc8>  // b.any
  405388:	cbz	x20, 405398 <ferror@plt+0x2cb8>
  40538c:	ldrsb	w1, [x20]
  405390:	cmp	w1, #0x2f
  405394:	b.eq	4053dc <ferror@plt+0x2cfc>  // b.none
  405398:	cbz	x19, 405350 <ferror@plt+0x2c70>
  40539c:	ldrsb	w1, [x19]
  4053a0:	cmp	w1, #0x2f
  4053a4:	b.eq	4053dc <ferror@plt+0x2cfc>  // b.none
  4053a8:	cmp	x20, #0x0
  4053ac:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  4053b0:	b.eq	405350 <ferror@plt+0x2c70>  // b.none
  4053b4:	cmp	x21, x0
  4053b8:	b.ne	405350 <ferror@plt+0x2c70>  // b.any
  4053bc:	mov	x2, x21
  4053c0:	mov	x1, x19
  4053c4:	mov	x0, x20
  4053c8:	bl	402320 <strncmp@plt>
  4053cc:	cbnz	w0, 405350 <ferror@plt+0x2c70>
  4053d0:	add	x0, x20, x21
  4053d4:	add	x19, x19, x21
  4053d8:	b	405344 <ferror@plt+0x2c64>
  4053dc:	mov	w0, #0x1                   	// #1
  4053e0:	ldp	x19, x20, [sp, #16]
  4053e4:	ldp	x21, x22, [sp, #32]
  4053e8:	ldr	x23, [sp, #48]
  4053ec:	ldp	x29, x30, [sp], #80
  4053f0:	ret
  4053f4:	stp	x29, x30, [sp, #-64]!
  4053f8:	mov	x29, sp
  4053fc:	stp	x19, x20, [sp, #16]
  405400:	stp	x21, x22, [sp, #32]
  405404:	mov	x21, x1
  405408:	orr	x1, x0, x1
  40540c:	stp	x23, x24, [sp, #48]
  405410:	cbnz	x1, 405430 <ferror@plt+0x2d50>
  405414:	adrp	x0, 405000 <ferror@plt+0x2920>
  405418:	add	x0, x0, #0xd2b
  40541c:	ldp	x19, x20, [sp, #16]
  405420:	ldp	x21, x22, [sp, #32]
  405424:	ldp	x23, x24, [sp, #48]
  405428:	ldp	x29, x30, [sp], #64
  40542c:	b	4023b0 <strdup@plt>
  405430:	mov	x23, x0
  405434:	mov	x22, x2
  405438:	cbnz	x0, 405458 <ferror@plt+0x2d78>
  40543c:	mov	x0, x21
  405440:	mov	x1, x2
  405444:	ldp	x19, x20, [sp, #16]
  405448:	ldp	x21, x22, [sp, #32]
  40544c:	ldp	x23, x24, [sp, #48]
  405450:	ldp	x29, x30, [sp], #64
  405454:	b	402540 <strndup@plt>
  405458:	cbz	x21, 40541c <ferror@plt+0x2d3c>
  40545c:	bl	402140 <strlen@plt>
  405460:	mov	x20, x0
  405464:	mvn	x0, x0
  405468:	cmp	x22, x0
  40546c:	b.hi	4054bc <ferror@plt+0x2ddc>  // b.pmore
  405470:	add	x24, x22, x20
  405474:	add	x0, x24, #0x1
  405478:	bl	402300 <malloc@plt>
  40547c:	mov	x19, x0
  405480:	cbz	x0, 4054a4 <ferror@plt+0x2dc4>
  405484:	mov	x2, x20
  405488:	mov	x1, x23
  40548c:	bl	402100 <memcpy@plt>
  405490:	mov	x2, x22
  405494:	mov	x1, x21
  405498:	add	x0, x19, x20
  40549c:	bl	402100 <memcpy@plt>
  4054a0:	strb	wzr, [x19, x24]
  4054a4:	mov	x0, x19
  4054a8:	ldp	x19, x20, [sp, #16]
  4054ac:	ldp	x21, x22, [sp, #32]
  4054b0:	ldp	x23, x24, [sp, #48]
  4054b4:	ldp	x29, x30, [sp], #64
  4054b8:	ret
  4054bc:	mov	x19, #0x0                   	// #0
  4054c0:	b	4054a4 <ferror@plt+0x2dc4>
  4054c4:	stp	x29, x30, [sp, #-32]!
  4054c8:	mov	x29, sp
  4054cc:	stp	x19, x20, [sp, #16]
  4054d0:	mov	x20, x0
  4054d4:	mov	x19, x1
  4054d8:	cbz	x1, 4054fc <ferror@plt+0x2e1c>
  4054dc:	mov	x0, x1
  4054e0:	bl	402140 <strlen@plt>
  4054e4:	mov	x2, x0
  4054e8:	mov	x1, x19
  4054ec:	mov	x0, x20
  4054f0:	ldp	x19, x20, [sp, #16]
  4054f4:	ldp	x29, x30, [sp], #32
  4054f8:	b	4053f4 <ferror@plt+0x2d14>
  4054fc:	mov	x2, #0x0                   	// #0
  405500:	b	4054e8 <ferror@plt+0x2e08>
  405504:	stp	x29, x30, [sp, #-288]!
  405508:	mov	x29, sp
  40550c:	str	x19, [sp, #16]
  405510:	mov	x19, x0
  405514:	add	x0, sp, #0x120
  405518:	stp	x0, x0, [sp, #80]
  40551c:	add	x0, sp, #0xf0
  405520:	str	x0, [sp, #96]
  405524:	mov	w0, #0xffffffd0            	// #-48
  405528:	str	w0, [sp, #104]
  40552c:	mov	w0, #0xffffff80            	// #-128
  405530:	str	w0, [sp, #108]
  405534:	add	x0, sp, #0x48
  405538:	stp	x2, x3, [sp, #240]
  40553c:	ldp	x2, x3, [sp, #80]
  405540:	stp	x2, x3, [sp, #32]
  405544:	ldp	x2, x3, [sp, #96]
  405548:	stp	x2, x3, [sp, #48]
  40554c:	add	x2, sp, #0x20
  405550:	str	q0, [sp, #112]
  405554:	str	q1, [sp, #128]
  405558:	str	q2, [sp, #144]
  40555c:	str	q3, [sp, #160]
  405560:	str	q4, [sp, #176]
  405564:	str	q5, [sp, #192]
  405568:	str	q6, [sp, #208]
  40556c:	str	q7, [sp, #224]
  405570:	stp	x4, x5, [sp, #256]
  405574:	stp	x6, x7, [sp, #272]
  405578:	bl	402530 <vasprintf@plt>
  40557c:	tbnz	w0, #31, 4055ac <ferror@plt+0x2ecc>
  405580:	ldr	x1, [sp, #72]
  405584:	sxtw	x2, w0
  405588:	mov	x0, x19
  40558c:	bl	4053f4 <ferror@plt+0x2d14>
  405590:	mov	x19, x0
  405594:	ldr	x0, [sp, #72]
  405598:	bl	4024f0 <free@plt>
  40559c:	mov	x0, x19
  4055a0:	ldr	x19, [sp, #16]
  4055a4:	ldp	x29, x30, [sp], #288
  4055a8:	ret
  4055ac:	mov	x19, #0x0                   	// #0
  4055b0:	b	40559c <ferror@plt+0x2ebc>
  4055b4:	stp	x29, x30, [sp, #-80]!
  4055b8:	mov	x29, sp
  4055bc:	stp	x23, x24, [sp, #48]
  4055c0:	ldr	x23, [x0]
  4055c4:	stp	x19, x20, [sp, #16]
  4055c8:	mov	x20, x0
  4055cc:	stp	x21, x22, [sp, #32]
  4055d0:	ldrsb	w0, [x23]
  4055d4:	cbz	w0, 405600 <ferror@plt+0x2f20>
  4055d8:	mov	x0, x23
  4055dc:	mov	x22, x1
  4055e0:	mov	x21, x2
  4055e4:	mov	w24, w3
  4055e8:	mov	x1, x2
  4055ec:	bl	402550 <strspn@plt>
  4055f0:	add	x19, x23, x0
  4055f4:	ldrsb	w23, [x23, x0]
  4055f8:	cbnz	w23, 405608 <ferror@plt+0x2f28>
  4055fc:	str	x19, [x20]
  405600:	mov	x19, #0x0                   	// #0
  405604:	b	405674 <ferror@plt+0x2f94>
  405608:	cbz	w24, 4056bc <ferror@plt+0x2fdc>
  40560c:	adrp	x0, 406000 <ferror@plt+0x3920>
  405610:	mov	w1, w23
  405614:	add	x0, x0, #0x46d
  405618:	bl	402560 <strchr@plt>
  40561c:	cbz	x0, 40568c <ferror@plt+0x2fac>
  405620:	add	x1, sp, #0x48
  405624:	add	x24, x19, #0x1
  405628:	mov	x0, x24
  40562c:	strb	w23, [sp, #72]
  405630:	strb	wzr, [sp, #73]
  405634:	bl	404000 <ferror@plt+0x1920>
  405638:	add	x1, x19, x0
  40563c:	str	x0, [x22]
  405640:	ldrsb	w1, [x1, #1]
  405644:	cbz	w1, 4055fc <ferror@plt+0x2f1c>
  405648:	cmp	w23, w1
  40564c:	b.ne	4055fc <ferror@plt+0x2f1c>  // b.any
  405650:	add	x0, x0, #0x2
  405654:	add	x22, x19, x0
  405658:	ldrsb	w1, [x19, x0]
  40565c:	cbz	w1, 40566c <ferror@plt+0x2f8c>
  405660:	mov	x0, x21
  405664:	bl	402560 <strchr@plt>
  405668:	cbz	x0, 4055fc <ferror@plt+0x2f1c>
  40566c:	mov	x19, x24
  405670:	str	x22, [x20]
  405674:	mov	x0, x19
  405678:	ldp	x19, x20, [sp, #16]
  40567c:	ldp	x21, x22, [sp, #32]
  405680:	ldp	x23, x24, [sp, #48]
  405684:	ldp	x29, x30, [sp], #80
  405688:	ret
  40568c:	mov	x1, x21
  405690:	mov	x0, x19
  405694:	bl	404000 <ferror@plt+0x1920>
  405698:	str	x0, [x22]
  40569c:	add	x22, x19, x0
  4056a0:	ldrsb	w1, [x19, x0]
  4056a4:	cbz	w1, 4056b4 <ferror@plt+0x2fd4>
  4056a8:	mov	x0, x21
  4056ac:	bl	402560 <strchr@plt>
  4056b0:	cbz	x0, 4055fc <ferror@plt+0x2f1c>
  4056b4:	str	x22, [x20]
  4056b8:	b	405674 <ferror@plt+0x2f94>
  4056bc:	mov	x1, x21
  4056c0:	mov	x0, x19
  4056c4:	bl	402610 <strcspn@plt>
  4056c8:	str	x0, [x22]
  4056cc:	add	x0, x19, x0
  4056d0:	str	x0, [x20]
  4056d4:	b	405674 <ferror@plt+0x2f94>
  4056d8:	stp	x29, x30, [sp, #-32]!
  4056dc:	mov	x29, sp
  4056e0:	str	x19, [sp, #16]
  4056e4:	mov	x19, x0
  4056e8:	mov	x0, x19
  4056ec:	bl	402350 <fgetc@plt>
  4056f0:	cmn	w0, #0x1
  4056f4:	b.eq	405710 <ferror@plt+0x3030>  // b.none
  4056f8:	cmp	w0, #0xa
  4056fc:	b.ne	4056e8 <ferror@plt+0x3008>  // b.any
  405700:	mov	w0, #0x0                   	// #0
  405704:	ldr	x19, [sp, #16]
  405708:	ldp	x29, x30, [sp], #32
  40570c:	ret
  405710:	mov	w0, #0x1                   	// #1
  405714:	b	405704 <ferror@plt+0x3024>
  405718:	stp	x29, x30, [sp, #-64]!
  40571c:	mov	x29, sp
  405720:	stp	x19, x20, [sp, #16]
  405724:	adrp	x20, 417000 <ferror@plt+0x14920>
  405728:	add	x20, x20, #0xdd0
  40572c:	stp	x21, x22, [sp, #32]
  405730:	adrp	x21, 417000 <ferror@plt+0x14920>
  405734:	add	x21, x21, #0xdc8
  405738:	sub	x20, x20, x21
  40573c:	mov	w22, w0
  405740:	stp	x23, x24, [sp, #48]
  405744:	mov	x23, x1
  405748:	mov	x24, x2
  40574c:	bl	4020c8 <memcpy@plt-0x38>
  405750:	cmp	xzr, x20, asr #3
  405754:	b.eq	405780 <ferror@plt+0x30a0>  // b.none
  405758:	asr	x20, x20, #3
  40575c:	mov	x19, #0x0                   	// #0
  405760:	ldr	x3, [x21, x19, lsl #3]
  405764:	mov	x2, x24
  405768:	add	x19, x19, #0x1
  40576c:	mov	x1, x23
  405770:	mov	w0, w22
  405774:	blr	x3
  405778:	cmp	x20, x19
  40577c:	b.ne	405760 <ferror@plt+0x3080>  // b.any
  405780:	ldp	x19, x20, [sp, #16]
  405784:	ldp	x21, x22, [sp, #32]
  405788:	ldp	x23, x24, [sp, #48]
  40578c:	ldp	x29, x30, [sp], #64
  405790:	ret
  405794:	nop
  405798:	ret
  40579c:	nop
  4057a0:	adrp	x2, 418000 <ferror@plt+0x15920>
  4057a4:	mov	x1, #0x0                   	// #0
  4057a8:	ldr	x2, [x2, #768]
  4057ac:	b	402250 <__cxa_atexit@plt>
  4057b0:	mov	x2, x1
  4057b4:	mov	w1, w0
  4057b8:	mov	w0, #0x0                   	// #0
  4057bc:	b	4025e0 <__fxstat@plt>

Disassembly of section .fini:

00000000004057c0 <.fini>:
  4057c0:	stp	x29, x30, [sp, #-16]!
  4057c4:	mov	x29, sp
  4057c8:	ldp	x29, x30, [sp], #16
  4057cc:	ret
