// Seed: 1508260096
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always begin : LABEL_0
    if (1) begin : LABEL_0
      if (1) begin : LABEL_0
        id_3 = id_4;
      end else begin : LABEL_0
        id_3 <= 1;
      end
    end else begin : LABEL_0
      id_3 <= 1;
    end
  end
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  reg  id_12;
  wire id_13;
  wire id_14;
  assign id_11 = id_6;
  wire id_15;
  id_16(
      .id_0(1), .id_1(id_6 * 1 * 1 * id_6 * id_5 - id_6)
  );
  initial begin : LABEL_0
    id_12 <= 1'd0;
  end
  assign id_10[1 : 1] = 1 + 1;
  wire id_17;
  assign id_13 = id_14;
  wire id_18;
  wire id_19;
  wire id_20;
  wire id_21, id_22;
  module_0 modCall_1 (
      id_20,
      id_17,
      id_12,
      id_12
  );
  wire id_23;
endmodule
