/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [13:0] _06_;
  wire [3:0] _07_;
  wire [20:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [14:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = !(in_data[9] ? in_data[12] : in_data[43]);
  assign celloutsig_1_13z = !(_00_ ? celloutsig_1_11z[13] : celloutsig_1_1z[0]);
  assign celloutsig_0_3z = !(_02_ ? in_data[1] : _01_);
  assign celloutsig_0_4z = !(in_data[14] ? celloutsig_0_1z : celloutsig_0_0z);
  assign celloutsig_0_9z = !(celloutsig_0_5z ? celloutsig_0_5z : celloutsig_0_5z);
  assign celloutsig_0_15z = !(celloutsig_0_1z ? celloutsig_0_11z : celloutsig_0_3z);
  assign celloutsig_1_4z = !(celloutsig_1_1z[0] ? celloutsig_1_0z : _03_);
  assign celloutsig_1_8z = ~(celloutsig_1_1z[2] | _04_);
  assign celloutsig_0_12z = ~(celloutsig_0_11z | celloutsig_0_11z);
  assign celloutsig_0_13z = celloutsig_0_11z | ~(celloutsig_0_3z);
  assign celloutsig_0_1z = in_data[60] | ~(celloutsig_0_0z);
  assign celloutsig_1_9z = ~(celloutsig_1_0z ^ celloutsig_1_5z);
  assign celloutsig_0_5z = ~(_05_ ^ celloutsig_0_1z);
  assign celloutsig_0_14z = ~(celloutsig_0_9z ^ celloutsig_0_12z);
  assign celloutsig_0_16z = ~(celloutsig_0_0z ^ celloutsig_0_12z);
  reg [3:0] _24_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _24_ <= 4'h0;
    else _24_ <= in_data[84:81];
  assign { _07_[3], _05_, _01_, _02_ } = _24_;
  reg [20:0] _25_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _25_ <= 21'h000000;
    else _25_ <= { in_data[113:97], celloutsig_1_1z, celloutsig_1_0z };
  assign { _00_, _08_[19:16], _06_, _04_, _03_ } = _25_;
  assign celloutsig_1_11z = { _08_[19:16], _06_[13:3] } & { _06_[11:0], celloutsig_1_1z };
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_1z, _07_[3], _05_, _01_, _02_ } & { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_10z = { in_data[170:165], celloutsig_1_5z, celloutsig_1_9z } == in_data[153:146];
  assign celloutsig_0_19z = in_data[27:7] == { in_data[63:45], celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_20z = in_data[79:68] == { celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_16z };
  assign celloutsig_0_22z = { celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_1z } == { in_data[87:86], celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_1_5z = { _06_[6], celloutsig_1_4z, celloutsig_1_0z } == celloutsig_1_1z;
  assign celloutsig_1_18z = _06_[11:7] || { in_data[140], celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_1_19z = { _08_[16], _06_[13:12] } || { celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_0z, _07_[3], _05_, _01_, _02_, celloutsig_0_0z, celloutsig_0_5z } || { in_data[83:81], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_8z = celloutsig_0_0z & ~(celloutsig_0_5z);
  assign celloutsig_0_10z = celloutsig_0_4z & ~(celloutsig_0_8z);
  assign celloutsig_1_0z = in_data[130] & ~(in_data[169]);
  assign celloutsig_1_15z = | { celloutsig_1_10z, celloutsig_1_8z, _06_[2:0], celloutsig_1_6z };
  assign celloutsig_0_11z = | { celloutsig_0_9z, _05_, _02_, _01_, _07_[3], in_data[40] };
  assign celloutsig_1_6z = ^ { in_data[155:153], celloutsig_1_0z };
  assign celloutsig_0_23z = ^ { in_data[30:26], celloutsig_0_14z, celloutsig_0_20z };
  assign celloutsig_1_1z = in_data[110:108] ~^ { in_data[171:170], celloutsig_1_0z };
  assign _07_[2:0] = { _05_, _01_, _02_ };
  assign { _08_[20], _08_[15:0] } = { _00_, _06_, _04_, _03_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
