*****************************************************************

  Device    [devABLCQQ]

  Author    [liujiao]

  Abstract  []

  Revision History:

********************************************************************************/
gate
device devABLCQQ : device CLMA
{
    parameter
    (
        config string CP_GRS_EN         = "TRUE",             // "TRUE" "FALSE"
        config bit    CP_INITA[31:0]    = 32'hffff_ffff, 
        config bit    CP_INITB[31:0]    = 32'hffff_ffff,
        config string CP_MODEA          = "ARITH",               // "LUT5" "ROM" "WMUX" "ARITH"
        config string CP_MODEB          = "ARITH",               // "LUT5" "ROM" "WMUX" "ARITH" 
        config string CP_Y0MUX_SEL      = "FX",                // "Y0" "SHIFTIN" "M0" 
        config string CP_Y1MUX_SEL      = "FX",                // "Y1" "FFAB" "M2" 
        config string CP_Q0MUX_SEL     := "YX",                // "Y0" "SHIFTIN" "M0" 
        config string CP_Q1MUX_SEL     := "YX",                // "Y1" "FFAB" "M2" 
        config string CP_CEMUX_SEL      = "LOCAL",                // "CE" "CEIN" 
        config string CP_RSMUX_SEL      = "LOCAL",                // "RS" "RSIN"
        config string CP_RS_MODE        = "SYNC",              // "SYNC" "ASYNC"
        config string CP_FF0_RS         = "SET",              // "RESET" "SET"     
        config string CP_FF1_RS         = "SET",              // "RESET" "SET"
        config string CP_LRS_EN         = "FALSE",                  // 1'b0: "FALSE"; 1'b1: "TRUE"
        config string CP_LRS_POL        = "FALSE",                // 1'b0: "RS"   1'b1:  "RS_B"
        config string CP_LCE_EN         = "FALSE",                  // 1'b0: "FALSE"; 1'b1: "TRUE"
        config string CP_LCE_POL        = "FALSE",                  // 1'b0: "CE"; 1'b1: "Invert CE" - CLMA Global
        config string CP_CLK_POL        = "FALSE"                  // 1'b0: "CLK"; 1'b1: "Invert CLK" - CLMA Global   
    );
    
    port
    (
        output   Q0, Q1,
        output   Y0, Y1,
        output   RSCO,
        output   CECO,
        
        input    A0, A1, A2, A3, A4, AD,
        input    B0, B1, B2, B3, B4, BD,
        input    RS, CE, CLK,
        input    RSCI,      
        input    CECI,        
        input    CIN,
        logic  output   FGB_COUT

    );
}; // end of device devABLCQQ


/*******************************************************************************

  Device    [devABLCQQ]

  Author    []

  Abstract  []

  Revision History:

********************************************************************************/
structure netlist of devABLCQQ
{
    // Wires for input ports
    wire ntRS, ntCE, ntCLK;
    wire ntRSCI;
    wire ntCECI;

    // Wires connecting to output ports
    wire ntQ0;

    wire ntRSCO;
    wire ntCECO;

    // Internal wires
    wire ntY0;
    wire ntQD0;
    wire ntRS_P, ntCE_P, ntCLKR;
    
    wire ntB0, ntB1, ntB2, ntB3, ntB4, ntBD;
    wire ntA0, ntA1, ntA2, ntA3, ntA4, ntAD;   

    // Wires connecting to output ports
    wire ntY1, ntQ1;

    // Internal wires
    wire ntL5B, ntCYB, ntL5A;
    wire ntQD1;
    wire ntCYA;
    wire ntCIN;
    //
    // Connection to ports
    //
   
    ntRS      <= RS;
    ntCE      <= CE;
    ntCLK     <= CLK;

    ntRSCI    <= RSCI;
    ntCECI    <= CECI;

    Q0        <= ntQ0;
    Y0        <= ntY0;    
    RSCO     <= ntRSCO;
    CECO     <= ntCECO;
    
    ntA0      <= A0;
    ntA1      <= A1;
    ntA2      <= A2;
    ntA3      <= A3;
    ntA4      <= A4;
    ntAD      <= AD;
    
    ntB0      <= B0;
    ntB1      <= B1;
    ntB2      <= B2;
    ntB3      <= B3;
    ntB4      <= B4;
    ntBD      <= BD;
    
    Y1        <= ntY1;
    Q1        <= ntQ1;
      
    FGB_COUT  <= ntCYB;
    ntCIN     <= CIN;   
    //
    // Instances. FGA section
    //
    
    device FF FF0
        parameter map
        (
            CP_GRS_EN => CP_GRS_EN,
            CP_RS_MODE => CP_RS_MODE,
            CP_FF_RS   => CP_FF0_RS
        )
        port map
        (
            D   => ntQD0,
            RS  => ntRSCO, 
            CE  => ntCECO, 
            CLK => ntCLKR,
            Q   => ntQ0
        );

    device FY FYA 
        parameter map
        (
            CP_INIT => CP_INITA,
            CP_MODE => CP_MODEA
        )
        port map 
        (
            A0   => ntA0, 
            A1   => ntA1, 
            A2   => ntA2, 
            A3   => ntA3, 
            A4   => ntA4,       
            AD   => ntAD,
            CIN  => ntCIN,
            COUT => ntCYA,
            L5   => ntL5A 
        );

    device YMUX Y0MUX
        parameter map
        (
            CP_OUT_SEL  => CP_Y0MUX_SEL
        )    
        port map
        (
            FX  => ntL5A, 
            CYX => ntCYA,
            Y   => ntY0
        );
    
    device QMUX Q0MUX
        parameter map
        (
            CP_OUT_SEL  => CP_Q0MUX_SEL
        )    
        port map
        (
            YX  => ntY0,
            Q   => ntQD0
        );
                
    device FYC FYB 
        parameter map
        (
            CP_INIT => CP_INITB,
            CP_MODE => CP_MODEB
        )
        port map 
        (
            A0  => ntB0,
            A1  => ntB1,
            A2  => ntB2,
            A3  => ntB3,
            A4  => ntB4,
            AD  => ntBD,
            CIN => ntCYA,
            COUT => ntCYB,
            L5   => ntL5B 
        );

    device YMUX Y1MUX
        parameter map
        (
            CP_OUT_SEL  => CP_Y1MUX_SEL
        )       
        port map
        (
            FX  => ntL5B,
            CYX => ntCYB,
            Y   => ntY1
        );
    
    device QMUX Q1MUX
        parameter map
        (
            CP_OUT_SEL  => CP_Q1MUX_SEL
        )    
        port map
        (
            YX  => ntY1,
            Q   => ntQD1
        );
    
    device FF FF1
        parameter map
        (
            CP_GRS_EN => CP_GRS_EN,
            CP_RS_MODE => CP_RS_MODE,
            CP_FF_RS   => CP_FF1_RS
        )
        port map
        (
            D   => ntQD1,
            RS  => ntRSCO, 
            CE  => ntCECO, 
            CLK => ntCLKR,
            Q   => ntQ1
        );
        
    device MUX2_P RSMUX
        parameter map
        (
            SEL  => CP_RSMUX_SEL
        )      
        port map
        (
            DI0  => ntRS_P, 
            DI1  => ntRSCI,
            DOUT => ntRSCO
        );

    device MUX2_P CEMUX
        parameter map
        (
            SEL  => CP_CEMUX_SEL
        )    
        port map
        (
            DI0  => ntCE_P, 
            DI1  => ntCECI,
            DOUT => ntCECO
        );

    device LRS_POLMUX LRSPOLMUX
        parameter map
        (
            CP_LRS_EN   => CP_LRS_EN,
            CP_LRS_POL  => CP_LRS_POL
        )       
        port map
        (
            IN  => ntRS,
            Y   => ntRS_P
        );

    device LCE_POLMUX LCEPOLMUX
        parameter map
        (
            CP_LCE_EN   => CP_LCE_EN,
            CP_LCE_POL  => CP_LCE_POL
        )     
        port map
        (
            IN  => ntCE, 
            Y   => ntCE_P
        );

    device CLK_POLMUX CLKPOLMUX
        parameter map
        (
            CP_CLK_POL  => CP_CLK_POL
        )       
        port map
        (
            IN  => ntCLK,
            Y   => ntCLKR
        );
};
