// Seed: 2522404883
module module_0 (
    input  uwire id_0,
    input  tri0  id_1,
    output tri0  id_2,
    output tri1  id_3,
    input  wand  id_4,
    output tri0  id_5,
    input  tri0  id_6
);
  logic id_8;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd32
) (
    input supply0 id_0,
    output wor id_1,
    input supply0 id_2,
    input wor id_3,
    input supply0 _id_4,
    inout supply0 id_5
);
  logic [-1 : 1 'b0] id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_5,
      id_5,
      id_3,
      id_5,
      id_5
  );
  assign id_15 = 1;
  logic id_16;
  parameter id_17 = -1;
  assign id_11 = 1;
  wire [-1 'b0 & "" : id_4] id_18;
  always @(posedge -1)
    if (id_17) begin : LABEL_0
      @(1 or id_5) $signed(84);
      ;
    end
  wire [-1 'b0 : 1] id_19;
  assign id_11 = id_14;
  assign id_19 = id_16[1'b0|1'b0 :-1'b0];
  for (id_20 = id_18; id_19 && id_9; id_20 = -1) begin : LABEL_1
    event id_21;
    ;
  end
endmodule
