
Exjobb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000320c  00080000  00080000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000844  20070000  0008320c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000002b8  20070844  00083a50  00020844  2**2
                  ALLOC
  3 .stack        00002004  20070afc  00083d08  00020844  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00020844  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002086d  2**0
                  CONTENTS, READONLY
  6 .debug_info   00012d65  00000000  00000000  000208c6  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000306a  00000000  00000000  0003362b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00007e56  00000000  00000000  00036695  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000cf0  00000000  00000000  0003e4eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000b60  00000000  00000000  0003f1db  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00009090  00000000  00000000  0003fd3b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000140db  00000000  00000000  00048dcb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00061bc9  00000000  00000000  0005cea6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002190  00000000  00000000  000bea70  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072b00 	.word	0x20072b00
   80004:	00081475 	.word	0x00081475
   80008:	00081471 	.word	0x00081471
   8000c:	00081471 	.word	0x00081471
   80010:	00081471 	.word	0x00081471
   80014:	00081471 	.word	0x00081471
   80018:	00081471 	.word	0x00081471
	...
   8002c:	00081471 	.word	0x00081471
   80030:	00081471 	.word	0x00081471
   80034:	00000000 	.word	0x00000000
   80038:	00081471 	.word	0x00081471
   8003c:	00081471 	.word	0x00081471
   80040:	00081471 	.word	0x00081471
   80044:	00081471 	.word	0x00081471
   80048:	00081471 	.word	0x00081471
   8004c:	00081471 	.word	0x00081471
   80050:	00081471 	.word	0x00081471
   80054:	00081471 	.word	0x00081471
   80058:	00081471 	.word	0x00081471
   8005c:	00081471 	.word	0x00081471
   80060:	00081471 	.word	0x00081471
   80064:	00081471 	.word	0x00081471
   80068:	00000000 	.word	0x00000000
   8006c:	000812e1 	.word	0x000812e1
   80070:	000812f5 	.word	0x000812f5
   80074:	00081309 	.word	0x00081309
   80078:	0008131d 	.word	0x0008131d
	...
   80084:	00081471 	.word	0x00081471
   80088:	00081471 	.word	0x00081471
   8008c:	00081471 	.word	0x00081471
   80090:	00081471 	.word	0x00081471
   80094:	00081471 	.word	0x00081471
   80098:	00081471 	.word	0x00081471
   8009c:	00081471 	.word	0x00081471
   800a0:	00081471 	.word	0x00081471
   800a4:	00000000 	.word	0x00000000
   800a8:	00081471 	.word	0x00081471
   800ac:	000803dd 	.word	0x000803dd
   800b0:	00081471 	.word	0x00081471
   800b4:	00081471 	.word	0x00081471
   800b8:	00081471 	.word	0x00081471
   800bc:	00081471 	.word	0x00081471
   800c0:	00081471 	.word	0x00081471
   800c4:	00081471 	.word	0x00081471
   800c8:	00081471 	.word	0x00081471
   800cc:	00081471 	.word	0x00081471
   800d0:	00081471 	.word	0x00081471
   800d4:	00081471 	.word	0x00081471
   800d8:	00081471 	.word	0x00081471
   800dc:	00081471 	.word	0x00081471
   800e0:	00081471 	.word	0x00081471
   800e4:	00081471 	.word	0x00081471
   800e8:	00081471 	.word	0x00081471
   800ec:	00081471 	.word	0x00081471
   800f0:	00081471 	.word	0x00081471

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070844 	.word	0x20070844
   80110:	00000000 	.word	0x00000000
   80114:	0008320c 	.word	0x0008320c

00080118 <frame_dummy>:
   80118:	4b08      	ldr	r3, [pc, #32]	; (8013c <frame_dummy+0x24>)
   8011a:	b510      	push	{r4, lr}
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4908      	ldr	r1, [pc, #32]	; (80140 <frame_dummy+0x28>)
   80120:	4808      	ldr	r0, [pc, #32]	; (80144 <frame_dummy+0x2c>)
   80122:	f3af 8000 	nop.w
   80126:	4808      	ldr	r0, [pc, #32]	; (80148 <frame_dummy+0x30>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b903      	cbnz	r3, 8012e <frame_dummy+0x16>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	4b07      	ldr	r3, [pc, #28]	; (8014c <frame_dummy+0x34>)
   80130:	2b00      	cmp	r3, #0
   80132:	d0fb      	beq.n	8012c <frame_dummy+0x14>
   80134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80138:	4718      	bx	r3
   8013a:	bf00      	nop
   8013c:	00000000 	.word	0x00000000
   80140:	20070848 	.word	0x20070848
   80144:	0008320c 	.word	0x0008320c
   80148:	0008320c 	.word	0x0008320c
   8014c:	00000000 	.word	0x00000000

00080150 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
   80150:	b990      	cbnz	r0, 80178 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80152:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80156:	460c      	mov	r4, r1
   80158:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8015a:	2a00      	cmp	r2, #0
   8015c:	dd0f      	ble.n	8017e <_read+0x2e>
   8015e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80160:	4e08      	ldr	r6, [pc, #32]	; (80184 <_read+0x34>)
   80162:	4d09      	ldr	r5, [pc, #36]	; (80188 <_read+0x38>)
   80164:	6830      	ldr	r0, [r6, #0]
   80166:	4621      	mov	r1, r4
   80168:	682b      	ldr	r3, [r5, #0]
   8016a:	4798      	blx	r3
		ptr++;
   8016c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8016e:	42a7      	cmp	r7, r4
   80170:	d1f8      	bne.n	80164 <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   80172:	4640      	mov	r0, r8
   80174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   80178:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
   8017c:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8017e:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
   80180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80184:	20070af0 	.word	0x20070af0
   80188:	20070ae8 	.word	0x20070ae8

0008018c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   8018c:	3801      	subs	r0, #1
   8018e:	2802      	cmp	r0, #2
   80190:	d815      	bhi.n	801be <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   80192:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80196:	460e      	mov	r6, r1
   80198:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   8019a:	b19a      	cbz	r2, 801c4 <_write+0x38>
   8019c:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
   8019e:	f8df 8038 	ldr.w	r8, [pc, #56]	; 801d8 <_write+0x4c>
   801a2:	4f0c      	ldr	r7, [pc, #48]	; (801d4 <_write+0x48>)
   801a4:	f8d8 0000 	ldr.w	r0, [r8]
   801a8:	f815 1b01 	ldrb.w	r1, [r5], #1
   801ac:	683b      	ldr	r3, [r7, #0]
   801ae:	4798      	blx	r3
   801b0:	2800      	cmp	r0, #0
   801b2:	db0a      	blt.n	801ca <_write+0x3e>
   801b4:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   801b6:	3c01      	subs	r4, #1
   801b8:	d1f4      	bne.n	801a4 <_write+0x18>
   801ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   801be:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
   801c2:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   801c4:	2000      	movs	r0, #0
   801c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   801ca:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   801ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   801d2:	bf00      	nop
   801d4:	20070aec 	.word	0x20070aec
   801d8:	20070af0 	.word	0x20070af0

000801dc <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
   801dc:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   801de:	2401      	movs	r4, #1
   801e0:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   801e2:	2500      	movs	r5, #0
   801e4:	6045      	str	r5, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   801e6:	f240 2402 	movw	r4, #514	; 0x202
   801ea:	f8c0 4120 	str.w	r4, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   801ee:	f8c0 5104 	str.w	r5, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   801f2:	f8c0 5114 	str.w	r5, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
   801f6:	6844      	ldr	r4, [r0, #4]
   801f8:	0052      	lsls	r2, r2, #1
   801fa:	fbb1 f1f2 	udiv	r1, r1, r2
   801fe:	1e4a      	subs	r2, r1, #1
   80200:	0212      	lsls	r2, r2, #8
   80202:	b292      	uxth	r2, r2
   80204:	4323      	orrs	r3, r4
   80206:	431a      	orrs	r2, r3
   80208:	6042      	str	r2, [r0, #4]
	return 0;
}
   8020a:	4628      	mov	r0, r5
   8020c:	bc30      	pop	{r4, r5}
   8020e:	4770      	bx	lr

00080210 <adc_set_resolution>:
 * \param resolution ADC resolution.
 *
 */
void adc_set_resolution(Adc *p_adc,const enum adc_resolution_t resolution)
{
	p_adc->ADC_MR |= (resolution << 4) & ADC_MR_LOWRES;
   80210:	6843      	ldr	r3, [r0, #4]
   80212:	0109      	lsls	r1, r1, #4
   80214:	f001 0110 	and.w	r1, r1, #16
   80218:	430b      	orrs	r3, r1
   8021a:	6043      	str	r3, [r0, #4]
   8021c:	4770      	bx	lr
   8021e:	bf00      	nop

00080220 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   80220:	6843      	ldr	r3, [r0, #4]
   80222:	01d2      	lsls	r2, r2, #7
   80224:	b2d2      	uxtb	r2, r2
   80226:	4319      	orrs	r1, r3
   80228:	4311      	orrs	r1, r2
   8022a:	6041      	str	r1, [r0, #4]
   8022c:	4770      	bx	lr
   8022e:	bf00      	nop

00080230 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   80230:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   80232:	6844      	ldr	r4, [r0, #4]
   80234:	0609      	lsls	r1, r1, #24
   80236:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
   8023a:	4322      	orrs	r2, r4
   8023c:	430a      	orrs	r2, r1
   8023e:	071b      	lsls	r3, r3, #28
   80240:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
   80244:	4313      	orrs	r3, r2
   80246:	6043      	str	r3, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
   80248:	bc10      	pop	{r4}
   8024a:	4770      	bx	lr

0008024c <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
   8024c:	2302      	movs	r3, #2
   8024e:	6003      	str	r3, [r0, #0]
   80250:	4770      	bx	lr
   80252:	bf00      	nop

00080254 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   80254:	2301      	movs	r3, #1
   80256:	fa03 f101 	lsl.w	r1, r3, r1
   8025a:	6101      	str	r1, [r0, #16]
   8025c:	4770      	bx	lr
   8025e:	bf00      	nop

00080260 <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
   80260:	290f      	cmp	r1, #15
		ul_data = *(p_adc->ADC_CDR + adc_ch);
   80262:	bf9a      	itte	ls
   80264:	3050      	addls	r0, #80	; 0x50
   80266:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;
   8026a:	2000      	movhi	r0, #0
	if (15 >= adc_ch) {
		ul_data = *(p_adc->ADC_CDR + adc_ch);
	}

	return ul_data;
}
   8026c:	4770      	bx	lr
   8026e:	bf00      	nop

00080270 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
   80270:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
   80272:	4770      	bx	lr

00080274 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   80274:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   80276:	23ac      	movs	r3, #172	; 0xac
   80278:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   8027a:	680b      	ldr	r3, [r1, #0]
   8027c:	684a      	ldr	r2, [r1, #4]
   8027e:	fbb3 f3f2 	udiv	r3, r3, r2
   80282:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80284:	1e5c      	subs	r4, r3, #1
   80286:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   8028a:	4294      	cmp	r4, r2
   8028c:	d80a      	bhi.n	802a4 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   8028e:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80290:	688b      	ldr	r3, [r1, #8]
   80292:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80294:	f240 2302 	movw	r3, #514	; 0x202
   80298:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   8029c:	2350      	movs	r3, #80	; 0x50
   8029e:	6003      	str	r3, [r0, #0]

	return 0;
   802a0:	2000      	movs	r0, #0
   802a2:	e000      	b.n	802a6 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   802a4:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   802a6:	bc10      	pop	{r4}
   802a8:	4770      	bx	lr
   802aa:	bf00      	nop

000802ac <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   802ac:	6943      	ldr	r3, [r0, #20]
   802ae:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   802b2:	bf1a      	itte	ne
   802b4:	61c1      	strne	r1, [r0, #28]
	return 0;
   802b6:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   802b8:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   802ba:	4770      	bx	lr

000802bc <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   802bc:	6943      	ldr	r3, [r0, #20]
   802be:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   802c2:	bf1d      	ittte	ne
   802c4:	6983      	ldrne	r3, [r0, #24]
   802c6:	700b      	strbne	r3, [r1, #0]
	return 0;
   802c8:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   802ca:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   802cc:	4770      	bx	lr
   802ce:	bf00      	nop

000802d0 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   802d0:	6943      	ldr	r3, [r0, #20]
   802d2:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   802d6:	bf1d      	ittte	ne
   802d8:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   802dc:	61c1      	strne	r1, [r0, #28]
	return 0;
   802de:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   802e0:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   802e2:	4770      	bx	lr

000802e4 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   802e4:	6943      	ldr	r3, [r0, #20]
   802e6:	f013 0f01 	tst.w	r3, #1
   802ea:	d005      	beq.n	802f8 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   802ec:	6983      	ldr	r3, [r0, #24]
   802ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
   802f2:	600b      	str	r3, [r1, #0]

	return 0;
   802f4:	2000      	movs	r0, #0
   802f6:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   802f8:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   802fa:	4770      	bx	lr

000802fc <MovingFilterfrekvens>:
	}
}

uint32_t MovingFilterfrekvens(uint32_t analogmovingfilter){

	if(analogmovingfilter<=372){
   802fc:	f5b0 7fba 	cmp.w	r0, #372	; 0x174
   80300:	d804      	bhi.n	8030c <MovingFilterfrekvens+0x10>
		return sampelfrekvens=14483;//Fs = 2900 Hzbandet: 1131-1421
   80302:	f643 0093 	movw	r0, #14483	; 0x3893
   80306:	4b34      	ldr	r3, [pc, #208]	; (803d8 <MovingFilterfrekvens+0xdc>)
   80308:	6018      	str	r0, [r3, #0]
   8030a:	4770      	bx	lr
		}else if(analogmovingfilter>372 && analogmovingfilter<=744){
   8030c:	f2a0 1375 	subw	r3, r0, #373	; 0x175
   80310:	f5b3 7fba 	cmp.w	r3, #372	; 0x174
   80314:	d204      	bcs.n	80320 <MovingFilterfrekvens+0x24>
		return sampelfrekvens=11667;//Fs = 3600 Hzbandet: 1404-1764
   80316:	f642 5093 	movw	r0, #11667	; 0x2d93
   8031a:	4b2f      	ldr	r3, [pc, #188]	; (803d8 <MovingFilterfrekvens+0xdc>)
   8031c:	6018      	str	r0, [r3, #0]
   8031e:	4770      	bx	lr
		}else if(analogmovingfilter>744 && analogmovingfilter<=1116){
   80320:	f2a0 23e9 	subw	r3, r0, #745	; 0x2e9
   80324:	f5b3 7fba 	cmp.w	r3, #372	; 0x174
   80328:	d204      	bcs.n	80334 <MovingFilterfrekvens+0x38>
		return sampelfrekvens=9333;//Fs = 4500 Hzbandet: 1755-2205
   8032a:	f242 4075 	movw	r0, #9333	; 0x2475
   8032e:	4b2a      	ldr	r3, [pc, #168]	; (803d8 <MovingFilterfrekvens+0xdc>)
   80330:	6018      	str	r0, [r3, #0]
   80332:	4770      	bx	lr
		}else if(analogmovingfilter>1116 && analogmovingfilter<=1488){
   80334:	f2a0 435d 	subw	r3, r0, #1117	; 0x45d
   80338:	f5b3 7fba 	cmp.w	r3, #372	; 0x174
   8033c:	d204      	bcs.n	80348 <MovingFilterfrekvens+0x4c>
		return sampelfrekvens=7636;//Fs =5500 Hzbandet: 2145-2695
   8033e:	f641 50d4 	movw	r0, #7636	; 0x1dd4
   80342:	4b25      	ldr	r3, [pc, #148]	; (803d8 <MovingFilterfrekvens+0xdc>)
   80344:	6018      	str	r0, [r3, #0]
   80346:	4770      	bx	lr
		}else if(analogmovingfilter>1488 && analogmovingfilter<=1860){
   80348:	f2a0 53d1 	subw	r3, r0, #1489	; 0x5d1
   8034c:	f5b3 7fba 	cmp.w	r3, #372	; 0x174
   80350:	d204      	bcs.n	8035c <MovingFilterfrekvens+0x60>
		return sampelfrekvens=6461;//Fs = 6500 Hzbandet: 2535-3185
   80352:	f641 103d 	movw	r0, #6461	; 0x193d
   80356:	4b20      	ldr	r3, [pc, #128]	; (803d8 <MovingFilterfrekvens+0xdc>)
   80358:	6018      	str	r0, [r3, #0]
   8035a:	4770      	bx	lr
		}else if(analogmovingfilter>1860 && analogmovingfilter<=2232){
   8035c:	f2a0 7345 	subw	r3, r0, #1861	; 0x745
   80360:	f5b3 7fba 	cmp.w	r3, #372	; 0x174
   80364:	d204      	bcs.n	80370 <MovingFilterfrekvens+0x74>
		return sampelfrekvens=5250;//Fs = 8000 Hzbandet: 3120-3920
   80366:	f241 4082 	movw	r0, #5250	; 0x1482
   8036a:	4b1b      	ldr	r3, [pc, #108]	; (803d8 <MovingFilterfrekvens+0xdc>)
   8036c:	6018      	str	r0, [r3, #0]
   8036e:	4770      	bx	lr
		}else if(analogmovingfilter>2232 && analogmovingfilter<=2604){
   80370:	f6a0 03b9 	subw	r3, r0, #2233	; 0x8b9
   80374:	f5b3 7fba 	cmp.w	r3, #372	; 0x174
   80378:	d204      	bcs.n	80384 <MovingFilterfrekvens+0x88>
		return sampelfrekvens=4200;//Fs = 10000 Hzbandet: 3900-4900
   8037a:	f241 0068 	movw	r0, #4200	; 0x1068
   8037e:	4b16      	ldr	r3, [pc, #88]	; (803d8 <MovingFilterfrekvens+0xdc>)
   80380:	6018      	str	r0, [r3, #0]
   80382:	4770      	bx	lr
		}else if(analogmovingfilter>2604 && analogmovingfilter<=2976){
   80384:	f6a0 232d 	subw	r3, r0, #2605	; 0xa2d
   80388:	f5b3 7fba 	cmp.w	r3, #372	; 0x174
   8038c:	d204      	bcs.n	80398 <MovingFilterfrekvens+0x9c>
		return sampelfrekvens=3818;//Fs = 11000 Hzbandet: 4290-5390
   8038e:	f640 60ea 	movw	r0, #3818	; 0xeea
   80392:	4b11      	ldr	r3, [pc, #68]	; (803d8 <MovingFilterfrekvens+0xdc>)
   80394:	6018      	str	r0, [r3, #0]
   80396:	4770      	bx	lr
		}else if(analogmovingfilter>2976 && analogmovingfilter<=3348){
   80398:	f6a0 33a1 	subw	r3, r0, #2977	; 0xba1
   8039c:	f5b3 7fba 	cmp.w	r3, #372	; 0x174
   803a0:	d204      	bcs.n	803ac <MovingFilterfrekvens+0xb0>
		return sampelfrekvens=3231;//Fs = 13000 Hzbandet: 5070-6370
   803a2:	f640 409f 	movw	r0, #3231	; 0xc9f
   803a6:	4b0c      	ldr	r3, [pc, #48]	; (803d8 <MovingFilterfrekvens+0xdc>)
   803a8:	6018      	str	r0, [r3, #0]
   803aa:	4770      	bx	lr
		}else if(analogmovingfilter>3348 && analogmovingfilter<=3720 ){
   803ac:	f6a0 5315 	subw	r3, r0, #3349	; 0xd15
   803b0:	f5b3 7fba 	cmp.w	r3, #372	; 0x174
   803b4:	d204      	bcs.n	803c0 <MovingFilterfrekvens+0xc4>
		return sampelfrekvens=2625;//Fs = 16000 Hzbandet: 6240-7820
   803b6:	f640 2041 	movw	r0, #2625	; 0xa41
   803ba:	4b07      	ldr	r3, [pc, #28]	; (803d8 <MovingFilterfrekvens+0xdc>)
   803bc:	6018      	str	r0, [r3, #0]
   803be:	4770      	bx	lr
		}else if(analogmovingfilter>3720 && analogmovingfilter<= 4096){
   803c0:	f6a0 6089 	subw	r0, r0, #3721	; 0xe89
   803c4:	f5b0 7fbc 	cmp.w	r0, #376	; 0x178
   803c8:	d204      	bcs.n	803d4 <MovingFilterfrekvens+0xd8>
		return sampelfrekvens=2100;//Fs = 20000 Hzbandet: 7800-9800
   803ca:	f640 0034 	movw	r0, #2100	; 0x834
   803ce:	4b02      	ldr	r3, [pc, #8]	; (803d8 <MovingFilterfrekvens+0xdc>)
   803d0:	6018      	str	r0, [r3, #0]
   803d2:	4770      	bx	lr
	}
   803d4:	4770      	bx	lr
   803d6:	bf00      	nop
   803d8:	20070af4 	.word	0x20070af4

000803dc <TC0_Handler>:

/**
*  Hanterar interruptet som då utför filtret
*/
void TC0_Handler(void)
{
   803dc:	b5f0      	push	{r4, r5, r6, r7, lr}
   803de:	b083      	sub	sp, #12
	uint32_t out0,out1,out2,out3,outmovingfilter;
	uint32_t analogpin0,analogpin1,analogpin2,analogpin3;
	

	
	ul_dummy = tc_get_status(TC0, 0);
   803e0:	2100      	movs	r1, #0
   803e2:	482e      	ldr	r0, [pc, #184]	; (8049c <TC0_Handler+0xc0>)
   803e4:	4b2e      	ldr	r3, [pc, #184]	; (804a0 <TC0_Handler+0xc4>)
   803e6:	4798      	blx	r3
   803e8:	9001      	str	r0, [sp, #4]

	
	UNUSED(ul_dummy);
   803ea:	9b01      	ldr	r3, [sp, #4]
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   803ec:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   803f0:	4b2c      	ldr	r3, [pc, #176]	; (804a4 <TC0_Handler+0xc8>)
   803f2:	631a      	str	r2, [r3, #48]	; 0x30
	
	ioport_set_pin_level(CHECK_PIN,HIGH);		// Sätter pin 22 hög
	adc_start(ADC);								// Startar ADC
   803f4:	482c      	ldr	r0, [pc, #176]	; (804a8 <TC0_Handler+0xcc>)
   803f6:	4b2d      	ldr	r3, [pc, #180]	; (804ac <TC0_Handler+0xd0>)
   803f8:	4798      	blx	r3
	while((adc_get_status(ADC) & 0x1<<24)==0);  // väntar till DRDY blir hög
   803fa:	4d2b      	ldr	r5, [pc, #172]	; (804a8 <TC0_Handler+0xcc>)
   803fc:	4c2c      	ldr	r4, [pc, #176]	; (804b0 <TC0_Handler+0xd4>)
   803fe:	4628      	mov	r0, r5
   80400:	47a0      	blx	r4
   80402:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
   80406:	d0fa      	beq.n	803fe <TC0_Handler+0x22>

	invalue=adc_get_channel_value(ADC,ADC_CHANNEL_10);			// Läser av värdet på analogpin8 som är själva ljud signalen
   80408:	210a      	movs	r1, #10
   8040a:	4827      	ldr	r0, [pc, #156]	; (804a8 <TC0_Handler+0xcc>)
   8040c:	4b29      	ldr	r3, [pc, #164]	; (804b4 <TC0_Handler+0xd8>)
   8040e:	4798      	blx	r3
   80410:	4604      	mov	r4, r0
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
   80412:	4b24      	ldr	r3, [pc, #144]	; (804a4 <TC0_Handler+0xc8>)
   80414:	6bdb      	ldr	r3, [r3, #60]	; 0x3c

	if(ioport_get_pin_level(CHANGE_MODE)==1){
   80416:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
   8041a:	d015      	beq.n	80448 <TC0_Handler+0x6c>
		analogpin0 = adc_get_channel_value(ADC,ADC_CHANNEL_7);
   8041c:	2107      	movs	r1, #7
   8041e:	4822      	ldr	r0, [pc, #136]	; (804a8 <TC0_Handler+0xcc>)
   80420:	4b24      	ldr	r3, [pc, #144]	; (804b4 <TC0_Handler+0xd8>)
   80422:	4798      	blx	r3
   80424:	4605      	mov	r5, r0
		//printf("%i\n",1);
		outmovingfilter = movingFilterkHz(invalue);
   80426:	4620      	mov	r0, r4
   80428:	4b23      	ldr	r3, [pc, #140]	; (804b8 <TC0_Handler+0xdc>)
   8042a:	4798      	blx	r3
   8042c:	4606      	mov	r6, r0
		sampelfrekvens = MovingFilterfrekvens(analogpin0);
   8042e:	4628      	mov	r0, r5
   80430:	4b22      	ldr	r3, [pc, #136]	; (804bc <TC0_Handler+0xe0>)
   80432:	4798      	blx	r3
   80434:	4602      	mov	r2, r0
   80436:	4b22      	ldr	r3, [pc, #136]	; (804c0 <TC0_Handler+0xe4>)
   80438:	6018      	str	r0, [r3, #0]
		tc_write_rc(TC0, 0, sampelfrekvens);
   8043a:	2100      	movs	r1, #0
   8043c:	4817      	ldr	r0, [pc, #92]	; (8049c <TC0_Handler+0xc0>)
   8043e:	4b21      	ldr	r3, [pc, #132]	; (804c4 <TC0_Handler+0xe8>)
   80440:	4798      	blx	r3
		//OUTPUT
		outvalue = (outmovingfilter)+2048;	//lägger till filter på outvalue som skickas till DAC. 2048 lägger till offset!! på ~1.4 V
   80442:	f506 6600 	add.w	r6, r6, #2048	; 0x800
   80446:	e01e      	b.n	80486 <TC0_Handler+0xaa>
   80448:	4b16      	ldr	r3, [pc, #88]	; (804a4 <TC0_Handler+0xc8>)
   8044a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	}else if(ioport_get_pin_level(CHANGE_MODE)==0){
   8044c:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
   80450:	d119      	bne.n	80486 <TC0_Handler+0xaa>
		tc_write_rc(TC0, 0, 2100);
   80452:	f640 0234 	movw	r2, #2100	; 0x834
   80456:	2100      	movs	r1, #0
   80458:	4810      	ldr	r0, [pc, #64]	; (8049c <TC0_Handler+0xc0>)
   8045a:	4b1a      	ldr	r3, [pc, #104]	; (804c4 <TC0_Handler+0xe8>)
   8045c:	4798      	blx	r3
		//Filter 1-2750 Hz
		out0 = 0;
		out0 = oneHzToTwoFivekHz(invalue);//FUNGERAR BRA MEN SIGNALEN GÅR UPP LÅNGSAMT
   8045e:	4620      	mov	r0, r4
   80460:	4b19      	ldr	r3, [pc, #100]	; (804c8 <TC0_Handler+0xec>)
   80462:	4798      	blx	r3
   80464:	4607      	mov	r7, r0
		//analogpin0 = adc_get_channel_value(ADC,ADC_CHANNEL_7);
		//out0 = modifyOutPut(out0,analogpin0);
		//Filter 2250-5250 Hz
		out1 = 0;
		out1 = twofiveToFivekHz(invalue);//FUNGERAR BRA
   80466:	4620      	mov	r0, r4
   80468:	4b18      	ldr	r3, [pc, #96]	; (804cc <TC0_Handler+0xf0>)
   8046a:	4798      	blx	r3
   8046c:	4605      	mov	r5, r0
		//analogpin1 = adc_get_channel_value(ADC,ADC_CHANNEL_6);
		//out1 = modifyOutPut(out1,analogpin1);
		//Filter 4750-7750 Hz
		out2 = 0;
		out2 = fiveToSevenkHz(invalue);//FUNGERAR BRA
   8046e:	4620      	mov	r0, r4
   80470:	4b17      	ldr	r3, [pc, #92]	; (804d0 <TC0_Handler+0xf4>)
   80472:	4798      	blx	r3
   80474:	4606      	mov	r6, r0
		//analogpin2 = adc_get_channel_value(ADC,ADC_CHANNEL_5);
		//out2 = modifyOutPut(out2,analogpin2);
		//Filter 7250-9999 Hz
		out3 = 0;
		out3 = sevenToNinekHz(invalue);//FUNGERAR BRA
   80476:	4620      	mov	r0, r4
   80478:	4b16      	ldr	r3, [pc, #88]	; (804d4 <TC0_Handler+0xf8>)
   8047a:	4798      	blx	r3
		//analogpin3 = adc_get_channel_value(ADC,ADC_CHANNEL_4);
		//out3 = modifyOutPut(out3,analogpin3);
		
		//OUTPUT
		outvalue = (out0+out1+out2+out3)+2048;	///lägger till filter på outvalue som skickas till DAC. 2048 lägger till offset!! på ~1.4 V
   8047c:	443d      	add	r5, r7
   8047e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
   80482:	442e      	add	r6, r5
   80484:	4406      	add	r6, r0
	}

	dacc_write_conversion_data(DACC,outvalue);	// Skickar ut värdet på DAC
   80486:	4631      	mov	r1, r6
   80488:	4813      	ldr	r0, [pc, #76]	; (804d8 <TC0_Handler+0xfc>)
   8048a:	4b14      	ldr	r3, [pc, #80]	; (804dc <TC0_Handler+0x100>)
   8048c:	4798      	blx	r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   8048e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   80492:	4b04      	ldr	r3, [pc, #16]	; (804a4 <TC0_Handler+0xc8>)
   80494:	635a      	str	r2, [r3, #52]	; 0x34
	
	ioport_set_pin_level(CHECK_PIN,LOW);		// Sätter pin22 låg
	
}
   80496:	b003      	add	sp, #12
   80498:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8049a:	bf00      	nop
   8049c:	40080000 	.word	0x40080000
   804a0:	00080d75 	.word	0x00080d75
   804a4:	400e1000 	.word	0x400e1000
   804a8:	400c0000 	.word	0x400c0000
   804ac:	0008024d 	.word	0x0008024d
   804b0:	00080271 	.word	0x00080271
   804b4:	00080261 	.word	0x00080261
   804b8:	00080639 	.word	0x00080639
   804bc:	000802fd 	.word	0x000802fd
   804c0:	20070af4 	.word	0x20070af4
   804c4:	00080d65 	.word	0x00080d65
   804c8:	00080791 	.word	0x00080791
   804cc:	00080a41 	.word	0x00080a41
   804d0:	000804e1 	.word	0x000804e1
   804d4:	000808e9 	.word	0x000808e9
   804d8:	400c8000 	.word	0x400c8000
   804dc:	00080ce5 	.word	0x00080ce5

000804e0 <fiveToSevenkHz>:


/*-------------------------------------------------*/

//5000-7500 Hz
uint32_t fiveToSevenkHz(uint32_t invalue){
   804e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int32_t outvaluesection1, outvaluesection2,outvaluesection3;
	
	//SECTION 1
	int i;
	for(i =M; i>0; i--){
		xbuffsection1[i]=xbuffsection1[i-1];
   804e4:	4b44      	ldr	r3, [pc, #272]	; (805f8 <fiveToSevenkHz+0x118>)
   804e6:	689a      	ldr	r2, [r3, #8]
   804e8:	60da      	str	r2, [r3, #12]
   804ea:	6859      	ldr	r1, [r3, #4]
   804ec:	6099      	str	r1, [r3, #8]
   804ee:	681a      	ldr	r2, [r3, #0]
   804f0:	605a      	str	r2, [r3, #4]
	}
	xbuffsection1[0]=(int)invalue;
   804f2:	6018      	str	r0, [r3, #0]
	
	int j;
	for( j =0; j<=M;j++){
		sum1 += ((xbuffsection1[j]*bsection1[j]));
   804f4:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
	}
	for(  j=1; j<=N;j++){
		sumy1 += ((ysection1[j]*asection1[j]));
   804f8:	4c40      	ldr	r4, [pc, #256]	; (805fc <fiveToSevenkHz+0x11c>)
   804fa:	6862      	ldr	r2, [r4, #4]
   804fc:	68a5      	ldr	r5, [r4, #8]
	}
	
	for(i = N; i>1;i--){
		ysection1[i]=ysection1[i-1];
   804fe:	60e5      	str	r5, [r4, #12]
   80500:	60a2      	str	r2, [r4, #8]
	}

	totsumsection1= (((sum1/1000)+(sumy1/1000)));
	ysection1[1] = totsumsection1;
   80502:	4f3f      	ldr	r7, [pc, #252]	; (80600 <fiveToSevenkHz+0x120>)
   80504:	fb07 f101 	mul.w	r1, r7, r1
   80508:	fb08 1000 	mla	r0, r8, r0, r1
   8050c:	4e3d      	ldr	r6, [pc, #244]	; (80604 <fiveToSevenkHz+0x124>)
   8050e:	fb86 1300 	smull	r1, r3, r6, r0
   80512:	17c0      	asrs	r0, r0, #31
   80514:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   80518:	f46f 7331 	mvn.w	r3, #708	; 0x2c4
   8051c:	fb03 f305 	mul.w	r3, r3, r5
   80520:	4939      	ldr	r1, [pc, #228]	; (80608 <fiveToSevenkHz+0x128>)
   80522:	fb01 3302 	mla	r3, r1, r2, r3
   80526:	fb86 1203 	smull	r1, r2, r6, r3
   8052a:	17db      	asrs	r3, r3, #31
   8052c:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80530:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 80630 <fiveToSevenkHz+0x150>
   80534:	4418      	add	r0, r3
   80536:	47c8      	blx	r9
   80538:	4d34      	ldr	r5, [pc, #208]	; (8060c <fiveToSevenkHz+0x12c>)
   8053a:	47a8      	blx	r5
   8053c:	6060      	str	r0, [r4, #4]
	outvaluesection1 = totsumsection1;
	//SECTION 2
	int l;
	for(l =M; l>0; l--){
		xbuffsection2[l]=xbuffsection2[l-1];
   8053e:	4b34      	ldr	r3, [pc, #208]	; (80610 <fiveToSevenkHz+0x130>)
   80540:	689a      	ldr	r2, [r3, #8]
   80542:	60da      	str	r2, [r3, #12]
   80544:	6859      	ldr	r1, [r3, #4]
   80546:	6099      	str	r1, [r3, #8]
   80548:	681a      	ldr	r2, [r3, #0]
   8054a:	605a      	str	r2, [r3, #4]
	}
	xbuffsection2[0]=(int)outvaluesection1;
   8054c:	6018      	str	r0, [r3, #0]
	int m;
	for( m =0; m<=M;m++){
		sum2 += ((xbuffsection2[m]*bsection2[m]));
	}
	for(  m=1; m<=N;m++){
		sumy2 += ((ysection2[m]*asection2[m]));
   8054e:	4c31      	ldr	r4, [pc, #196]	; (80614 <fiveToSevenkHz+0x134>)
   80550:	6862      	ldr	r2, [r4, #4]
   80552:	68a3      	ldr	r3, [r4, #8]
	}
	
	for(l = N; l>1;l--){
		ysection2[l]=ysection2[l-1];
   80554:	60e3      	str	r3, [r4, #12]
   80556:	60a2      	str	r2, [r4, #8]
	}
	totsumsection2= (((sum2/1000)+(sumy2/1000)));
	ysection2[1] = totsumsection2;
   80558:	fb07 f101 	mul.w	r1, r7, r1
   8055c:	fb08 1000 	mla	r0, r8, r0, r1
   80560:	fb86 e100 	smull	lr, r1, r6, r0
   80564:	17c0      	asrs	r0, r0, #31
   80566:	ebc0 10a1 	rsb	r0, r0, r1, asr #6
   8056a:	f46f 7115 	mvn.w	r1, #596	; 0x254
   8056e:	fb01 f303 	mul.w	r3, r1, r3
   80572:	212a      	movs	r1, #42	; 0x2a
   80574:	fb01 3302 	mla	r3, r1, r2, r3
   80578:	fb86 1203 	smull	r1, r2, r6, r3
   8057c:	17db      	asrs	r3, r3, #31
   8057e:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80582:	4418      	add	r0, r3
   80584:	47c8      	blx	r9
   80586:	47a8      	blx	r5
   80588:	6060      	str	r0, [r4, #4]
	outvaluesection2 = totsumsection2;

	//SECTION 3
	int o;
	for(o =M; o>0; o--){
		xbuffsection3[o]=xbuffsection3[o-1];
   8058a:	4b23      	ldr	r3, [pc, #140]	; (80618 <fiveToSevenkHz+0x138>)
   8058c:	689a      	ldr	r2, [r3, #8]
   8058e:	60da      	str	r2, [r3, #12]
   80590:	f8d3 e004 	ldr.w	lr, [r3, #4]
   80594:	f8c3 e008 	str.w	lr, [r3, #8]
   80598:	681a      	ldr	r2, [r3, #0]
   8059a:	605a      	str	r2, [r3, #4]
	}
	xbuffsection3[0]=(int)outvaluesection2;
   8059c:	6018      	str	r0, [r3, #0]
	int p;
	for( p =0; p<=M;p++){
		sum3 += ((xbuffsection3[p]*bsection3[p]));
	}
	for(  p=1; p<=N;p++){
		sumy3 += ((ysection3[p]*asection3[p]));
   8059e:	4c1f      	ldr	r4, [pc, #124]	; (8061c <fiveToSevenkHz+0x13c>)
   805a0:	6862      	ldr	r2, [r4, #4]
   805a2:	68a1      	ldr	r1, [r4, #8]
	}
	
	for(o = M; o>1;o--){
		ysection3[o]=ysection3[o-1];
   805a4:	60e1      	str	r1, [r4, #12]
   805a6:	60a2      	str	r2, [r4, #8]
	}
	totsumsection3= (((sum3/1000)+(sumy3/1000))*0.112);//0.09	*0.25
	ysection3[1] = totsumsection3;
   805a8:	fb07 f70e 	mul.w	r7, r7, lr
   805ac:	fb08 7000 	mla	r0, r8, r0, r7
   805b0:	fb86 7300 	smull	r7, r3, r6, r0
   805b4:	17c0      	asrs	r0, r0, #31
   805b6:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   805ba:	4b19      	ldr	r3, [pc, #100]	; (80620 <fiveToSevenkHz+0x140>)
   805bc:	fb03 f301 	mul.w	r3, r3, r1
   805c0:	f46f 710e 	mvn.w	r1, #568	; 0x238
   805c4:	fb01 3302 	mla	r3, r1, r2, r3
   805c8:	fb86 2603 	smull	r2, r6, r6, r3
   805cc:	17db      	asrs	r3, r3, #31
   805ce:	ebc3 13a6 	rsb	r3, r3, r6, asr #6
   805d2:	4418      	add	r0, r3
   805d4:	4b13      	ldr	r3, [pc, #76]	; (80624 <fiveToSevenkHz+0x144>)
   805d6:	4798      	blx	r3
   805d8:	a305      	add	r3, pc, #20	; (adr r3, 805f0 <fiveToSevenkHz+0x110>)
   805da:	e9d3 2300 	ldrd	r2, r3, [r3]
   805de:	4e12      	ldr	r6, [pc, #72]	; (80628 <fiveToSevenkHz+0x148>)
   805e0:	47b0      	blx	r6
   805e2:	4b12      	ldr	r3, [pc, #72]	; (8062c <fiveToSevenkHz+0x14c>)
   805e4:	4798      	blx	r3
   805e6:	47a8      	blx	r5
   805e8:	6060      	str	r0, [r4, #4]
	outvaluesection3 = totsumsection3;
	return outvaluesection3;
   805ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   805ee:	bf00      	nop
   805f0:	3126e979 	.word	0x3126e979
   805f4:	3fbcac08 	.word	0x3fbcac08
   805f8:	20070860 	.word	0x20070860
   805fc:	20070890 	.word	0x20070890
   80600:	fffffc18 	.word	0xfffffc18
   80604:	10624dd3 	.word	0x10624dd3
   80608:	fffffb14 	.word	0xfffffb14
   8060c:	0008214d 	.word	0x0008214d
   80610:	20070870 	.word	0x20070870
   80614:	200708a0 	.word	0x200708a0
   80618:	20070880 	.word	0x20070880
   8061c:	200708b0 	.word	0x200708b0
   80620:	fffffebc 	.word	0xfffffebc
   80624:	000819a1 	.word	0x000819a1
   80628:	00081a6d 	.word	0x00081a6d
   8062c:	00081e91 	.word	0x00081e91
   80630:	000820a5 	.word	0x000820a5
   80634:	00000000 	.word	0x00000000

00080638 <movingFilterkHz>:

}; //koefficienterna * 1000

/*-------------------------------------------------*/

uint32_t movingFilterkHz(uint32_t invalue){
   80638:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int32_t outvaluesection1, outvaluesection2,outvaluesection3;
	
	//SECTION 1
	int i;
	for(i =M; i>0; i--){
		xbuffsection1[i]=xbuffsection1[i-1];
   8063c:	4b44      	ldr	r3, [pc, #272]	; (80750 <movingFilterkHz+0x118>)
   8063e:	689a      	ldr	r2, [r3, #8]
   80640:	60da      	str	r2, [r3, #12]
   80642:	6859      	ldr	r1, [r3, #4]
   80644:	6099      	str	r1, [r3, #8]
   80646:	681a      	ldr	r2, [r3, #0]
   80648:	605a      	str	r2, [r3, #4]
	}
	xbuffsection1[0]=(int)invalue;
   8064a:	6018      	str	r0, [r3, #0]
	
	int j;
	for( j =0; j<=M;j++){
		sum1 += ((xbuffsection1[j]*bsection1[j]));
   8064c:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
	}
	for(  j=1; j<=N;j++){
		sumy1 += ((ysection1[j]*asection1[j]));
   80650:	4c40      	ldr	r4, [pc, #256]	; (80754 <movingFilterkHz+0x11c>)
   80652:	6862      	ldr	r2, [r4, #4]
   80654:	68a5      	ldr	r5, [r4, #8]
	}
	
	for(i = N; i>1;i--){
		ysection1[i]=ysection1[i-1];
   80656:	60e5      	str	r5, [r4, #12]
   80658:	60a2      	str	r2, [r4, #8]
	}

	totsumsection1= (((sum1/1000)+(sumy1/1000)));
	ysection1[1] = totsumsection1;
   8065a:	4f3f      	ldr	r7, [pc, #252]	; (80758 <movingFilterkHz+0x120>)
   8065c:	fb07 f101 	mul.w	r1, r7, r1
   80660:	fb08 1000 	mla	r0, r8, r0, r1
   80664:	4e3d      	ldr	r6, [pc, #244]	; (8075c <movingFilterkHz+0x124>)
   80666:	fb86 1300 	smull	r1, r3, r6, r0
   8066a:	17c0      	asrs	r0, r0, #31
   8066c:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   80670:	f46f 736c 	mvn.w	r3, #944	; 0x3b0
   80674:	fb03 f305 	mul.w	r3, r3, r5
   80678:	4939      	ldr	r1, [pc, #228]	; (80760 <movingFilterkHz+0x128>)
   8067a:	fb01 3302 	mla	r3, r1, r2, r3
   8067e:	fb86 1203 	smull	r1, r2, r6, r3
   80682:	17db      	asrs	r3, r3, #31
   80684:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80688:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 80788 <movingFilterkHz+0x150>
   8068c:	4418      	add	r0, r3
   8068e:	47c8      	blx	r9
   80690:	4d34      	ldr	r5, [pc, #208]	; (80764 <movingFilterkHz+0x12c>)
   80692:	47a8      	blx	r5
   80694:	6060      	str	r0, [r4, #4]
	outvaluesection1 = totsumsection1;
	//SECTION 2
	int l;
	for(l =M; l>0; l--){
		xbuffsection2[l]=xbuffsection2[l-1];
   80696:	4b34      	ldr	r3, [pc, #208]	; (80768 <movingFilterkHz+0x130>)
   80698:	689a      	ldr	r2, [r3, #8]
   8069a:	60da      	str	r2, [r3, #12]
   8069c:	6859      	ldr	r1, [r3, #4]
   8069e:	6099      	str	r1, [r3, #8]
   806a0:	681a      	ldr	r2, [r3, #0]
   806a2:	605a      	str	r2, [r3, #4]
	}
	xbuffsection2[0]=(int)outvaluesection1;
   806a4:	6018      	str	r0, [r3, #0]
	int m;
	for( m =0; m<=M;m++){
		sum2 += ((xbuffsection2[m]*bsection2[m]));
	}
	for(  m=1; m<=N;m++){
		sumy2 += ((ysection2[m]*asection2[m]));
   806a6:	4c31      	ldr	r4, [pc, #196]	; (8076c <movingFilterkHz+0x134>)
   806a8:	6862      	ldr	r2, [r4, #4]
   806aa:	68a3      	ldr	r3, [r4, #8]
	}
	
	for(l = N; l>1;l--){
		ysection2[l]=ysection2[l-1];
   806ac:	60e3      	str	r3, [r4, #12]
   806ae:	60a2      	str	r2, [r4, #8]
	}
	totsumsection2= (((sum2/1000)+(sumy2/1000)));
	ysection2[1] = totsumsection2;
   806b0:	fb07 f101 	mul.w	r1, r7, r1
   806b4:	fb08 1000 	mla	r0, r8, r0, r1
   806b8:	fb86 e100 	smull	lr, r1, r6, r0
   806bc:	17c0      	asrs	r0, r0, #31
   806be:	ebc0 10a1 	rsb	r0, r0, r1, asr #6
   806c2:	f46f 7110 	mvn.w	r1, #576	; 0x240
   806c6:	fb01 f303 	mul.w	r3, r1, r3
   806ca:	f2a1 2193 	subw	r1, r1, #659	; 0x293
   806ce:	fb01 3302 	mla	r3, r1, r2, r3
   806d2:	fb86 1203 	smull	r1, r2, r6, r3
   806d6:	17db      	asrs	r3, r3, #31
   806d8:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   806dc:	4418      	add	r0, r3
   806de:	47c8      	blx	r9
   806e0:	47a8      	blx	r5
   806e2:	6060      	str	r0, [r4, #4]
	outvaluesection2 = totsumsection2;

	//SECTION 3
	int o;
	for(o =M; o>0; o--){
		xbuffsection3[o]=xbuffsection3[o-1];
   806e4:	4b22      	ldr	r3, [pc, #136]	; (80770 <movingFilterkHz+0x138>)
   806e6:	689a      	ldr	r2, [r3, #8]
   806e8:	60da      	str	r2, [r3, #12]
   806ea:	f8d3 e004 	ldr.w	lr, [r3, #4]
   806ee:	f8c3 e008 	str.w	lr, [r3, #8]
   806f2:	681a      	ldr	r2, [r3, #0]
   806f4:	605a      	str	r2, [r3, #4]
	}
	xbuffsection3[0]=(int)outvaluesection2;
   806f6:	6018      	str	r0, [r3, #0]
	int p;
	for( p =0; p<=M;p++){
		sum3 += ((xbuffsection3[p]*bsection3[p]));
	}
	for(  p=1; p<=N;p++){
		sumy3 += ((ysection3[p]*asection3[p]));
   806f8:	4c1e      	ldr	r4, [pc, #120]	; (80774 <movingFilterkHz+0x13c>)
   806fa:	6862      	ldr	r2, [r4, #4]
   806fc:	68a1      	ldr	r1, [r4, #8]
	}
	
	for(o = M; o>1;o--){
		ysection3[o]=ysection3[o-1];
   806fe:	60e1      	str	r1, [r4, #12]
   80700:	60a2      	str	r2, [r4, #8]
	}
	totsumsection3= (((sum3/1000)+(sumy3/1000))*0.10);
	ysection3[1] = totsumsection3;
   80702:	fb07 f70e 	mul.w	r7, r7, lr
   80706:	fb08 7000 	mla	r0, r8, r0, r7
   8070a:	fb86 7300 	smull	r7, r3, r6, r0
   8070e:	17c0      	asrs	r0, r0, #31
   80710:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   80714:	f46f 73fe 	mvn.w	r3, #508	; 0x1fc
   80718:	fb03 f301 	mul.w	r3, r3, r1
   8071c:	4916      	ldr	r1, [pc, #88]	; (80778 <movingFilterkHz+0x140>)
   8071e:	fb01 3302 	mla	r3, r1, r2, r3
   80722:	fb86 2603 	smull	r2, r6, r6, r3
   80726:	17db      	asrs	r3, r3, #31
   80728:	ebc3 13a6 	rsb	r3, r3, r6, asr #6
   8072c:	4418      	add	r0, r3
   8072e:	4b13      	ldr	r3, [pc, #76]	; (8077c <movingFilterkHz+0x144>)
   80730:	4798      	blx	r3
   80732:	a305      	add	r3, pc, #20	; (adr r3, 80748 <movingFilterkHz+0x110>)
   80734:	e9d3 2300 	ldrd	r2, r3, [r3]
   80738:	4e11      	ldr	r6, [pc, #68]	; (80780 <movingFilterkHz+0x148>)
   8073a:	47b0      	blx	r6
   8073c:	4b11      	ldr	r3, [pc, #68]	; (80784 <movingFilterkHz+0x14c>)
   8073e:	4798      	blx	r3
   80740:	47a8      	blx	r5
   80742:	6060      	str	r0, [r4, #4]
	outvaluesection3 = totsumsection3;
	return outvaluesection3;

   80744:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80748:	9999999a 	.word	0x9999999a
   8074c:	3fb99999 	.word	0x3fb99999
   80750:	200708c0 	.word	0x200708c0
   80754:	200708f0 	.word	0x200708f0
   80758:	fffffc18 	.word	0xfffffc18
   8075c:	10624dd3 	.word	0x10624dd3
   80760:	fffff86b 	.word	0xfffff86b
   80764:	0008214d 	.word	0x0008214d
   80768:	200708d0 	.word	0x200708d0
   8076c:	20070900 	.word	0x20070900
   80770:	200708e0 	.word	0x200708e0
   80774:	20070910 	.word	0x20070910
   80778:	fffffa3d 	.word	0xfffffa3d
   8077c:	000819a1 	.word	0x000819a1
   80780:	00081a6d 	.word	0x00081a6d
   80784:	00081e91 	.word	0x00081e91
   80788:	000820a5 	.word	0x000820a5
   8078c:	00000000 	.word	0x00000000

00080790 <oneHzToTwoFivekHz>:


/*-------------------------------------------------*/

//1-2750 Hz
uint32_t oneHzToTwoFivekHz(uint32_t invalue){
   80790:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int32_t outvaluesection1, outvaluesection2,outvaluesection3;
	
	//SECTION 1
	int i;
	for(i =M; i>0; i--){
		xbuffsection1[i]=xbuffsection1[i-1];
   80794:	4b46      	ldr	r3, [pc, #280]	; (808b0 <oneHzToTwoFivekHz+0x120>)
   80796:	689a      	ldr	r2, [r3, #8]
   80798:	60da      	str	r2, [r3, #12]
   8079a:	6859      	ldr	r1, [r3, #4]
   8079c:	6099      	str	r1, [r3, #8]
   8079e:	681a      	ldr	r2, [r3, #0]
   807a0:	605a      	str	r2, [r3, #4]
	}
	xbuffsection1[0]=(int)invalue;
   807a2:	6018      	str	r0, [r3, #0]
	
	int j;
	for( j =0; j<=M;j++){
		sum1 += ((xbuffsection1[j]*bsection1[j]));
   807a4:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
	}
	for(  j=1; j<=N;j++){
		sumy1 += ((ysection1[j]*asection1[j]));
   807a8:	4c42      	ldr	r4, [pc, #264]	; (808b4 <oneHzToTwoFivekHz+0x124>)
   807aa:	6862      	ldr	r2, [r4, #4]
   807ac:	68a5      	ldr	r5, [r4, #8]
	}
	
	for(i = N; i>1;i--){
		ysection1[i]=ysection1[i-1];
   807ae:	60e5      	str	r5, [r4, #12]
   807b0:	60a2      	str	r2, [r4, #8]
	}

	totsumsection1= (((sum1/1000)+(sumy1/1000)));
	ysection1[1] = totsumsection1;
   807b2:	4f41      	ldr	r7, [pc, #260]	; (808b8 <oneHzToTwoFivekHz+0x128>)
   807b4:	fb07 f101 	mul.w	r1, r7, r1
   807b8:	fb08 1000 	mla	r0, r8, r0, r1
   807bc:	4e3f      	ldr	r6, [pc, #252]	; (808bc <oneHzToTwoFivekHz+0x12c>)
   807be:	fb86 1300 	smull	r1, r3, r6, r0
   807c2:	17c0      	asrs	r0, r0, #31
   807c4:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   807c8:	4b3d      	ldr	r3, [pc, #244]	; (808c0 <oneHzToTwoFivekHz+0x130>)
   807ca:	fb03 f305 	mul.w	r3, r3, r5
   807ce:	f240 71cf 	movw	r1, #1999	; 0x7cf
   807d2:	fb01 3302 	mla	r3, r1, r2, r3
   807d6:	fb86 1203 	smull	r1, r2, r6, r3
   807da:	17db      	asrs	r3, r3, #31
   807dc:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   807e0:	f8df 9100 	ldr.w	r9, [pc, #256]	; 808e4 <oneHzToTwoFivekHz+0x154>
   807e4:	4418      	add	r0, r3
   807e6:	47c8      	blx	r9
   807e8:	4d36      	ldr	r5, [pc, #216]	; (808c4 <oneHzToTwoFivekHz+0x134>)
   807ea:	47a8      	blx	r5
   807ec:	6060      	str	r0, [r4, #4]
	outvaluesection1 = totsumsection1;
	//SECTION 2
	int l;
	for(l =M; l>0; l--){
		xbuffsection2[l]=xbuffsection2[l-1];
   807ee:	4b36      	ldr	r3, [pc, #216]	; (808c8 <oneHzToTwoFivekHz+0x138>)
   807f0:	689a      	ldr	r2, [r3, #8]
   807f2:	60da      	str	r2, [r3, #12]
   807f4:	6859      	ldr	r1, [r3, #4]
   807f6:	6099      	str	r1, [r3, #8]
   807f8:	681a      	ldr	r2, [r3, #0]
   807fa:	605a      	str	r2, [r3, #4]
	}
	xbuffsection2[0]=(int)outvaluesection1;
   807fc:	6018      	str	r0, [r3, #0]
	int m;
	for( m =0; m<=M;m++){
		sum2 += ((xbuffsection2[m]*bsection2[m]));
	}
	for(  m=1; m<=N;m++){
		sumy2 += ((ysection2[m]*asection2[m]));
   807fe:	4c33      	ldr	r4, [pc, #204]	; (808cc <oneHzToTwoFivekHz+0x13c>)
   80800:	6862      	ldr	r2, [r4, #4]
   80802:	68a3      	ldr	r3, [r4, #8]
	}
	
	for(l = N; l>1;l--){
		ysection2[l]=ysection2[l-1];
   80804:	60e3      	str	r3, [r4, #12]
   80806:	60a2      	str	r2, [r4, #8]
	}
	totsumsection2= (((sum2/1000)+(sumy2/1000)));
	ysection2[1] = totsumsection2;
   80808:	fb07 f101 	mul.w	r1, r7, r1
   8080c:	fb08 1000 	mla	r0, r8, r0, r1
   80810:	fb86 e100 	smull	lr, r1, r6, r0
   80814:	17c0      	asrs	r0, r0, #31
   80816:	ebc0 10a1 	rsb	r0, r0, r1, asr #6
   8081a:	f46f 71e0 	mvn.w	r1, #448	; 0x1c0
   8081e:	fb01 f303 	mul.w	r3, r1, r3
   80822:	f240 31ad 	movw	r1, #941	; 0x3ad
   80826:	fb01 3302 	mla	r3, r1, r2, r3
   8082a:	fb86 1203 	smull	r1, r2, r6, r3
   8082e:	17db      	asrs	r3, r3, #31
   80830:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80834:	4418      	add	r0, r3
   80836:	47c8      	blx	r9
   80838:	47a8      	blx	r5
   8083a:	6060      	str	r0, [r4, #4]
	outvaluesection2 = totsumsection2;

	//SECTION 3
	int o;
	for(o =M; o>0; o--){
		xbuffsection3[o]=xbuffsection3[o-1];
   8083c:	4b24      	ldr	r3, [pc, #144]	; (808d0 <oneHzToTwoFivekHz+0x140>)
   8083e:	689a      	ldr	r2, [r3, #8]
   80840:	60da      	str	r2, [r3, #12]
   80842:	f8d3 e004 	ldr.w	lr, [r3, #4]
   80846:	f8c3 e008 	str.w	lr, [r3, #8]
   8084a:	681a      	ldr	r2, [r3, #0]
   8084c:	605a      	str	r2, [r3, #4]
	}
	xbuffsection3[0]=(int)outvaluesection2;
   8084e:	6018      	str	r0, [r3, #0]
	int p;
	for( p =0; p<=M;p++){
		sum3 += ((xbuffsection3[p]*bsection3[p]));
	}
	for(  p=1; p<=N;p++){
		sumy3 += ((ysection3[p]*asection3[p]));
   80850:	4c20      	ldr	r4, [pc, #128]	; (808d4 <oneHzToTwoFivekHz+0x144>)
   80852:	6862      	ldr	r2, [r4, #4]
   80854:	68a1      	ldr	r1, [r4, #8]
	}
	
	for(o = M; o>1;o--){
		ysection3[o]=ysection3[o-1];
   80856:	60e1      	str	r1, [r4, #12]
   80858:	60a2      	str	r2, [r4, #8]
	}
	totsumsection3= (((sum3/1000)+(sumy3/1000))*0.134);
	ysection3[1] = totsumsection3;
   8085a:	fb07 f70e 	mul.w	r7, r7, lr
   8085e:	fb08 7000 	mla	r0, r8, r0, r7
   80862:	fb86 7300 	smull	r7, r3, r6, r0
   80866:	17c0      	asrs	r0, r0, #31
   80868:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   8086c:	f46f 73b8 	mvn.w	r3, #368	; 0x170
   80870:	fb03 f301 	mul.w	r3, r3, r1
   80874:	f44f 61ab 	mov.w	r1, #1368	; 0x558
   80878:	fb01 3302 	mla	r3, r1, r2, r3
   8087c:	fb86 2603 	smull	r2, r6, r6, r3
   80880:	17db      	asrs	r3, r3, #31
   80882:	ebc3 13a6 	rsb	r3, r3, r6, asr #6
   80886:	4418      	add	r0, r3
   80888:	4b13      	ldr	r3, [pc, #76]	; (808d8 <oneHzToTwoFivekHz+0x148>)
   8088a:	4798      	blx	r3
   8088c:	a306      	add	r3, pc, #24	; (adr r3, 808a8 <oneHzToTwoFivekHz+0x118>)
   8088e:	e9d3 2300 	ldrd	r2, r3, [r3]
   80892:	4e12      	ldr	r6, [pc, #72]	; (808dc <oneHzToTwoFivekHz+0x14c>)
   80894:	47b0      	blx	r6
   80896:	4b12      	ldr	r3, [pc, #72]	; (808e0 <oneHzToTwoFivekHz+0x150>)
   80898:	4798      	blx	r3
   8089a:	47a8      	blx	r5
   8089c:	6060      	str	r0, [r4, #4]
	outvaluesection3 = totsumsection3;
	return outvaluesection3;
   8089e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   808a2:	bf00      	nop
   808a4:	f3af 8000 	nop.w
   808a8:	78d4fdf4 	.word	0x78d4fdf4
   808ac:	3fc126e9 	.word	0x3fc126e9
   808b0:	20070920 	.word	0x20070920
   808b4:	20070950 	.word	0x20070950
   808b8:	fffffc18 	.word	0xfffffc18
   808bc:	10624dd3 	.word	0x10624dd3
   808c0:	fffffc19 	.word	0xfffffc19
   808c4:	0008214d 	.word	0x0008214d
   808c8:	20070930 	.word	0x20070930
   808cc:	20070960 	.word	0x20070960
   808d0:	20070940 	.word	0x20070940
   808d4:	20070970 	.word	0x20070970
   808d8:	000819a1 	.word	0x000819a1
   808dc:	00081a6d 	.word	0x00081a6d
   808e0:	00081e91 	.word	0x00081e91
   808e4:	000820a5 	.word	0x000820a5

000808e8 <sevenToNinekHz>:
	 
 }; //koefficienterna * 1000
 /*-------------------------------------------------*/

//7500-9999 Hz
uint32_t sevenToNinekHz(uint32_t invalue){
   808e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int32_t outvaluesection1, outvaluesection2,outvaluesection3;
	
	//SECTION 1
	int i;
	for(i =M; i>0; i--){
		xbuffsection1[i]=xbuffsection1[i-1];
   808ec:	4b44      	ldr	r3, [pc, #272]	; (80a00 <sevenToNinekHz+0x118>)
   808ee:	689a      	ldr	r2, [r3, #8]
   808f0:	60da      	str	r2, [r3, #12]
   808f2:	6859      	ldr	r1, [r3, #4]
   808f4:	6099      	str	r1, [r3, #8]
   808f6:	681a      	ldr	r2, [r3, #0]
   808f8:	605a      	str	r2, [r3, #4]
	}
	xbuffsection1[0]=(int)invalue;
   808fa:	6018      	str	r0, [r3, #0]
	
	int j;
	for( j =0; j<=M;j++){
		sum1 += ((xbuffsection1[j]*bsection1[j]));
   808fc:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
	}
	for(  j=1; j<=N;j++){
		sumy1 += ((ysection1[j]*asection1[j]));
   80900:	4c40      	ldr	r4, [pc, #256]	; (80a04 <sevenToNinekHz+0x11c>)
   80902:	6862      	ldr	r2, [r4, #4]
   80904:	68a5      	ldr	r5, [r4, #8]
	}
	
	for(i = N; i>1;i--){
		ysection1[i]=ysection1[i-1];
   80906:	60e5      	str	r5, [r4, #12]
   80908:	60a2      	str	r2, [r4, #8]
	}

	totsumsection1= (((sum1/1000)+(sumy1/1000)));
	ysection1[1] = totsumsection1;
   8090a:	4f3f      	ldr	r7, [pc, #252]	; (80a08 <sevenToNinekHz+0x120>)
   8090c:	fb07 f101 	mul.w	r1, r7, r1
   80910:	fb08 1000 	mla	r0, r8, r0, r1
   80914:	4e3d      	ldr	r6, [pc, #244]	; (80a0c <sevenToNinekHz+0x124>)
   80916:	fb86 1300 	smull	r1, r3, r6, r0
   8091a:	17c0      	asrs	r0, r0, #31
   8091c:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   80920:	4b3b      	ldr	r3, [pc, #236]	; (80a10 <sevenToNinekHz+0x128>)
   80922:	fb03 f305 	mul.w	r3, r3, r5
   80926:	493b      	ldr	r1, [pc, #236]	; (80a14 <sevenToNinekHz+0x12c>)
   80928:	fb01 3302 	mla	r3, r1, r2, r3
   8092c:	fb86 1203 	smull	r1, r2, r6, r3
   80930:	17db      	asrs	r3, r3, #31
   80932:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80936:	f8df 9104 	ldr.w	r9, [pc, #260]	; 80a3c <sevenToNinekHz+0x154>
   8093a:	4418      	add	r0, r3
   8093c:	47c8      	blx	r9
   8093e:	4d36      	ldr	r5, [pc, #216]	; (80a18 <sevenToNinekHz+0x130>)
   80940:	47a8      	blx	r5
   80942:	6060      	str	r0, [r4, #4]
	outvaluesection1 = totsumsection1;
	//SECTION 2
	int l;
	for(l =M; l>0; l--){
		xbuffsection2[l]=xbuffsection2[l-1];
   80944:	4b35      	ldr	r3, [pc, #212]	; (80a1c <sevenToNinekHz+0x134>)
   80946:	689a      	ldr	r2, [r3, #8]
   80948:	60da      	str	r2, [r3, #12]
   8094a:	6859      	ldr	r1, [r3, #4]
   8094c:	6099      	str	r1, [r3, #8]
   8094e:	681a      	ldr	r2, [r3, #0]
   80950:	605a      	str	r2, [r3, #4]
	}
	xbuffsection2[0]=(int)outvaluesection1;
   80952:	6018      	str	r0, [r3, #0]
	int m;
	for( m =0; m<=M;m++){
		sum2 += ((xbuffsection2[m]*bsection2[m]));
	}
	for(  m=1; m<=N;m++){
		sumy2 += ((ysection2[m]*asection2[m]));
   80954:	4c32      	ldr	r4, [pc, #200]	; (80a20 <sevenToNinekHz+0x138>)
   80956:	6862      	ldr	r2, [r4, #4]
   80958:	68a3      	ldr	r3, [r4, #8]
	}
	
	for(l = N; l>1;l--){
		ysection2[l]=ysection2[l-1];
   8095a:	60e3      	str	r3, [r4, #12]
   8095c:	60a2      	str	r2, [r4, #8]
	}
	totsumsection2= (((sum2/1000)+(sumy2/1000)));
	ysection2[1] = totsumsection2;
   8095e:	fb07 f101 	mul.w	r1, r7, r1
   80962:	fb08 1000 	mla	r0, r8, r0, r1
   80966:	fb86 e100 	smull	lr, r1, r6, r0
   8096a:	17c0      	asrs	r0, r0, #31
   8096c:	ebc0 10a1 	rsb	r0, r0, r1, asr #6
   80970:	f46f 71e0 	mvn.w	r1, #448	; 0x1c0
   80974:	fb01 f303 	mul.w	r3, r1, r3
   80978:	f46f 716b 	mvn.w	r1, #940	; 0x3ac
   8097c:	fb01 3302 	mla	r3, r1, r2, r3
   80980:	fb86 1203 	smull	r1, r2, r6, r3
   80984:	17db      	asrs	r3, r3, #31
   80986:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   8098a:	4418      	add	r0, r3
   8098c:	47c8      	blx	r9
   8098e:	47a8      	blx	r5
   80990:	6060      	str	r0, [r4, #4]
	outvaluesection2 = totsumsection2;

	//SECTION 3
	int o;
	for(o =M; o>0; o--){
		xbuffsection3[o]=xbuffsection3[o-1];
   80992:	4b24      	ldr	r3, [pc, #144]	; (80a24 <sevenToNinekHz+0x13c>)
   80994:	689a      	ldr	r2, [r3, #8]
   80996:	60da      	str	r2, [r3, #12]
   80998:	f8d3 e004 	ldr.w	lr, [r3, #4]
   8099c:	f8c3 e008 	str.w	lr, [r3, #8]
   809a0:	681a      	ldr	r2, [r3, #0]
   809a2:	605a      	str	r2, [r3, #4]
	}
	xbuffsection3[0]=(int)outvaluesection2;
   809a4:	6018      	str	r0, [r3, #0]
	int p;
	for( p =0; p<=M;p++){
		sum3 += ((xbuffsection3[p]*bsection3[p]));
	}
	for(  p=1; p<=N;p++){
		sumy3 += ((ysection3[p]*asection3[p]));
   809a6:	4c20      	ldr	r4, [pc, #128]	; (80a28 <sevenToNinekHz+0x140>)
   809a8:	6862      	ldr	r2, [r4, #4]
   809aa:	68a1      	ldr	r1, [r4, #8]
	}
	
	for(o = M; o>1;o--){
		ysection3[o]=ysection3[o-1];
   809ac:	60e1      	str	r1, [r4, #12]
   809ae:	60a2      	str	r2, [r4, #8]
	}
	totsumsection3= (((sum3/1000)+(sumy3/1000))*0.127);
	ysection3[1] = totsumsection3;
   809b0:	fb07 f70e 	mul.w	r7, r7, lr
   809b4:	fb08 7000 	mla	r0, r8, r0, r7
   809b8:	fb86 7300 	smull	r7, r3, r6, r0
   809bc:	17c0      	asrs	r0, r0, #31
   809be:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   809c2:	f46f 73b8 	mvn.w	r3, #368	; 0x170
   809c6:	fb03 f301 	mul.w	r3, r3, r1
   809ca:	4918      	ldr	r1, [pc, #96]	; (80a2c <sevenToNinekHz+0x144>)
   809cc:	fb01 3302 	mla	r3, r1, r2, r3
   809d0:	fb86 2603 	smull	r2, r6, r6, r3
   809d4:	17db      	asrs	r3, r3, #31
   809d6:	ebc3 13a6 	rsb	r3, r3, r6, asr #6
   809da:	4418      	add	r0, r3
   809dc:	4b14      	ldr	r3, [pc, #80]	; (80a30 <sevenToNinekHz+0x148>)
   809de:	4798      	blx	r3
   809e0:	a305      	add	r3, pc, #20	; (adr r3, 809f8 <sevenToNinekHz+0x110>)
   809e2:	e9d3 2300 	ldrd	r2, r3, [r3]
   809e6:	4e13      	ldr	r6, [pc, #76]	; (80a34 <sevenToNinekHz+0x14c>)
   809e8:	47b0      	blx	r6
   809ea:	4b13      	ldr	r3, [pc, #76]	; (80a38 <sevenToNinekHz+0x150>)
   809ec:	4798      	blx	r3
   809ee:	47a8      	blx	r5
   809f0:	6060      	str	r0, [r4, #4]
	outvaluesection3 = totsumsection3;
	return outvaluesection3;
   809f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   809f6:	bf00      	nop
   809f8:	374bc6a8 	.word	0x374bc6a8
   809fc:	3fc04189 	.word	0x3fc04189
   80a00:	20070980 	.word	0x20070980
   80a04:	200709b0 	.word	0x200709b0
   80a08:	fffffc18 	.word	0xfffffc18
   80a0c:	10624dd3 	.word	0x10624dd3
   80a10:	fffffc19 	.word	0xfffffc19
   80a14:	fffff831 	.word	0xfffff831
   80a18:	0008214d 	.word	0x0008214d
   80a1c:	20070990 	.word	0x20070990
   80a20:	200709c0 	.word	0x200709c0
   80a24:	200709a0 	.word	0x200709a0
   80a28:	200709d0 	.word	0x200709d0
   80a2c:	fffffaa8 	.word	0xfffffaa8
   80a30:	000819a1 	.word	0x000819a1
   80a34:	00081a6d 	.word	0x00081a6d
   80a38:	00081e91 	.word	0x00081e91
   80a3c:	000820a5 	.word	0x000820a5

00080a40 <twofiveToFivekHz>:


/*-------------------------------------------------*/

//2250-5250 Hz
uint32_t twofiveToFivekHz(uint32_t invalue){
   80a40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int32_t outvaluesection1, outvaluesection2,outvaluesection3;
	
	//SECTION 1
	int i;
	for(i =M; i>0; i--){
		xbuffsection1[i]=xbuffsection1[i-1];
   80a44:	4b46      	ldr	r3, [pc, #280]	; (80b60 <twofiveToFivekHz+0x120>)
   80a46:	689a      	ldr	r2, [r3, #8]
   80a48:	60da      	str	r2, [r3, #12]
   80a4a:	6859      	ldr	r1, [r3, #4]
   80a4c:	6099      	str	r1, [r3, #8]
   80a4e:	681a      	ldr	r2, [r3, #0]
   80a50:	605a      	str	r2, [r3, #4]
	}
	xbuffsection1[0]=(int)invalue;
   80a52:	6018      	str	r0, [r3, #0]
	
	int j;
	for( j =0; j<=M;j++){
		sum1 += ((xbuffsection1[j]*bsection1[j]));
   80a54:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
	}
	for(  j=1; j<=N;j++){
		sumy1 += ((ysection1[j]*asection1[j]));
   80a58:	4c42      	ldr	r4, [pc, #264]	; (80b64 <twofiveToFivekHz+0x124>)
   80a5a:	6862      	ldr	r2, [r4, #4]
   80a5c:	68a5      	ldr	r5, [r4, #8]
	}
	
	for(i = N; i>1;i--){
		ysection1[i]=ysection1[i-1];
   80a5e:	60e5      	str	r5, [r4, #12]
   80a60:	60a2      	str	r2, [r4, #8]
	}

	totsumsection1= (((sum1/1000)+(sumy1/1000)));
	ysection1[1] = totsumsection1;
   80a62:	4f41      	ldr	r7, [pc, #260]	; (80b68 <twofiveToFivekHz+0x128>)
   80a64:	fb07 f101 	mul.w	r1, r7, r1
   80a68:	fb08 1000 	mla	r0, r8, r0, r1
   80a6c:	4e3f      	ldr	r6, [pc, #252]	; (80b6c <twofiveToFivekHz+0x12c>)
   80a6e:	fb86 1300 	smull	r1, r3, r6, r0
   80a72:	17c0      	asrs	r0, r0, #31
   80a74:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   80a78:	f46f 7331 	mvn.w	r3, #708	; 0x2c4
   80a7c:	fb03 f305 	mul.w	r3, r3, r5
   80a80:	f240 41ec 	movw	r1, #1260	; 0x4ec
   80a84:	fb01 3302 	mla	r3, r1, r2, r3
   80a88:	fb86 1203 	smull	r1, r2, r6, r3
   80a8c:	17db      	asrs	r3, r3, #31
   80a8e:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80a92:	f8df 9100 	ldr.w	r9, [pc, #256]	; 80b94 <twofiveToFivekHz+0x154>
   80a96:	4418      	add	r0, r3
   80a98:	47c8      	blx	r9
   80a9a:	4d35      	ldr	r5, [pc, #212]	; (80b70 <twofiveToFivekHz+0x130>)
   80a9c:	47a8      	blx	r5
   80a9e:	6060      	str	r0, [r4, #4]
	outvaluesection1 = totsumsection1;
	//SECTION 2
	int l;
	for(l =M; l>0; l--){
		xbuffsection2[l]=xbuffsection2[l-1];
   80aa0:	4b34      	ldr	r3, [pc, #208]	; (80b74 <twofiveToFivekHz+0x134>)
   80aa2:	689a      	ldr	r2, [r3, #8]
   80aa4:	60da      	str	r2, [r3, #12]
   80aa6:	6859      	ldr	r1, [r3, #4]
   80aa8:	6099      	str	r1, [r3, #8]
   80aaa:	681a      	ldr	r2, [r3, #0]
   80aac:	605a      	str	r2, [r3, #4]
	}
	xbuffsection2[0]=(int)outvaluesection1;
   80aae:	6018      	str	r0, [r3, #0]
	int m;
	for( m =0; m<=M;m++){
		sum2 += ((xbuffsection2[m]*bsection2[m]));
	}
	for(  m=1; m<=N;m++){
		sumy2 += ((ysection2[m]*asection2[m]));
   80ab0:	4c31      	ldr	r4, [pc, #196]	; (80b78 <twofiveToFivekHz+0x138>)
   80ab2:	6862      	ldr	r2, [r4, #4]
   80ab4:	68a3      	ldr	r3, [r4, #8]
	}
	
	for(l = N; l>1;l--){
		ysection2[l]=ysection2[l-1];
   80ab6:	60e3      	str	r3, [r4, #12]
   80ab8:	60a2      	str	r2, [r4, #8]
	}
	totsumsection2= (((sum2/1000)+(sumy2/1000)));
	ysection2[1] = totsumsection2;
   80aba:	fb07 f101 	mul.w	r1, r7, r1
   80abe:	fb08 1000 	mla	r0, r8, r0, r1
   80ac2:	fb86 e100 	smull	lr, r1, r6, r0
   80ac6:	17c0      	asrs	r0, r0, #31
   80ac8:	ebc0 10a1 	rsb	r0, r0, r1, asr #6
   80acc:	f46f 7115 	mvn.w	r1, #596	; 0x254
   80ad0:	fb01 f303 	mul.w	r3, r1, r3
   80ad4:	f06f 0129 	mvn.w	r1, #41	; 0x29
   80ad8:	fb01 3302 	mla	r3, r1, r2, r3
   80adc:	fb86 1203 	smull	r1, r2, r6, r3
   80ae0:	17db      	asrs	r3, r3, #31
   80ae2:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
   80ae6:	4418      	add	r0, r3
   80ae8:	47c8      	blx	r9
   80aea:	47a8      	blx	r5
   80aec:	6060      	str	r0, [r4, #4]
	outvaluesection2 = totsumsection2;

	//SECTION 3
	int o;
	for(o =M; o>0; o--){
		xbuffsection3[o]=xbuffsection3[o-1];
   80aee:	4b23      	ldr	r3, [pc, #140]	; (80b7c <twofiveToFivekHz+0x13c>)
   80af0:	689a      	ldr	r2, [r3, #8]
   80af2:	60da      	str	r2, [r3, #12]
   80af4:	f8d3 e004 	ldr.w	lr, [r3, #4]
   80af8:	f8c3 e008 	str.w	lr, [r3, #8]
   80afc:	681a      	ldr	r2, [r3, #0]
   80afe:	605a      	str	r2, [r3, #4]
	}
	xbuffsection3[0]=(int)outvaluesection2;
   80b00:	6018      	str	r0, [r3, #0]
	int p;
	for( p =0; p<=M;p++){
		sum3 += ((xbuffsection3[p]*bsection3[p]));
	}
	for(  p=1; p<=N;p++){
		sumy3 += ((ysection3[p]*asection3[p]));
   80b02:	4c1f      	ldr	r4, [pc, #124]	; (80b80 <twofiveToFivekHz+0x140>)
   80b04:	6862      	ldr	r2, [r4, #4]
   80b06:	68a1      	ldr	r1, [r4, #8]
	}
	
	for(o = M; o>1;o--){
		ysection3[o]=ysection3[o-1];
   80b08:	60e1      	str	r1, [r4, #12]
   80b0a:	60a2      	str	r2, [r4, #8]
	}
	totsumsection3= (((sum3/1000)+(sumy3/1000))*0.113);
	ysection3[1] = totsumsection3;
   80b0c:	fb07 f70e 	mul.w	r7, r7, lr
   80b10:	fb08 7000 	mla	r0, r8, r0, r7
   80b14:	fb86 7300 	smull	r7, r3, r6, r0
   80b18:	17c0      	asrs	r0, r0, #31
   80b1a:	ebc0 10a3 	rsb	r0, r0, r3, asr #6
   80b1e:	4b19      	ldr	r3, [pc, #100]	; (80b84 <twofiveToFivekHz+0x144>)
   80b20:	fb03 f301 	mul.w	r3, r3, r1
   80b24:	f240 2139 	movw	r1, #569	; 0x239
   80b28:	fb01 3302 	mla	r3, r1, r2, r3
   80b2c:	fb86 2603 	smull	r2, r6, r6, r3
   80b30:	17db      	asrs	r3, r3, #31
   80b32:	ebc3 13a6 	rsb	r3, r3, r6, asr #6
   80b36:	4418      	add	r0, r3
   80b38:	4b13      	ldr	r3, [pc, #76]	; (80b88 <twofiveToFivekHz+0x148>)
   80b3a:	4798      	blx	r3
   80b3c:	a306      	add	r3, pc, #24	; (adr r3, 80b58 <twofiveToFivekHz+0x118>)
   80b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
   80b42:	4e12      	ldr	r6, [pc, #72]	; (80b8c <twofiveToFivekHz+0x14c>)
   80b44:	47b0      	blx	r6
   80b46:	4b12      	ldr	r3, [pc, #72]	; (80b90 <twofiveToFivekHz+0x150>)
   80b48:	4798      	blx	r3
   80b4a:	47a8      	blx	r5
   80b4c:	6060      	str	r0, [r4, #4]
	outvaluesection3 = totsumsection3;
	return outvaluesection3;
   80b4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80b52:	bf00      	nop
   80b54:	f3af 8000 	nop.w
   80b58:	6872b021 	.word	0x6872b021
   80b5c:	3fbced91 	.word	0x3fbced91
   80b60:	200709e0 	.word	0x200709e0
   80b64:	20070a10 	.word	0x20070a10
   80b68:	fffffc18 	.word	0xfffffc18
   80b6c:	10624dd3 	.word	0x10624dd3
   80b70:	0008214d 	.word	0x0008214d
   80b74:	200709f0 	.word	0x200709f0
   80b78:	20070a20 	.word	0x20070a20
   80b7c:	20070a00 	.word	0x20070a00
   80b80:	20070a30 	.word	0x20070a30
   80b84:	fffffebc 	.word	0xfffffebc
   80b88:	000819a1 	.word	0x000819a1
   80b8c:	00081a6d 	.word	0x00081a6d
   80b90:	00081e91 	.word	0x00081e91
   80b94:	000820a5 	.word	0x000820a5

00080b98 <adc_setup>:

/************************************************************************/
/* Initierar ADC för pinne  A0-A2 och A8                                */
/************************************************************************/
void adc_setup()
{
   80b98:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_ADC);
   80b9a:	2025      	movs	r0, #37	; 0x25
   80b9c:	4b14      	ldr	r3, [pc, #80]	; (80bf0 <adc_setup+0x58>)
   80b9e:	4798      	blx	r3
	adc_init(ADC, sysclk_get_main_hz(), 20000000, 0);		// Konfiguerar för maximal frekvens på 84 MHz
   80ba0:	4c14      	ldr	r4, [pc, #80]	; (80bf4 <adc_setup+0x5c>)
   80ba2:	2300      	movs	r3, #0
   80ba4:	4a14      	ldr	r2, [pc, #80]	; (80bf8 <adc_setup+0x60>)
   80ba6:	4915      	ldr	r1, [pc, #84]	; (80bfc <adc_setup+0x64>)
   80ba8:	4620      	mov	r0, r4
   80baa:	4d15      	ldr	r5, [pc, #84]	; (80c00 <adc_setup+0x68>)
   80bac:	47a8      	blx	r5
	adc_configure_timing(ADC, 0, 0, 0);
   80bae:	2300      	movs	r3, #0
   80bb0:	461a      	mov	r2, r3
   80bb2:	4619      	mov	r1, r3
   80bb4:	4620      	mov	r0, r4
   80bb6:	4d13      	ldr	r5, [pc, #76]	; (80c04 <adc_setup+0x6c>)
   80bb8:	47a8      	blx	r5
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_12);			// Sätter upplösningen på 12 bitar
   80bba:	2100      	movs	r1, #0
   80bbc:	4620      	mov	r0, r4
   80bbe:	4b12      	ldr	r3, [pc, #72]	; (80c08 <adc_setup+0x70>)
   80bc0:	4798      	blx	r3
	adc_enable_channel(ADC, ADC_CHANNEL_10);				// Analog pin 8
   80bc2:	210a      	movs	r1, #10
   80bc4:	4620      	mov	r0, r4
   80bc6:	4d11      	ldr	r5, [pc, #68]	; (80c0c <adc_setup+0x74>)
   80bc8:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_7);					// Analog pin 0
   80bca:	2107      	movs	r1, #7
   80bcc:	4620      	mov	r0, r4
   80bce:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_6);					// Analog pin 1
   80bd0:	2106      	movs	r1, #6
   80bd2:	4620      	mov	r0, r4
   80bd4:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_5);					// Analog pin 2
   80bd6:	2105      	movs	r1, #5
   80bd8:	4620      	mov	r0, r4
   80bda:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_4);					// Analog pin 3
   80bdc:	2104      	movs	r1, #4
   80bde:	4620      	mov	r0, r4
   80be0:	47a8      	blx	r5
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);				
   80be2:	2200      	movs	r2, #0
   80be4:	4611      	mov	r1, r2
   80be6:	4620      	mov	r0, r4
   80be8:	4b09      	ldr	r3, [pc, #36]	; (80c10 <adc_setup+0x78>)
   80bea:	4798      	blx	r3
   80bec:	bd38      	pop	{r3, r4, r5, pc}
   80bee:	bf00      	nop
   80bf0:	0008141d 	.word	0x0008141d
   80bf4:	400c0000 	.word	0x400c0000
   80bf8:	01312d00 	.word	0x01312d00
   80bfc:	0a037a00 	.word	0x0a037a00
   80c00:	000801dd 	.word	0x000801dd
   80c04:	00080231 	.word	0x00080231
   80c08:	00080211 	.word	0x00080211
   80c0c:	00080255 	.word	0x00080255
   80c10:	00080221 	.word	0x00080221

00080c14 <dac_setup>:


/************************************************************************/
/* Initierar DAC för pin DAC1                                           */
/************************************************************************/
void dac_setup() {
   80c14:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_DACC);
   80c16:	2026      	movs	r0, #38	; 0x26
   80c18:	4b0c      	ldr	r3, [pc, #48]	; (80c4c <dac_setup+0x38>)
   80c1a:	4798      	blx	r3
	dacc_reset(DACC);
   80c1c:	4c0c      	ldr	r4, [pc, #48]	; (80c50 <dac_setup+0x3c>)
   80c1e:	4620      	mov	r0, r4
   80c20:	4b0c      	ldr	r3, [pc, #48]	; (80c54 <dac_setup+0x40>)
   80c22:	4798      	blx	r3
	dacc_set_transfer_mode(DACC, 0);
   80c24:	2100      	movs	r1, #0
   80c26:	4620      	mov	r0, r4
   80c28:	4b0b      	ldr	r3, [pc, #44]	; (80c58 <dac_setup+0x44>)
   80c2a:	4798      	blx	r3
	dacc_set_timing(DACC,1,1,0);			// 1 är den kortade uppdateringsperiod, 1 max speed, 0 start upp tid
   80c2c:	2300      	movs	r3, #0
   80c2e:	2201      	movs	r2, #1
   80c30:	4611      	mov	r1, r2
   80c32:	4620      	mov	r0, r4
   80c34:	4d09      	ldr	r5, [pc, #36]	; (80c5c <dac_setup+0x48>)
   80c36:	47a8      	blx	r5
	
	dacc_set_channel_selection(DACC,1);		// Channel DAC1
   80c38:	2101      	movs	r1, #1
   80c3a:	4620      	mov	r0, r4
   80c3c:	4b08      	ldr	r3, [pc, #32]	; (80c60 <dac_setup+0x4c>)
   80c3e:	4798      	blx	r3
	dacc_enable_channel(DACC, 1);			// Startar DAC1
   80c40:	2101      	movs	r1, #1
   80c42:	4620      	mov	r0, r4
   80c44:	4b07      	ldr	r3, [pc, #28]	; (80c64 <dac_setup+0x50>)
   80c46:	4798      	blx	r3
   80c48:	bd38      	pop	{r3, r4, r5, pc}
   80c4a:	bf00      	nop
   80c4c:	0008141d 	.word	0x0008141d
   80c50:	400c8000 	.word	0x400c8000
   80c54:	00080cc5 	.word	0x00080cc5
   80c58:	00080ccd 	.word	0x00080ccd
   80c5c:	00080d01 	.word	0x00080d01
   80c60:	00080ce9 	.word	0x00080ce9
   80c64:	00080d31 	.word	0x00080d31

00080c68 <configure_tc>:
/************************************************************************/
/* Denna metod initierar interruptet                                    */
/* 42000000 -> 2100 - 20000												*/
/************************************************************************/
void configure_tc(void)
{
   80c68:	b510      	push	{r4, lr}
	/* Konfiguerar PMC */
	pmc_enable_periph_clk(ID_TC0);
   80c6a:	201b      	movs	r0, #27
   80c6c:	4b0e      	ldr	r3, [pc, #56]	; (80ca8 <configure_tc+0x40>)
   80c6e:	4798      	blx	r3

	/** Konfiguerar TC för 20 khz frevkens och triggar på RC jämförelse. */
	tc_init(TC0, 0, 0 | TC_CMR_CPCTRG);			//Timer_clock_1 - MCK/2 - 42 MHz
   80c70:	4c0e      	ldr	r4, [pc, #56]	; (80cac <configure_tc+0x44>)
   80c72:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   80c76:	2100      	movs	r1, #0
   80c78:	4620      	mov	r0, r4
   80c7a:	4b0d      	ldr	r3, [pc, #52]	; (80cb0 <configure_tc+0x48>)
   80c7c:	4798      	blx	r3
	tc_write_rc(TC0, 0, 2100);					//2100 -> fs = 20 kHz -> 20 kHz valdes för att man vill ha in 4 st filter. Ett filter tar ca 11-12 ms
   80c7e:	f640 0234 	movw	r2, #2100	; 0x834
   80c82:	2100      	movs	r1, #0
   80c84:	4620      	mov	r0, r4
   80c86:	4b0b      	ldr	r3, [pc, #44]	; (80cb4 <configure_tc+0x4c>)
   80c88:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   80c8a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   80c8e:	4b0a      	ldr	r3, [pc, #40]	; (80cb8 <configure_tc+0x50>)
   80c90:	601a      	str	r2, [r3, #0]

	/* Konfiguerar och sätter på interruptet på RC-jämförelsen*/
	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
   80c92:	2210      	movs	r2, #16
   80c94:	2100      	movs	r1, #0
   80c96:	4620      	mov	r0, r4
   80c98:	4b08      	ldr	r3, [pc, #32]	; (80cbc <configure_tc+0x54>)
   80c9a:	4798      	blx	r3

	tc_start(TC0, 0);
   80c9c:	2100      	movs	r1, #0
   80c9e:	4620      	mov	r0, r4
   80ca0:	4b07      	ldr	r3, [pc, #28]	; (80cc0 <configure_tc+0x58>)
   80ca2:	4798      	blx	r3
   80ca4:	bd10      	pop	{r4, pc}
   80ca6:	bf00      	nop
   80ca8:	0008141d 	.word	0x0008141d
   80cac:	40080000 	.word	0x40080000
   80cb0:	00080d45 	.word	0x00080d45
   80cb4:	00080d65 	.word	0x00080d65
   80cb8:	e000e100 	.word	0xe000e100
   80cbc:	00080d6d 	.word	0x00080d6d
   80cc0:	00080d5d 	.word	0x00080d5d

00080cc4 <dacc_reset>:
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_reset(Dacc *p_dacc)
{
	p_dacc->DACC_CR = DACC_CR_SWRST;
   80cc4:	2301      	movs	r3, #1
   80cc6:	6003      	str	r3, [r0, #0]
   80cc8:	4770      	bx	lr
   80cca:	bf00      	nop

00080ccc <dacc_set_transfer_mode>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_transfer_mode(Dacc *p_dacc, uint32_t ul_mode)
{
	if (ul_mode) {
   80ccc:	b121      	cbz	r1, 80cd8 <dacc_set_transfer_mode+0xc>
#if (SAM3N) || (SAM4L) || (SAM4N)
		p_dacc->DACC_MR |= DACC_MR_WORD;
#else
		p_dacc->DACC_MR |= DACC_MR_WORD_WORD;
   80cce:	6843      	ldr	r3, [r0, #4]
   80cd0:	f043 0310 	orr.w	r3, r3, #16
   80cd4:	6043      	str	r3, [r0, #4]
   80cd6:	e003      	b.n	80ce0 <dacc_set_transfer_mode+0x14>
#endif
	} else {
#if (SAM3N) || (SAM4L) || (SAM4N)
		p_dacc->DACC_MR &= (~DACC_MR_WORD);
#else
		p_dacc->DACC_MR &= (~DACC_MR_WORD_WORD);
   80cd8:	6843      	ldr	r3, [r0, #4]
   80cda:	f023 0310 	bic.w	r3, r3, #16
   80cde:	6043      	str	r3, [r0, #4]
#endif
	}
	return DACC_RC_OK;
}
   80ce0:	2000      	movs	r0, #0
   80ce2:	4770      	bx	lr

00080ce4 <dacc_write_conversion_data>:
 * \param p_dacc Pointer to a DACC instance. 
 * \param ul_data The data to be transferred to analog value. 
 */
void dacc_write_conversion_data(Dacc *p_dacc, uint32_t ul_data)
{
	p_dacc->DACC_CDR = ul_data;
   80ce4:	6201      	str	r1, [r0, #32]
   80ce6:	4770      	bx	lr

00080ce8 <dacc_set_channel_selection>:
 *
 * \return \ref DACC_RC_OK if successful.
 */
uint32_t dacc_set_channel_selection(Dacc *p_dacc, uint32_t ul_channel)
{
	uint32_t mr = p_dacc->DACC_MR & (~DACC_MR_USER_SEL_Msk);
   80ce8:	6843      	ldr	r3, [r0, #4]
	if (ul_channel > MAX_CH_NB) {
   80cea:	2901      	cmp	r1, #1
   80cec:	d806      	bhi.n	80cfc <dacc_set_channel_selection+0x14>
		return DACC_RC_INVALID_PARAM;
	}
	mr &= ~(DACC_MR_TAG);
   80cee:	f423 1398 	bic.w	r3, r3, #1245184	; 0x130000
	mr |= ul_channel << DACC_MR_USER_SEL_Pos;
   80cf2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
	p_dacc->DACC_MR = mr;
   80cf6:	6041      	str	r1, [r0, #4]
	return DACC_RC_OK;
   80cf8:	2000      	movs	r0, #0
   80cfa:	4770      	bx	lr
 */
uint32_t dacc_set_channel_selection(Dacc *p_dacc, uint32_t ul_channel)
{
	uint32_t mr = p_dacc->DACC_MR & (~DACC_MR_USER_SEL_Msk);
	if (ul_channel > MAX_CH_NB) {
		return DACC_RC_INVALID_PARAM;
   80cfc:	2001      	movs	r0, #1
	}
	mr &= ~(DACC_MR_TAG);
	mr |= ul_channel << DACC_MR_USER_SEL_Pos;
	p_dacc->DACC_MR = mr;
	return DACC_RC_OK;
}
   80cfe:	4770      	bx	lr

00080d00 <dacc_set_timing>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_timing(Dacc *p_dacc,
		uint32_t ul_refresh, uint32_t ul_maxs, uint32_t ul_startup)
{
   80d00:	b410      	push	{r4}
	uint32_t mr = p_dacc->DACC_MR
   80d02:	6844      	ldr	r4, [r0, #4]
   80d04:	f024 547c 	bic.w	r4, r4, #1056964608	; 0x3f000000
   80d08:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
		& (~(DACC_MR_REFRESH_Msk | DACC_MR_STARTUP_Msk));
	mr |= DACC_MR_REFRESH(ul_refresh);
   80d0c:	0209      	lsls	r1, r1, #8
   80d0e:	b289      	uxth	r1, r1
   80d10:	430c      	orrs	r4, r1
	if (ul_maxs) {
   80d12:	b112      	cbz	r2, 80d1a <dacc_set_timing+0x1a>
		mr |= DACC_MR_MAXS;
   80d14:	f444 1400 	orr.w	r4, r4, #2097152	; 0x200000
   80d18:	e001      	b.n	80d1e <dacc_set_timing+0x1e>
	} else {
		mr &= ~DACC_MR_MAXS;
   80d1a:	f424 1400 	bic.w	r4, r4, #2097152	; 0x200000
	}
	mr |= (DACC_MR_STARTUP_Msk & ((ul_startup) << DACC_MR_STARTUP_Pos));
   80d1e:	061b      	lsls	r3, r3, #24
   80d20:	f003 537c 	and.w	r3, r3, #1056964608	; 0x3f000000
   80d24:	431c      	orrs	r4, r3
	p_dacc->DACC_MR = mr;
   80d26:	6044      	str	r4, [r0, #4]
	return DACC_RC_OK;
}
   80d28:	2000      	movs	r0, #0
   80d2a:	bc10      	pop	{r4}
   80d2c:	4770      	bx	lr
   80d2e:	bf00      	nop

00080d30 <dacc_enable_channel>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
	if (ul_channel > MAX_CH_NB)
   80d30:	2901      	cmp	r1, #1
   80d32:	d805      	bhi.n	80d40 <dacc_enable_channel+0x10>
		return DACC_RC_INVALID_PARAM;

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
   80d34:	2301      	movs	r3, #1
   80d36:	fa03 f101 	lsl.w	r1, r3, r1
   80d3a:	6101      	str	r1, [r0, #16]
	return DACC_RC_OK;
   80d3c:	2000      	movs	r0, #0
   80d3e:	4770      	bx	lr
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
	if (ul_channel > MAX_CH_NB)
		return DACC_RC_INVALID_PARAM;
   80d40:	2001      	movs	r0, #1

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
	return DACC_RC_OK;
}
   80d42:	4770      	bx	lr

00080d44 <tc_init>:
 * This is because the setting forces TIOB to be an input even if the
 * external event trigger has not been enabled with \c TC_CMR_ENETRG, and
 * thus prevents normal operation of TIOB.
 */
void tc_init(Tc *p_tc, uint32_t ul_channel, uint32_t ul_mode)
{
   80d44:	b410      	push	{r4}
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   80d46:	0189      	lsls	r1, r1, #6
   80d48:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   80d4a:	2402      	movs	r4, #2
   80d4c:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   80d4e:	f04f 31ff 	mov.w	r1, #4294967295
   80d52:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   80d54:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   80d56:	605a      	str	r2, [r3, #4]
}
   80d58:	bc10      	pop	{r4}
   80d5a:	4770      	bx	lr

00080d5c <tc_start>:
void tc_start(Tc *p_tc, uint32_t ul_channel)
{
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   80d5c:	0189      	lsls	r1, r1, #6
   80d5e:	2305      	movs	r3, #5
   80d60:	5043      	str	r3, [r0, r1]
   80d62:	4770      	bx	lr

00080d64 <tc_write_rc>:
		uint32_t ul_value)
{
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
   80d64:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   80d68:	61ca      	str	r2, [r1, #28]
   80d6a:	4770      	bx	lr

00080d6c <tc_enable_interrupt>:
{
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   80d6c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   80d70:	624a      	str	r2, [r1, #36]	; 0x24
   80d72:	4770      	bx	lr

00080d74 <tc_get_status>:
{
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   80d74:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
   80d78:	6a08      	ldr	r0, [r1, #32]
}
   80d7a:	4770      	bx	lr

00080d7c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   80d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
   80d7e:	b083      	sub	sp, #12
   80d80:	4604      	mov	r4, r0
   80d82:	460d      	mov	r5, r1
	uint32_t val = 0;
   80d84:	2300      	movs	r3, #0
   80d86:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80d88:	4b1f      	ldr	r3, [pc, #124]	; (80e08 <usart_serial_getchar+0x8c>)
   80d8a:	4298      	cmp	r0, r3
   80d8c:	d107      	bne.n	80d9e <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   80d8e:	461f      	mov	r7, r3
   80d90:	4e1e      	ldr	r6, [pc, #120]	; (80e0c <usart_serial_getchar+0x90>)
   80d92:	4629      	mov	r1, r5
   80d94:	4638      	mov	r0, r7
   80d96:	47b0      	blx	r6
   80d98:	2800      	cmp	r0, #0
   80d9a:	d1fa      	bne.n	80d92 <usart_serial_getchar+0x16>
   80d9c:	e019      	b.n	80dd2 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80d9e:	4b1c      	ldr	r3, [pc, #112]	; (80e10 <usart_serial_getchar+0x94>)
   80da0:	4298      	cmp	r0, r3
   80da2:	d109      	bne.n	80db8 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   80da4:	461f      	mov	r7, r3
   80da6:	4e1b      	ldr	r6, [pc, #108]	; (80e14 <usart_serial_getchar+0x98>)
   80da8:	a901      	add	r1, sp, #4
   80daa:	4638      	mov	r0, r7
   80dac:	47b0      	blx	r6
   80dae:	2800      	cmp	r0, #0
   80db0:	d1fa      	bne.n	80da8 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   80db2:	9b01      	ldr	r3, [sp, #4]
   80db4:	702b      	strb	r3, [r5, #0]
   80db6:	e019      	b.n	80dec <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80db8:	4b17      	ldr	r3, [pc, #92]	; (80e18 <usart_serial_getchar+0x9c>)
   80dba:	4298      	cmp	r0, r3
   80dbc:	d109      	bne.n	80dd2 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   80dbe:	461e      	mov	r6, r3
   80dc0:	4c14      	ldr	r4, [pc, #80]	; (80e14 <usart_serial_getchar+0x98>)
   80dc2:	a901      	add	r1, sp, #4
   80dc4:	4630      	mov	r0, r6
   80dc6:	47a0      	blx	r4
   80dc8:	2800      	cmp	r0, #0
   80dca:	d1fa      	bne.n	80dc2 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   80dcc:	9b01      	ldr	r3, [sp, #4]
   80dce:	702b      	strb	r3, [r5, #0]
   80dd0:	e018      	b.n	80e04 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80dd2:	4b12      	ldr	r3, [pc, #72]	; (80e1c <usart_serial_getchar+0xa0>)
   80dd4:	429c      	cmp	r4, r3
   80dd6:	d109      	bne.n	80dec <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   80dd8:	461e      	mov	r6, r3
   80dda:	4c0e      	ldr	r4, [pc, #56]	; (80e14 <usart_serial_getchar+0x98>)
   80ddc:	a901      	add	r1, sp, #4
   80dde:	4630      	mov	r0, r6
   80de0:	47a0      	blx	r4
   80de2:	2800      	cmp	r0, #0
   80de4:	d1fa      	bne.n	80ddc <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   80de6:	9b01      	ldr	r3, [sp, #4]
   80de8:	702b      	strb	r3, [r5, #0]
   80dea:	e00b      	b.n	80e04 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80dec:	4b0c      	ldr	r3, [pc, #48]	; (80e20 <usart_serial_getchar+0xa4>)
   80dee:	429c      	cmp	r4, r3
   80df0:	d108      	bne.n	80e04 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   80df2:	461e      	mov	r6, r3
   80df4:	4c07      	ldr	r4, [pc, #28]	; (80e14 <usart_serial_getchar+0x98>)
   80df6:	a901      	add	r1, sp, #4
   80df8:	4630      	mov	r0, r6
   80dfa:	47a0      	blx	r4
   80dfc:	2800      	cmp	r0, #0
   80dfe:	d1fa      	bne.n	80df6 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   80e00:	9b01      	ldr	r3, [sp, #4]
   80e02:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   80e04:	b003      	add	sp, #12
   80e06:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80e08:	400e0800 	.word	0x400e0800
   80e0c:	000802bd 	.word	0x000802bd
   80e10:	40098000 	.word	0x40098000
   80e14:	000802e5 	.word	0x000802e5
   80e18:	4009c000 	.word	0x4009c000
   80e1c:	400a0000 	.word	0x400a0000
   80e20:	400a4000 	.word	0x400a4000

00080e24 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   80e24:	b570      	push	{r4, r5, r6, lr}
   80e26:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   80e28:	4b1e      	ldr	r3, [pc, #120]	; (80ea4 <usart_serial_putchar+0x80>)
   80e2a:	4298      	cmp	r0, r3
   80e2c:	d108      	bne.n	80e40 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
   80e2e:	461e      	mov	r6, r3
   80e30:	4d1d      	ldr	r5, [pc, #116]	; (80ea8 <usart_serial_putchar+0x84>)
   80e32:	4621      	mov	r1, r4
   80e34:	4630      	mov	r0, r6
   80e36:	47a8      	blx	r5
   80e38:	2800      	cmp	r0, #0
   80e3a:	d1fa      	bne.n	80e32 <usart_serial_putchar+0xe>
		return 1;
   80e3c:	2001      	movs	r0, #1
   80e3e:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80e40:	4b1a      	ldr	r3, [pc, #104]	; (80eac <usart_serial_putchar+0x88>)
   80e42:	4298      	cmp	r0, r3
   80e44:	d108      	bne.n	80e58 <usart_serial_putchar+0x34>
		while (usart_write(p_usart, c)!=0);
   80e46:	461e      	mov	r6, r3
   80e48:	4d19      	ldr	r5, [pc, #100]	; (80eb0 <usart_serial_putchar+0x8c>)
   80e4a:	4621      	mov	r1, r4
   80e4c:	4630      	mov	r0, r6
   80e4e:	47a8      	blx	r5
   80e50:	2800      	cmp	r0, #0
   80e52:	d1fa      	bne.n	80e4a <usart_serial_putchar+0x26>
		return 1;
   80e54:	2001      	movs	r0, #1
   80e56:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80e58:	4b16      	ldr	r3, [pc, #88]	; (80eb4 <usart_serial_putchar+0x90>)
   80e5a:	4298      	cmp	r0, r3
   80e5c:	d108      	bne.n	80e70 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
   80e5e:	461e      	mov	r6, r3
   80e60:	4d13      	ldr	r5, [pc, #76]	; (80eb0 <usart_serial_putchar+0x8c>)
   80e62:	4621      	mov	r1, r4
   80e64:	4630      	mov	r0, r6
   80e66:	47a8      	blx	r5
   80e68:	2800      	cmp	r0, #0
   80e6a:	d1fa      	bne.n	80e62 <usart_serial_putchar+0x3e>
		return 1;
   80e6c:	2001      	movs	r0, #1
   80e6e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80e70:	4b11      	ldr	r3, [pc, #68]	; (80eb8 <usart_serial_putchar+0x94>)
   80e72:	4298      	cmp	r0, r3
   80e74:	d108      	bne.n	80e88 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
   80e76:	461e      	mov	r6, r3
   80e78:	4d0d      	ldr	r5, [pc, #52]	; (80eb0 <usart_serial_putchar+0x8c>)
   80e7a:	4621      	mov	r1, r4
   80e7c:	4630      	mov	r0, r6
   80e7e:	47a8      	blx	r5
   80e80:	2800      	cmp	r0, #0
   80e82:	d1fa      	bne.n	80e7a <usart_serial_putchar+0x56>
		return 1;
   80e84:	2001      	movs	r0, #1
   80e86:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80e88:	4b0c      	ldr	r3, [pc, #48]	; (80ebc <usart_serial_putchar+0x98>)
   80e8a:	4298      	cmp	r0, r3
   80e8c:	d108      	bne.n	80ea0 <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
   80e8e:	461e      	mov	r6, r3
   80e90:	4d07      	ldr	r5, [pc, #28]	; (80eb0 <usart_serial_putchar+0x8c>)
   80e92:	4621      	mov	r1, r4
   80e94:	4630      	mov	r0, r6
   80e96:	47a8      	blx	r5
   80e98:	2800      	cmp	r0, #0
   80e9a:	d1fa      	bne.n	80e92 <usart_serial_putchar+0x6e>
		return 1;
   80e9c:	2001      	movs	r0, #1
   80e9e:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   80ea0:	2000      	movs	r0, #0
}
   80ea2:	bd70      	pop	{r4, r5, r6, pc}
   80ea4:	400e0800 	.word	0x400e0800
   80ea8:	000802ad 	.word	0x000802ad
   80eac:	40098000 	.word	0x40098000
   80eb0:	000802d1 	.word	0x000802d1
   80eb4:	4009c000 	.word	0x4009c000
   80eb8:	400a0000 	.word	0x400a0000
   80ebc:	400a4000 	.word	0x400a4000

00080ec0 <configure_console>:
#include <asf.h>
#include "InitADC_DAC/adcdac.h"
#include "Initinterrupt/init_tc.h" 
#include "Filter/Filter.h"

void configure_console(void){
   80ec0:	b530      	push	{r4, r5, lr}
   80ec2:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80ec4:	2008      	movs	r0, #8
   80ec6:	4d12      	ldr	r5, [pc, #72]	; (80f10 <configure_console+0x50>)
   80ec8:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   80eca:	4c12      	ldr	r4, [pc, #72]	; (80f14 <configure_console+0x54>)
   80ecc:	4b12      	ldr	r3, [pc, #72]	; (80f18 <configure_console+0x58>)
   80ece:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   80ed0:	4a12      	ldr	r2, [pc, #72]	; (80f1c <configure_console+0x5c>)
   80ed2:	4b13      	ldr	r3, [pc, #76]	; (80f20 <configure_console+0x60>)
   80ed4:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   80ed6:	4a13      	ldr	r2, [pc, #76]	; (80f24 <configure_console+0x64>)
   80ed8:	4b13      	ldr	r3, [pc, #76]	; (80f28 <configure_console+0x68>)
   80eda:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   80edc:	4b13      	ldr	r3, [pc, #76]	; (80f2c <configure_console+0x6c>)
   80ede:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80ee0:	f44f 5316 	mov.w	r3, #9600	; 0x2580
   80ee4:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   80ee6:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80eea:	9303      	str	r3, [sp, #12]
   80eec:	2008      	movs	r0, #8
   80eee:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   80ef0:	a901      	add	r1, sp, #4
   80ef2:	4620      	mov	r0, r4
   80ef4:	4b0e      	ldr	r3, [pc, #56]	; (80f30 <configure_console+0x70>)
   80ef6:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80ef8:	4d0e      	ldr	r5, [pc, #56]	; (80f34 <configure_console+0x74>)
   80efa:	682b      	ldr	r3, [r5, #0]
   80efc:	2100      	movs	r1, #0
   80efe:	6898      	ldr	r0, [r3, #8]
   80f00:	4c0d      	ldr	r4, [pc, #52]	; (80f38 <configure_console+0x78>)
   80f02:	47a0      	blx	r4
	setbuf(stdin, NULL);
   80f04:	682b      	ldr	r3, [r5, #0]
   80f06:	2100      	movs	r1, #0
   80f08:	6858      	ldr	r0, [r3, #4]
   80f0a:	47a0      	blx	r4
		.baudrate = CONF_UART_BAUDRATE,
		.paritytype = CONF_UART_PARITY
	};
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART,&uart_serial_options);
}
   80f0c:	b005      	add	sp, #20
   80f0e:	bd30      	pop	{r4, r5, pc}
   80f10:	0008141d 	.word	0x0008141d
   80f14:	400e0800 	.word	0x400e0800
   80f18:	20070af0 	.word	0x20070af0
   80f1c:	00080e25 	.word	0x00080e25
   80f20:	20070aec 	.word	0x20070aec
   80f24:	00080d7d 	.word	0x00080d7d
   80f28:	20070ae8 	.word	0x20070ae8
   80f2c:	0501bd00 	.word	0x0501bd00
   80f30:	00080275 	.word	0x00080275
   80f34:	20070430 	.word	0x20070430
   80f38:	00082285 	.word	0x00082285

00080f3c <main>:

/************************************************************************/
/* Initerar de viktiga saker man behver                                */
/************************************************************************/
int main (void)
{
   80f3c:	b508      	push	{r3, lr}
	
	sysclk_init();
   80f3e:	4b11      	ldr	r3, [pc, #68]	; (80f84 <main+0x48>)
   80f40:	4798      	blx	r3
	board_init();
   80f42:	4b11      	ldr	r3, [pc, #68]	; (80f88 <main+0x4c>)
   80f44:	4798      	blx	r3
   80f46:	200b      	movs	r0, #11
   80f48:	4c10      	ldr	r4, [pc, #64]	; (80f8c <main+0x50>)
   80f4a:	47a0      	blx	r4
   80f4c:	200c      	movs	r0, #12
   80f4e:	47a0      	blx	r4
   80f50:	200d      	movs	r0, #13
   80f52:	47a0      	blx	r4
   80f54:	200e      	movs	r0, #14
   80f56:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80f58:	4b0d      	ldr	r3, [pc, #52]	; (80f90 <main+0x54>)
   80f5a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
   80f5e:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80f60:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80f64:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   80f68:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   80f6a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80f6e:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_init();
	ioport_set_pin_dir(CHECK_PIN, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(CHANGE_MODE,IOPORT_DIR_OUTPUT);
	ioport_set_pin_level(CHANGE_MODE,LOW);
	configure_console();
   80f70:	4b08      	ldr	r3, [pc, #32]	; (80f94 <main+0x58>)
   80f72:	4798      	blx	r3
	adc_setup();
   80f74:	4b08      	ldr	r3, [pc, #32]	; (80f98 <main+0x5c>)
   80f76:	4798      	blx	r3
	dac_setup();
   80f78:	4b08      	ldr	r3, [pc, #32]	; (80f9c <main+0x60>)
   80f7a:	4798      	blx	r3
	configure_tc();
   80f7c:	4b08      	ldr	r3, [pc, #32]	; (80fa0 <main+0x64>)
   80f7e:	4798      	blx	r3
   80f80:	e7fe      	b.n	80f80 <main+0x44>
   80f82:	bf00      	nop
   80f84:	00080fa5 	.word	0x00080fa5
   80f88:	00081005 	.word	0x00081005
   80f8c:	0008141d 	.word	0x0008141d
   80f90:	400e1000 	.word	0x400e1000
   80f94:	00080ec1 	.word	0x00080ec1
   80f98:	00080b99 	.word	0x00080b99
   80f9c:	00080c15 	.word	0x00080c15
   80fa0:	00080c69 	.word	0x00080c69

00080fa4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80fa4:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80fa6:	480d      	ldr	r0, [pc, #52]	; (80fdc <sysclk_init+0x38>)
   80fa8:	4b0d      	ldr	r3, [pc, #52]	; (80fe0 <sysclk_init+0x3c>)
   80faa:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80fac:	213e      	movs	r1, #62	; 0x3e
   80fae:	2000      	movs	r0, #0
   80fb0:	4b0c      	ldr	r3, [pc, #48]	; (80fe4 <sysclk_init+0x40>)
   80fb2:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80fb4:	4c0c      	ldr	r4, [pc, #48]	; (80fe8 <sysclk_init+0x44>)
   80fb6:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80fb8:	2800      	cmp	r0, #0
   80fba:	d0fc      	beq.n	80fb6 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80fbc:	4b0b      	ldr	r3, [pc, #44]	; (80fec <sysclk_init+0x48>)
   80fbe:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80fc0:	4a0b      	ldr	r2, [pc, #44]	; (80ff0 <sysclk_init+0x4c>)
   80fc2:	4b0c      	ldr	r3, [pc, #48]	; (80ff4 <sysclk_init+0x50>)
   80fc4:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   80fc6:	4c0c      	ldr	r4, [pc, #48]	; (80ff8 <sysclk_init+0x54>)
   80fc8:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80fca:	2800      	cmp	r0, #0
   80fcc:	d0fc      	beq.n	80fc8 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80fce:	2010      	movs	r0, #16
   80fd0:	4b0a      	ldr	r3, [pc, #40]	; (80ffc <sysclk_init+0x58>)
   80fd2:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80fd4:	4b0a      	ldr	r3, [pc, #40]	; (81000 <sysclk_init+0x5c>)
   80fd6:	4798      	blx	r3
   80fd8:	bd10      	pop	{r4, pc}
   80fda:	bf00      	nop
   80fdc:	0501bd00 	.word	0x0501bd00
   80fe0:	0008163d 	.word	0x0008163d
   80fe4:	00081399 	.word	0x00081399
   80fe8:	000813ed 	.word	0x000813ed
   80fec:	000813fd 	.word	0x000813fd
   80ff0:	200d3f01 	.word	0x200d3f01
   80ff4:	400e0600 	.word	0x400e0600
   80ff8:	0008140d 	.word	0x0008140d
   80ffc:	00081331 	.word	0x00081331
   81000:	00081521 	.word	0x00081521

00081004 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   81004:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   81006:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8100a:	4b17      	ldr	r3, [pc, #92]	; (81068 <board_init+0x64>)
   8100c:	605a      	str	r2, [r3, #4]
   8100e:	200b      	movs	r0, #11
   81010:	4c16      	ldr	r4, [pc, #88]	; (8106c <board_init+0x68>)
   81012:	47a0      	blx	r4
   81014:	200c      	movs	r0, #12
   81016:	47a0      	blx	r4
   81018:	200d      	movs	r0, #13
   8101a:	47a0      	blx	r4
   8101c:	200e      	movs	r0, #14
   8101e:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   81020:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81024:	203b      	movs	r0, #59	; 0x3b
   81026:	4c12      	ldr	r4, [pc, #72]	; (81070 <board_init+0x6c>)
   81028:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   8102a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8102e:	2055      	movs	r0, #85	; 0x55
   81030:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   81032:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   81036:	2056      	movs	r0, #86	; 0x56
   81038:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   8103a:	490e      	ldr	r1, [pc, #56]	; (81074 <board_init+0x70>)
   8103c:	2068      	movs	r0, #104	; 0x68
   8103e:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   81040:	490d      	ldr	r1, [pc, #52]	; (81078 <board_init+0x74>)
   81042:	205c      	movs	r0, #92	; 0x5c
   81044:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   81046:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   8104a:	f44f 7140 	mov.w	r1, #768	; 0x300
   8104e:	480b      	ldr	r0, [pc, #44]	; (8107c <board_init+0x78>)
   81050:	4b0b      	ldr	r3, [pc, #44]	; (81080 <board_init+0x7c>)
   81052:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   81054:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81058:	202b      	movs	r0, #43	; 0x2b
   8105a:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   8105c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81060:	202a      	movs	r0, #42	; 0x2a
   81062:	47a0      	blx	r4
   81064:	bd10      	pop	{r4, pc}
   81066:	bf00      	nop
   81068:	400e1a50 	.word	0x400e1a50
   8106c:	0008141d 	.word	0x0008141d
   81070:	00081129 	.word	0x00081129
   81074:	28000079 	.word	0x28000079
   81078:	28000001 	.word	0x28000001
   8107c:	400e0e00 	.word	0x400e0e00
   81080:	000811fd 	.word	0x000811fd

00081084 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   81084:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   81086:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   8108a:	d016      	beq.n	810ba <pio_set_peripheral+0x36>
   8108c:	d804      	bhi.n	81098 <pio_set_peripheral+0x14>
   8108e:	b1c1      	cbz	r1, 810c2 <pio_set_peripheral+0x3e>
   81090:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   81094:	d00a      	beq.n	810ac <pio_set_peripheral+0x28>
   81096:	e013      	b.n	810c0 <pio_set_peripheral+0x3c>
   81098:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   8109c:	d011      	beq.n	810c2 <pio_set_peripheral+0x3e>
   8109e:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   810a2:	d00e      	beq.n	810c2 <pio_set_peripheral+0x3e>
   810a4:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   810a8:	d10a      	bne.n	810c0 <pio_set_peripheral+0x3c>
   810aa:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   810ac:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   810ae:	6f03      	ldr	r3, [r0, #112]	; 0x70
   810b0:	400b      	ands	r3, r1
   810b2:	ea23 0302 	bic.w	r3, r3, r2
   810b6:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   810b8:	e002      	b.n	810c0 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   810ba:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   810bc:	4313      	orrs	r3, r2
   810be:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   810c0:	6042      	str	r2, [r0, #4]
   810c2:	4770      	bx	lr

000810c4 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   810c4:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   810c6:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   810ca:	bf14      	ite	ne
   810cc:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   810ce:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   810d0:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   810d4:	bf14      	ite	ne
   810d6:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   810d8:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   810da:	f012 0f02 	tst.w	r2, #2
   810de:	d002      	beq.n	810e6 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   810e0:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   810e4:	e004      	b.n	810f0 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   810e6:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_SCIFSR = ul_mask;
   810ea:	bf18      	it	ne
   810ec:	f8c0 1080 	strne.w	r1, [r0, #128]	; 0x80
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   810f0:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   810f2:	6001      	str	r1, [r0, #0]
   810f4:	4770      	bx	lr
   810f6:	bf00      	nop

000810f8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   810f8:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   810fa:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   810fc:	9c01      	ldr	r4, [sp, #4]
   810fe:	b10c      	cbz	r4, 81104 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   81100:	6641      	str	r1, [r0, #100]	; 0x64
   81102:	e000      	b.n	81106 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81104:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   81106:	b10b      	cbz	r3, 8110c <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   81108:	6501      	str	r1, [r0, #80]	; 0x50
   8110a:	e000      	b.n	8110e <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   8110c:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   8110e:	b10a      	cbz	r2, 81114 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   81110:	6301      	str	r1, [r0, #48]	; 0x30
   81112:	e000      	b.n	81116 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   81114:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   81116:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   81118:	6001      	str	r1, [r0, #0]
}
   8111a:	bc10      	pop	{r4}
   8111c:	4770      	bx	lr
   8111e:	bf00      	nop

00081120 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   81120:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   81122:	4770      	bx	lr

00081124 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   81124:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   81126:	4770      	bx	lr

00081128 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   81128:	b570      	push	{r4, r5, r6, lr}
   8112a:	b082      	sub	sp, #8
   8112c:	460d      	mov	r5, r1
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   8112e:	0943      	lsrs	r3, r0, #5
   81130:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   81134:	f203 7307 	addw	r3, r3, #1799	; 0x707
   81138:	025c      	lsls	r4, r3, #9

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8113a:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   8113e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   81142:	d030      	beq.n	811a6 <pio_configure_pin+0x7e>
   81144:	d806      	bhi.n	81154 <pio_configure_pin+0x2c>
   81146:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   8114a:	d00a      	beq.n	81162 <pio_configure_pin+0x3a>
   8114c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   81150:	d018      	beq.n	81184 <pio_configure_pin+0x5c>
   81152:	e049      	b.n	811e8 <pio_configure_pin+0xc0>
   81154:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   81158:	d030      	beq.n	811bc <pio_configure_pin+0x94>
   8115a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   8115e:	d02d      	beq.n	811bc <pio_configure_pin+0x94>
   81160:	e042      	b.n	811e8 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   81162:	f000 001f 	and.w	r0, r0, #31
   81166:	2601      	movs	r6, #1
   81168:	4086      	lsls	r6, r0
   8116a:	4632      	mov	r2, r6
   8116c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81170:	4620      	mov	r0, r4
   81172:	4b1f      	ldr	r3, [pc, #124]	; (811f0 <pio_configure_pin+0xc8>)
   81174:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81176:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8117a:	bf14      	ite	ne
   8117c:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8117e:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   81180:	2001      	movs	r0, #1
   81182:	e032      	b.n	811ea <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   81184:	f000 001f 	and.w	r0, r0, #31
   81188:	2601      	movs	r6, #1
   8118a:	4086      	lsls	r6, r0
   8118c:	4632      	mov	r2, r6
   8118e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81192:	4620      	mov	r0, r4
   81194:	4b16      	ldr	r3, [pc, #88]	; (811f0 <pio_configure_pin+0xc8>)
   81196:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81198:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8119c:	bf14      	ite	ne
   8119e:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   811a0:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   811a2:	2001      	movs	r0, #1
   811a4:	e021      	b.n	811ea <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   811a6:	f000 011f 	and.w	r1, r0, #31
   811aa:	2601      	movs	r6, #1
   811ac:	462a      	mov	r2, r5
   811ae:	fa06 f101 	lsl.w	r1, r6, r1
   811b2:	4620      	mov	r0, r4
   811b4:	4b0f      	ldr	r3, [pc, #60]	; (811f4 <pio_configure_pin+0xcc>)
   811b6:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   811b8:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   811ba:	e016      	b.n	811ea <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   811bc:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
   811c0:	f000 011f 	and.w	r1, r0, #31
   811c4:	2601      	movs	r6, #1
   811c6:	ea05 0306 	and.w	r3, r5, r6
   811ca:	9300      	str	r3, [sp, #0]
   811cc:	f3c5 0380 	ubfx	r3, r5, #2, #1
   811d0:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   811d4:	bf14      	ite	ne
   811d6:	2200      	movne	r2, #0
   811d8:	2201      	moveq	r2, #1
   811da:	fa06 f101 	lsl.w	r1, r6, r1
   811de:	4620      	mov	r0, r4
   811e0:	4c05      	ldr	r4, [pc, #20]	; (811f8 <pio_configure_pin+0xd0>)
   811e2:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   811e4:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   811e6:	e000      	b.n	811ea <pio_configure_pin+0xc2>

	default:
		return 0;
   811e8:	2000      	movs	r0, #0
	}

	return 1;
}
   811ea:	b002      	add	sp, #8
   811ec:	bd70      	pop	{r4, r5, r6, pc}
   811ee:	bf00      	nop
   811f0:	00081085 	.word	0x00081085
   811f4:	000810c5 	.word	0x000810c5
   811f8:	000810f9 	.word	0x000810f9

000811fc <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   811fc:	b570      	push	{r4, r5, r6, lr}
   811fe:	b082      	sub	sp, #8
   81200:	4605      	mov	r5, r0
   81202:	460e      	mov	r6, r1
   81204:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   81206:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   8120a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8120e:	d026      	beq.n	8125e <pio_configure_pin_group+0x62>
   81210:	d806      	bhi.n	81220 <pio_configure_pin_group+0x24>
   81212:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   81216:	d00a      	beq.n	8122e <pio_configure_pin_group+0x32>
   81218:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   8121c:	d013      	beq.n	81246 <pio_configure_pin_group+0x4a>
   8121e:	e034      	b.n	8128a <pio_configure_pin_group+0x8e>
   81220:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   81224:	d01f      	beq.n	81266 <pio_configure_pin_group+0x6a>
   81226:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   8122a:	d01c      	beq.n	81266 <pio_configure_pin_group+0x6a>
   8122c:	e02d      	b.n	8128a <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   8122e:	460a      	mov	r2, r1
   81230:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81234:	4b16      	ldr	r3, [pc, #88]	; (81290 <pio_configure_pin_group+0x94>)
   81236:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81238:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   8123c:	bf14      	ite	ne
   8123e:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81240:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   81242:	2001      	movs	r0, #1
   81244:	e022      	b.n	8128c <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   81246:	460a      	mov	r2, r1
   81248:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8124c:	4b10      	ldr	r3, [pc, #64]	; (81290 <pio_configure_pin_group+0x94>)
   8124e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81250:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   81254:	bf14      	ite	ne
   81256:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81258:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8125a:	2001      	movs	r0, #1
   8125c:	e016      	b.n	8128c <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   8125e:	4b0d      	ldr	r3, [pc, #52]	; (81294 <pio_configure_pin_group+0x98>)
   81260:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   81262:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   81264:	e012      	b.n	8128c <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   81266:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
   8126a:	f004 0301 	and.w	r3, r4, #1
   8126e:	9300      	str	r3, [sp, #0]
   81270:	f3c4 0380 	ubfx	r3, r4, #2, #1
   81274:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   81278:	bf14      	ite	ne
   8127a:	2200      	movne	r2, #0
   8127c:	2201      	moveq	r2, #1
   8127e:	4631      	mov	r1, r6
   81280:	4628      	mov	r0, r5
   81282:	4c05      	ldr	r4, [pc, #20]	; (81298 <pio_configure_pin_group+0x9c>)
   81284:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   81286:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   81288:	e000      	b.n	8128c <pio_configure_pin_group+0x90>

	default:
		return 0;
   8128a:	2000      	movs	r0, #0
	}

	return 1;
}
   8128c:	b002      	add	sp, #8
   8128e:	bd70      	pop	{r4, r5, r6, pc}
   81290:	00081085 	.word	0x00081085
   81294:	000810c5 	.word	0x000810c5
   81298:	000810f9 	.word	0x000810f9

0008129c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   8129c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8129e:	4604      	mov	r4, r0
   812a0:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   812a2:	4b0c      	ldr	r3, [pc, #48]	; (812d4 <pio_handler_process+0x38>)
   812a4:	4798      	blx	r3
   812a6:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   812a8:	4620      	mov	r0, r4
   812aa:	4b0b      	ldr	r3, [pc, #44]	; (812d8 <pio_handler_process+0x3c>)
   812ac:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   812ae:	4005      	ands	r5, r0
   812b0:	d00f      	beq.n	812d2 <pio_handler_process+0x36>
   812b2:	4c0a      	ldr	r4, [pc, #40]	; (812dc <pio_handler_process+0x40>)
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   812b4:	6823      	ldr	r3, [r4, #0]
   812b6:	42b3      	cmp	r3, r6
   812b8:	d108      	bne.n	812cc <pio_handler_process+0x30>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   812ba:	6861      	ldr	r1, [r4, #4]
   812bc:	4229      	tst	r1, r5
   812be:	d005      	beq.n	812cc <pio_handler_process+0x30>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   812c0:	68e3      	ldr	r3, [r4, #12]
   812c2:	4630      	mov	r0, r6
   812c4:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   812c6:	6863      	ldr	r3, [r4, #4]
   812c8:	ea25 0503 	bic.w	r5, r5, r3
   812cc:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   812ce:	2d00      	cmp	r5, #0
   812d0:	d1f0      	bne.n	812b4 <pio_handler_process+0x18>
   812d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   812d4:	00081121 	.word	0x00081121
   812d8:	00081125 	.word	0x00081125
   812dc:	20070a40 	.word	0x20070a40

000812e0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   812e0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   812e2:	210b      	movs	r1, #11
   812e4:	4801      	ldr	r0, [pc, #4]	; (812ec <PIOA_Handler+0xc>)
   812e6:	4b02      	ldr	r3, [pc, #8]	; (812f0 <PIOA_Handler+0x10>)
   812e8:	4798      	blx	r3
   812ea:	bd08      	pop	{r3, pc}
   812ec:	400e0e00 	.word	0x400e0e00
   812f0:	0008129d 	.word	0x0008129d

000812f4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   812f4:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   812f6:	210c      	movs	r1, #12
   812f8:	4801      	ldr	r0, [pc, #4]	; (81300 <PIOB_Handler+0xc>)
   812fa:	4b02      	ldr	r3, [pc, #8]	; (81304 <PIOB_Handler+0x10>)
   812fc:	4798      	blx	r3
   812fe:	bd08      	pop	{r3, pc}
   81300:	400e1000 	.word	0x400e1000
   81304:	0008129d 	.word	0x0008129d

00081308 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   81308:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   8130a:	210d      	movs	r1, #13
   8130c:	4801      	ldr	r0, [pc, #4]	; (81314 <PIOC_Handler+0xc>)
   8130e:	4b02      	ldr	r3, [pc, #8]	; (81318 <PIOC_Handler+0x10>)
   81310:	4798      	blx	r3
   81312:	bd08      	pop	{r3, pc}
   81314:	400e1200 	.word	0x400e1200
   81318:	0008129d 	.word	0x0008129d

0008131c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   8131c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   8131e:	210e      	movs	r1, #14
   81320:	4801      	ldr	r0, [pc, #4]	; (81328 <PIOD_Handler+0xc>)
   81322:	4b02      	ldr	r3, [pc, #8]	; (8132c <PIOD_Handler+0x10>)
   81324:	4798      	blx	r3
   81326:	bd08      	pop	{r3, pc}
   81328:	400e1400 	.word	0x400e1400
   8132c:	0008129d 	.word	0x0008129d

00081330 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   81330:	4a18      	ldr	r2, [pc, #96]	; (81394 <pmc_switch_mck_to_pllack+0x64>)
   81332:	6b13      	ldr	r3, [r2, #48]	; 0x30
   81334:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   81338:	4318      	orrs	r0, r3
   8133a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8133c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8133e:	f013 0f08 	tst.w	r3, #8
   81342:	d003      	beq.n	8134c <pmc_switch_mck_to_pllack+0x1c>
   81344:	e009      	b.n	8135a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   81346:	3b01      	subs	r3, #1
   81348:	d103      	bne.n	81352 <pmc_switch_mck_to_pllack+0x22>
   8134a:	e01e      	b.n	8138a <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8134c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81350:	4910      	ldr	r1, [pc, #64]	; (81394 <pmc_switch_mck_to_pllack+0x64>)
   81352:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   81354:	f012 0f08 	tst.w	r2, #8
   81358:	d0f5      	beq.n	81346 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   8135a:	4a0e      	ldr	r2, [pc, #56]	; (81394 <pmc_switch_mck_to_pllack+0x64>)
   8135c:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8135e:	f023 0303 	bic.w	r3, r3, #3
   81362:	f043 0302 	orr.w	r3, r3, #2
   81366:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81368:	6e90      	ldr	r0, [r2, #104]	; 0x68
   8136a:	f010 0008 	ands.w	r0, r0, #8
   8136e:	d004      	beq.n	8137a <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   81370:	2000      	movs	r0, #0
   81372:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
   81374:	3b01      	subs	r3, #1
   81376:	d103      	bne.n	81380 <pmc_switch_mck_to_pllack+0x50>
   81378:	e009      	b.n	8138e <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8137a:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8137e:	4905      	ldr	r1, [pc, #20]	; (81394 <pmc_switch_mck_to_pllack+0x64>)
   81380:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   81382:	f012 0f08 	tst.w	r2, #8
   81386:	d0f5      	beq.n	81374 <pmc_switch_mck_to_pllack+0x44>
   81388:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   8138a:	2001      	movs	r0, #1
   8138c:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   8138e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   81390:	4770      	bx	lr
   81392:	bf00      	nop
   81394:	400e0600 	.word	0x400e0600

00081398 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   81398:	b138      	cbz	r0, 813aa <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8139a:	4911      	ldr	r1, [pc, #68]	; (813e0 <pmc_switch_mainck_to_xtal+0x48>)
   8139c:	6a0b      	ldr	r3, [r1, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
   8139e:	4a11      	ldr	r2, [pc, #68]	; (813e4 <pmc_switch_mainck_to_xtal+0x4c>)
   813a0:	401a      	ands	r2, r3
   813a2:	4b11      	ldr	r3, [pc, #68]	; (813e8 <pmc_switch_mainck_to_xtal+0x50>)
   813a4:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   813a6:	620b      	str	r3, [r1, #32]
   813a8:	4770      	bx	lr
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   813aa:	480d      	ldr	r0, [pc, #52]	; (813e0 <pmc_switch_mainck_to_xtal+0x48>)
   813ac:	6a02      	ldr	r2, [r0, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
   813ae:	0209      	lsls	r1, r1, #8
   813b0:	b289      	uxth	r1, r1
   813b2:	f422 135c 	bic.w	r3, r2, #3604480	; 0x370000
   813b6:	f023 0303 	bic.w	r3, r3, #3
   813ba:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   813be:	f043 0301 	orr.w	r3, r3, #1
   813c2:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   813c4:	6203      	str	r3, [r0, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   813c6:	4602      	mov	r2, r0
   813c8:	6e93      	ldr	r3, [r2, #104]	; 0x68
   813ca:	f013 0f01 	tst.w	r3, #1
   813ce:	d0fb      	beq.n	813c8 <pmc_switch_mainck_to_xtal+0x30>

		PMC->CKGR_MOR |= PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCSEL;
   813d0:	4a03      	ldr	r2, [pc, #12]	; (813e0 <pmc_switch_mainck_to_xtal+0x48>)
   813d2:	6a13      	ldr	r3, [r2, #32]
   813d4:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   813d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   813dc:	6213      	str	r3, [r2, #32]
   813de:	4770      	bx	lr
   813e0:	400e0600 	.word	0x400e0600
   813e4:	fec8fffc 	.word	0xfec8fffc
   813e8:	01370002 	.word	0x01370002

000813ec <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   813ec:	4b02      	ldr	r3, [pc, #8]	; (813f8 <pmc_osc_is_ready_mainck+0xc>)
   813ee:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   813f0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   813f4:	4770      	bx	lr
   813f6:	bf00      	nop
   813f8:	400e0600 	.word	0x400e0600

000813fc <pmc_disable_pllack>:
/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   813fc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   81400:	4b01      	ldr	r3, [pc, #4]	; (81408 <pmc_disable_pllack+0xc>)
   81402:	629a      	str	r2, [r3, #40]	; 0x28
   81404:	4770      	bx	lr
   81406:	bf00      	nop
   81408:	400e0600 	.word	0x400e0600

0008140c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   8140c:	4b02      	ldr	r3, [pc, #8]	; (81418 <pmc_is_locked_pllack+0xc>)
   8140e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   81410:	f000 0002 	and.w	r0, r0, #2
   81414:	4770      	bx	lr
   81416:	bf00      	nop
   81418:	400e0600 	.word	0x400e0600

0008141c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   8141c:	282c      	cmp	r0, #44	; 0x2c
   8141e:	d81e      	bhi.n	8145e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   81420:	281f      	cmp	r0, #31
   81422:	d80c      	bhi.n	8143e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   81424:	4b11      	ldr	r3, [pc, #68]	; (8146c <pmc_enable_periph_clk+0x50>)
   81426:	699a      	ldr	r2, [r3, #24]
   81428:	2301      	movs	r3, #1
   8142a:	4083      	lsls	r3, r0
   8142c:	4393      	bics	r3, r2
   8142e:	d018      	beq.n	81462 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   81430:	2301      	movs	r3, #1
   81432:	fa03 f000 	lsl.w	r0, r3, r0
   81436:	4b0d      	ldr	r3, [pc, #52]	; (8146c <pmc_enable_periph_clk+0x50>)
   81438:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   8143a:	2000      	movs	r0, #0
   8143c:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E)
	} else {
		ul_id -= 32;
   8143e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   81440:	4b0a      	ldr	r3, [pc, #40]	; (8146c <pmc_enable_periph_clk+0x50>)
   81442:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   81446:	2301      	movs	r3, #1
   81448:	4083      	lsls	r3, r0
   8144a:	4393      	bics	r3, r2
   8144c:	d00b      	beq.n	81466 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   8144e:	2301      	movs	r3, #1
   81450:	fa03 f000 	lsl.w	r0, r3, r0
   81454:	4b05      	ldr	r3, [pc, #20]	; (8146c <pmc_enable_periph_clk+0x50>)
   81456:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   8145a:	2000      	movs	r0, #0
   8145c:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   8145e:	2001      	movs	r0, #1
   81460:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   81462:	2000      	movs	r0, #0
   81464:	4770      	bx	lr
   81466:	2000      	movs	r0, #0
}
   81468:	4770      	bx	lr
   8146a:	bf00      	nop
   8146c:	400e0600 	.word	0x400e0600

00081470 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   81470:	e7fe      	b.n	81470 <Dummy_Handler>
   81472:	bf00      	nop

00081474 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   81474:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   81476:	4b1e      	ldr	r3, [pc, #120]	; (814f0 <Reset_Handler+0x7c>)
   81478:	4a1e      	ldr	r2, [pc, #120]	; (814f4 <Reset_Handler+0x80>)
   8147a:	429a      	cmp	r2, r3
   8147c:	d003      	beq.n	81486 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   8147e:	4b1e      	ldr	r3, [pc, #120]	; (814f8 <Reset_Handler+0x84>)
   81480:	4a1b      	ldr	r2, [pc, #108]	; (814f0 <Reset_Handler+0x7c>)
   81482:	429a      	cmp	r2, r3
   81484:	d304      	bcc.n	81490 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81486:	4b1d      	ldr	r3, [pc, #116]	; (814fc <Reset_Handler+0x88>)
   81488:	4a1d      	ldr	r2, [pc, #116]	; (81500 <Reset_Handler+0x8c>)
   8148a:	429a      	cmp	r2, r3
   8148c:	d30f      	bcc.n	814ae <Reset_Handler+0x3a>
   8148e:	e01a      	b.n	814c6 <Reset_Handler+0x52>
   81490:	4917      	ldr	r1, [pc, #92]	; (814f0 <Reset_Handler+0x7c>)
   81492:	4b1c      	ldr	r3, [pc, #112]	; (81504 <Reset_Handler+0x90>)
   81494:	1a5b      	subs	r3, r3, r1
   81496:	f023 0303 	bic.w	r3, r3, #3
   8149a:	3304      	adds	r3, #4
   8149c:	4a15      	ldr	r2, [pc, #84]	; (814f4 <Reset_Handler+0x80>)
   8149e:	4413      	add	r3, r2
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
   814a0:	f852 0b04 	ldr.w	r0, [r2], #4
   814a4:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   814a8:	429a      	cmp	r2, r3
   814aa:	d1f9      	bne.n	814a0 <Reset_Handler+0x2c>
   814ac:	e7eb      	b.n	81486 <Reset_Handler+0x12>
   814ae:	4b16      	ldr	r3, [pc, #88]	; (81508 <Reset_Handler+0x94>)
   814b0:	4a16      	ldr	r2, [pc, #88]	; (8150c <Reset_Handler+0x98>)
   814b2:	1ad2      	subs	r2, r2, r3
   814b4:	f022 0203 	bic.w	r2, r2, #3
   814b8:	441a      	add	r2, r3
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   814ba:	3b04      	subs	r3, #4
		*pDest++ = 0;
   814bc:	2100      	movs	r1, #0
   814be:	f843 1b04 	str.w	r1, [r3], #4
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   814c2:	4293      	cmp	r3, r2
   814c4:	d1fb      	bne.n	814be <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   814c6:	4b12      	ldr	r3, [pc, #72]	; (81510 <Reset_Handler+0x9c>)
   814c8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   814cc:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   814d0:	4910      	ldr	r1, [pc, #64]	; (81514 <Reset_Handler+0xa0>)
   814d2:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   814d4:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   814d8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   814dc:	d203      	bcs.n	814e6 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   814de:	688b      	ldr	r3, [r1, #8]
   814e0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   814e4:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   814e6:	4b0c      	ldr	r3, [pc, #48]	; (81518 <Reset_Handler+0xa4>)
   814e8:	4798      	blx	r3

	/* Branch to main function */
	main();
   814ea:	4b0c      	ldr	r3, [pc, #48]	; (8151c <Reset_Handler+0xa8>)
   814ec:	4798      	blx	r3
   814ee:	e7fe      	b.n	814ee <Reset_Handler+0x7a>
   814f0:	20070000 	.word	0x20070000
   814f4:	0008320c 	.word	0x0008320c
   814f8:	20070844 	.word	0x20070844
   814fc:	20070afc 	.word	0x20070afc
   81500:	20070844 	.word	0x20070844
   81504:	20070843 	.word	0x20070843
   81508:	20070848 	.word	0x20070848
   8150c:	20070aff 	.word	0x20070aff
   81510:	00080000 	.word	0x00080000
   81514:	e000ed00 	.word	0xe000ed00
   81518:	00082199 	.word	0x00082199
   8151c:	00080f3d 	.word	0x00080f3d

00081520 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   81520:	4b3e      	ldr	r3, [pc, #248]	; (8161c <SystemCoreClockUpdate+0xfc>)
   81522:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81524:	f003 0303 	and.w	r3, r3, #3
   81528:	2b03      	cmp	r3, #3
   8152a:	d85f      	bhi.n	815ec <SystemCoreClockUpdate+0xcc>
   8152c:	e8df f003 	tbb	[pc, r3]
   81530:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   81534:	4b3a      	ldr	r3, [pc, #232]	; (81620 <SystemCoreClockUpdate+0x100>)
   81536:	695b      	ldr	r3, [r3, #20]
   81538:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   8153c:	bf14      	ite	ne
   8153e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   81542:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   81546:	4b37      	ldr	r3, [pc, #220]	; (81624 <SystemCoreClockUpdate+0x104>)
   81548:	601a      	str	r2, [r3, #0]
   8154a:	e04f      	b.n	815ec <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   8154c:	4b33      	ldr	r3, [pc, #204]	; (8161c <SystemCoreClockUpdate+0xfc>)
   8154e:	6a1b      	ldr	r3, [r3, #32]
   81550:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81554:	d003      	beq.n	8155e <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81556:	4a34      	ldr	r2, [pc, #208]	; (81628 <SystemCoreClockUpdate+0x108>)
   81558:	4b32      	ldr	r3, [pc, #200]	; (81624 <SystemCoreClockUpdate+0x104>)
   8155a:	601a      	str	r2, [r3, #0]
   8155c:	e046      	b.n	815ec <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8155e:	4a33      	ldr	r2, [pc, #204]	; (8162c <SystemCoreClockUpdate+0x10c>)
   81560:	4b30      	ldr	r3, [pc, #192]	; (81624 <SystemCoreClockUpdate+0x104>)
   81562:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81564:	4b2d      	ldr	r3, [pc, #180]	; (8161c <SystemCoreClockUpdate+0xfc>)
   81566:	6a1b      	ldr	r3, [r3, #32]
   81568:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8156c:	2b10      	cmp	r3, #16
   8156e:	d002      	beq.n	81576 <SystemCoreClockUpdate+0x56>
   81570:	2b20      	cmp	r3, #32
   81572:	d004      	beq.n	8157e <SystemCoreClockUpdate+0x5e>
   81574:	e03a      	b.n	815ec <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   81576:	4a2e      	ldr	r2, [pc, #184]	; (81630 <SystemCoreClockUpdate+0x110>)
   81578:	4b2a      	ldr	r3, [pc, #168]	; (81624 <SystemCoreClockUpdate+0x104>)
   8157a:	601a      	str	r2, [r3, #0]
				break;
   8157c:	e036      	b.n	815ec <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   8157e:	4a2a      	ldr	r2, [pc, #168]	; (81628 <SystemCoreClockUpdate+0x108>)
   81580:	4b28      	ldr	r3, [pc, #160]	; (81624 <SystemCoreClockUpdate+0x104>)
   81582:	601a      	str	r2, [r3, #0]
				break;
   81584:	e032      	b.n	815ec <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81586:	4b25      	ldr	r3, [pc, #148]	; (8161c <SystemCoreClockUpdate+0xfc>)
   81588:	6a1b      	ldr	r3, [r3, #32]
   8158a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8158e:	d003      	beq.n	81598 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81590:	4a25      	ldr	r2, [pc, #148]	; (81628 <SystemCoreClockUpdate+0x108>)
   81592:	4b24      	ldr	r3, [pc, #144]	; (81624 <SystemCoreClockUpdate+0x104>)
   81594:	601a      	str	r2, [r3, #0]
   81596:	e012      	b.n	815be <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   81598:	4a24      	ldr	r2, [pc, #144]	; (8162c <SystemCoreClockUpdate+0x10c>)
   8159a:	4b22      	ldr	r3, [pc, #136]	; (81624 <SystemCoreClockUpdate+0x104>)
   8159c:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8159e:	4b1f      	ldr	r3, [pc, #124]	; (8161c <SystemCoreClockUpdate+0xfc>)
   815a0:	6a1b      	ldr	r3, [r3, #32]
   815a2:	f003 0370 	and.w	r3, r3, #112	; 0x70
   815a6:	2b10      	cmp	r3, #16
   815a8:	d002      	beq.n	815b0 <SystemCoreClockUpdate+0x90>
   815aa:	2b20      	cmp	r3, #32
   815ac:	d004      	beq.n	815b8 <SystemCoreClockUpdate+0x98>
   815ae:	e006      	b.n	815be <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   815b0:	4a1f      	ldr	r2, [pc, #124]	; (81630 <SystemCoreClockUpdate+0x110>)
   815b2:	4b1c      	ldr	r3, [pc, #112]	; (81624 <SystemCoreClockUpdate+0x104>)
   815b4:	601a      	str	r2, [r3, #0]
				break;
   815b6:	e002      	b.n	815be <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   815b8:	4a1b      	ldr	r2, [pc, #108]	; (81628 <SystemCoreClockUpdate+0x108>)
   815ba:	4b1a      	ldr	r3, [pc, #104]	; (81624 <SystemCoreClockUpdate+0x104>)
   815bc:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   815be:	4b17      	ldr	r3, [pc, #92]	; (8161c <SystemCoreClockUpdate+0xfc>)
   815c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   815c2:	f003 0303 	and.w	r3, r3, #3
   815c6:	2b02      	cmp	r3, #2
   815c8:	d10d      	bne.n	815e6 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   815ca:	4a14      	ldr	r2, [pc, #80]	; (8161c <SystemCoreClockUpdate+0xfc>)
   815cc:	6a93      	ldr	r3, [r2, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   815ce:	6a92      	ldr	r2, [r2, #40]	; 0x28
   815d0:	4814      	ldr	r0, [pc, #80]	; (81624 <SystemCoreClockUpdate+0x104>)
   815d2:	f3c3 410a 	ubfx	r1, r3, #16, #11
   815d6:	6803      	ldr	r3, [r0, #0]
   815d8:	fb01 3303 	mla	r3, r1, r3, r3
   815dc:	b2d2      	uxtb	r2, r2
   815de:	fbb3 f3f2 	udiv	r3, r3, r2
   815e2:	6003      	str	r3, [r0, #0]
   815e4:	e002      	b.n	815ec <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   815e6:	4a13      	ldr	r2, [pc, #76]	; (81634 <SystemCoreClockUpdate+0x114>)
   815e8:	4b0e      	ldr	r3, [pc, #56]	; (81624 <SystemCoreClockUpdate+0x104>)
   815ea:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   815ec:	4b0b      	ldr	r3, [pc, #44]	; (8161c <SystemCoreClockUpdate+0xfc>)
   815ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   815f0:	f003 0370 	and.w	r3, r3, #112	; 0x70
   815f4:	2b70      	cmp	r3, #112	; 0x70
   815f6:	d107      	bne.n	81608 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   815f8:	4a0a      	ldr	r2, [pc, #40]	; (81624 <SystemCoreClockUpdate+0x104>)
   815fa:	6813      	ldr	r3, [r2, #0]
   815fc:	490e      	ldr	r1, [pc, #56]	; (81638 <SystemCoreClockUpdate+0x118>)
   815fe:	fba1 1303 	umull	r1, r3, r1, r3
   81602:	085b      	lsrs	r3, r3, #1
   81604:	6013      	str	r3, [r2, #0]
   81606:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   81608:	4b04      	ldr	r3, [pc, #16]	; (8161c <SystemCoreClockUpdate+0xfc>)
   8160a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8160c:	4905      	ldr	r1, [pc, #20]	; (81624 <SystemCoreClockUpdate+0x104>)
   8160e:	f3c3 1202 	ubfx	r2, r3, #4, #3
   81612:	680b      	ldr	r3, [r1, #0]
   81614:	40d3      	lsrs	r3, r2
   81616:	600b      	str	r3, [r1, #0]
   81618:	4770      	bx	lr
   8161a:	bf00      	nop
   8161c:	400e0600 	.word	0x400e0600
   81620:	400e1a10 	.word	0x400e1a10
   81624:	20070000 	.word	0x20070000
   81628:	00b71b00 	.word	0x00b71b00
   8162c:	003d0900 	.word	0x003d0900
   81630:	007a1200 	.word	0x007a1200
   81634:	0e4e1c00 	.word	0x0e4e1c00
   81638:	aaaaaaab 	.word	0xaaaaaaab

0008163c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
   8163c:	4b1b      	ldr	r3, [pc, #108]	; (816ac <system_init_flash+0x70>)
   8163e:	4298      	cmp	r0, r3
   81640:	d806      	bhi.n	81650 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
   81642:	2300      	movs	r3, #0
   81644:	4a1a      	ldr	r2, [pc, #104]	; (816b0 <system_init_flash+0x74>)
   81646:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
   81648:	f502 7200 	add.w	r2, r2, #512	; 0x200
   8164c:	6013      	str	r3, [r2, #0]
   8164e:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
   81650:	4b18      	ldr	r3, [pc, #96]	; (816b4 <system_init_flash+0x78>)
   81652:	4298      	cmp	r0, r3
   81654:	d807      	bhi.n	81666 <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
   81656:	f44f 7380 	mov.w	r3, #256	; 0x100
   8165a:	4a15      	ldr	r2, [pc, #84]	; (816b0 <system_init_flash+0x74>)
   8165c:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
   8165e:	f502 7200 	add.w	r2, r2, #512	; 0x200
   81662:	6013      	str	r3, [r2, #0]
   81664:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
   81666:	4b14      	ldr	r3, [pc, #80]	; (816b8 <system_init_flash+0x7c>)
   81668:	4298      	cmp	r0, r3
   8166a:	d807      	bhi.n	8167c <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
   8166c:	f44f 7300 	mov.w	r3, #512	; 0x200
   81670:	4a0f      	ldr	r2, [pc, #60]	; (816b0 <system_init_flash+0x74>)
   81672:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
   81674:	f502 7200 	add.w	r2, r2, #512	; 0x200
   81678:	6013      	str	r3, [r2, #0]
   8167a:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
   8167c:	4b0f      	ldr	r3, [pc, #60]	; (816bc <system_init_flash+0x80>)
   8167e:	4298      	cmp	r0, r3
   81680:	d807      	bhi.n	81692 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
   81682:	f44f 7340 	mov.w	r3, #768	; 0x300
   81686:	4a0a      	ldr	r2, [pc, #40]	; (816b0 <system_init_flash+0x74>)
   81688:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
   8168a:	f502 7200 	add.w	r2, r2, #512	; 0x200
   8168e:	6013      	str	r3, [r2, #0]
   81690:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
   81692:	4b0b      	ldr	r3, [pc, #44]	; (816c0 <system_init_flash+0x84>)
   81694:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   81696:	bf94      	ite	ls
   81698:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
   8169c:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
   816a0:	4a03      	ldr	r2, [pc, #12]	; (816b0 <system_init_flash+0x74>)
   816a2:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
   816a4:	f502 7200 	add.w	r2, r2, #512	; 0x200
   816a8:	6013      	str	r3, [r2, #0]
   816aa:	4770      	bx	lr
   816ac:	0121eabf 	.word	0x0121eabf
   816b0:	400e0a00 	.word	0x400e0a00
   816b4:	02faf07f 	.word	0x02faf07f
   816b8:	03d08fff 	.word	0x03d08fff
   816bc:	04c4b3ff 	.word	0x04c4b3ff
   816c0:	055d4a7f 	.word	0x055d4a7f

000816c4 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
   816c4:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
   816c6:	4a05      	ldr	r2, [pc, #20]	; (816dc <_sbrk+0x18>)
   816c8:	6812      	ldr	r2, [r2, #0]
   816ca:	b912      	cbnz	r2, 816d2 <_sbrk+0xe>
		heap = (unsigned char *)&_end;
   816cc:	4904      	ldr	r1, [pc, #16]	; (816e0 <_sbrk+0x1c>)
   816ce:	4a03      	ldr	r2, [pc, #12]	; (816dc <_sbrk+0x18>)
   816d0:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
   816d2:	4a02      	ldr	r2, [pc, #8]	; (816dc <_sbrk+0x18>)
   816d4:	6810      	ldr	r0, [r2, #0]

	heap += incr;
   816d6:	4403      	add	r3, r0
   816d8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
   816da:	4770      	bx	lr
   816dc:	20070ab0 	.word	0x20070ab0
   816e0:	20072b00 	.word	0x20072b00

000816e4 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   816e4:	f04f 30ff 	mov.w	r0, #4294967295
   816e8:	4770      	bx	lr
   816ea:	bf00      	nop

000816ec <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   816ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   816f0:	604b      	str	r3, [r1, #4]

	return 0;
}
   816f2:	2000      	movs	r0, #0
   816f4:	4770      	bx	lr
   816f6:	bf00      	nop

000816f8 <_lseek>:
}

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   816f8:	2000      	movs	r0, #0
   816fa:	4770      	bx	lr

000816fc <__aeabi_drsub>:
   816fc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   81700:	e002      	b.n	81708 <__adddf3>
   81702:	bf00      	nop

00081704 <__aeabi_dsub>:
   81704:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00081708 <__adddf3>:
   81708:	b530      	push	{r4, r5, lr}
   8170a:	ea4f 0441 	mov.w	r4, r1, lsl #1
   8170e:	ea4f 0543 	mov.w	r5, r3, lsl #1
   81712:	ea94 0f05 	teq	r4, r5
   81716:	bf08      	it	eq
   81718:	ea90 0f02 	teqeq	r0, r2
   8171c:	bf1f      	itttt	ne
   8171e:	ea54 0c00 	orrsne.w	ip, r4, r0
   81722:	ea55 0c02 	orrsne.w	ip, r5, r2
   81726:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   8172a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   8172e:	f000 80e2 	beq.w	818f6 <__adddf3+0x1ee>
   81732:	ea4f 5454 	mov.w	r4, r4, lsr #21
   81736:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   8173a:	bfb8      	it	lt
   8173c:	426d      	neglt	r5, r5
   8173e:	dd0c      	ble.n	8175a <__adddf3+0x52>
   81740:	442c      	add	r4, r5
   81742:	ea80 0202 	eor.w	r2, r0, r2
   81746:	ea81 0303 	eor.w	r3, r1, r3
   8174a:	ea82 0000 	eor.w	r0, r2, r0
   8174e:	ea83 0101 	eor.w	r1, r3, r1
   81752:	ea80 0202 	eor.w	r2, r0, r2
   81756:	ea81 0303 	eor.w	r3, r1, r3
   8175a:	2d36      	cmp	r5, #54	; 0x36
   8175c:	bf88      	it	hi
   8175e:	bd30      	pophi	{r4, r5, pc}
   81760:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   81764:	ea4f 3101 	mov.w	r1, r1, lsl #12
   81768:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   8176c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   81770:	d002      	beq.n	81778 <__adddf3+0x70>
   81772:	4240      	negs	r0, r0
   81774:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81778:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   8177c:	ea4f 3303 	mov.w	r3, r3, lsl #12
   81780:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   81784:	d002      	beq.n	8178c <__adddf3+0x84>
   81786:	4252      	negs	r2, r2
   81788:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   8178c:	ea94 0f05 	teq	r4, r5
   81790:	f000 80a7 	beq.w	818e2 <__adddf3+0x1da>
   81794:	f1a4 0401 	sub.w	r4, r4, #1
   81798:	f1d5 0e20 	rsbs	lr, r5, #32
   8179c:	db0d      	blt.n	817ba <__adddf3+0xb2>
   8179e:	fa02 fc0e 	lsl.w	ip, r2, lr
   817a2:	fa22 f205 	lsr.w	r2, r2, r5
   817a6:	1880      	adds	r0, r0, r2
   817a8:	f141 0100 	adc.w	r1, r1, #0
   817ac:	fa03 f20e 	lsl.w	r2, r3, lr
   817b0:	1880      	adds	r0, r0, r2
   817b2:	fa43 f305 	asr.w	r3, r3, r5
   817b6:	4159      	adcs	r1, r3
   817b8:	e00e      	b.n	817d8 <__adddf3+0xd0>
   817ba:	f1a5 0520 	sub.w	r5, r5, #32
   817be:	f10e 0e20 	add.w	lr, lr, #32
   817c2:	2a01      	cmp	r2, #1
   817c4:	fa03 fc0e 	lsl.w	ip, r3, lr
   817c8:	bf28      	it	cs
   817ca:	f04c 0c02 	orrcs.w	ip, ip, #2
   817ce:	fa43 f305 	asr.w	r3, r3, r5
   817d2:	18c0      	adds	r0, r0, r3
   817d4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   817d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   817dc:	d507      	bpl.n	817ee <__adddf3+0xe6>
   817de:	f04f 0e00 	mov.w	lr, #0
   817e2:	f1dc 0c00 	rsbs	ip, ip, #0
   817e6:	eb7e 0000 	sbcs.w	r0, lr, r0
   817ea:	eb6e 0101 	sbc.w	r1, lr, r1
   817ee:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   817f2:	d31b      	bcc.n	8182c <__adddf3+0x124>
   817f4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   817f8:	d30c      	bcc.n	81814 <__adddf3+0x10c>
   817fa:	0849      	lsrs	r1, r1, #1
   817fc:	ea5f 0030 	movs.w	r0, r0, rrx
   81800:	ea4f 0c3c 	mov.w	ip, ip, rrx
   81804:	f104 0401 	add.w	r4, r4, #1
   81808:	ea4f 5244 	mov.w	r2, r4, lsl #21
   8180c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   81810:	f080 809a 	bcs.w	81948 <__adddf3+0x240>
   81814:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   81818:	bf08      	it	eq
   8181a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8181e:	f150 0000 	adcs.w	r0, r0, #0
   81822:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81826:	ea41 0105 	orr.w	r1, r1, r5
   8182a:	bd30      	pop	{r4, r5, pc}
   8182c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   81830:	4140      	adcs	r0, r0
   81832:	eb41 0101 	adc.w	r1, r1, r1
   81836:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8183a:	f1a4 0401 	sub.w	r4, r4, #1
   8183e:	d1e9      	bne.n	81814 <__adddf3+0x10c>
   81840:	f091 0f00 	teq	r1, #0
   81844:	bf04      	itt	eq
   81846:	4601      	moveq	r1, r0
   81848:	2000      	moveq	r0, #0
   8184a:	fab1 f381 	clz	r3, r1
   8184e:	bf08      	it	eq
   81850:	3320      	addeq	r3, #32
   81852:	f1a3 030b 	sub.w	r3, r3, #11
   81856:	f1b3 0220 	subs.w	r2, r3, #32
   8185a:	da0c      	bge.n	81876 <__adddf3+0x16e>
   8185c:	320c      	adds	r2, #12
   8185e:	dd08      	ble.n	81872 <__adddf3+0x16a>
   81860:	f102 0c14 	add.w	ip, r2, #20
   81864:	f1c2 020c 	rsb	r2, r2, #12
   81868:	fa01 f00c 	lsl.w	r0, r1, ip
   8186c:	fa21 f102 	lsr.w	r1, r1, r2
   81870:	e00c      	b.n	8188c <__adddf3+0x184>
   81872:	f102 0214 	add.w	r2, r2, #20
   81876:	bfd8      	it	le
   81878:	f1c2 0c20 	rsble	ip, r2, #32
   8187c:	fa01 f102 	lsl.w	r1, r1, r2
   81880:	fa20 fc0c 	lsr.w	ip, r0, ip
   81884:	bfdc      	itt	le
   81886:	ea41 010c 	orrle.w	r1, r1, ip
   8188a:	4090      	lslle	r0, r2
   8188c:	1ae4      	subs	r4, r4, r3
   8188e:	bfa2      	ittt	ge
   81890:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   81894:	4329      	orrge	r1, r5
   81896:	bd30      	popge	{r4, r5, pc}
   81898:	ea6f 0404 	mvn.w	r4, r4
   8189c:	3c1f      	subs	r4, #31
   8189e:	da1c      	bge.n	818da <__adddf3+0x1d2>
   818a0:	340c      	adds	r4, #12
   818a2:	dc0e      	bgt.n	818c2 <__adddf3+0x1ba>
   818a4:	f104 0414 	add.w	r4, r4, #20
   818a8:	f1c4 0220 	rsb	r2, r4, #32
   818ac:	fa20 f004 	lsr.w	r0, r0, r4
   818b0:	fa01 f302 	lsl.w	r3, r1, r2
   818b4:	ea40 0003 	orr.w	r0, r0, r3
   818b8:	fa21 f304 	lsr.w	r3, r1, r4
   818bc:	ea45 0103 	orr.w	r1, r5, r3
   818c0:	bd30      	pop	{r4, r5, pc}
   818c2:	f1c4 040c 	rsb	r4, r4, #12
   818c6:	f1c4 0220 	rsb	r2, r4, #32
   818ca:	fa20 f002 	lsr.w	r0, r0, r2
   818ce:	fa01 f304 	lsl.w	r3, r1, r4
   818d2:	ea40 0003 	orr.w	r0, r0, r3
   818d6:	4629      	mov	r1, r5
   818d8:	bd30      	pop	{r4, r5, pc}
   818da:	fa21 f004 	lsr.w	r0, r1, r4
   818de:	4629      	mov	r1, r5
   818e0:	bd30      	pop	{r4, r5, pc}
   818e2:	f094 0f00 	teq	r4, #0
   818e6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   818ea:	bf06      	itte	eq
   818ec:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   818f0:	3401      	addeq	r4, #1
   818f2:	3d01      	subne	r5, #1
   818f4:	e74e      	b.n	81794 <__adddf3+0x8c>
   818f6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   818fa:	bf18      	it	ne
   818fc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   81900:	d029      	beq.n	81956 <__adddf3+0x24e>
   81902:	ea94 0f05 	teq	r4, r5
   81906:	bf08      	it	eq
   81908:	ea90 0f02 	teqeq	r0, r2
   8190c:	d005      	beq.n	8191a <__adddf3+0x212>
   8190e:	ea54 0c00 	orrs.w	ip, r4, r0
   81912:	bf04      	itt	eq
   81914:	4619      	moveq	r1, r3
   81916:	4610      	moveq	r0, r2
   81918:	bd30      	pop	{r4, r5, pc}
   8191a:	ea91 0f03 	teq	r1, r3
   8191e:	bf1e      	ittt	ne
   81920:	2100      	movne	r1, #0
   81922:	2000      	movne	r0, #0
   81924:	bd30      	popne	{r4, r5, pc}
   81926:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   8192a:	d105      	bne.n	81938 <__adddf3+0x230>
   8192c:	0040      	lsls	r0, r0, #1
   8192e:	4149      	adcs	r1, r1
   81930:	bf28      	it	cs
   81932:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   81936:	bd30      	pop	{r4, r5, pc}
   81938:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   8193c:	bf3c      	itt	cc
   8193e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   81942:	bd30      	popcc	{r4, r5, pc}
   81944:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   81948:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   8194c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81950:	f04f 0000 	mov.w	r0, #0
   81954:	bd30      	pop	{r4, r5, pc}
   81956:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8195a:	bf1a      	itte	ne
   8195c:	4619      	movne	r1, r3
   8195e:	4610      	movne	r0, r2
   81960:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   81964:	bf1c      	itt	ne
   81966:	460b      	movne	r3, r1
   81968:	4602      	movne	r2, r0
   8196a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8196e:	bf06      	itte	eq
   81970:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   81974:	ea91 0f03 	teqeq	r1, r3
   81978:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   8197c:	bd30      	pop	{r4, r5, pc}
   8197e:	bf00      	nop

00081980 <__aeabi_ui2d>:
   81980:	f090 0f00 	teq	r0, #0
   81984:	bf04      	itt	eq
   81986:	2100      	moveq	r1, #0
   81988:	4770      	bxeq	lr
   8198a:	b530      	push	{r4, r5, lr}
   8198c:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81990:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81994:	f04f 0500 	mov.w	r5, #0
   81998:	f04f 0100 	mov.w	r1, #0
   8199c:	e750      	b.n	81840 <__adddf3+0x138>
   8199e:	bf00      	nop

000819a0 <__aeabi_i2d>:
   819a0:	f090 0f00 	teq	r0, #0
   819a4:	bf04      	itt	eq
   819a6:	2100      	moveq	r1, #0
   819a8:	4770      	bxeq	lr
   819aa:	b530      	push	{r4, r5, lr}
   819ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
   819b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
   819b4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   819b8:	bf48      	it	mi
   819ba:	4240      	negmi	r0, r0
   819bc:	f04f 0100 	mov.w	r1, #0
   819c0:	e73e      	b.n	81840 <__adddf3+0x138>
   819c2:	bf00      	nop

000819c4 <__aeabi_f2d>:
   819c4:	0042      	lsls	r2, r0, #1
   819c6:	ea4f 01e2 	mov.w	r1, r2, asr #3
   819ca:	ea4f 0131 	mov.w	r1, r1, rrx
   819ce:	ea4f 7002 	mov.w	r0, r2, lsl #28
   819d2:	bf1f      	itttt	ne
   819d4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   819d8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   819dc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   819e0:	4770      	bxne	lr
   819e2:	f092 0f00 	teq	r2, #0
   819e6:	bf14      	ite	ne
   819e8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   819ec:	4770      	bxeq	lr
   819ee:	b530      	push	{r4, r5, lr}
   819f0:	f44f 7460 	mov.w	r4, #896	; 0x380
   819f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   819f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   819fc:	e720      	b.n	81840 <__adddf3+0x138>
   819fe:	bf00      	nop

00081a00 <__aeabi_ul2d>:
   81a00:	ea50 0201 	orrs.w	r2, r0, r1
   81a04:	bf08      	it	eq
   81a06:	4770      	bxeq	lr
   81a08:	b530      	push	{r4, r5, lr}
   81a0a:	f04f 0500 	mov.w	r5, #0
   81a0e:	e00a      	b.n	81a26 <__aeabi_l2d+0x16>

00081a10 <__aeabi_l2d>:
   81a10:	ea50 0201 	orrs.w	r2, r0, r1
   81a14:	bf08      	it	eq
   81a16:	4770      	bxeq	lr
   81a18:	b530      	push	{r4, r5, lr}
   81a1a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   81a1e:	d502      	bpl.n	81a26 <__aeabi_l2d+0x16>
   81a20:	4240      	negs	r0, r0
   81a22:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   81a26:	f44f 6480 	mov.w	r4, #1024	; 0x400
   81a2a:	f104 0432 	add.w	r4, r4, #50	; 0x32
   81a2e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   81a32:	f43f aedc 	beq.w	817ee <__adddf3+0xe6>
   81a36:	f04f 0203 	mov.w	r2, #3
   81a3a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81a3e:	bf18      	it	ne
   81a40:	3203      	addne	r2, #3
   81a42:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   81a46:	bf18      	it	ne
   81a48:	3203      	addne	r2, #3
   81a4a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   81a4e:	f1c2 0320 	rsb	r3, r2, #32
   81a52:	fa00 fc03 	lsl.w	ip, r0, r3
   81a56:	fa20 f002 	lsr.w	r0, r0, r2
   81a5a:	fa01 fe03 	lsl.w	lr, r1, r3
   81a5e:	ea40 000e 	orr.w	r0, r0, lr
   81a62:	fa21 f102 	lsr.w	r1, r1, r2
   81a66:	4414      	add	r4, r2
   81a68:	e6c1      	b.n	817ee <__adddf3+0xe6>
   81a6a:	bf00      	nop

00081a6c <__aeabi_dmul>:
   81a6c:	b570      	push	{r4, r5, r6, lr}
   81a6e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81a72:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81a76:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81a7a:	bf1d      	ittte	ne
   81a7c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81a80:	ea94 0f0c 	teqne	r4, ip
   81a84:	ea95 0f0c 	teqne	r5, ip
   81a88:	f000 f8de 	bleq	81c48 <__aeabi_dmul+0x1dc>
   81a8c:	442c      	add	r4, r5
   81a8e:	ea81 0603 	eor.w	r6, r1, r3
   81a92:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   81a96:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   81a9a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   81a9e:	bf18      	it	ne
   81aa0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   81aa4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81aa8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   81aac:	d038      	beq.n	81b20 <__aeabi_dmul+0xb4>
   81aae:	fba0 ce02 	umull	ip, lr, r0, r2
   81ab2:	f04f 0500 	mov.w	r5, #0
   81ab6:	fbe1 e502 	umlal	lr, r5, r1, r2
   81aba:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   81abe:	fbe0 e503 	umlal	lr, r5, r0, r3
   81ac2:	f04f 0600 	mov.w	r6, #0
   81ac6:	fbe1 5603 	umlal	r5, r6, r1, r3
   81aca:	f09c 0f00 	teq	ip, #0
   81ace:	bf18      	it	ne
   81ad0:	f04e 0e01 	orrne.w	lr, lr, #1
   81ad4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   81ad8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   81adc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   81ae0:	d204      	bcs.n	81aec <__aeabi_dmul+0x80>
   81ae2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   81ae6:	416d      	adcs	r5, r5
   81ae8:	eb46 0606 	adc.w	r6, r6, r6
   81aec:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   81af0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   81af4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   81af8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   81afc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   81b00:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   81b04:	bf88      	it	hi
   81b06:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   81b0a:	d81e      	bhi.n	81b4a <__aeabi_dmul+0xde>
   81b0c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   81b10:	bf08      	it	eq
   81b12:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   81b16:	f150 0000 	adcs.w	r0, r0, #0
   81b1a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81b1e:	bd70      	pop	{r4, r5, r6, pc}
   81b20:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   81b24:	ea46 0101 	orr.w	r1, r6, r1
   81b28:	ea40 0002 	orr.w	r0, r0, r2
   81b2c:	ea81 0103 	eor.w	r1, r1, r3
   81b30:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   81b34:	bfc2      	ittt	gt
   81b36:	ebd4 050c 	rsbsgt	r5, r4, ip
   81b3a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   81b3e:	bd70      	popgt	{r4, r5, r6, pc}
   81b40:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81b44:	f04f 0e00 	mov.w	lr, #0
   81b48:	3c01      	subs	r4, #1
   81b4a:	f300 80ab 	bgt.w	81ca4 <__aeabi_dmul+0x238>
   81b4e:	f114 0f36 	cmn.w	r4, #54	; 0x36
   81b52:	bfde      	ittt	le
   81b54:	2000      	movle	r0, #0
   81b56:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   81b5a:	bd70      	pople	{r4, r5, r6, pc}
   81b5c:	f1c4 0400 	rsb	r4, r4, #0
   81b60:	3c20      	subs	r4, #32
   81b62:	da35      	bge.n	81bd0 <__aeabi_dmul+0x164>
   81b64:	340c      	adds	r4, #12
   81b66:	dc1b      	bgt.n	81ba0 <__aeabi_dmul+0x134>
   81b68:	f104 0414 	add.w	r4, r4, #20
   81b6c:	f1c4 0520 	rsb	r5, r4, #32
   81b70:	fa00 f305 	lsl.w	r3, r0, r5
   81b74:	fa20 f004 	lsr.w	r0, r0, r4
   81b78:	fa01 f205 	lsl.w	r2, r1, r5
   81b7c:	ea40 0002 	orr.w	r0, r0, r2
   81b80:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   81b84:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   81b88:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81b8c:	fa21 f604 	lsr.w	r6, r1, r4
   81b90:	eb42 0106 	adc.w	r1, r2, r6
   81b94:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81b98:	bf08      	it	eq
   81b9a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81b9e:	bd70      	pop	{r4, r5, r6, pc}
   81ba0:	f1c4 040c 	rsb	r4, r4, #12
   81ba4:	f1c4 0520 	rsb	r5, r4, #32
   81ba8:	fa00 f304 	lsl.w	r3, r0, r4
   81bac:	fa20 f005 	lsr.w	r0, r0, r5
   81bb0:	fa01 f204 	lsl.w	r2, r1, r4
   81bb4:	ea40 0002 	orr.w	r0, r0, r2
   81bb8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81bbc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   81bc0:	f141 0100 	adc.w	r1, r1, #0
   81bc4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81bc8:	bf08      	it	eq
   81bca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81bce:	bd70      	pop	{r4, r5, r6, pc}
   81bd0:	f1c4 0520 	rsb	r5, r4, #32
   81bd4:	fa00 f205 	lsl.w	r2, r0, r5
   81bd8:	ea4e 0e02 	orr.w	lr, lr, r2
   81bdc:	fa20 f304 	lsr.w	r3, r0, r4
   81be0:	fa01 f205 	lsl.w	r2, r1, r5
   81be4:	ea43 0302 	orr.w	r3, r3, r2
   81be8:	fa21 f004 	lsr.w	r0, r1, r4
   81bec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81bf0:	fa21 f204 	lsr.w	r2, r1, r4
   81bf4:	ea20 0002 	bic.w	r0, r0, r2
   81bf8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   81bfc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   81c00:	bf08      	it	eq
   81c02:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   81c06:	bd70      	pop	{r4, r5, r6, pc}
   81c08:	f094 0f00 	teq	r4, #0
   81c0c:	d10f      	bne.n	81c2e <__aeabi_dmul+0x1c2>
   81c0e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   81c12:	0040      	lsls	r0, r0, #1
   81c14:	eb41 0101 	adc.w	r1, r1, r1
   81c18:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81c1c:	bf08      	it	eq
   81c1e:	3c01      	subeq	r4, #1
   81c20:	d0f7      	beq.n	81c12 <__aeabi_dmul+0x1a6>
   81c22:	ea41 0106 	orr.w	r1, r1, r6
   81c26:	f095 0f00 	teq	r5, #0
   81c2a:	bf18      	it	ne
   81c2c:	4770      	bxne	lr
   81c2e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   81c32:	0052      	lsls	r2, r2, #1
   81c34:	eb43 0303 	adc.w	r3, r3, r3
   81c38:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   81c3c:	bf08      	it	eq
   81c3e:	3d01      	subeq	r5, #1
   81c40:	d0f7      	beq.n	81c32 <__aeabi_dmul+0x1c6>
   81c42:	ea43 0306 	orr.w	r3, r3, r6
   81c46:	4770      	bx	lr
   81c48:	ea94 0f0c 	teq	r4, ip
   81c4c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   81c50:	bf18      	it	ne
   81c52:	ea95 0f0c 	teqne	r5, ip
   81c56:	d00c      	beq.n	81c72 <__aeabi_dmul+0x206>
   81c58:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81c5c:	bf18      	it	ne
   81c5e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81c62:	d1d1      	bne.n	81c08 <__aeabi_dmul+0x19c>
   81c64:	ea81 0103 	eor.w	r1, r1, r3
   81c68:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81c6c:	f04f 0000 	mov.w	r0, #0
   81c70:	bd70      	pop	{r4, r5, r6, pc}
   81c72:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81c76:	bf06      	itte	eq
   81c78:	4610      	moveq	r0, r2
   81c7a:	4619      	moveq	r1, r3
   81c7c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81c80:	d019      	beq.n	81cb6 <__aeabi_dmul+0x24a>
   81c82:	ea94 0f0c 	teq	r4, ip
   81c86:	d102      	bne.n	81c8e <__aeabi_dmul+0x222>
   81c88:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   81c8c:	d113      	bne.n	81cb6 <__aeabi_dmul+0x24a>
   81c8e:	ea95 0f0c 	teq	r5, ip
   81c92:	d105      	bne.n	81ca0 <__aeabi_dmul+0x234>
   81c94:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   81c98:	bf1c      	itt	ne
   81c9a:	4610      	movne	r0, r2
   81c9c:	4619      	movne	r1, r3
   81c9e:	d10a      	bne.n	81cb6 <__aeabi_dmul+0x24a>
   81ca0:	ea81 0103 	eor.w	r1, r1, r3
   81ca4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   81ca8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81cac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   81cb0:	f04f 0000 	mov.w	r0, #0
   81cb4:	bd70      	pop	{r4, r5, r6, pc}
   81cb6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   81cba:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   81cbe:	bd70      	pop	{r4, r5, r6, pc}

00081cc0 <__aeabi_ddiv>:
   81cc0:	b570      	push	{r4, r5, r6, lr}
   81cc2:	f04f 0cff 	mov.w	ip, #255	; 0xff
   81cc6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   81cca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   81cce:	bf1d      	ittte	ne
   81cd0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   81cd4:	ea94 0f0c 	teqne	r4, ip
   81cd8:	ea95 0f0c 	teqne	r5, ip
   81cdc:	f000 f8a7 	bleq	81e2e <__aeabi_ddiv+0x16e>
   81ce0:	eba4 0405 	sub.w	r4, r4, r5
   81ce4:	ea81 0e03 	eor.w	lr, r1, r3
   81ce8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81cec:	ea4f 3101 	mov.w	r1, r1, lsl #12
   81cf0:	f000 8088 	beq.w	81e04 <__aeabi_ddiv+0x144>
   81cf4:	ea4f 3303 	mov.w	r3, r3, lsl #12
   81cf8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   81cfc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   81d00:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   81d04:	ea4f 2202 	mov.w	r2, r2, lsl #8
   81d08:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   81d0c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   81d10:	ea4f 2600 	mov.w	r6, r0, lsl #8
   81d14:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   81d18:	429d      	cmp	r5, r3
   81d1a:	bf08      	it	eq
   81d1c:	4296      	cmpeq	r6, r2
   81d1e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   81d22:	f504 7440 	add.w	r4, r4, #768	; 0x300
   81d26:	d202      	bcs.n	81d2e <__aeabi_ddiv+0x6e>
   81d28:	085b      	lsrs	r3, r3, #1
   81d2a:	ea4f 0232 	mov.w	r2, r2, rrx
   81d2e:	1ab6      	subs	r6, r6, r2
   81d30:	eb65 0503 	sbc.w	r5, r5, r3
   81d34:	085b      	lsrs	r3, r3, #1
   81d36:	ea4f 0232 	mov.w	r2, r2, rrx
   81d3a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   81d3e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   81d42:	ebb6 0e02 	subs.w	lr, r6, r2
   81d46:	eb75 0e03 	sbcs.w	lr, r5, r3
   81d4a:	bf22      	ittt	cs
   81d4c:	1ab6      	subcs	r6, r6, r2
   81d4e:	4675      	movcs	r5, lr
   81d50:	ea40 000c 	orrcs.w	r0, r0, ip
   81d54:	085b      	lsrs	r3, r3, #1
   81d56:	ea4f 0232 	mov.w	r2, r2, rrx
   81d5a:	ebb6 0e02 	subs.w	lr, r6, r2
   81d5e:	eb75 0e03 	sbcs.w	lr, r5, r3
   81d62:	bf22      	ittt	cs
   81d64:	1ab6      	subcs	r6, r6, r2
   81d66:	4675      	movcs	r5, lr
   81d68:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   81d6c:	085b      	lsrs	r3, r3, #1
   81d6e:	ea4f 0232 	mov.w	r2, r2, rrx
   81d72:	ebb6 0e02 	subs.w	lr, r6, r2
   81d76:	eb75 0e03 	sbcs.w	lr, r5, r3
   81d7a:	bf22      	ittt	cs
   81d7c:	1ab6      	subcs	r6, r6, r2
   81d7e:	4675      	movcs	r5, lr
   81d80:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   81d84:	085b      	lsrs	r3, r3, #1
   81d86:	ea4f 0232 	mov.w	r2, r2, rrx
   81d8a:	ebb6 0e02 	subs.w	lr, r6, r2
   81d8e:	eb75 0e03 	sbcs.w	lr, r5, r3
   81d92:	bf22      	ittt	cs
   81d94:	1ab6      	subcs	r6, r6, r2
   81d96:	4675      	movcs	r5, lr
   81d98:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   81d9c:	ea55 0e06 	orrs.w	lr, r5, r6
   81da0:	d018      	beq.n	81dd4 <__aeabi_ddiv+0x114>
   81da2:	ea4f 1505 	mov.w	r5, r5, lsl #4
   81da6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   81daa:	ea4f 1606 	mov.w	r6, r6, lsl #4
   81dae:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   81db2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   81db6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   81dba:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   81dbe:	d1c0      	bne.n	81d42 <__aeabi_ddiv+0x82>
   81dc0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81dc4:	d10b      	bne.n	81dde <__aeabi_ddiv+0x11e>
   81dc6:	ea41 0100 	orr.w	r1, r1, r0
   81dca:	f04f 0000 	mov.w	r0, #0
   81dce:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   81dd2:	e7b6      	b.n	81d42 <__aeabi_ddiv+0x82>
   81dd4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   81dd8:	bf04      	itt	eq
   81dda:	4301      	orreq	r1, r0
   81ddc:	2000      	moveq	r0, #0
   81dde:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   81de2:	bf88      	it	hi
   81de4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   81de8:	f63f aeaf 	bhi.w	81b4a <__aeabi_dmul+0xde>
   81dec:	ebb5 0c03 	subs.w	ip, r5, r3
   81df0:	bf04      	itt	eq
   81df2:	ebb6 0c02 	subseq.w	ip, r6, r2
   81df6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   81dfa:	f150 0000 	adcs.w	r0, r0, #0
   81dfe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   81e02:	bd70      	pop	{r4, r5, r6, pc}
   81e04:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   81e08:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   81e0c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   81e10:	bfc2      	ittt	gt
   81e12:	ebd4 050c 	rsbsgt	r5, r4, ip
   81e16:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   81e1a:	bd70      	popgt	{r4, r5, r6, pc}
   81e1c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81e20:	f04f 0e00 	mov.w	lr, #0
   81e24:	3c01      	subs	r4, #1
   81e26:	e690      	b.n	81b4a <__aeabi_dmul+0xde>
   81e28:	ea45 0e06 	orr.w	lr, r5, r6
   81e2c:	e68d      	b.n	81b4a <__aeabi_dmul+0xde>
   81e2e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   81e32:	ea94 0f0c 	teq	r4, ip
   81e36:	bf08      	it	eq
   81e38:	ea95 0f0c 	teqeq	r5, ip
   81e3c:	f43f af3b 	beq.w	81cb6 <__aeabi_dmul+0x24a>
   81e40:	ea94 0f0c 	teq	r4, ip
   81e44:	d10a      	bne.n	81e5c <__aeabi_ddiv+0x19c>
   81e46:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   81e4a:	f47f af34 	bne.w	81cb6 <__aeabi_dmul+0x24a>
   81e4e:	ea95 0f0c 	teq	r5, ip
   81e52:	f47f af25 	bne.w	81ca0 <__aeabi_dmul+0x234>
   81e56:	4610      	mov	r0, r2
   81e58:	4619      	mov	r1, r3
   81e5a:	e72c      	b.n	81cb6 <__aeabi_dmul+0x24a>
   81e5c:	ea95 0f0c 	teq	r5, ip
   81e60:	d106      	bne.n	81e70 <__aeabi_ddiv+0x1b0>
   81e62:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   81e66:	f43f aefd 	beq.w	81c64 <__aeabi_dmul+0x1f8>
   81e6a:	4610      	mov	r0, r2
   81e6c:	4619      	mov	r1, r3
   81e6e:	e722      	b.n	81cb6 <__aeabi_dmul+0x24a>
   81e70:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   81e74:	bf18      	it	ne
   81e76:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   81e7a:	f47f aec5 	bne.w	81c08 <__aeabi_dmul+0x19c>
   81e7e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   81e82:	f47f af0d 	bne.w	81ca0 <__aeabi_dmul+0x234>
   81e86:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   81e8a:	f47f aeeb 	bne.w	81c64 <__aeabi_dmul+0x1f8>
   81e8e:	e712      	b.n	81cb6 <__aeabi_dmul+0x24a>

00081e90 <__aeabi_d2f>:
   81e90:	ea4f 0241 	mov.w	r2, r1, lsl #1
   81e94:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
   81e98:	bf24      	itt	cs
   81e9a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
   81e9e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
   81ea2:	d90d      	bls.n	81ec0 <__aeabi_d2f+0x30>
   81ea4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   81ea8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
   81eac:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
   81eb0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
   81eb4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
   81eb8:	bf08      	it	eq
   81eba:	f020 0001 	biceq.w	r0, r0, #1
   81ebe:	4770      	bx	lr
   81ec0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
   81ec4:	d121      	bne.n	81f0a <__aeabi_d2f+0x7a>
   81ec6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
   81eca:	bfbc      	itt	lt
   81ecc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
   81ed0:	4770      	bxlt	lr
   81ed2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   81ed6:	ea4f 5252 	mov.w	r2, r2, lsr #21
   81eda:	f1c2 0218 	rsb	r2, r2, #24
   81ede:	f1c2 0c20 	rsb	ip, r2, #32
   81ee2:	fa10 f30c 	lsls.w	r3, r0, ip
   81ee6:	fa20 f002 	lsr.w	r0, r0, r2
   81eea:	bf18      	it	ne
   81eec:	f040 0001 	orrne.w	r0, r0, #1
   81ef0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   81ef4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
   81ef8:	fa03 fc0c 	lsl.w	ip, r3, ip
   81efc:	ea40 000c 	orr.w	r0, r0, ip
   81f00:	fa23 f302 	lsr.w	r3, r3, r2
   81f04:	ea4f 0343 	mov.w	r3, r3, lsl #1
   81f08:	e7cc      	b.n	81ea4 <__aeabi_d2f+0x14>
   81f0a:	ea7f 5362 	mvns.w	r3, r2, asr #21
   81f0e:	d107      	bne.n	81f20 <__aeabi_d2f+0x90>
   81f10:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
   81f14:	bf1e      	ittt	ne
   81f16:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
   81f1a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
   81f1e:	4770      	bxne	lr
   81f20:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
   81f24:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   81f28:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81f2c:	4770      	bx	lr
   81f2e:	bf00      	nop

00081f30 <__aeabi_frsub>:
   81f30:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   81f34:	e002      	b.n	81f3c <__addsf3>
   81f36:	bf00      	nop

00081f38 <__aeabi_fsub>:
   81f38:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00081f3c <__addsf3>:
   81f3c:	0042      	lsls	r2, r0, #1
   81f3e:	bf1f      	itttt	ne
   81f40:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   81f44:	ea92 0f03 	teqne	r2, r3
   81f48:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   81f4c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   81f50:	d06a      	beq.n	82028 <__addsf3+0xec>
   81f52:	ea4f 6212 	mov.w	r2, r2, lsr #24
   81f56:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   81f5a:	bfc1      	itttt	gt
   81f5c:	18d2      	addgt	r2, r2, r3
   81f5e:	4041      	eorgt	r1, r0
   81f60:	4048      	eorgt	r0, r1
   81f62:	4041      	eorgt	r1, r0
   81f64:	bfb8      	it	lt
   81f66:	425b      	neglt	r3, r3
   81f68:	2b19      	cmp	r3, #25
   81f6a:	bf88      	it	hi
   81f6c:	4770      	bxhi	lr
   81f6e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   81f72:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   81f76:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   81f7a:	bf18      	it	ne
   81f7c:	4240      	negne	r0, r0
   81f7e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   81f82:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   81f86:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   81f8a:	bf18      	it	ne
   81f8c:	4249      	negne	r1, r1
   81f8e:	ea92 0f03 	teq	r2, r3
   81f92:	d03f      	beq.n	82014 <__addsf3+0xd8>
   81f94:	f1a2 0201 	sub.w	r2, r2, #1
   81f98:	fa41 fc03 	asr.w	ip, r1, r3
   81f9c:	eb10 000c 	adds.w	r0, r0, ip
   81fa0:	f1c3 0320 	rsb	r3, r3, #32
   81fa4:	fa01 f103 	lsl.w	r1, r1, r3
   81fa8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   81fac:	d502      	bpl.n	81fb4 <__addsf3+0x78>
   81fae:	4249      	negs	r1, r1
   81fb0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   81fb4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   81fb8:	d313      	bcc.n	81fe2 <__addsf3+0xa6>
   81fba:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   81fbe:	d306      	bcc.n	81fce <__addsf3+0x92>
   81fc0:	0840      	lsrs	r0, r0, #1
   81fc2:	ea4f 0131 	mov.w	r1, r1, rrx
   81fc6:	f102 0201 	add.w	r2, r2, #1
   81fca:	2afe      	cmp	r2, #254	; 0xfe
   81fcc:	d251      	bcs.n	82072 <__addsf3+0x136>
   81fce:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   81fd2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   81fd6:	bf08      	it	eq
   81fd8:	f020 0001 	biceq.w	r0, r0, #1
   81fdc:	ea40 0003 	orr.w	r0, r0, r3
   81fe0:	4770      	bx	lr
   81fe2:	0049      	lsls	r1, r1, #1
   81fe4:	eb40 0000 	adc.w	r0, r0, r0
   81fe8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   81fec:	f1a2 0201 	sub.w	r2, r2, #1
   81ff0:	d1ed      	bne.n	81fce <__addsf3+0x92>
   81ff2:	fab0 fc80 	clz	ip, r0
   81ff6:	f1ac 0c08 	sub.w	ip, ip, #8
   81ffa:	ebb2 020c 	subs.w	r2, r2, ip
   81ffe:	fa00 f00c 	lsl.w	r0, r0, ip
   82002:	bfaa      	itet	ge
   82004:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   82008:	4252      	neglt	r2, r2
   8200a:	4318      	orrge	r0, r3
   8200c:	bfbc      	itt	lt
   8200e:	40d0      	lsrlt	r0, r2
   82010:	4318      	orrlt	r0, r3
   82012:	4770      	bx	lr
   82014:	f092 0f00 	teq	r2, #0
   82018:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   8201c:	bf06      	itte	eq
   8201e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   82022:	3201      	addeq	r2, #1
   82024:	3b01      	subne	r3, #1
   82026:	e7b5      	b.n	81f94 <__addsf3+0x58>
   82028:	ea4f 0341 	mov.w	r3, r1, lsl #1
   8202c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   82030:	bf18      	it	ne
   82032:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   82036:	d021      	beq.n	8207c <__addsf3+0x140>
   82038:	ea92 0f03 	teq	r2, r3
   8203c:	d004      	beq.n	82048 <__addsf3+0x10c>
   8203e:	f092 0f00 	teq	r2, #0
   82042:	bf08      	it	eq
   82044:	4608      	moveq	r0, r1
   82046:	4770      	bx	lr
   82048:	ea90 0f01 	teq	r0, r1
   8204c:	bf1c      	itt	ne
   8204e:	2000      	movne	r0, #0
   82050:	4770      	bxne	lr
   82052:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   82056:	d104      	bne.n	82062 <__addsf3+0x126>
   82058:	0040      	lsls	r0, r0, #1
   8205a:	bf28      	it	cs
   8205c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   82060:	4770      	bx	lr
   82062:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   82066:	bf3c      	itt	cc
   82068:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   8206c:	4770      	bxcc	lr
   8206e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   82072:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   82076:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   8207a:	4770      	bx	lr
   8207c:	ea7f 6222 	mvns.w	r2, r2, asr #24
   82080:	bf16      	itet	ne
   82082:	4608      	movne	r0, r1
   82084:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   82088:	4601      	movne	r1, r0
   8208a:	0242      	lsls	r2, r0, #9
   8208c:	bf06      	itte	eq
   8208e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   82092:	ea90 0f01 	teqeq	r0, r1
   82096:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   8209a:	4770      	bx	lr

0008209c <__aeabi_ui2f>:
   8209c:	f04f 0300 	mov.w	r3, #0
   820a0:	e004      	b.n	820ac <__aeabi_i2f+0x8>
   820a2:	bf00      	nop

000820a4 <__aeabi_i2f>:
   820a4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   820a8:	bf48      	it	mi
   820aa:	4240      	negmi	r0, r0
   820ac:	ea5f 0c00 	movs.w	ip, r0
   820b0:	bf08      	it	eq
   820b2:	4770      	bxeq	lr
   820b4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   820b8:	4601      	mov	r1, r0
   820ba:	f04f 0000 	mov.w	r0, #0
   820be:	e01c      	b.n	820fa <__aeabi_l2f+0x2a>

000820c0 <__aeabi_ul2f>:
   820c0:	ea50 0201 	orrs.w	r2, r0, r1
   820c4:	bf08      	it	eq
   820c6:	4770      	bxeq	lr
   820c8:	f04f 0300 	mov.w	r3, #0
   820cc:	e00a      	b.n	820e4 <__aeabi_l2f+0x14>
   820ce:	bf00      	nop

000820d0 <__aeabi_l2f>:
   820d0:	ea50 0201 	orrs.w	r2, r0, r1
   820d4:	bf08      	it	eq
   820d6:	4770      	bxeq	lr
   820d8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   820dc:	d502      	bpl.n	820e4 <__aeabi_l2f+0x14>
   820de:	4240      	negs	r0, r0
   820e0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   820e4:	ea5f 0c01 	movs.w	ip, r1
   820e8:	bf02      	ittt	eq
   820ea:	4684      	moveq	ip, r0
   820ec:	4601      	moveq	r1, r0
   820ee:	2000      	moveq	r0, #0
   820f0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   820f4:	bf08      	it	eq
   820f6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   820fa:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   820fe:	fabc f28c 	clz	r2, ip
   82102:	3a08      	subs	r2, #8
   82104:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   82108:	db10      	blt.n	8212c <__aeabi_l2f+0x5c>
   8210a:	fa01 fc02 	lsl.w	ip, r1, r2
   8210e:	4463      	add	r3, ip
   82110:	fa00 fc02 	lsl.w	ip, r0, r2
   82114:	f1c2 0220 	rsb	r2, r2, #32
   82118:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   8211c:	fa20 f202 	lsr.w	r2, r0, r2
   82120:	eb43 0002 	adc.w	r0, r3, r2
   82124:	bf08      	it	eq
   82126:	f020 0001 	biceq.w	r0, r0, #1
   8212a:	4770      	bx	lr
   8212c:	f102 0220 	add.w	r2, r2, #32
   82130:	fa01 fc02 	lsl.w	ip, r1, r2
   82134:	f1c2 0220 	rsb	r2, r2, #32
   82138:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   8213c:	fa21 f202 	lsr.w	r2, r1, r2
   82140:	eb43 0002 	adc.w	r0, r3, r2
   82144:	bf08      	it	eq
   82146:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   8214a:	4770      	bx	lr

0008214c <__aeabi_f2iz>:
   8214c:	ea4f 0240 	mov.w	r2, r0, lsl #1
   82150:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
   82154:	d30f      	bcc.n	82176 <__aeabi_f2iz+0x2a>
   82156:	f04f 039e 	mov.w	r3, #158	; 0x9e
   8215a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
   8215e:	d90d      	bls.n	8217c <__aeabi_f2iz+0x30>
   82160:	ea4f 2300 	mov.w	r3, r0, lsl #8
   82164:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   82168:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   8216c:	fa23 f002 	lsr.w	r0, r3, r2
   82170:	bf18      	it	ne
   82172:	4240      	negne	r0, r0
   82174:	4770      	bx	lr
   82176:	f04f 0000 	mov.w	r0, #0
   8217a:	4770      	bx	lr
   8217c:	f112 0f61 	cmn.w	r2, #97	; 0x61
   82180:	d101      	bne.n	82186 <__aeabi_f2iz+0x3a>
   82182:	0242      	lsls	r2, r0, #9
   82184:	d105      	bne.n	82192 <__aeabi_f2iz+0x46>
   82186:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
   8218a:	bf08      	it	eq
   8218c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   82190:	4770      	bx	lr
   82192:	f04f 0000 	mov.w	r0, #0
   82196:	4770      	bx	lr

00082198 <__libc_init_array>:
   82198:	b570      	push	{r4, r5, r6, lr}
   8219a:	4e0f      	ldr	r6, [pc, #60]	; (821d8 <__libc_init_array+0x40>)
   8219c:	4d0f      	ldr	r5, [pc, #60]	; (821dc <__libc_init_array+0x44>)
   8219e:	1b76      	subs	r6, r6, r5
   821a0:	10b6      	asrs	r6, r6, #2
   821a2:	bf18      	it	ne
   821a4:	2400      	movne	r4, #0
   821a6:	d005      	beq.n	821b4 <__libc_init_array+0x1c>
   821a8:	3401      	adds	r4, #1
   821aa:	f855 3b04 	ldr.w	r3, [r5], #4
   821ae:	4798      	blx	r3
   821b0:	42a6      	cmp	r6, r4
   821b2:	d1f9      	bne.n	821a8 <__libc_init_array+0x10>
   821b4:	4e0a      	ldr	r6, [pc, #40]	; (821e0 <__libc_init_array+0x48>)
   821b6:	4d0b      	ldr	r5, [pc, #44]	; (821e4 <__libc_init_array+0x4c>)
   821b8:	f001 f816 	bl	831e8 <_init>
   821bc:	1b76      	subs	r6, r6, r5
   821be:	10b6      	asrs	r6, r6, #2
   821c0:	bf18      	it	ne
   821c2:	2400      	movne	r4, #0
   821c4:	d006      	beq.n	821d4 <__libc_init_array+0x3c>
   821c6:	3401      	adds	r4, #1
   821c8:	f855 3b04 	ldr.w	r3, [r5], #4
   821cc:	4798      	blx	r3
   821ce:	42a6      	cmp	r6, r4
   821d0:	d1f9      	bne.n	821c6 <__libc_init_array+0x2e>
   821d2:	bd70      	pop	{r4, r5, r6, pc}
   821d4:	bd70      	pop	{r4, r5, r6, pc}
   821d6:	bf00      	nop
   821d8:	000831f4 	.word	0x000831f4
   821dc:	000831f4 	.word	0x000831f4
   821e0:	000831fc 	.word	0x000831fc
   821e4:	000831f4 	.word	0x000831f4

000821e8 <memset>:
   821e8:	b470      	push	{r4, r5, r6}
   821ea:	0784      	lsls	r4, r0, #30
   821ec:	d046      	beq.n	8227c <memset+0x94>
   821ee:	1e54      	subs	r4, r2, #1
   821f0:	2a00      	cmp	r2, #0
   821f2:	d041      	beq.n	82278 <memset+0x90>
   821f4:	b2cd      	uxtb	r5, r1
   821f6:	4603      	mov	r3, r0
   821f8:	e002      	b.n	82200 <memset+0x18>
   821fa:	1e62      	subs	r2, r4, #1
   821fc:	b3e4      	cbz	r4, 82278 <memset+0x90>
   821fe:	4614      	mov	r4, r2
   82200:	f803 5b01 	strb.w	r5, [r3], #1
   82204:	079a      	lsls	r2, r3, #30
   82206:	d1f8      	bne.n	821fa <memset+0x12>
   82208:	2c03      	cmp	r4, #3
   8220a:	d92e      	bls.n	8226a <memset+0x82>
   8220c:	b2cd      	uxtb	r5, r1
   8220e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   82212:	2c0f      	cmp	r4, #15
   82214:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   82218:	d919      	bls.n	8224e <memset+0x66>
   8221a:	4626      	mov	r6, r4
   8221c:	f103 0210 	add.w	r2, r3, #16
   82220:	3e10      	subs	r6, #16
   82222:	2e0f      	cmp	r6, #15
   82224:	f842 5c10 	str.w	r5, [r2, #-16]
   82228:	f842 5c0c 	str.w	r5, [r2, #-12]
   8222c:	f842 5c08 	str.w	r5, [r2, #-8]
   82230:	f842 5c04 	str.w	r5, [r2, #-4]
   82234:	f102 0210 	add.w	r2, r2, #16
   82238:	d8f2      	bhi.n	82220 <memset+0x38>
   8223a:	f1a4 0210 	sub.w	r2, r4, #16
   8223e:	f022 020f 	bic.w	r2, r2, #15
   82242:	f004 040f 	and.w	r4, r4, #15
   82246:	3210      	adds	r2, #16
   82248:	2c03      	cmp	r4, #3
   8224a:	4413      	add	r3, r2
   8224c:	d90d      	bls.n	8226a <memset+0x82>
   8224e:	461e      	mov	r6, r3
   82250:	4622      	mov	r2, r4
   82252:	3a04      	subs	r2, #4
   82254:	2a03      	cmp	r2, #3
   82256:	f846 5b04 	str.w	r5, [r6], #4
   8225a:	d8fa      	bhi.n	82252 <memset+0x6a>
   8225c:	1f22      	subs	r2, r4, #4
   8225e:	f022 0203 	bic.w	r2, r2, #3
   82262:	3204      	adds	r2, #4
   82264:	4413      	add	r3, r2
   82266:	f004 0403 	and.w	r4, r4, #3
   8226a:	b12c      	cbz	r4, 82278 <memset+0x90>
   8226c:	b2c9      	uxtb	r1, r1
   8226e:	441c      	add	r4, r3
   82270:	f803 1b01 	strb.w	r1, [r3], #1
   82274:	42a3      	cmp	r3, r4
   82276:	d1fb      	bne.n	82270 <memset+0x88>
   82278:	bc70      	pop	{r4, r5, r6}
   8227a:	4770      	bx	lr
   8227c:	4614      	mov	r4, r2
   8227e:	4603      	mov	r3, r0
   82280:	e7c2      	b.n	82208 <memset+0x20>
   82282:	bf00      	nop

00082284 <setbuf>:
   82284:	2900      	cmp	r1, #0
   82286:	bf0c      	ite	eq
   82288:	2202      	moveq	r2, #2
   8228a:	2200      	movne	r2, #0
   8228c:	f44f 6380 	mov.w	r3, #1024	; 0x400
   82290:	f000 b800 	b.w	82294 <setvbuf>

00082294 <setvbuf>:
   82294:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   82298:	4d51      	ldr	r5, [pc, #324]	; (823e0 <setvbuf+0x14c>)
   8229a:	b083      	sub	sp, #12
   8229c:	682d      	ldr	r5, [r5, #0]
   8229e:	4604      	mov	r4, r0
   822a0:	460f      	mov	r7, r1
   822a2:	4690      	mov	r8, r2
   822a4:	461e      	mov	r6, r3
   822a6:	b115      	cbz	r5, 822ae <setvbuf+0x1a>
   822a8:	6bab      	ldr	r3, [r5, #56]	; 0x38
   822aa:	2b00      	cmp	r3, #0
   822ac:	d079      	beq.n	823a2 <setvbuf+0x10e>
   822ae:	f1b8 0f02 	cmp.w	r8, #2
   822b2:	d004      	beq.n	822be <setvbuf+0x2a>
   822b4:	f1b8 0f01 	cmp.w	r8, #1
   822b8:	d87f      	bhi.n	823ba <setvbuf+0x126>
   822ba:	2e00      	cmp	r6, #0
   822bc:	db7d      	blt.n	823ba <setvbuf+0x126>
   822be:	4621      	mov	r1, r4
   822c0:	4628      	mov	r0, r5
   822c2:	f000 f943 	bl	8254c <_fflush_r>
   822c6:	6b21      	ldr	r1, [r4, #48]	; 0x30
   822c8:	b141      	cbz	r1, 822dc <setvbuf+0x48>
   822ca:	f104 0340 	add.w	r3, r4, #64	; 0x40
   822ce:	4299      	cmp	r1, r3
   822d0:	d002      	beq.n	822d8 <setvbuf+0x44>
   822d2:	4628      	mov	r0, r5
   822d4:	f000 fa3a 	bl	8274c <_free_r>
   822d8:	2300      	movs	r3, #0
   822da:	6323      	str	r3, [r4, #48]	; 0x30
   822dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   822e0:	2200      	movs	r2, #0
   822e2:	61a2      	str	r2, [r4, #24]
   822e4:	6062      	str	r2, [r4, #4]
   822e6:	061a      	lsls	r2, r3, #24
   822e8:	d454      	bmi.n	82394 <setvbuf+0x100>
   822ea:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   822ee:	f023 0303 	bic.w	r3, r3, #3
   822f2:	f1b8 0f02 	cmp.w	r8, #2
   822f6:	81a3      	strh	r3, [r4, #12]
   822f8:	d039      	beq.n	8236e <setvbuf+0xda>
   822fa:	ab01      	add	r3, sp, #4
   822fc:	466a      	mov	r2, sp
   822fe:	4621      	mov	r1, r4
   82300:	4628      	mov	r0, r5
   82302:	f000 fb33 	bl	8296c <__swhatbuf_r>
   82306:	89a3      	ldrh	r3, [r4, #12]
   82308:	4318      	orrs	r0, r3
   8230a:	81a0      	strh	r0, [r4, #12]
   8230c:	b326      	cbz	r6, 82358 <setvbuf+0xc4>
   8230e:	b327      	cbz	r7, 8235a <setvbuf+0xc6>
   82310:	6bab      	ldr	r3, [r5, #56]	; 0x38
   82312:	2b00      	cmp	r3, #0
   82314:	d04d      	beq.n	823b2 <setvbuf+0x11e>
   82316:	9b00      	ldr	r3, [sp, #0]
   82318:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
   8231c:	429e      	cmp	r6, r3
   8231e:	bf1c      	itt	ne
   82320:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
   82324:	81a0      	strhne	r0, [r4, #12]
   82326:	f1b8 0f01 	cmp.w	r8, #1
   8232a:	bf08      	it	eq
   8232c:	f040 0001 	orreq.w	r0, r0, #1
   82330:	b283      	uxth	r3, r0
   82332:	bf08      	it	eq
   82334:	81a0      	strheq	r0, [r4, #12]
   82336:	f003 0008 	and.w	r0, r3, #8
   8233a:	b280      	uxth	r0, r0
   8233c:	6027      	str	r7, [r4, #0]
   8233e:	6127      	str	r7, [r4, #16]
   82340:	6166      	str	r6, [r4, #20]
   82342:	b318      	cbz	r0, 8238c <setvbuf+0xf8>
   82344:	f013 0001 	ands.w	r0, r3, #1
   82348:	d02f      	beq.n	823aa <setvbuf+0x116>
   8234a:	2000      	movs	r0, #0
   8234c:	4276      	negs	r6, r6
   8234e:	61a6      	str	r6, [r4, #24]
   82350:	60a0      	str	r0, [r4, #8]
   82352:	b003      	add	sp, #12
   82354:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82358:	9e00      	ldr	r6, [sp, #0]
   8235a:	4630      	mov	r0, r6
   8235c:	f000 fb36 	bl	829cc <malloc>
   82360:	4607      	mov	r7, r0
   82362:	b368      	cbz	r0, 823c0 <setvbuf+0x12c>
   82364:	89a3      	ldrh	r3, [r4, #12]
   82366:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8236a:	81a3      	strh	r3, [r4, #12]
   8236c:	e7d0      	b.n	82310 <setvbuf+0x7c>
   8236e:	2000      	movs	r0, #0
   82370:	f104 0243 	add.w	r2, r4, #67	; 0x43
   82374:	f043 0302 	orr.w	r3, r3, #2
   82378:	2500      	movs	r5, #0
   8237a:	2101      	movs	r1, #1
   8237c:	81a3      	strh	r3, [r4, #12]
   8237e:	60a5      	str	r5, [r4, #8]
   82380:	6022      	str	r2, [r4, #0]
   82382:	6122      	str	r2, [r4, #16]
   82384:	6161      	str	r1, [r4, #20]
   82386:	b003      	add	sp, #12
   82388:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8238c:	60a0      	str	r0, [r4, #8]
   8238e:	b003      	add	sp, #12
   82390:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   82394:	6921      	ldr	r1, [r4, #16]
   82396:	4628      	mov	r0, r5
   82398:	f000 f9d8 	bl	8274c <_free_r>
   8239c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   823a0:	e7a3      	b.n	822ea <setvbuf+0x56>
   823a2:	4628      	mov	r0, r5
   823a4:	f000 f966 	bl	82674 <__sinit>
   823a8:	e781      	b.n	822ae <setvbuf+0x1a>
   823aa:	60a6      	str	r6, [r4, #8]
   823ac:	b003      	add	sp, #12
   823ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   823b2:	4628      	mov	r0, r5
   823b4:	f000 f95e 	bl	82674 <__sinit>
   823b8:	e7ad      	b.n	82316 <setvbuf+0x82>
   823ba:	f04f 30ff 	mov.w	r0, #4294967295
   823be:	e7e2      	b.n	82386 <setvbuf+0xf2>
   823c0:	f8dd 9000 	ldr.w	r9, [sp]
   823c4:	45b1      	cmp	r9, r6
   823c6:	d006      	beq.n	823d6 <setvbuf+0x142>
   823c8:	4648      	mov	r0, r9
   823ca:	f000 faff 	bl	829cc <malloc>
   823ce:	4607      	mov	r7, r0
   823d0:	b108      	cbz	r0, 823d6 <setvbuf+0x142>
   823d2:	464e      	mov	r6, r9
   823d4:	e7c6      	b.n	82364 <setvbuf+0xd0>
   823d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   823da:	f04f 30ff 	mov.w	r0, #4294967295
   823de:	e7c7      	b.n	82370 <setvbuf+0xdc>
   823e0:	20070430 	.word	0x20070430

000823e4 <register_fini>:
   823e4:	4b02      	ldr	r3, [pc, #8]	; (823f0 <register_fini+0xc>)
   823e6:	b113      	cbz	r3, 823ee <register_fini+0xa>
   823e8:	4802      	ldr	r0, [pc, #8]	; (823f4 <register_fini+0x10>)
   823ea:	f000 b805 	b.w	823f8 <atexit>
   823ee:	4770      	bx	lr
   823f0:	00000000 	.word	0x00000000
   823f4:	00082689 	.word	0x00082689

000823f8 <atexit>:
   823f8:	2300      	movs	r3, #0
   823fa:	4601      	mov	r1, r0
   823fc:	461a      	mov	r2, r3
   823fe:	4618      	mov	r0, r3
   82400:	f000 be08 	b.w	83014 <__register_exitproc>

00082404 <__sflush_r>:
   82404:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   82408:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8240c:	b29a      	uxth	r2, r3
   8240e:	460d      	mov	r5, r1
   82410:	0711      	lsls	r1, r2, #28
   82412:	4680      	mov	r8, r0
   82414:	d43c      	bmi.n	82490 <__sflush_r+0x8c>
   82416:	686a      	ldr	r2, [r5, #4]
   82418:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   8241c:	2a00      	cmp	r2, #0
   8241e:	81ab      	strh	r3, [r5, #12]
   82420:	dd73      	ble.n	8250a <__sflush_r+0x106>
   82422:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82424:	2c00      	cmp	r4, #0
   82426:	d04b      	beq.n	824c0 <__sflush_r+0xbc>
   82428:	b29b      	uxth	r3, r3
   8242a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   8242e:	2100      	movs	r1, #0
   82430:	b292      	uxth	r2, r2
   82432:	f8d8 6000 	ldr.w	r6, [r8]
   82436:	f8c8 1000 	str.w	r1, [r8]
   8243a:	2a00      	cmp	r2, #0
   8243c:	d069      	beq.n	82512 <__sflush_r+0x10e>
   8243e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   82440:	075f      	lsls	r7, r3, #29
   82442:	d505      	bpl.n	82450 <__sflush_r+0x4c>
   82444:	6869      	ldr	r1, [r5, #4]
   82446:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   82448:	1a52      	subs	r2, r2, r1
   8244a:	b10b      	cbz	r3, 82450 <__sflush_r+0x4c>
   8244c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   8244e:	1ad2      	subs	r2, r2, r3
   82450:	2300      	movs	r3, #0
   82452:	69e9      	ldr	r1, [r5, #28]
   82454:	4640      	mov	r0, r8
   82456:	47a0      	blx	r4
   82458:	1c44      	adds	r4, r0, #1
   8245a:	d03c      	beq.n	824d6 <__sflush_r+0xd2>
   8245c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   82460:	6929      	ldr	r1, [r5, #16]
   82462:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   82466:	2200      	movs	r2, #0
   82468:	81ab      	strh	r3, [r5, #12]
   8246a:	04db      	lsls	r3, r3, #19
   8246c:	e885 0006 	stmia.w	r5, {r1, r2}
   82470:	d449      	bmi.n	82506 <__sflush_r+0x102>
   82472:	6b29      	ldr	r1, [r5, #48]	; 0x30
   82474:	f8c8 6000 	str.w	r6, [r8]
   82478:	b311      	cbz	r1, 824c0 <__sflush_r+0xbc>
   8247a:	f105 0340 	add.w	r3, r5, #64	; 0x40
   8247e:	4299      	cmp	r1, r3
   82480:	d002      	beq.n	82488 <__sflush_r+0x84>
   82482:	4640      	mov	r0, r8
   82484:	f000 f962 	bl	8274c <_free_r>
   82488:	2000      	movs	r0, #0
   8248a:	6328      	str	r0, [r5, #48]	; 0x30
   8248c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82490:	692e      	ldr	r6, [r5, #16]
   82492:	b1ae      	cbz	r6, 824c0 <__sflush_r+0xbc>
   82494:	0790      	lsls	r0, r2, #30
   82496:	682c      	ldr	r4, [r5, #0]
   82498:	bf0c      	ite	eq
   8249a:	696b      	ldreq	r3, [r5, #20]
   8249c:	2300      	movne	r3, #0
   8249e:	602e      	str	r6, [r5, #0]
   824a0:	1ba4      	subs	r4, r4, r6
   824a2:	60ab      	str	r3, [r5, #8]
   824a4:	e00a      	b.n	824bc <__sflush_r+0xb8>
   824a6:	4623      	mov	r3, r4
   824a8:	4632      	mov	r2, r6
   824aa:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   824ac:	69e9      	ldr	r1, [r5, #28]
   824ae:	4640      	mov	r0, r8
   824b0:	47b8      	blx	r7
   824b2:	2800      	cmp	r0, #0
   824b4:	eba4 0400 	sub.w	r4, r4, r0
   824b8:	4406      	add	r6, r0
   824ba:	dd04      	ble.n	824c6 <__sflush_r+0xc2>
   824bc:	2c00      	cmp	r4, #0
   824be:	dcf2      	bgt.n	824a6 <__sflush_r+0xa2>
   824c0:	2000      	movs	r0, #0
   824c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   824c6:	89ab      	ldrh	r3, [r5, #12]
   824c8:	f04f 30ff 	mov.w	r0, #4294967295
   824cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   824d0:	81ab      	strh	r3, [r5, #12]
   824d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   824d6:	f8d8 2000 	ldr.w	r2, [r8]
   824da:	2a1d      	cmp	r2, #29
   824dc:	d8f3      	bhi.n	824c6 <__sflush_r+0xc2>
   824de:	4b1a      	ldr	r3, [pc, #104]	; (82548 <__sflush_r+0x144>)
   824e0:	40d3      	lsrs	r3, r2
   824e2:	f003 0301 	and.w	r3, r3, #1
   824e6:	f083 0401 	eor.w	r4, r3, #1
   824ea:	2b00      	cmp	r3, #0
   824ec:	d0eb      	beq.n	824c6 <__sflush_r+0xc2>
   824ee:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   824f2:	6929      	ldr	r1, [r5, #16]
   824f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   824f8:	6029      	str	r1, [r5, #0]
   824fa:	04d9      	lsls	r1, r3, #19
   824fc:	606c      	str	r4, [r5, #4]
   824fe:	81ab      	strh	r3, [r5, #12]
   82500:	d5b7      	bpl.n	82472 <__sflush_r+0x6e>
   82502:	2a00      	cmp	r2, #0
   82504:	d1b5      	bne.n	82472 <__sflush_r+0x6e>
   82506:	6528      	str	r0, [r5, #80]	; 0x50
   82508:	e7b3      	b.n	82472 <__sflush_r+0x6e>
   8250a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   8250c:	2a00      	cmp	r2, #0
   8250e:	dc88      	bgt.n	82422 <__sflush_r+0x1e>
   82510:	e7d6      	b.n	824c0 <__sflush_r+0xbc>
   82512:	2301      	movs	r3, #1
   82514:	69e9      	ldr	r1, [r5, #28]
   82516:	4640      	mov	r0, r8
   82518:	47a0      	blx	r4
   8251a:	1c43      	adds	r3, r0, #1
   8251c:	4602      	mov	r2, r0
   8251e:	d002      	beq.n	82526 <__sflush_r+0x122>
   82520:	89ab      	ldrh	r3, [r5, #12]
   82522:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82524:	e78c      	b.n	82440 <__sflush_r+0x3c>
   82526:	f8d8 3000 	ldr.w	r3, [r8]
   8252a:	2b00      	cmp	r3, #0
   8252c:	d0f8      	beq.n	82520 <__sflush_r+0x11c>
   8252e:	2b1d      	cmp	r3, #29
   82530:	d001      	beq.n	82536 <__sflush_r+0x132>
   82532:	2b16      	cmp	r3, #22
   82534:	d102      	bne.n	8253c <__sflush_r+0x138>
   82536:	f8c8 6000 	str.w	r6, [r8]
   8253a:	e7c1      	b.n	824c0 <__sflush_r+0xbc>
   8253c:	89ab      	ldrh	r3, [r5, #12]
   8253e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82542:	81ab      	strh	r3, [r5, #12]
   82544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82548:	20400001 	.word	0x20400001

0008254c <_fflush_r>:
   8254c:	b510      	push	{r4, lr}
   8254e:	4604      	mov	r4, r0
   82550:	b082      	sub	sp, #8
   82552:	b108      	cbz	r0, 82558 <_fflush_r+0xc>
   82554:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82556:	b153      	cbz	r3, 8256e <_fflush_r+0x22>
   82558:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   8255c:	b908      	cbnz	r0, 82562 <_fflush_r+0x16>
   8255e:	b002      	add	sp, #8
   82560:	bd10      	pop	{r4, pc}
   82562:	4620      	mov	r0, r4
   82564:	b002      	add	sp, #8
   82566:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8256a:	f7ff bf4b 	b.w	82404 <__sflush_r>
   8256e:	9101      	str	r1, [sp, #4]
   82570:	f000 f880 	bl	82674 <__sinit>
   82574:	9901      	ldr	r1, [sp, #4]
   82576:	e7ef      	b.n	82558 <_fflush_r+0xc>

00082578 <_cleanup_r>:
   82578:	4901      	ldr	r1, [pc, #4]	; (82580 <_cleanup_r+0x8>)
   8257a:	f000 b9cf 	b.w	8291c <_fwalk_reent>
   8257e:	bf00      	nop
   82580:	000830dd 	.word	0x000830dd

00082584 <__sinit.part.1>:
   82584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82588:	4607      	mov	r7, r0
   8258a:	4835      	ldr	r0, [pc, #212]	; (82660 <__sinit.part.1+0xdc>)
   8258c:	687d      	ldr	r5, [r7, #4]
   8258e:	2400      	movs	r4, #0
   82590:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   82594:	2304      	movs	r3, #4
   82596:	2103      	movs	r1, #3
   82598:	63f8      	str	r0, [r7, #60]	; 0x3c
   8259a:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   8259e:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   825a2:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   825a6:	b083      	sub	sp, #12
   825a8:	602c      	str	r4, [r5, #0]
   825aa:	606c      	str	r4, [r5, #4]
   825ac:	60ac      	str	r4, [r5, #8]
   825ae:	666c      	str	r4, [r5, #100]	; 0x64
   825b0:	81ec      	strh	r4, [r5, #14]
   825b2:	612c      	str	r4, [r5, #16]
   825b4:	616c      	str	r4, [r5, #20]
   825b6:	61ac      	str	r4, [r5, #24]
   825b8:	81ab      	strh	r3, [r5, #12]
   825ba:	4621      	mov	r1, r4
   825bc:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   825c0:	2208      	movs	r2, #8
   825c2:	f7ff fe11 	bl	821e8 <memset>
   825c6:	f8df b09c 	ldr.w	fp, [pc, #156]	; 82664 <__sinit.part.1+0xe0>
   825ca:	68be      	ldr	r6, [r7, #8]
   825cc:	f8df a098 	ldr.w	sl, [pc, #152]	; 82668 <__sinit.part.1+0xe4>
   825d0:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8266c <__sinit.part.1+0xe8>
   825d4:	f8df 8098 	ldr.w	r8, [pc, #152]	; 82670 <__sinit.part.1+0xec>
   825d8:	2301      	movs	r3, #1
   825da:	2209      	movs	r2, #9
   825dc:	f8c5 b020 	str.w	fp, [r5, #32]
   825e0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   825e4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   825e8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   825ec:	61ed      	str	r5, [r5, #28]
   825ee:	4621      	mov	r1, r4
   825f0:	81f3      	strh	r3, [r6, #14]
   825f2:	81b2      	strh	r2, [r6, #12]
   825f4:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   825f8:	6034      	str	r4, [r6, #0]
   825fa:	6074      	str	r4, [r6, #4]
   825fc:	60b4      	str	r4, [r6, #8]
   825fe:	6674      	str	r4, [r6, #100]	; 0x64
   82600:	6134      	str	r4, [r6, #16]
   82602:	6174      	str	r4, [r6, #20]
   82604:	61b4      	str	r4, [r6, #24]
   82606:	2208      	movs	r2, #8
   82608:	9301      	str	r3, [sp, #4]
   8260a:	f7ff fded 	bl	821e8 <memset>
   8260e:	68fd      	ldr	r5, [r7, #12]
   82610:	2012      	movs	r0, #18
   82612:	2202      	movs	r2, #2
   82614:	61f6      	str	r6, [r6, #28]
   82616:	f8c6 b020 	str.w	fp, [r6, #32]
   8261a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   8261e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   82622:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   82626:	4621      	mov	r1, r4
   82628:	81a8      	strh	r0, [r5, #12]
   8262a:	81ea      	strh	r2, [r5, #14]
   8262c:	602c      	str	r4, [r5, #0]
   8262e:	606c      	str	r4, [r5, #4]
   82630:	60ac      	str	r4, [r5, #8]
   82632:	666c      	str	r4, [r5, #100]	; 0x64
   82634:	612c      	str	r4, [r5, #16]
   82636:	616c      	str	r4, [r5, #20]
   82638:	61ac      	str	r4, [r5, #24]
   8263a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   8263e:	2208      	movs	r2, #8
   82640:	f7ff fdd2 	bl	821e8 <memset>
   82644:	9b01      	ldr	r3, [sp, #4]
   82646:	61ed      	str	r5, [r5, #28]
   82648:	f8c5 b020 	str.w	fp, [r5, #32]
   8264c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   82650:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   82654:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   82658:	63bb      	str	r3, [r7, #56]	; 0x38
   8265a:	b003      	add	sp, #12
   8265c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82660:	00082579 	.word	0x00082579
   82664:	00082f61 	.word	0x00082f61
   82668:	00082f85 	.word	0x00082f85
   8266c:	00082fc1 	.word	0x00082fc1
   82670:	00082fe1 	.word	0x00082fe1

00082674 <__sinit>:
   82674:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82676:	b103      	cbz	r3, 8267a <__sinit+0x6>
   82678:	4770      	bx	lr
   8267a:	f7ff bf83 	b.w	82584 <__sinit.part.1>
   8267e:	bf00      	nop

00082680 <__sfp_lock_acquire>:
   82680:	4770      	bx	lr
   82682:	bf00      	nop

00082684 <__sfp_lock_release>:
   82684:	4770      	bx	lr
   82686:	bf00      	nop

00082688 <__libc_fini_array>:
   82688:	b538      	push	{r3, r4, r5, lr}
   8268a:	4d07      	ldr	r5, [pc, #28]	; (826a8 <__libc_fini_array+0x20>)
   8268c:	4c07      	ldr	r4, [pc, #28]	; (826ac <__libc_fini_array+0x24>)
   8268e:	1b2c      	subs	r4, r5, r4
   82690:	10a4      	asrs	r4, r4, #2
   82692:	d005      	beq.n	826a0 <__libc_fini_array+0x18>
   82694:	3c01      	subs	r4, #1
   82696:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   8269a:	4798      	blx	r3
   8269c:	2c00      	cmp	r4, #0
   8269e:	d1f9      	bne.n	82694 <__libc_fini_array+0xc>
   826a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   826a4:	f000 bdaa 	b.w	831fc <_fini>
   826a8:	0008320c 	.word	0x0008320c
   826ac:	00083208 	.word	0x00083208

000826b0 <_malloc_trim_r>:
   826b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   826b2:	460c      	mov	r4, r1
   826b4:	4f22      	ldr	r7, [pc, #136]	; (82740 <_malloc_trim_r+0x90>)
   826b6:	4606      	mov	r6, r0
   826b8:	f000 fc3c 	bl	82f34 <__malloc_lock>
   826bc:	68bb      	ldr	r3, [r7, #8]
   826be:	685d      	ldr	r5, [r3, #4]
   826c0:	f025 0503 	bic.w	r5, r5, #3
   826c4:	1b29      	subs	r1, r5, r4
   826c6:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   826ca:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   826ce:	f021 010f 	bic.w	r1, r1, #15
   826d2:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   826d6:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   826da:	db07      	blt.n	826ec <_malloc_trim_r+0x3c>
   826dc:	2100      	movs	r1, #0
   826de:	4630      	mov	r0, r6
   826e0:	f000 fc2c 	bl	82f3c <_sbrk_r>
   826e4:	68bb      	ldr	r3, [r7, #8]
   826e6:	442b      	add	r3, r5
   826e8:	4298      	cmp	r0, r3
   826ea:	d004      	beq.n	826f6 <_malloc_trim_r+0x46>
   826ec:	4630      	mov	r0, r6
   826ee:	f000 fc23 	bl	82f38 <__malloc_unlock>
   826f2:	2000      	movs	r0, #0
   826f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   826f6:	4261      	negs	r1, r4
   826f8:	4630      	mov	r0, r6
   826fa:	f000 fc1f 	bl	82f3c <_sbrk_r>
   826fe:	3001      	adds	r0, #1
   82700:	d00d      	beq.n	8271e <_malloc_trim_r+0x6e>
   82702:	4b10      	ldr	r3, [pc, #64]	; (82744 <_malloc_trim_r+0x94>)
   82704:	68ba      	ldr	r2, [r7, #8]
   82706:	6819      	ldr	r1, [r3, #0]
   82708:	1b2d      	subs	r5, r5, r4
   8270a:	f045 0501 	orr.w	r5, r5, #1
   8270e:	4630      	mov	r0, r6
   82710:	1b09      	subs	r1, r1, r4
   82712:	6055      	str	r5, [r2, #4]
   82714:	6019      	str	r1, [r3, #0]
   82716:	f000 fc0f 	bl	82f38 <__malloc_unlock>
   8271a:	2001      	movs	r0, #1
   8271c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8271e:	2100      	movs	r1, #0
   82720:	4630      	mov	r0, r6
   82722:	f000 fc0b 	bl	82f3c <_sbrk_r>
   82726:	68ba      	ldr	r2, [r7, #8]
   82728:	1a83      	subs	r3, r0, r2
   8272a:	2b0f      	cmp	r3, #15
   8272c:	ddde      	ble.n	826ec <_malloc_trim_r+0x3c>
   8272e:	4c06      	ldr	r4, [pc, #24]	; (82748 <_malloc_trim_r+0x98>)
   82730:	4904      	ldr	r1, [pc, #16]	; (82744 <_malloc_trim_r+0x94>)
   82732:	6824      	ldr	r4, [r4, #0]
   82734:	f043 0301 	orr.w	r3, r3, #1
   82738:	1b00      	subs	r0, r0, r4
   8273a:	6053      	str	r3, [r2, #4]
   8273c:	6008      	str	r0, [r1, #0]
   8273e:	e7d5      	b.n	826ec <_malloc_trim_r+0x3c>
   82740:	20070434 	.word	0x20070434
   82744:	20070ac0 	.word	0x20070ac0
   82748:	20070840 	.word	0x20070840

0008274c <_free_r>:
   8274c:	2900      	cmp	r1, #0
   8274e:	d045      	beq.n	827dc <_free_r+0x90>
   82750:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82754:	460d      	mov	r5, r1
   82756:	4680      	mov	r8, r0
   82758:	f000 fbec 	bl	82f34 <__malloc_lock>
   8275c:	f855 7c04 	ldr.w	r7, [r5, #-4]
   82760:	496a      	ldr	r1, [pc, #424]	; (8290c <_free_r+0x1c0>)
   82762:	f1a5 0408 	sub.w	r4, r5, #8
   82766:	f027 0301 	bic.w	r3, r7, #1
   8276a:	18e2      	adds	r2, r4, r3
   8276c:	688e      	ldr	r6, [r1, #8]
   8276e:	6850      	ldr	r0, [r2, #4]
   82770:	42b2      	cmp	r2, r6
   82772:	f020 0003 	bic.w	r0, r0, #3
   82776:	d062      	beq.n	8283e <_free_r+0xf2>
   82778:	07fe      	lsls	r6, r7, #31
   8277a:	6050      	str	r0, [r2, #4]
   8277c:	d40b      	bmi.n	82796 <_free_r+0x4a>
   8277e:	f855 7c08 	ldr.w	r7, [r5, #-8]
   82782:	f101 0e08 	add.w	lr, r1, #8
   82786:	1be4      	subs	r4, r4, r7
   82788:	68a5      	ldr	r5, [r4, #8]
   8278a:	443b      	add	r3, r7
   8278c:	4575      	cmp	r5, lr
   8278e:	d06f      	beq.n	82870 <_free_r+0x124>
   82790:	68e7      	ldr	r7, [r4, #12]
   82792:	60ef      	str	r7, [r5, #12]
   82794:	60bd      	str	r5, [r7, #8]
   82796:	1815      	adds	r5, r2, r0
   82798:	686d      	ldr	r5, [r5, #4]
   8279a:	07ed      	lsls	r5, r5, #31
   8279c:	d542      	bpl.n	82824 <_free_r+0xd8>
   8279e:	f043 0201 	orr.w	r2, r3, #1
   827a2:	6062      	str	r2, [r4, #4]
   827a4:	50e3      	str	r3, [r4, r3]
   827a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   827aa:	d218      	bcs.n	827de <_free_r+0x92>
   827ac:	08db      	lsrs	r3, r3, #3
   827ae:	6848      	ldr	r0, [r1, #4]
   827b0:	109d      	asrs	r5, r3, #2
   827b2:	2201      	movs	r2, #1
   827b4:	3301      	adds	r3, #1
   827b6:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   827ba:	fa02 f505 	lsl.w	r5, r2, r5
   827be:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
   827c2:	4328      	orrs	r0, r5
   827c4:	3a08      	subs	r2, #8
   827c6:	60e2      	str	r2, [r4, #12]
   827c8:	60a7      	str	r7, [r4, #8]
   827ca:	6048      	str	r0, [r1, #4]
   827cc:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   827d0:	60fc      	str	r4, [r7, #12]
   827d2:	4640      	mov	r0, r8
   827d4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   827d8:	f000 bbae 	b.w	82f38 <__malloc_unlock>
   827dc:	4770      	bx	lr
   827de:	0a5a      	lsrs	r2, r3, #9
   827e0:	2a04      	cmp	r2, #4
   827e2:	d853      	bhi.n	8288c <_free_r+0x140>
   827e4:	099a      	lsrs	r2, r3, #6
   827e6:	f102 0739 	add.w	r7, r2, #57	; 0x39
   827ea:	007f      	lsls	r7, r7, #1
   827ec:	f102 0538 	add.w	r5, r2, #56	; 0x38
   827f0:	eb01 0087 	add.w	r0, r1, r7, lsl #2
   827f4:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
   827f8:	3808      	subs	r0, #8
   827fa:	4290      	cmp	r0, r2
   827fc:	4943      	ldr	r1, [pc, #268]	; (8290c <_free_r+0x1c0>)
   827fe:	d04d      	beq.n	8289c <_free_r+0x150>
   82800:	6851      	ldr	r1, [r2, #4]
   82802:	f021 0103 	bic.w	r1, r1, #3
   82806:	428b      	cmp	r3, r1
   82808:	d202      	bcs.n	82810 <_free_r+0xc4>
   8280a:	6892      	ldr	r2, [r2, #8]
   8280c:	4290      	cmp	r0, r2
   8280e:	d1f7      	bne.n	82800 <_free_r+0xb4>
   82810:	68d0      	ldr	r0, [r2, #12]
   82812:	60e0      	str	r0, [r4, #12]
   82814:	60a2      	str	r2, [r4, #8]
   82816:	6084      	str	r4, [r0, #8]
   82818:	60d4      	str	r4, [r2, #12]
   8281a:	4640      	mov	r0, r8
   8281c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82820:	f000 bb8a 	b.w	82f38 <__malloc_unlock>
   82824:	6895      	ldr	r5, [r2, #8]
   82826:	4f3a      	ldr	r7, [pc, #232]	; (82910 <_free_r+0x1c4>)
   82828:	4403      	add	r3, r0
   8282a:	42bd      	cmp	r5, r7
   8282c:	d03f      	beq.n	828ae <_free_r+0x162>
   8282e:	68d0      	ldr	r0, [r2, #12]
   82830:	f043 0201 	orr.w	r2, r3, #1
   82834:	60e8      	str	r0, [r5, #12]
   82836:	6085      	str	r5, [r0, #8]
   82838:	6062      	str	r2, [r4, #4]
   8283a:	50e3      	str	r3, [r4, r3]
   8283c:	e7b3      	b.n	827a6 <_free_r+0x5a>
   8283e:	07ff      	lsls	r7, r7, #31
   82840:	4403      	add	r3, r0
   82842:	d407      	bmi.n	82854 <_free_r+0x108>
   82844:	f855 5c08 	ldr.w	r5, [r5, #-8]
   82848:	1b64      	subs	r4, r4, r5
   8284a:	68e2      	ldr	r2, [r4, #12]
   8284c:	68a0      	ldr	r0, [r4, #8]
   8284e:	442b      	add	r3, r5
   82850:	60c2      	str	r2, [r0, #12]
   82852:	6090      	str	r0, [r2, #8]
   82854:	4a2f      	ldr	r2, [pc, #188]	; (82914 <_free_r+0x1c8>)
   82856:	f043 0001 	orr.w	r0, r3, #1
   8285a:	6812      	ldr	r2, [r2, #0]
   8285c:	6060      	str	r0, [r4, #4]
   8285e:	4293      	cmp	r3, r2
   82860:	608c      	str	r4, [r1, #8]
   82862:	d3b6      	bcc.n	827d2 <_free_r+0x86>
   82864:	4b2c      	ldr	r3, [pc, #176]	; (82918 <_free_r+0x1cc>)
   82866:	4640      	mov	r0, r8
   82868:	6819      	ldr	r1, [r3, #0]
   8286a:	f7ff ff21 	bl	826b0 <_malloc_trim_r>
   8286e:	e7b0      	b.n	827d2 <_free_r+0x86>
   82870:	1811      	adds	r1, r2, r0
   82872:	6849      	ldr	r1, [r1, #4]
   82874:	07c9      	lsls	r1, r1, #31
   82876:	d444      	bmi.n	82902 <_free_r+0x1b6>
   82878:	6891      	ldr	r1, [r2, #8]
   8287a:	4403      	add	r3, r0
   8287c:	68d2      	ldr	r2, [r2, #12]
   8287e:	f043 0001 	orr.w	r0, r3, #1
   82882:	60ca      	str	r2, [r1, #12]
   82884:	6091      	str	r1, [r2, #8]
   82886:	6060      	str	r0, [r4, #4]
   82888:	50e3      	str	r3, [r4, r3]
   8288a:	e7a2      	b.n	827d2 <_free_r+0x86>
   8288c:	2a14      	cmp	r2, #20
   8288e:	d817      	bhi.n	828c0 <_free_r+0x174>
   82890:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   82894:	007f      	lsls	r7, r7, #1
   82896:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   8289a:	e7a9      	b.n	827f0 <_free_r+0xa4>
   8289c:	10aa      	asrs	r2, r5, #2
   8289e:	684b      	ldr	r3, [r1, #4]
   828a0:	2501      	movs	r5, #1
   828a2:	fa05 f202 	lsl.w	r2, r5, r2
   828a6:	4313      	orrs	r3, r2
   828a8:	604b      	str	r3, [r1, #4]
   828aa:	4602      	mov	r2, r0
   828ac:	e7b1      	b.n	82812 <_free_r+0xc6>
   828ae:	f043 0201 	orr.w	r2, r3, #1
   828b2:	614c      	str	r4, [r1, #20]
   828b4:	610c      	str	r4, [r1, #16]
   828b6:	60e5      	str	r5, [r4, #12]
   828b8:	60a5      	str	r5, [r4, #8]
   828ba:	6062      	str	r2, [r4, #4]
   828bc:	50e3      	str	r3, [r4, r3]
   828be:	e788      	b.n	827d2 <_free_r+0x86>
   828c0:	2a54      	cmp	r2, #84	; 0x54
   828c2:	d806      	bhi.n	828d2 <_free_r+0x186>
   828c4:	0b1a      	lsrs	r2, r3, #12
   828c6:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   828ca:	007f      	lsls	r7, r7, #1
   828cc:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   828d0:	e78e      	b.n	827f0 <_free_r+0xa4>
   828d2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   828d6:	d806      	bhi.n	828e6 <_free_r+0x19a>
   828d8:	0bda      	lsrs	r2, r3, #15
   828da:	f102 0778 	add.w	r7, r2, #120	; 0x78
   828de:	007f      	lsls	r7, r7, #1
   828e0:	f102 0577 	add.w	r5, r2, #119	; 0x77
   828e4:	e784      	b.n	827f0 <_free_r+0xa4>
   828e6:	f240 5054 	movw	r0, #1364	; 0x554
   828ea:	4282      	cmp	r2, r0
   828ec:	d806      	bhi.n	828fc <_free_r+0x1b0>
   828ee:	0c9a      	lsrs	r2, r3, #18
   828f0:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   828f4:	007f      	lsls	r7, r7, #1
   828f6:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   828fa:	e779      	b.n	827f0 <_free_r+0xa4>
   828fc:	27fe      	movs	r7, #254	; 0xfe
   828fe:	257e      	movs	r5, #126	; 0x7e
   82900:	e776      	b.n	827f0 <_free_r+0xa4>
   82902:	f043 0201 	orr.w	r2, r3, #1
   82906:	6062      	str	r2, [r4, #4]
   82908:	50e3      	str	r3, [r4, r3]
   8290a:	e762      	b.n	827d2 <_free_r+0x86>
   8290c:	20070434 	.word	0x20070434
   82910:	2007043c 	.word	0x2007043c
   82914:	2007083c 	.word	0x2007083c
   82918:	20070abc 	.word	0x20070abc

0008291c <_fwalk_reent>:
   8291c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   82920:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   82924:	d01e      	beq.n	82964 <_fwalk_reent+0x48>
   82926:	4688      	mov	r8, r1
   82928:	4607      	mov	r7, r0
   8292a:	f04f 0900 	mov.w	r9, #0
   8292e:	6875      	ldr	r5, [r6, #4]
   82930:	68b4      	ldr	r4, [r6, #8]
   82932:	3d01      	subs	r5, #1
   82934:	d410      	bmi.n	82958 <_fwalk_reent+0x3c>
   82936:	89a3      	ldrh	r3, [r4, #12]
   82938:	3d01      	subs	r5, #1
   8293a:	2b01      	cmp	r3, #1
   8293c:	d908      	bls.n	82950 <_fwalk_reent+0x34>
   8293e:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   82942:	3301      	adds	r3, #1
   82944:	d004      	beq.n	82950 <_fwalk_reent+0x34>
   82946:	4621      	mov	r1, r4
   82948:	4638      	mov	r0, r7
   8294a:	47c0      	blx	r8
   8294c:	ea49 0900 	orr.w	r9, r9, r0
   82950:	1c6b      	adds	r3, r5, #1
   82952:	f104 0468 	add.w	r4, r4, #104	; 0x68
   82956:	d1ee      	bne.n	82936 <_fwalk_reent+0x1a>
   82958:	6836      	ldr	r6, [r6, #0]
   8295a:	2e00      	cmp	r6, #0
   8295c:	d1e7      	bne.n	8292e <_fwalk_reent+0x12>
   8295e:	4648      	mov	r0, r9
   82960:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   82964:	46b1      	mov	r9, r6
   82966:	4648      	mov	r0, r9
   82968:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0008296c <__swhatbuf_r>:
   8296c:	b570      	push	{r4, r5, r6, lr}
   8296e:	460e      	mov	r6, r1
   82970:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   82974:	b090      	sub	sp, #64	; 0x40
   82976:	2900      	cmp	r1, #0
   82978:	4614      	mov	r4, r2
   8297a:	461d      	mov	r5, r3
   8297c:	db14      	blt.n	829a8 <__swhatbuf_r+0x3c>
   8297e:	aa01      	add	r2, sp, #4
   82980:	f000 fbee 	bl	83160 <_fstat_r>
   82984:	2800      	cmp	r0, #0
   82986:	db0f      	blt.n	829a8 <__swhatbuf_r+0x3c>
   82988:	9a02      	ldr	r2, [sp, #8]
   8298a:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8298e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   82992:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   82996:	fab2 f282 	clz	r2, r2
   8299a:	f44f 6000 	mov.w	r0, #2048	; 0x800
   8299e:	0952      	lsrs	r2, r2, #5
   829a0:	602a      	str	r2, [r5, #0]
   829a2:	6023      	str	r3, [r4, #0]
   829a4:	b010      	add	sp, #64	; 0x40
   829a6:	bd70      	pop	{r4, r5, r6, pc}
   829a8:	89b2      	ldrh	r2, [r6, #12]
   829aa:	2000      	movs	r0, #0
   829ac:	f002 0280 	and.w	r2, r2, #128	; 0x80
   829b0:	b292      	uxth	r2, r2
   829b2:	6028      	str	r0, [r5, #0]
   829b4:	b11a      	cbz	r2, 829be <__swhatbuf_r+0x52>
   829b6:	2340      	movs	r3, #64	; 0x40
   829b8:	6023      	str	r3, [r4, #0]
   829ba:	b010      	add	sp, #64	; 0x40
   829bc:	bd70      	pop	{r4, r5, r6, pc}
   829be:	4610      	mov	r0, r2
   829c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
   829c4:	6023      	str	r3, [r4, #0]
   829c6:	b010      	add	sp, #64	; 0x40
   829c8:	bd70      	pop	{r4, r5, r6, pc}
   829ca:	bf00      	nop

000829cc <malloc>:
   829cc:	4b02      	ldr	r3, [pc, #8]	; (829d8 <malloc+0xc>)
   829ce:	4601      	mov	r1, r0
   829d0:	6818      	ldr	r0, [r3, #0]
   829d2:	f000 b803 	b.w	829dc <_malloc_r>
   829d6:	bf00      	nop
   829d8:	20070430 	.word	0x20070430

000829dc <_malloc_r>:
   829dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   829e0:	f101 050b 	add.w	r5, r1, #11
   829e4:	2d16      	cmp	r5, #22
   829e6:	b083      	sub	sp, #12
   829e8:	4606      	mov	r6, r0
   829ea:	f240 80a0 	bls.w	82b2e <_malloc_r+0x152>
   829ee:	f035 0507 	bics.w	r5, r5, #7
   829f2:	f100 80c0 	bmi.w	82b76 <_malloc_r+0x19a>
   829f6:	42a9      	cmp	r1, r5
   829f8:	f200 80bd 	bhi.w	82b76 <_malloc_r+0x19a>
   829fc:	f000 fa9a 	bl	82f34 <__malloc_lock>
   82a00:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   82a04:	f0c0 8290 	bcc.w	82f28 <_malloc_r+0x54c>
   82a08:	0a6b      	lsrs	r3, r5, #9
   82a0a:	f000 80bb 	beq.w	82b84 <_malloc_r+0x1a8>
   82a0e:	2b04      	cmp	r3, #4
   82a10:	f200 8177 	bhi.w	82d02 <_malloc_r+0x326>
   82a14:	09a8      	lsrs	r0, r5, #6
   82a16:	f100 0e39 	add.w	lr, r0, #57	; 0x39
   82a1a:	ea4f 014e 	mov.w	r1, lr, lsl #1
   82a1e:	3038      	adds	r0, #56	; 0x38
   82a20:	4fbe      	ldr	r7, [pc, #760]	; (82d1c <_malloc_r+0x340>)
   82a22:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   82a26:	684c      	ldr	r4, [r1, #4]
   82a28:	3908      	subs	r1, #8
   82a2a:	42a1      	cmp	r1, r4
   82a2c:	d107      	bne.n	82a3e <_malloc_r+0x62>
   82a2e:	e0ae      	b.n	82b8e <_malloc_r+0x1b2>
   82a30:	2a00      	cmp	r2, #0
   82a32:	f280 80ae 	bge.w	82b92 <_malloc_r+0x1b6>
   82a36:	68e4      	ldr	r4, [r4, #12]
   82a38:	42a1      	cmp	r1, r4
   82a3a:	f000 80a8 	beq.w	82b8e <_malloc_r+0x1b2>
   82a3e:	6863      	ldr	r3, [r4, #4]
   82a40:	f023 0303 	bic.w	r3, r3, #3
   82a44:	1b5a      	subs	r2, r3, r5
   82a46:	2a0f      	cmp	r2, #15
   82a48:	ddf2      	ble.n	82a30 <_malloc_r+0x54>
   82a4a:	49b4      	ldr	r1, [pc, #720]	; (82d1c <_malloc_r+0x340>)
   82a4c:	693c      	ldr	r4, [r7, #16]
   82a4e:	f101 0e08 	add.w	lr, r1, #8
   82a52:	4574      	cmp	r4, lr
   82a54:	f000 81a8 	beq.w	82da8 <_malloc_r+0x3cc>
   82a58:	6863      	ldr	r3, [r4, #4]
   82a5a:	f023 0303 	bic.w	r3, r3, #3
   82a5e:	1b5a      	subs	r2, r3, r5
   82a60:	2a0f      	cmp	r2, #15
   82a62:	f300 818e 	bgt.w	82d82 <_malloc_r+0x3a6>
   82a66:	2a00      	cmp	r2, #0
   82a68:	f8c1 e014 	str.w	lr, [r1, #20]
   82a6c:	f8c1 e010 	str.w	lr, [r1, #16]
   82a70:	f280 8093 	bge.w	82b9a <_malloc_r+0x1be>
   82a74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   82a78:	f080 815c 	bcs.w	82d34 <_malloc_r+0x358>
   82a7c:	08db      	lsrs	r3, r3, #3
   82a7e:	684a      	ldr	r2, [r1, #4]
   82a80:	ea4f 09a3 	mov.w	r9, r3, asr #2
   82a84:	f04f 0c01 	mov.w	ip, #1
   82a88:	3301      	adds	r3, #1
   82a8a:	f851 8033 	ldr.w	r8, [r1, r3, lsl #3]
   82a8e:	fa0c f909 	lsl.w	r9, ip, r9
   82a92:	eb01 0cc3 	add.w	ip, r1, r3, lsl #3
   82a96:	ea49 0202 	orr.w	r2, r9, r2
   82a9a:	f1ac 0c08 	sub.w	ip, ip, #8
   82a9e:	f8c4 c00c 	str.w	ip, [r4, #12]
   82aa2:	f8c4 8008 	str.w	r8, [r4, #8]
   82aa6:	604a      	str	r2, [r1, #4]
   82aa8:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   82aac:	f8c8 400c 	str.w	r4, [r8, #12]
   82ab0:	1083      	asrs	r3, r0, #2
   82ab2:	2401      	movs	r4, #1
   82ab4:	409c      	lsls	r4, r3
   82ab6:	4294      	cmp	r4, r2
   82ab8:	d87c      	bhi.n	82bb4 <_malloc_r+0x1d8>
   82aba:	4214      	tst	r4, r2
   82abc:	d106      	bne.n	82acc <_malloc_r+0xf0>
   82abe:	f020 0003 	bic.w	r0, r0, #3
   82ac2:	0064      	lsls	r4, r4, #1
   82ac4:	4214      	tst	r4, r2
   82ac6:	f100 0004 	add.w	r0, r0, #4
   82aca:	d0fa      	beq.n	82ac2 <_malloc_r+0xe6>
   82acc:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   82ad0:	46cc      	mov	ip, r9
   82ad2:	4680      	mov	r8, r0
   82ad4:	f8dc 100c 	ldr.w	r1, [ip, #12]
   82ad8:	458c      	cmp	ip, r1
   82ada:	d107      	bne.n	82aec <_malloc_r+0x110>
   82adc:	e166      	b.n	82dac <_malloc_r+0x3d0>
   82ade:	2a00      	cmp	r2, #0
   82ae0:	f280 8174 	bge.w	82dcc <_malloc_r+0x3f0>
   82ae4:	68c9      	ldr	r1, [r1, #12]
   82ae6:	458c      	cmp	ip, r1
   82ae8:	f000 8160 	beq.w	82dac <_malloc_r+0x3d0>
   82aec:	684b      	ldr	r3, [r1, #4]
   82aee:	f023 0303 	bic.w	r3, r3, #3
   82af2:	1b5a      	subs	r2, r3, r5
   82af4:	2a0f      	cmp	r2, #15
   82af6:	ddf2      	ble.n	82ade <_malloc_r+0x102>
   82af8:	460c      	mov	r4, r1
   82afa:	68cb      	ldr	r3, [r1, #12]
   82afc:	f854 cf08 	ldr.w	ip, [r4, #8]!
   82b00:	f045 0801 	orr.w	r8, r5, #1
   82b04:	f8c1 8004 	str.w	r8, [r1, #4]
   82b08:	440d      	add	r5, r1
   82b0a:	f042 0101 	orr.w	r1, r2, #1
   82b0e:	f8cc 300c 	str.w	r3, [ip, #12]
   82b12:	4630      	mov	r0, r6
   82b14:	f8c3 c008 	str.w	ip, [r3, #8]
   82b18:	617d      	str	r5, [r7, #20]
   82b1a:	613d      	str	r5, [r7, #16]
   82b1c:	f8c5 e00c 	str.w	lr, [r5, #12]
   82b20:	f8c5 e008 	str.w	lr, [r5, #8]
   82b24:	6069      	str	r1, [r5, #4]
   82b26:	50aa      	str	r2, [r5, r2]
   82b28:	f000 fa06 	bl	82f38 <__malloc_unlock>
   82b2c:	e01f      	b.n	82b6e <_malloc_r+0x192>
   82b2e:	2910      	cmp	r1, #16
   82b30:	d821      	bhi.n	82b76 <_malloc_r+0x19a>
   82b32:	f000 f9ff 	bl	82f34 <__malloc_lock>
   82b36:	2510      	movs	r5, #16
   82b38:	2306      	movs	r3, #6
   82b3a:	2002      	movs	r0, #2
   82b3c:	4f77      	ldr	r7, [pc, #476]	; (82d1c <_malloc_r+0x340>)
   82b3e:	eb07 0383 	add.w	r3, r7, r3, lsl #2
   82b42:	685c      	ldr	r4, [r3, #4]
   82b44:	f1a3 0208 	sub.w	r2, r3, #8
   82b48:	4294      	cmp	r4, r2
   82b4a:	f000 8138 	beq.w	82dbe <_malloc_r+0x3e2>
   82b4e:	6863      	ldr	r3, [r4, #4]
   82b50:	68e1      	ldr	r1, [r4, #12]
   82b52:	f023 0303 	bic.w	r3, r3, #3
   82b56:	4423      	add	r3, r4
   82b58:	685a      	ldr	r2, [r3, #4]
   82b5a:	68a5      	ldr	r5, [r4, #8]
   82b5c:	f042 0201 	orr.w	r2, r2, #1
   82b60:	60e9      	str	r1, [r5, #12]
   82b62:	4630      	mov	r0, r6
   82b64:	608d      	str	r5, [r1, #8]
   82b66:	605a      	str	r2, [r3, #4]
   82b68:	f000 f9e6 	bl	82f38 <__malloc_unlock>
   82b6c:	3408      	adds	r4, #8
   82b6e:	4620      	mov	r0, r4
   82b70:	b003      	add	sp, #12
   82b72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82b76:	2400      	movs	r4, #0
   82b78:	4620      	mov	r0, r4
   82b7a:	230c      	movs	r3, #12
   82b7c:	6033      	str	r3, [r6, #0]
   82b7e:	b003      	add	sp, #12
   82b80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82b84:	2180      	movs	r1, #128	; 0x80
   82b86:	f04f 0e40 	mov.w	lr, #64	; 0x40
   82b8a:	203f      	movs	r0, #63	; 0x3f
   82b8c:	e748      	b.n	82a20 <_malloc_r+0x44>
   82b8e:	4670      	mov	r0, lr
   82b90:	e75b      	b.n	82a4a <_malloc_r+0x6e>
   82b92:	4423      	add	r3, r4
   82b94:	685a      	ldr	r2, [r3, #4]
   82b96:	68e1      	ldr	r1, [r4, #12]
   82b98:	e7df      	b.n	82b5a <_malloc_r+0x17e>
   82b9a:	4423      	add	r3, r4
   82b9c:	685a      	ldr	r2, [r3, #4]
   82b9e:	4630      	mov	r0, r6
   82ba0:	f042 0201 	orr.w	r2, r2, #1
   82ba4:	605a      	str	r2, [r3, #4]
   82ba6:	3408      	adds	r4, #8
   82ba8:	f000 f9c6 	bl	82f38 <__malloc_unlock>
   82bac:	4620      	mov	r0, r4
   82bae:	b003      	add	sp, #12
   82bb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82bb4:	68bc      	ldr	r4, [r7, #8]
   82bb6:	6863      	ldr	r3, [r4, #4]
   82bb8:	f023 0803 	bic.w	r8, r3, #3
   82bbc:	45a8      	cmp	r8, r5
   82bbe:	d304      	bcc.n	82bca <_malloc_r+0x1ee>
   82bc0:	ebc5 0308 	rsb	r3, r5, r8
   82bc4:	2b0f      	cmp	r3, #15
   82bc6:	f300 808c 	bgt.w	82ce2 <_malloc_r+0x306>
   82bca:	4b55      	ldr	r3, [pc, #340]	; (82d20 <_malloc_r+0x344>)
   82bcc:	f8df 9160 	ldr.w	r9, [pc, #352]	; 82d30 <_malloc_r+0x354>
   82bd0:	681a      	ldr	r2, [r3, #0]
   82bd2:	f8d9 3000 	ldr.w	r3, [r9]
   82bd6:	442a      	add	r2, r5
   82bd8:	3301      	adds	r3, #1
   82bda:	eb04 0a08 	add.w	sl, r4, r8
   82bde:	f000 8160 	beq.w	82ea2 <_malloc_r+0x4c6>
   82be2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
   82be6:	320f      	adds	r2, #15
   82be8:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
   82bec:	f022 020f 	bic.w	r2, r2, #15
   82bf0:	4611      	mov	r1, r2
   82bf2:	4630      	mov	r0, r6
   82bf4:	9201      	str	r2, [sp, #4]
   82bf6:	f000 f9a1 	bl	82f3c <_sbrk_r>
   82bfa:	f1b0 3fff 	cmp.w	r0, #4294967295
   82bfe:	4683      	mov	fp, r0
   82c00:	9a01      	ldr	r2, [sp, #4]
   82c02:	f000 8158 	beq.w	82eb6 <_malloc_r+0x4da>
   82c06:	4582      	cmp	sl, r0
   82c08:	f200 80fc 	bhi.w	82e04 <_malloc_r+0x428>
   82c0c:	4b45      	ldr	r3, [pc, #276]	; (82d24 <_malloc_r+0x348>)
   82c0e:	45da      	cmp	sl, fp
   82c10:	6819      	ldr	r1, [r3, #0]
   82c12:	4411      	add	r1, r2
   82c14:	6019      	str	r1, [r3, #0]
   82c16:	f000 8153 	beq.w	82ec0 <_malloc_r+0x4e4>
   82c1a:	f8d9 0000 	ldr.w	r0, [r9]
   82c1e:	f8df e110 	ldr.w	lr, [pc, #272]	; 82d30 <_malloc_r+0x354>
   82c22:	3001      	adds	r0, #1
   82c24:	bf1b      	ittet	ne
   82c26:	ebca 0a0b 	rsbne	sl, sl, fp
   82c2a:	4451      	addne	r1, sl
   82c2c:	f8ce b000 	streq.w	fp, [lr]
   82c30:	6019      	strne	r1, [r3, #0]
   82c32:	f01b 0107 	ands.w	r1, fp, #7
   82c36:	f000 8117 	beq.w	82e68 <_malloc_r+0x48c>
   82c3a:	f1c1 0008 	rsb	r0, r1, #8
   82c3e:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   82c42:	4483      	add	fp, r0
   82c44:	3108      	adds	r1, #8
   82c46:	445a      	add	r2, fp
   82c48:	f3c2 020b 	ubfx	r2, r2, #0, #12
   82c4c:	ebc2 0901 	rsb	r9, r2, r1
   82c50:	4649      	mov	r1, r9
   82c52:	4630      	mov	r0, r6
   82c54:	9301      	str	r3, [sp, #4]
   82c56:	f000 f971 	bl	82f3c <_sbrk_r>
   82c5a:	1c43      	adds	r3, r0, #1
   82c5c:	9b01      	ldr	r3, [sp, #4]
   82c5e:	f000 813f 	beq.w	82ee0 <_malloc_r+0x504>
   82c62:	ebcb 0200 	rsb	r2, fp, r0
   82c66:	444a      	add	r2, r9
   82c68:	f042 0201 	orr.w	r2, r2, #1
   82c6c:	6819      	ldr	r1, [r3, #0]
   82c6e:	42bc      	cmp	r4, r7
   82c70:	4449      	add	r1, r9
   82c72:	f8c7 b008 	str.w	fp, [r7, #8]
   82c76:	6019      	str	r1, [r3, #0]
   82c78:	f8cb 2004 	str.w	r2, [fp, #4]
   82c7c:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 82d24 <_malloc_r+0x348>
   82c80:	d016      	beq.n	82cb0 <_malloc_r+0x2d4>
   82c82:	f1b8 0f0f 	cmp.w	r8, #15
   82c86:	f240 80fd 	bls.w	82e84 <_malloc_r+0x4a8>
   82c8a:	6862      	ldr	r2, [r4, #4]
   82c8c:	f1a8 030c 	sub.w	r3, r8, #12
   82c90:	f023 0307 	bic.w	r3, r3, #7
   82c94:	f002 0201 	and.w	r2, r2, #1
   82c98:	18e0      	adds	r0, r4, r3
   82c9a:	f04f 0e05 	mov.w	lr, #5
   82c9e:	431a      	orrs	r2, r3
   82ca0:	2b0f      	cmp	r3, #15
   82ca2:	6062      	str	r2, [r4, #4]
   82ca4:	f8c0 e004 	str.w	lr, [r0, #4]
   82ca8:	f8c0 e008 	str.w	lr, [r0, #8]
   82cac:	f200 811c 	bhi.w	82ee8 <_malloc_r+0x50c>
   82cb0:	4b1d      	ldr	r3, [pc, #116]	; (82d28 <_malloc_r+0x34c>)
   82cb2:	68bc      	ldr	r4, [r7, #8]
   82cb4:	681a      	ldr	r2, [r3, #0]
   82cb6:	4291      	cmp	r1, r2
   82cb8:	bf88      	it	hi
   82cba:	6019      	strhi	r1, [r3, #0]
   82cbc:	4b1b      	ldr	r3, [pc, #108]	; (82d2c <_malloc_r+0x350>)
   82cbe:	681a      	ldr	r2, [r3, #0]
   82cc0:	4291      	cmp	r1, r2
   82cc2:	6862      	ldr	r2, [r4, #4]
   82cc4:	bf88      	it	hi
   82cc6:	6019      	strhi	r1, [r3, #0]
   82cc8:	f022 0203 	bic.w	r2, r2, #3
   82ccc:	4295      	cmp	r5, r2
   82cce:	eba2 0305 	sub.w	r3, r2, r5
   82cd2:	d801      	bhi.n	82cd8 <_malloc_r+0x2fc>
   82cd4:	2b0f      	cmp	r3, #15
   82cd6:	dc04      	bgt.n	82ce2 <_malloc_r+0x306>
   82cd8:	4630      	mov	r0, r6
   82cda:	f000 f92d 	bl	82f38 <__malloc_unlock>
   82cde:	2400      	movs	r4, #0
   82ce0:	e745      	b.n	82b6e <_malloc_r+0x192>
   82ce2:	f045 0201 	orr.w	r2, r5, #1
   82ce6:	f043 0301 	orr.w	r3, r3, #1
   82cea:	4425      	add	r5, r4
   82cec:	6062      	str	r2, [r4, #4]
   82cee:	4630      	mov	r0, r6
   82cf0:	60bd      	str	r5, [r7, #8]
   82cf2:	3408      	adds	r4, #8
   82cf4:	606b      	str	r3, [r5, #4]
   82cf6:	f000 f91f 	bl	82f38 <__malloc_unlock>
   82cfa:	4620      	mov	r0, r4
   82cfc:	b003      	add	sp, #12
   82cfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82d02:	2b14      	cmp	r3, #20
   82d04:	d971      	bls.n	82dea <_malloc_r+0x40e>
   82d06:	2b54      	cmp	r3, #84	; 0x54
   82d08:	f200 80a4 	bhi.w	82e54 <_malloc_r+0x478>
   82d0c:	0b28      	lsrs	r0, r5, #12
   82d0e:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
   82d12:	ea4f 014e 	mov.w	r1, lr, lsl #1
   82d16:	306e      	adds	r0, #110	; 0x6e
   82d18:	e682      	b.n	82a20 <_malloc_r+0x44>
   82d1a:	bf00      	nop
   82d1c:	20070434 	.word	0x20070434
   82d20:	20070abc 	.word	0x20070abc
   82d24:	20070ac0 	.word	0x20070ac0
   82d28:	20070ab8 	.word	0x20070ab8
   82d2c:	20070ab4 	.word	0x20070ab4
   82d30:	20070840 	.word	0x20070840
   82d34:	0a5a      	lsrs	r2, r3, #9
   82d36:	2a04      	cmp	r2, #4
   82d38:	d95e      	bls.n	82df8 <_malloc_r+0x41c>
   82d3a:	2a14      	cmp	r2, #20
   82d3c:	f200 80b3 	bhi.w	82ea6 <_malloc_r+0x4ca>
   82d40:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   82d44:	0049      	lsls	r1, r1, #1
   82d46:	325b      	adds	r2, #91	; 0x5b
   82d48:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
   82d4c:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
   82d50:	f1ac 0c08 	sub.w	ip, ip, #8
   82d54:	458c      	cmp	ip, r1
   82d56:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 82f30 <_malloc_r+0x554>
   82d5a:	f000 8088 	beq.w	82e6e <_malloc_r+0x492>
   82d5e:	684a      	ldr	r2, [r1, #4]
   82d60:	f022 0203 	bic.w	r2, r2, #3
   82d64:	4293      	cmp	r3, r2
   82d66:	d202      	bcs.n	82d6e <_malloc_r+0x392>
   82d68:	6889      	ldr	r1, [r1, #8]
   82d6a:	458c      	cmp	ip, r1
   82d6c:	d1f7      	bne.n	82d5e <_malloc_r+0x382>
   82d6e:	f8d1 c00c 	ldr.w	ip, [r1, #12]
   82d72:	687a      	ldr	r2, [r7, #4]
   82d74:	f8c4 c00c 	str.w	ip, [r4, #12]
   82d78:	60a1      	str	r1, [r4, #8]
   82d7a:	f8cc 4008 	str.w	r4, [ip, #8]
   82d7e:	60cc      	str	r4, [r1, #12]
   82d80:	e696      	b.n	82ab0 <_malloc_r+0xd4>
   82d82:	f045 0701 	orr.w	r7, r5, #1
   82d86:	f042 0301 	orr.w	r3, r2, #1
   82d8a:	4425      	add	r5, r4
   82d8c:	6067      	str	r7, [r4, #4]
   82d8e:	4630      	mov	r0, r6
   82d90:	614d      	str	r5, [r1, #20]
   82d92:	610d      	str	r5, [r1, #16]
   82d94:	f8c5 e00c 	str.w	lr, [r5, #12]
   82d98:	f8c5 e008 	str.w	lr, [r5, #8]
   82d9c:	606b      	str	r3, [r5, #4]
   82d9e:	50aa      	str	r2, [r5, r2]
   82da0:	3408      	adds	r4, #8
   82da2:	f000 f8c9 	bl	82f38 <__malloc_unlock>
   82da6:	e6e2      	b.n	82b6e <_malloc_r+0x192>
   82da8:	684a      	ldr	r2, [r1, #4]
   82daa:	e681      	b.n	82ab0 <_malloc_r+0xd4>
   82dac:	f108 0801 	add.w	r8, r8, #1
   82db0:	f018 0f03 	tst.w	r8, #3
   82db4:	f10c 0c08 	add.w	ip, ip, #8
   82db8:	f47f ae8c 	bne.w	82ad4 <_malloc_r+0xf8>
   82dbc:	e030      	b.n	82e20 <_malloc_r+0x444>
   82dbe:	68dc      	ldr	r4, [r3, #12]
   82dc0:	42a3      	cmp	r3, r4
   82dc2:	bf08      	it	eq
   82dc4:	3002      	addeq	r0, #2
   82dc6:	f43f ae40 	beq.w	82a4a <_malloc_r+0x6e>
   82dca:	e6c0      	b.n	82b4e <_malloc_r+0x172>
   82dcc:	460c      	mov	r4, r1
   82dce:	440b      	add	r3, r1
   82dd0:	685a      	ldr	r2, [r3, #4]
   82dd2:	68c9      	ldr	r1, [r1, #12]
   82dd4:	f854 5f08 	ldr.w	r5, [r4, #8]!
   82dd8:	f042 0201 	orr.w	r2, r2, #1
   82ddc:	605a      	str	r2, [r3, #4]
   82dde:	4630      	mov	r0, r6
   82de0:	60e9      	str	r1, [r5, #12]
   82de2:	608d      	str	r5, [r1, #8]
   82de4:	f000 f8a8 	bl	82f38 <__malloc_unlock>
   82de8:	e6c1      	b.n	82b6e <_malloc_r+0x192>
   82dea:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
   82dee:	f103 005b 	add.w	r0, r3, #91	; 0x5b
   82df2:	ea4f 014e 	mov.w	r1, lr, lsl #1
   82df6:	e613      	b.n	82a20 <_malloc_r+0x44>
   82df8:	099a      	lsrs	r2, r3, #6
   82dfa:	f102 0139 	add.w	r1, r2, #57	; 0x39
   82dfe:	0049      	lsls	r1, r1, #1
   82e00:	3238      	adds	r2, #56	; 0x38
   82e02:	e7a1      	b.n	82d48 <_malloc_r+0x36c>
   82e04:	42bc      	cmp	r4, r7
   82e06:	4b4a      	ldr	r3, [pc, #296]	; (82f30 <_malloc_r+0x554>)
   82e08:	f43f af00 	beq.w	82c0c <_malloc_r+0x230>
   82e0c:	689c      	ldr	r4, [r3, #8]
   82e0e:	6862      	ldr	r2, [r4, #4]
   82e10:	f022 0203 	bic.w	r2, r2, #3
   82e14:	e75a      	b.n	82ccc <_malloc_r+0x2f0>
   82e16:	f859 3908 	ldr.w	r3, [r9], #-8
   82e1a:	4599      	cmp	r9, r3
   82e1c:	f040 8082 	bne.w	82f24 <_malloc_r+0x548>
   82e20:	f010 0f03 	tst.w	r0, #3
   82e24:	f100 30ff 	add.w	r0, r0, #4294967295
   82e28:	d1f5      	bne.n	82e16 <_malloc_r+0x43a>
   82e2a:	687b      	ldr	r3, [r7, #4]
   82e2c:	ea23 0304 	bic.w	r3, r3, r4
   82e30:	607b      	str	r3, [r7, #4]
   82e32:	0064      	lsls	r4, r4, #1
   82e34:	429c      	cmp	r4, r3
   82e36:	f63f aebd 	bhi.w	82bb4 <_malloc_r+0x1d8>
   82e3a:	2c00      	cmp	r4, #0
   82e3c:	f43f aeba 	beq.w	82bb4 <_malloc_r+0x1d8>
   82e40:	421c      	tst	r4, r3
   82e42:	4640      	mov	r0, r8
   82e44:	f47f ae42 	bne.w	82acc <_malloc_r+0xf0>
   82e48:	0064      	lsls	r4, r4, #1
   82e4a:	421c      	tst	r4, r3
   82e4c:	f100 0004 	add.w	r0, r0, #4
   82e50:	d0fa      	beq.n	82e48 <_malloc_r+0x46c>
   82e52:	e63b      	b.n	82acc <_malloc_r+0xf0>
   82e54:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   82e58:	d818      	bhi.n	82e8c <_malloc_r+0x4b0>
   82e5a:	0be8      	lsrs	r0, r5, #15
   82e5c:	f100 0e78 	add.w	lr, r0, #120	; 0x78
   82e60:	ea4f 014e 	mov.w	r1, lr, lsl #1
   82e64:	3077      	adds	r0, #119	; 0x77
   82e66:	e5db      	b.n	82a20 <_malloc_r+0x44>
   82e68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   82e6c:	e6eb      	b.n	82c46 <_malloc_r+0x26a>
   82e6e:	2101      	movs	r1, #1
   82e70:	f8d8 3004 	ldr.w	r3, [r8, #4]
   82e74:	1092      	asrs	r2, r2, #2
   82e76:	fa01 f202 	lsl.w	r2, r1, r2
   82e7a:	431a      	orrs	r2, r3
   82e7c:	f8c8 2004 	str.w	r2, [r8, #4]
   82e80:	4661      	mov	r1, ip
   82e82:	e777      	b.n	82d74 <_malloc_r+0x398>
   82e84:	2301      	movs	r3, #1
   82e86:	f8cb 3004 	str.w	r3, [fp, #4]
   82e8a:	e725      	b.n	82cd8 <_malloc_r+0x2fc>
   82e8c:	f240 5254 	movw	r2, #1364	; 0x554
   82e90:	4293      	cmp	r3, r2
   82e92:	d820      	bhi.n	82ed6 <_malloc_r+0x4fa>
   82e94:	0ca8      	lsrs	r0, r5, #18
   82e96:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
   82e9a:	ea4f 014e 	mov.w	r1, lr, lsl #1
   82e9e:	307c      	adds	r0, #124	; 0x7c
   82ea0:	e5be      	b.n	82a20 <_malloc_r+0x44>
   82ea2:	3210      	adds	r2, #16
   82ea4:	e6a4      	b.n	82bf0 <_malloc_r+0x214>
   82ea6:	2a54      	cmp	r2, #84	; 0x54
   82ea8:	d826      	bhi.n	82ef8 <_malloc_r+0x51c>
   82eaa:	0b1a      	lsrs	r2, r3, #12
   82eac:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   82eb0:	0049      	lsls	r1, r1, #1
   82eb2:	326e      	adds	r2, #110	; 0x6e
   82eb4:	e748      	b.n	82d48 <_malloc_r+0x36c>
   82eb6:	68bc      	ldr	r4, [r7, #8]
   82eb8:	6862      	ldr	r2, [r4, #4]
   82eba:	f022 0203 	bic.w	r2, r2, #3
   82ebe:	e705      	b.n	82ccc <_malloc_r+0x2f0>
   82ec0:	f3ca 000b 	ubfx	r0, sl, #0, #12
   82ec4:	2800      	cmp	r0, #0
   82ec6:	f47f aea8 	bne.w	82c1a <_malloc_r+0x23e>
   82eca:	4442      	add	r2, r8
   82ecc:	68bb      	ldr	r3, [r7, #8]
   82ece:	f042 0201 	orr.w	r2, r2, #1
   82ed2:	605a      	str	r2, [r3, #4]
   82ed4:	e6ec      	b.n	82cb0 <_malloc_r+0x2d4>
   82ed6:	21fe      	movs	r1, #254	; 0xfe
   82ed8:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
   82edc:	207e      	movs	r0, #126	; 0x7e
   82ede:	e59f      	b.n	82a20 <_malloc_r+0x44>
   82ee0:	2201      	movs	r2, #1
   82ee2:	f04f 0900 	mov.w	r9, #0
   82ee6:	e6c1      	b.n	82c6c <_malloc_r+0x290>
   82ee8:	f104 0108 	add.w	r1, r4, #8
   82eec:	4630      	mov	r0, r6
   82eee:	f7ff fc2d 	bl	8274c <_free_r>
   82ef2:	f8d9 1000 	ldr.w	r1, [r9]
   82ef6:	e6db      	b.n	82cb0 <_malloc_r+0x2d4>
   82ef8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   82efc:	d805      	bhi.n	82f0a <_malloc_r+0x52e>
   82efe:	0bda      	lsrs	r2, r3, #15
   82f00:	f102 0178 	add.w	r1, r2, #120	; 0x78
   82f04:	0049      	lsls	r1, r1, #1
   82f06:	3277      	adds	r2, #119	; 0x77
   82f08:	e71e      	b.n	82d48 <_malloc_r+0x36c>
   82f0a:	f240 5154 	movw	r1, #1364	; 0x554
   82f0e:	428a      	cmp	r2, r1
   82f10:	d805      	bhi.n	82f1e <_malloc_r+0x542>
   82f12:	0c9a      	lsrs	r2, r3, #18
   82f14:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   82f18:	0049      	lsls	r1, r1, #1
   82f1a:	327c      	adds	r2, #124	; 0x7c
   82f1c:	e714      	b.n	82d48 <_malloc_r+0x36c>
   82f1e:	21fe      	movs	r1, #254	; 0xfe
   82f20:	227e      	movs	r2, #126	; 0x7e
   82f22:	e711      	b.n	82d48 <_malloc_r+0x36c>
   82f24:	687b      	ldr	r3, [r7, #4]
   82f26:	e784      	b.n	82e32 <_malloc_r+0x456>
   82f28:	08e8      	lsrs	r0, r5, #3
   82f2a:	1c43      	adds	r3, r0, #1
   82f2c:	005b      	lsls	r3, r3, #1
   82f2e:	e605      	b.n	82b3c <_malloc_r+0x160>
   82f30:	20070434 	.word	0x20070434

00082f34 <__malloc_lock>:
   82f34:	4770      	bx	lr
   82f36:	bf00      	nop

00082f38 <__malloc_unlock>:
   82f38:	4770      	bx	lr
   82f3a:	bf00      	nop

00082f3c <_sbrk_r>:
   82f3c:	b538      	push	{r3, r4, r5, lr}
   82f3e:	4c07      	ldr	r4, [pc, #28]	; (82f5c <_sbrk_r+0x20>)
   82f40:	2300      	movs	r3, #0
   82f42:	4605      	mov	r5, r0
   82f44:	4608      	mov	r0, r1
   82f46:	6023      	str	r3, [r4, #0]
   82f48:	f7fe fbbc 	bl	816c4 <_sbrk>
   82f4c:	1c43      	adds	r3, r0, #1
   82f4e:	d000      	beq.n	82f52 <_sbrk_r+0x16>
   82f50:	bd38      	pop	{r3, r4, r5, pc}
   82f52:	6823      	ldr	r3, [r4, #0]
   82f54:	2b00      	cmp	r3, #0
   82f56:	d0fb      	beq.n	82f50 <_sbrk_r+0x14>
   82f58:	602b      	str	r3, [r5, #0]
   82f5a:	bd38      	pop	{r3, r4, r5, pc}
   82f5c:	20070af8 	.word	0x20070af8

00082f60 <__sread>:
   82f60:	b510      	push	{r4, lr}
   82f62:	460c      	mov	r4, r1
   82f64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   82f68:	f000 f924 	bl	831b4 <_read_r>
   82f6c:	2800      	cmp	r0, #0
   82f6e:	db03      	blt.n	82f78 <__sread+0x18>
   82f70:	6d23      	ldr	r3, [r4, #80]	; 0x50
   82f72:	4403      	add	r3, r0
   82f74:	6523      	str	r3, [r4, #80]	; 0x50
   82f76:	bd10      	pop	{r4, pc}
   82f78:	89a3      	ldrh	r3, [r4, #12]
   82f7a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   82f7e:	81a3      	strh	r3, [r4, #12]
   82f80:	bd10      	pop	{r4, pc}
   82f82:	bf00      	nop

00082f84 <__swrite>:
   82f84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82f88:	460c      	mov	r4, r1
   82f8a:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   82f8e:	461f      	mov	r7, r3
   82f90:	05cb      	lsls	r3, r1, #23
   82f92:	4616      	mov	r6, r2
   82f94:	4605      	mov	r5, r0
   82f96:	d507      	bpl.n	82fa8 <__swrite+0x24>
   82f98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   82f9c:	2302      	movs	r3, #2
   82f9e:	2200      	movs	r2, #0
   82fa0:	f000 f8f2 	bl	83188 <_lseek_r>
   82fa4:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   82fa8:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   82fac:	81a1      	strh	r1, [r4, #12]
   82fae:	463b      	mov	r3, r7
   82fb0:	4632      	mov	r2, r6
   82fb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   82fb6:	4628      	mov	r0, r5
   82fb8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82fbc:	f000 b814 	b.w	82fe8 <_write_r>

00082fc0 <__sseek>:
   82fc0:	b510      	push	{r4, lr}
   82fc2:	460c      	mov	r4, r1
   82fc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   82fc8:	f000 f8de 	bl	83188 <_lseek_r>
   82fcc:	89a3      	ldrh	r3, [r4, #12]
   82fce:	1c42      	adds	r2, r0, #1
   82fd0:	bf0e      	itee	eq
   82fd2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   82fd6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   82fda:	6520      	strne	r0, [r4, #80]	; 0x50
   82fdc:	81a3      	strh	r3, [r4, #12]
   82fde:	bd10      	pop	{r4, pc}

00082fe0 <__sclose>:
   82fe0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   82fe4:	f000 b868 	b.w	830b8 <_close_r>

00082fe8 <_write_r>:
   82fe8:	b570      	push	{r4, r5, r6, lr}
   82fea:	460d      	mov	r5, r1
   82fec:	4c08      	ldr	r4, [pc, #32]	; (83010 <_write_r+0x28>)
   82fee:	4611      	mov	r1, r2
   82ff0:	4606      	mov	r6, r0
   82ff2:	461a      	mov	r2, r3
   82ff4:	4628      	mov	r0, r5
   82ff6:	2300      	movs	r3, #0
   82ff8:	6023      	str	r3, [r4, #0]
   82ffa:	f7fd f8c7 	bl	8018c <_write>
   82ffe:	1c43      	adds	r3, r0, #1
   83000:	d000      	beq.n	83004 <_write_r+0x1c>
   83002:	bd70      	pop	{r4, r5, r6, pc}
   83004:	6823      	ldr	r3, [r4, #0]
   83006:	2b00      	cmp	r3, #0
   83008:	d0fb      	beq.n	83002 <_write_r+0x1a>
   8300a:	6033      	str	r3, [r6, #0]
   8300c:	bd70      	pop	{r4, r5, r6, pc}
   8300e:	bf00      	nop
   83010:	20070af8 	.word	0x20070af8

00083014 <__register_exitproc>:
   83014:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83018:	4c25      	ldr	r4, [pc, #148]	; (830b0 <__register_exitproc+0x9c>)
   8301a:	4606      	mov	r6, r0
   8301c:	6825      	ldr	r5, [r4, #0]
   8301e:	4688      	mov	r8, r1
   83020:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
   83024:	4692      	mov	sl, r2
   83026:	4699      	mov	r9, r3
   83028:	b3c4      	cbz	r4, 8309c <__register_exitproc+0x88>
   8302a:	6860      	ldr	r0, [r4, #4]
   8302c:	281f      	cmp	r0, #31
   8302e:	dc17      	bgt.n	83060 <__register_exitproc+0x4c>
   83030:	1c41      	adds	r1, r0, #1
   83032:	b176      	cbz	r6, 83052 <__register_exitproc+0x3e>
   83034:	eb04 0380 	add.w	r3, r4, r0, lsl #2
   83038:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
   8303c:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
   83040:	2201      	movs	r2, #1
   83042:	4082      	lsls	r2, r0
   83044:	4315      	orrs	r5, r2
   83046:	2e02      	cmp	r6, #2
   83048:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
   8304c:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
   83050:	d01e      	beq.n	83090 <__register_exitproc+0x7c>
   83052:	1c83      	adds	r3, r0, #2
   83054:	6061      	str	r1, [r4, #4]
   83056:	2000      	movs	r0, #0
   83058:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
   8305c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83060:	4b14      	ldr	r3, [pc, #80]	; (830b4 <__register_exitproc+0xa0>)
   83062:	b303      	cbz	r3, 830a6 <__register_exitproc+0x92>
   83064:	f44f 70c8 	mov.w	r0, #400	; 0x190
   83068:	f7ff fcb0 	bl	829cc <malloc>
   8306c:	4604      	mov	r4, r0
   8306e:	b1d0      	cbz	r0, 830a6 <__register_exitproc+0x92>
   83070:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
   83074:	2700      	movs	r7, #0
   83076:	e884 0088 	stmia.w	r4, {r3, r7}
   8307a:	4638      	mov	r0, r7
   8307c:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   83080:	2101      	movs	r1, #1
   83082:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
   83086:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
   8308a:	2e00      	cmp	r6, #0
   8308c:	d0e1      	beq.n	83052 <__register_exitproc+0x3e>
   8308e:	e7d1      	b.n	83034 <__register_exitproc+0x20>
   83090:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   83094:	431a      	orrs	r2, r3
   83096:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
   8309a:	e7da      	b.n	83052 <__register_exitproc+0x3e>
   8309c:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
   830a0:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   830a4:	e7c1      	b.n	8302a <__register_exitproc+0x16>
   830a6:	f04f 30ff 	mov.w	r0, #4294967295
   830aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   830ae:	bf00      	nop
   830b0:	000831e4 	.word	0x000831e4
   830b4:	000829cd 	.word	0x000829cd

000830b8 <_close_r>:
   830b8:	b538      	push	{r3, r4, r5, lr}
   830ba:	4c07      	ldr	r4, [pc, #28]	; (830d8 <_close_r+0x20>)
   830bc:	2300      	movs	r3, #0
   830be:	4605      	mov	r5, r0
   830c0:	4608      	mov	r0, r1
   830c2:	6023      	str	r3, [r4, #0]
   830c4:	f7fe fb0e 	bl	816e4 <_close>
   830c8:	1c43      	adds	r3, r0, #1
   830ca:	d000      	beq.n	830ce <_close_r+0x16>
   830cc:	bd38      	pop	{r3, r4, r5, pc}
   830ce:	6823      	ldr	r3, [r4, #0]
   830d0:	2b00      	cmp	r3, #0
   830d2:	d0fb      	beq.n	830cc <_close_r+0x14>
   830d4:	602b      	str	r3, [r5, #0]
   830d6:	bd38      	pop	{r3, r4, r5, pc}
   830d8:	20070af8 	.word	0x20070af8

000830dc <_fclose_r>:
   830dc:	2900      	cmp	r1, #0
   830de:	d03d      	beq.n	8315c <_fclose_r+0x80>
   830e0:	b570      	push	{r4, r5, r6, lr}
   830e2:	4605      	mov	r5, r0
   830e4:	460c      	mov	r4, r1
   830e6:	b108      	cbz	r0, 830ec <_fclose_r+0x10>
   830e8:	6b83      	ldr	r3, [r0, #56]	; 0x38
   830ea:	b37b      	cbz	r3, 8314c <_fclose_r+0x70>
   830ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   830f0:	b90b      	cbnz	r3, 830f6 <_fclose_r+0x1a>
   830f2:	2000      	movs	r0, #0
   830f4:	bd70      	pop	{r4, r5, r6, pc}
   830f6:	4621      	mov	r1, r4
   830f8:	4628      	mov	r0, r5
   830fa:	f7ff f983 	bl	82404 <__sflush_r>
   830fe:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   83100:	4606      	mov	r6, r0
   83102:	b133      	cbz	r3, 83112 <_fclose_r+0x36>
   83104:	69e1      	ldr	r1, [r4, #28]
   83106:	4628      	mov	r0, r5
   83108:	4798      	blx	r3
   8310a:	2800      	cmp	r0, #0
   8310c:	bfb8      	it	lt
   8310e:	f04f 36ff 	movlt.w	r6, #4294967295
   83112:	89a3      	ldrh	r3, [r4, #12]
   83114:	061b      	lsls	r3, r3, #24
   83116:	d41c      	bmi.n	83152 <_fclose_r+0x76>
   83118:	6b21      	ldr	r1, [r4, #48]	; 0x30
   8311a:	b141      	cbz	r1, 8312e <_fclose_r+0x52>
   8311c:	f104 0340 	add.w	r3, r4, #64	; 0x40
   83120:	4299      	cmp	r1, r3
   83122:	d002      	beq.n	8312a <_fclose_r+0x4e>
   83124:	4628      	mov	r0, r5
   83126:	f7ff fb11 	bl	8274c <_free_r>
   8312a:	2300      	movs	r3, #0
   8312c:	6323      	str	r3, [r4, #48]	; 0x30
   8312e:	6c61      	ldr	r1, [r4, #68]	; 0x44
   83130:	b121      	cbz	r1, 8313c <_fclose_r+0x60>
   83132:	4628      	mov	r0, r5
   83134:	f7ff fb0a 	bl	8274c <_free_r>
   83138:	2300      	movs	r3, #0
   8313a:	6463      	str	r3, [r4, #68]	; 0x44
   8313c:	f7ff faa0 	bl	82680 <__sfp_lock_acquire>
   83140:	2300      	movs	r3, #0
   83142:	81a3      	strh	r3, [r4, #12]
   83144:	f7ff fa9e 	bl	82684 <__sfp_lock_release>
   83148:	4630      	mov	r0, r6
   8314a:	bd70      	pop	{r4, r5, r6, pc}
   8314c:	f7ff fa92 	bl	82674 <__sinit>
   83150:	e7cc      	b.n	830ec <_fclose_r+0x10>
   83152:	6921      	ldr	r1, [r4, #16]
   83154:	4628      	mov	r0, r5
   83156:	f7ff faf9 	bl	8274c <_free_r>
   8315a:	e7dd      	b.n	83118 <_fclose_r+0x3c>
   8315c:	2000      	movs	r0, #0
   8315e:	4770      	bx	lr

00083160 <_fstat_r>:
   83160:	b538      	push	{r3, r4, r5, lr}
   83162:	460b      	mov	r3, r1
   83164:	4c07      	ldr	r4, [pc, #28]	; (83184 <_fstat_r+0x24>)
   83166:	4605      	mov	r5, r0
   83168:	4611      	mov	r1, r2
   8316a:	4618      	mov	r0, r3
   8316c:	2300      	movs	r3, #0
   8316e:	6023      	str	r3, [r4, #0]
   83170:	f7fe fabc 	bl	816ec <_fstat>
   83174:	1c43      	adds	r3, r0, #1
   83176:	d000      	beq.n	8317a <_fstat_r+0x1a>
   83178:	bd38      	pop	{r3, r4, r5, pc}
   8317a:	6823      	ldr	r3, [r4, #0]
   8317c:	2b00      	cmp	r3, #0
   8317e:	d0fb      	beq.n	83178 <_fstat_r+0x18>
   83180:	602b      	str	r3, [r5, #0]
   83182:	bd38      	pop	{r3, r4, r5, pc}
   83184:	20070af8 	.word	0x20070af8

00083188 <_lseek_r>:
   83188:	b570      	push	{r4, r5, r6, lr}
   8318a:	460d      	mov	r5, r1
   8318c:	4c08      	ldr	r4, [pc, #32]	; (831b0 <_lseek_r+0x28>)
   8318e:	4611      	mov	r1, r2
   83190:	4606      	mov	r6, r0
   83192:	461a      	mov	r2, r3
   83194:	4628      	mov	r0, r5
   83196:	2300      	movs	r3, #0
   83198:	6023      	str	r3, [r4, #0]
   8319a:	f7fe faad 	bl	816f8 <_lseek>
   8319e:	1c43      	adds	r3, r0, #1
   831a0:	d000      	beq.n	831a4 <_lseek_r+0x1c>
   831a2:	bd70      	pop	{r4, r5, r6, pc}
   831a4:	6823      	ldr	r3, [r4, #0]
   831a6:	2b00      	cmp	r3, #0
   831a8:	d0fb      	beq.n	831a2 <_lseek_r+0x1a>
   831aa:	6033      	str	r3, [r6, #0]
   831ac:	bd70      	pop	{r4, r5, r6, pc}
   831ae:	bf00      	nop
   831b0:	20070af8 	.word	0x20070af8

000831b4 <_read_r>:
   831b4:	b570      	push	{r4, r5, r6, lr}
   831b6:	460d      	mov	r5, r1
   831b8:	4c08      	ldr	r4, [pc, #32]	; (831dc <_read_r+0x28>)
   831ba:	4611      	mov	r1, r2
   831bc:	4606      	mov	r6, r0
   831be:	461a      	mov	r2, r3
   831c0:	4628      	mov	r0, r5
   831c2:	2300      	movs	r3, #0
   831c4:	6023      	str	r3, [r4, #0]
   831c6:	f7fc ffc3 	bl	80150 <_read>
   831ca:	1c43      	adds	r3, r0, #1
   831cc:	d000      	beq.n	831d0 <_read_r+0x1c>
   831ce:	bd70      	pop	{r4, r5, r6, pc}
   831d0:	6823      	ldr	r3, [r4, #0]
   831d2:	2b00      	cmp	r3, #0
   831d4:	d0fb      	beq.n	831ce <_read_r+0x1a>
   831d6:	6033      	str	r3, [r6, #0]
   831d8:	bd70      	pop	{r4, r5, r6, pc}
   831da:	bf00      	nop
   831dc:	20070af8 	.word	0x20070af8
   831e0:	00000043 	.word	0x00000043

000831e4 <_global_impure_ptr>:
   831e4:	20070008                                ... 

000831e8 <_init>:
   831e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   831ea:	bf00      	nop
   831ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
   831ee:	bc08      	pop	{r3}
   831f0:	469e      	mov	lr, r3
   831f2:	4770      	bx	lr

000831f4 <__init_array_start>:
   831f4:	000823e5 	.word	0x000823e5

000831f8 <__frame_dummy_init_array_entry>:
   831f8:	00080119                                ....

000831fc <_fini>:
   831fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   831fe:	bf00      	nop
   83200:	bcf8      	pop	{r3, r4, r5, r6, r7}
   83202:	bc08      	pop	{r3}
   83204:	469e      	mov	lr, r3
   83206:	4770      	bx	lr

00083208 <__fini_array_start>:
   83208:	000800f5 	.word	0x000800f5
