<architecture>
  
  <models>
    <model name="dual_port_ram">
      <input_ports>
        <port name="waddr" clock="clk"/>
        <port name="raddr" clock="clk"/>
        <port name="d_in" clock="clk"/>
        <port name="wen" clock="clk"/>
        <port name="ren" clock="clk"/>
        <port name="clk" is_clock="1"/>
      </input_ports>
      <output_ports>
        <port name="d_out" clock="clk"/>
      </output_ports>
    </model>
  </models>
  
  <tiles>
    <tile name="io">
      <sub_tile name="io" capacity="1">
        <equivalent_sites>
          <site pb_type="io" pin_mapping="direct"/>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
        <output name="inpad" num_pins="1"/>
        <clock name="clock" num_pins="1"/>
        <fc in_type="frac" in_val="1.0" out_type="frac" out_val="0.25"/>
        <pinlocations pattern="custom">
          <loc side="left">io.outpad io.inpad io.clock</loc>
          <loc side="top">io.outpad io.inpad io.clock</loc>
          <loc side="right">io.outpad io.inpad io.clock</loc>
          <loc side="bottom">io.outpad io.inpad io.clock</loc>
        </pinlocations>
      </sub_tile>
    </tile>
    
    <tile name="clb">
      <sub_tile name="clb">
        <equivalent_sites>
          <site pb_type="clb" pin_mapping="direct"/>
        </equivalent_sites>
        <input name="I" num_pins="10" equivalent="full"/>
        <output name="O" num_pins="4" equivalent="instance"/>
        <clock name="clk" num_pins="1"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.25"/>
        <pinlocations pattern="spread"/>
      </sub_tile>
    </tile>
    
    <tile name="memory" height="2" area="548000">
      <sub_tile name="memory">
        <equivalent_sites>
          <site pb_type="memory"/>
        </equivalent_sites>
        <input name="waddr" num_pins="7"/>
        <input name="raddr" num_pins="7"/>
        <input name="d_in" num_pins="8"/>
        <input name="wen" num_pins="1"/>
        <input name="ren" num_pins="1"/>
        <output name="d_out" num_pins="8"/>
        <clock name="clk" num_pins="1"/>
        <fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10"/>
        <pinlocations pattern="spread"/>
      </sub_tile>
    </tile>
    
  </tiles>
  
  <layout>
    <fixed_layout name="10x10" width="12" height="12">
      <!--Perimeter of 'io' blocks with 'EMPTY' blocks at corners-->   
      <perimeter type="io" priority="100"/>
      <corners type="EMPTY" priority="101"/>
      <col type="memory" startx="2" repeatx="3" starty="1" priority="20"/>
      <fill type="clb" priority="10"/>   
    </fixed_layout>
  </layout>

  <device>
    <sizing R_minW_nmos="4220.930176" R_minW_pmos="11207.599609"/>
    <area grid_logic_tile_area="2229.320068"/>
    <chan_width_distr>
      <x distr="uniform" peak="1.000000"/>
      <y distr="uniform" peak="1.000000"/>
    </chan_width_distr>
    <switch_block type="wilton" fs="3"/>
    <connection_block input_switch_name="ipin_cblock"/>
  </device>
  
  <switchlist>
    <switch type="mux" name="0" R="0.000000" Cin="0.000000e+00" Cout="0.000000e+00"   Tdel="6.244000e-11" mux_trans_size="1.835460" buf_size="10.498600"/>
    <switch type="mux" name="ipin_cblock" R="1055.232544" Cout="0." Cin="0.000000e+00" Tdel="8.045000e-11" mux_trans_size="0.983352" buf_size="auto"/>
  </switchlist>
  
  <segmentlist>
    <segment freq="1.000000" length="1" type="unidir" Rmetal="0.000000" Cmetal="0.000000e+00">
      <mux name="0"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
  </segmentlist>
  
  <complexblocklist>
    <pb_type name="io">
      <input name="outpad" num_pins="1"/>
      <output name="inpad" num_pins="1"/>
      <clock name="clock" num_pins="1"/>
      <mode name="inpad">
        <pb_type name="inpad" blif_model=".input" num_pb="1">
          <output name="inpad" num_pins="1"/>
        </pb_type>
        <interconnect>
          <direct name="inpad" input="inpad.inpad" output="io.inpad">
            <delay_constant max="9.492000e-11" in_port="inpad.inpad" out_port="io.inpad"/>
          </direct>
        </interconnect>
      </mode>
      <mode name="outpad">
        <pb_type name="outpad" blif_model=".output" num_pb="1">
          <input name="outpad" num_pins="1"/>
        </pb_type>
        <interconnect>
          <direct name="outpad" input="io.outpad" output="outpad.outpad">
          <delay_constant max="2.675000e-11" in_port="io.outpad" out_port="outpad.outpad"/>
          </direct>
        </interconnect>
      </mode>
      <power method="ignore"/>
    </pb_type>
    
    <pb_type name="clb">
      <input name="I" num_pins="10" equivalent="full"/>
      <output name="O" num_pins="4" equivalent="instance"/>
      <clock name="clk" num_pins="1"/>
      <pb_type name="fle" num_pb="4">
        <input name="in" num_pins="4"/>
        <output name="out" num_pins="1"/>
        <clock name="clk" num_pins="1"/>
        <mode name="n1_lut4">
          <!-- Define 4-LUT mode -->
          <pb_type name="ble4" num_pb="1">
            <input name="in" num_pins="4"/>
            <output name="out" num_pins="1"/>
            <clock name="clk" num_pins="1"/>
            <pb_type name="lut4" blif_model=".names" num_pb="1" class="lut">
              <input name="in" num_pins="4" port_class="lut_in"/>
              <output name="out" num_pins="1" port_class="lut_out"/>
              <!-- LUT timing using delay matrix -->
              <delay_matrix type="max" in_port="lut4.in" out_port="lut4.out">
                2.253000e-10
                2.253000e-10
                2.253000e-10
                2.253000e-10
              </delay_matrix>
            </pb_type>
            <pb_type name="ff" blif_model=".latch" num_pb="1" class="flipflop">
              <input name="D" num_pins="1" port_class="D"/>
              <output name="Q" num_pins="1" port_class="Q"/>
              <clock name="clk" num_pins="1" port_class="clock"/>
              <T_setup value="2.160000e-10" port="ff.D" clock="clk"/>
              <T_clock_to_Q max="1.426000e-10" port="ff.Q" clock="clk"/>
            </pb_type>
            <interconnect>
              <direct name="direct1" input="ble4.in" output="lut4[0:0].in"/>
              <direct name="direct2" input="lut4.out" output="ff.D">
                <pack_pattern name="ble6" in_port="lut4.out" out_port="ff.D"/>
              </direct>
              <direct name="direct3" input="ble4.clk" output="ff.clk"/>
              <mux name="mux1" input="ff.Q lut4.out" output="ble4.out">
              </mux>
            </interconnect>
          </pb_type>
          <interconnect>
            <direct name="direct1" input="fle.in" output="ble4.in"/>
            <direct name="direct2" input="ble4.out" output="fle.out[0:0]"/>
            <direct name="direct3" input="fle.clk" output="ble4.clk"/>
          </interconnect>
        </mode>  
     </pb_type>
     <interconnect>
        <complete name="crossbar" input="clb.I fle[3:0].out" output="fle[3:0].in">
        <delay_constant max="5.735000e-11" in_port="clb.I" out_port="fle[3:0].in"/>
          <delay_constant max="5.428000e-11" in_port="fle[3:0].out" out_port="fle[3:0].in"/>
        </complete>
        <complete name="clks" input="clb.clk" output="fle[3:0].clk">
        </complete>
        <direct name="clbouts1" input="fle[3:0].out" output="clb.O"/>
     </interconnect>
    </pb_type>
    <pb_type name="memory">
      <input name="waddr" num_pins="7"/>
      <input name="raddr" num_pins="7"/>
      <input name="d_in" num_pins="8"/>
      <input name="wen" num_pins="1"/>
      <input name="ren" num_pins="1"/>
      <output name="d_out" num_pins="8"/>
      <clock name="clk" num_pins="1"/>
      <mode name="mem_128x8_dp">
        <pb_type name="mem_128x8_dp" blif_model=".subckt dual_port_ram" class="memory" num_pb="1">
          <input name="waddr" num_pins="7" port_class="address"/>
          <input name="raddr" num_pins="7" port_class="address"/>
          <input name="d_in" num_pins="8" port_class="data_in"/>
          <input name="wen" num_pins="1" port_class="write_en"/>
          <input name="ren" num_pins="1" port_class="write_en"/>
          <output name="d_out" num_pins="8" port_class="data_out"/>
          <clock name="clk" num_pins="1" port_class="clock"/>
          <T_setup value="509e-12" port="mem_128x8_dp.waddr" clock="clk"/>
          <T_setup value="509e-12" port="mem_128x8_dp.raddr" clock="clk"/>
          <T_setup value="509e-12" port="mem_128x8_dp.d_in" clock="clk"/>
          <T_setup value="509e-12" port="mem_128x8_dp.wen" clock="clk"/>
          <T_setup value="509e-12" port="mem_128x8_dp.ren" clock="clk"/>
          <T_clock_to_Q max="1.234e-9" port="mem_128x8_dp.d_out" clock="clk"/>
          <power method="pin-toggle">
            <port name="clk" energy_per_toggle="17.9e-12"/>
            <static_power power_per_instance="0.0"/>
          </power>
        </pb_type>
        <interconnect>
          <direct name="waddress" input="memory.waddr" output="mem_128x8_dp.waddr">
            <delay_constant max="132e-12" in_port="memory.waddr" out_port="mem_128x8_dp.waddr"/>
          </direct>
          <direct name="raddress" input="memory.raddr" output="mem_128x8_dp.raddr">
            <delay_constant max="132e-12" in_port="memory.raddr" out_port="mem_128x8_dp.raddr"/>
          </direct>
          <direct name="data_input" input="memory.d_in" output="mem_128x8_dp.d_in">
            <delay_constant max="132e-12" in_port="memory.d_in" out_port="mem_128x8_dp.d_in"/>
          </direct>
          <direct name="writeen" input="memory.wen" output="mem_128x8_dp.wen">
            <delay_constant max="132e-12" in_port="memory.wen" out_port="mem_128x8_dp.wen"/>
          </direct>
          <direct name="readen" input="memory.ren" output="mem_128x8_dp.ren">
            <delay_constant max="132e-12" in_port="memory.ren" out_port="mem_128x8_dp.ren"/>
          </direct>
          <direct name="dataout" input="mem_128x8_dp.d_out" output="memory.d_out">
            <delay_constant max="40e-12" in_port="mem_128x8_dp.d_out" out_port="memory.d_out"/>
          </direct>
          <direct name="clk" input="memory.clk" output="mem_128x8_dp.clk">
          </direct>
        </interconnect>
      </mode>
    </pb_type>
  </complexblocklist>

</architecture>
