// Seed: 288382346
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  reg id_4, id_5 = 1;
  reg id_6 = id_4;
  type_10 id_7 (
      1,
      id_6 && 1,
      id_2
  );
  always id_5 <= id_6;
  assign id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  output id_3;
  input id_2;
  inout id_1;
  logic id_6;
  assign id_6 = id_6;
  defparam id_7 = 1, id_8 = 1'b0;
  assign id_6 = 1;
  type_10(
      1, 1, 1, id_4 ? 1 : id_6, 1, 1, id_6
  );
  assign id_5 = id_7;
endmodule
`timescale 1ps / 1 ps
