$date
	Sun Oct 12 18:13:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module hierarchy_full_adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module uub $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c $end
$var wire 1 " carry $end
$var wire 1 & sum1 $end
$var wire 1 ! sum $end
$var wire 1 ' carry2 $end
$var wire 1 ( carry1 $end
$scope module hf1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ( carry $end
$var wire 1 & sum $end
$upscope $end
$scope module hf2 $end
$var wire 1 & a $end
$var wire 1 % b $end
$var wire 1 ' carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5000
1!
1%
#10000
1&
0%
1$
#15000
1"
0!
1'
1%
#20000
0"
1!
0'
0%
0$
1#
#25000
1"
0!
1'
1%
#30000
0'
0&
1(
0%
1$
#35000
1!
1%
#40000
