
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 8
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-368940182854-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L1D next line prefetcher

Warmup complete CPU 0 instructions: 1000003 cycles: 664860 (Simulation time: 0 hr 0 min 4 sec) 

Heartbeat CPU 0 instructions: 10000000 cycles: 9122169 heartbeat IPC: 1.09623 cumulative IPC: 1.06417 (Simulation time: 0 hr 0 min 45 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 18417854 heartbeat IPC: 1.07577 cumulative IPC: 1.07024 (Simulation time: 0 hr 1 min 30 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-368940182854-trace.gz
Heartbeat CPU 0 instructions: 30000001 cycles: 27832746 heartbeat IPC: 1.06215 cumulative IPC: 1.06744 (Simulation time: 0 hr 2 min 11 sec) 
Finished CPU 0 instructions: 29000002 cycles: 27167887 cumulative IPC: 1.06744 (Simulation time: 0 hr 2 min 11 sec) 

CPU 0 Branch Prediction Accuracy: 99.3028% MPKI: 0.345655

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.06744 instructions: 29000002 cycles: 27167887
L1D TOTAL     ACCESS:   17795766  HIT:   17628270  MISS:     167496
L1D LOAD      ACCESS:    9296261  HIT:    9285385  MISS:      10876
L1D RFO       ACCESS:    2644548  HIT:    2612980  MISS:      31568
L1D PREFETCH  ACCESS:    5854957  HIT:    5729905  MISS:     125052
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    9709777  ISSUED:    9599120  USEFUL:     122115  USELESS:       7263
L1I TOTAL     ACCESS:    7367230  HIT:    7366821  MISS:        409
L1I LOAD      ACCESS:    7367230  HIT:    7366821  MISS:        409
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     255733  HIT:     170642  MISS:      85091
L2C LOAD      ACCESS:      11241  HIT:       8060  MISS:       3181
L2C RFO       ACCESS:      31451  HIT:       4688  MISS:      26763
L2C PREFETCH  ACCESS:     125166  HIT:      70049  MISS:      55117
L2C WRITEBACK ACCESS:      87875  HIT:      87845  MISS:         30
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       1816  USELESS:      53716
LLC TOTAL     ACCESS:     161318  HIT:     136515  MISS:      24803
LLC LOAD      ACCESS:       3181  HIT:       2337  MISS:        844
LLC RFO       ACCESS:      26763  HIT:      18531  MISS:       8232
LLC PREFETCH  ACCESS:      55117  HIT:      39399  MISS:      15718
LLC WRITEBACK ACCESS:      76257  HIT:      76248  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       1058  USELESS:       7566
Major fault: 0 Minor fault: 374
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      19507  ROW_BUFFER_MISS:       5267
 DBUS_CONGESTED:      12486
 WQ ROW_BUFFER_HIT:       5082  ROW_BUFFER_MISS:       5995  FULL:          0

 AVG_CONGESTED_CYCLE: 14
