<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>specnext.com</spirit:vendor>
  <spirit:library>specnext</spirit:library>
  <spirit:name>zxram</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>ram_port_a</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="ram_port_a" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="ram_port_a_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ram_a_addr_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ram_a_req_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_di</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ram_a_di_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_do</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ram_a_do_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_rd_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ram_a_rd_n_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_rd</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ram_a_rd_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>ram_port_b</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="ram_port_b" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="ram_port_b_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_addr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ram_b_addr_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_req</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ram_b_req_t_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ram_di</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>ram_b_di_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>cpu_wait</spirit:name>
      <spirit:busType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="cpu_wait" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="specnext.com" spirit:library="specnext" spirit:name="cpu_wait_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cpu_wait_n</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cpu_wait_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="M_AXI"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_BREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWLEN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARPROT</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RLAST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWCACHE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WSTRB</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_BRESP</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARLEN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_RREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_BVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARCACHE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WDATA</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARREADY</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWADDR</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_WVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARVALID</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARBURST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWQOS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARLOCK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARQOS</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARREGION</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_ARSIZE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWSIZE</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREGION</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWREGION</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWLOCK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>M_AXI_AWBURST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI.NUM_READ_OUTSTANDING"/>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI.NUM_WRITE_OUTSTANDING"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>reset_ui</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset_ui</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESET_UI.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_ui</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_ui</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_UI.ASSOCIATED_RESET">reset_ui:aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_UI.ASSOCIATED_BUSIF">M_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_UI.PHASE">0.000</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>reset_memory</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset_memory</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESET_MEMORY.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_peripheral</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_peripheral</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_PERIPHERAL.ASSOCIATED_RESET"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_memory</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_memory</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_MEMORY.ASSOCIATED_RESET">reset_memory</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>M_AXI</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="user" spirit:minimum="4096" spirit:rangeType="long">134217728</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="user">27</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>zxram</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_axi_clock_converter_2_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>840618a3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>zxram</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axi_clock_converter_2_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>840618a3</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_implementation</spirit:name>
        <spirit:displayName>Implementation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:implementation</spirit:envIdentifier>
        <spirit:modelName>zxram</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_xilinx_com_ip_axi_clock_converter_2_1__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>70654714</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>cf9d1ed0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>M_AXI_ARVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_BVALID</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_BREADY</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">26</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_RDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWADDR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">26</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WDATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WLAST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_WSTRB</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_BRESP</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARCACHE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARLEN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWCACHE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWPROT</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWLEN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARBURST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARLOCK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARQOS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARREGION</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_ARSIZE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWBURST</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWLOCK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWQOS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWREGION</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>M_AXI_AWSIZE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ram_a_addr_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">20</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ram_a_req_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ram_a_rd_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ram_a_rd_n_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ram_a_do_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ram_a_di_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ram_b_addr_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">20</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ram_b_req_t_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ram_b_di_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cpu_wait_n</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_peripheral</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_memory</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset_memory</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_ui</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset_ui</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>SYNC_STAGES</spirit:name>
        <spirit:displayName>Sync Stages</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SYNC_STAGES">3</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>PIPELINE_STAGES</spirit:name>
        <spirit:displayName>Pipeline Stages</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PIPELINE_STAGES">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>INIT</spirit:name>
        <spirit:displayName>Init</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.INIT" spirit:bitStringLength="1">&quot;1&quot;</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>zxram.srcs/sources_1/ip/axi_clock_converter_0/axi_clock_converter_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxram.srcs/sources_1/new/ram_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxram.srcs/sources_1/new/zxram.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_03f0db04</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_axi_clock_converter_2_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_clock_converter" xilinx:version="2.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>zxram.srcs/sources_1/ip/axi_clock_converter_0/axi_clock_converter_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxram.srcs/sources_1/new/ram_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxram.srcs/sources_1/new/zxram.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_axi_clock_converter_2_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_clock_converter" xilinx:version="2.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>zxram.srcs/sources_1/ip/axi_clock_converter_0/axi_clock_converter_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_xilinx_com_ip_axi_clock_converter_2_1__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="axi_clock_converter" xilinx:version="2.1">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/zxram_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_cf9d1ed0</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>zxram_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">zxram_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>SYNC_STAGES</spirit:name>
      <spirit:displayName>Sync Stages</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.SYNC_STAGES">3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PIPELINE_STAGES</spirit:name>
      <spirit:displayName>Pipeline Stages</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PIPELINE_STAGES">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>INIT</spirit:name>
      <spirit:displayName>Init</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.INIT" spirit:bitStringLength="1">&quot;1&quot;</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/specnext</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>zxram_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>60</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-10-22T16:20:19Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b44fcad_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38a0a40d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@120a2fe9_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d60cee_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b399870_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e8d0730_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6811b672_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76c511bc_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36571c89_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8ebe3be_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24735619_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c1e263c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2512135_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4469e2dd_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34f4b339_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@722f4540_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1be57e07_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74f5ef34_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40a7837a_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@141242d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3380b930_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@232b6a73_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e3f9aa3_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13fbc405_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@562932cf_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79a804ff_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c74182d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4350c84f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@104ec7a6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b9a8f7e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1039e5a1_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e1c6848_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3341d30b_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b8338ff_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77dad908_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74fc6211_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ff4e290_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26772aa4_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5443002c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4405a528_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c0aa2bf_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6481945f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bbd456c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ab5ebb5_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bc416eb_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f6c153d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b95b946_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b546ea8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ce77b48_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a64b5f8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@561d75e4_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d0ad2bd_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@97ca354_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2124ef50_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50602e86_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4926262d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25077f14_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b256945_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@abe82f6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c475ba8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68dac578_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2486ed19_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5515af7c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@154e4ccb_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52a4fea7_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23d3b903_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a7185a1_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50d829a9_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3222d2b8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51fb7ab4_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@640e8a7a_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61a11717_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bbb0493_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cf88bed_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9bd2f5a_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fc4dbf_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d303855_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@368a98f7_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b8ea86a_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a240769_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51b93949_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52ca88e4_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30566a2c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2789f00c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76655d05_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fc063f7_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13825016_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@313c7c44_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@752b1e7f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45c5806_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21f812e2_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ff5b79d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49faaae9_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15bccd22_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64b15d61_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a1bd367_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20c252dd_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f217e90_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@715388e4_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4eb2e2ca_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@dd06e77_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6880db7c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79dba9a1_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fbbd0e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3def2a81_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14311d87_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73e4a4df_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8d844ef_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@be5c9f9_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f5a271e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22496bf_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75d1c8a1_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60c9d6b2_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67440f0d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bcdcaf9_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@588284a2_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@356986c4_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d0a7283_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fd2f449_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1736c5a9_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6633a64f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fd9c740_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e6fc5e3_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22b50345_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43b5107f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20195827_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6815d1c6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a7ab197_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50d7fb10_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@558bb8df_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16547a3c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2dc90f78_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@176eab88_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ac1339c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ba2b89c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@481c2834_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55ba8c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9262f62_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@517c431e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5dd611be_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b7932a9_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12b25997_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7180e253_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fba4ade_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@251858b0_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c471177_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19fb2c2e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e07124f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@475697c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3dc49bfe_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ae4c0b5_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@380a4d33_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e9cb58e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18e93d07_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@409c5e35_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d88b0ab_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fd39594_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35deb709_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11e1b378_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b0a0f07_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a499a_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13738b07_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a329f77_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2409dbbf_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4045f800_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1df1a95d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65695aa7_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13fde67_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@691b3d58_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@643d4367_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60bfd52f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60aa2b11_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d07e3bf_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@766b9eca_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c2ddc5d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17fe2d72_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34188cbd_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e12bbec_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7115034f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@682dfe44_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64decae8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@345e4d00_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71591d3b_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@528e0f9d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e078e34_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@663ebd27_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5db016ef_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14a775ca_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10abd8a6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1471fc4d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@120fe1b3_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e183860_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@112d5edf_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7587d402_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3474777_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@dff1bbc_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69cc1761_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a3261d0_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64c4593d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f213515_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ee49dc0_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d300e82_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70393429_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27820ce8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c1a46a2_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ccbd6c6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e97c782_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13116e6d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11891c0_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47c07fee_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c84aeca_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75b4b065_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@293e72fb_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@89faba6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7da4eb03_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@667164a8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d53af80_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f41e159_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70766fa1_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d0e3d80_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f203c47_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cca912d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77643b2a_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2345775_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ae2706_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@304d765a_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b522deb_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c4a7609_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@565fd895_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f2c0f8e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e5c0ac4_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44052bd4_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3120922e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f28ce05_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12ffa834_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4069e38b_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53182cbc_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@96db335_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40522be3_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31549271_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@aa41c67_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b996185_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@603b468c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51407c37_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b7a3578_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c00f321_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71206f91_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c21e006_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34ccc2e0_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53d7ae34_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fb1d49d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@386e5201_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57517c4d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50119902_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c1425ed_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70d204e2_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1408f0ee_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cf92021_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c4dfacd_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16c91f46_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55b12260_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d929b39_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@389b9737_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1880a401_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1dbdea6f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78457b35_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44df9207_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7707b385_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4379aac9_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@753fc79a_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60bda827_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f0b824e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9177d3f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@514f70b_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fa89a22_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9f1eaa1_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@700bb1db_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@289ec560_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cdd04f2_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a545dc2_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e0aaae1_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ee8147a_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6753fd00_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@608f5e28_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74f9e688_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@782f82c5_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@585dcae_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5937c295_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@526d1747_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c075218_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24699656_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60a8581a_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@325ba548_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d4cee85_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4693e704_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78cf195a_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f0dfc19_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11a33bb7_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23d8720c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a9fd750_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fb8a156_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13672376_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61e98f87_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c5baf20_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@710a317c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42598501_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@308f1c41_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@157178af_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53c2ac2c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79942f54_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14939f63_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bd10b82_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a5c86c6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cf8b5aa_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e0287ef_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ca83bf4_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73ab5cf9_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7353ca4f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@380c85d3_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7dcfe88c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cd41282_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f57648b_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b4a1ee4_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37eed08e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20bb1189_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5178ad91_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b0833d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24b82936_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b09f892_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c46b146_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f05e3e8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52f8a683_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@355ca685_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ef0ac2d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@128336da_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34d1fefd_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@124004f1_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ad819cd_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49391c43_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46763c2b_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b723334_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59417107_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3525d975_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2df8aeb_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@427c499e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@750382e9_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6aecdfc5_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1eeda277_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@494fa45f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@513698fb_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5aa8ed7f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fb4b58c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bebf992_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bbe042c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67b13d71_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@314359b6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35fb4c72_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48f6a37f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b5ba78b_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1333ab6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4928934e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41be1185_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f08a88b_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f6a1196_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61176182_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a0e95c6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72672429_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e555b6e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14af841e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f2cabe5_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5812313_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f59562c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bc460c1_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bd3f9fa_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e021554_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30e2993_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43dbfe55_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@232f7fc9_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77120a47_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32faff77_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@458632e7_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e4a4ea6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3beb83b2_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f34850e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d5fe6bb_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@495f8581_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2365ca67_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7eba6b5e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4381f784_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46e42fc9_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e880626_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@429af85d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@238ba6e3_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70494f8d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e29c3f6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79218aa6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47edab85_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d3ab2ba_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cded12b_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38ff09d8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47cf7cdd_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e8806e7_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24105b4b_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@298cf5f6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4db1e8e0_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72cc1d5d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@364958e5_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b74c57c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@779ae789_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65186dd6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61069384_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c08cc9c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6601b287_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@293c7650_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f9f4d57_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@dce2a59_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e64f67c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52e1fb6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@feaca3_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63a997c8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5863303b_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a0c0f34_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a113048_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1096f530_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@626436a5_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e3c4f9_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e9bf254_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c23639c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42eaa286_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a775d09_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23f201e3_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@631dc18c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d103552_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b971a10_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a716cfd_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@90363ed_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a963c5c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c2d0ca1_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25c734a4_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@794157e8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bf1c474_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32f52f2_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19ac111f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@266e906a_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c72763d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52071af0_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e754a6f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@251e67b2_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19bde748_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33f2a543_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@626e2afa_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f21979b_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e9f5bea_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1dcf919a_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b4a255e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@581d4602_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48959dc7_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76df6f81_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20f457b2_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@253aeb47_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bba0f16_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60a4a6a2_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5817974f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@375b8916_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45087419_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@454c6647_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fdfabed_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@552b1d33_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d9cd1e1_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a3cc243_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@453c3732_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ebdeb7f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@609997cb_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1be486a3_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d8a0e6d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a6a1689_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@179dbdd7_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bffa461_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3075bd44_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fed34a3_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b6ee286_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68d5f06e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d40e646_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10edffcb_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c129f6c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55cdcfdb_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56762472_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7eb5a5bf_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56a546d9_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@101dfc00_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ba5e0da_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37b72066_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d676e2_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f8c6bcc_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40a76617_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20e6050e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e0e493f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d1cb7cd_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3869bf70_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f5b9d14_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4273cacd_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@420be2c3_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e1ffd57_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e765eb1_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75bf7fe4_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18b8c256_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54443653_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@660c36ae_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@421188fa_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a7eb3a8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@259982a0_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@85e25b2_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59bcdbff_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a45dcaf_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@663fc7bb_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a49f9c0_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51d4ed26_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44a29e8b_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ede764_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d125775_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68ff299c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7118664b_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b04ed8e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7123866c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@315d3d30_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24ffa122_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e098796_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79edd7ab_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@514cf71b_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62c9de98_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55b37d60_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@292c354_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14553edc_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1efac3a3_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32f71c3e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@600d71a3_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@121eee03_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2497e1f6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45fb6d8d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5dfb20a6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@424825b9_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ee08f86_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a975f28_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@760b295_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@663f2d1b_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22934e0e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66442bc3_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d3c2cea_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57dad1d5_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@602d1b79_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c511082_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74cb0e79_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@509c9f06_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e65ca55_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@731e15e0_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@180e0392_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e7dc5bf_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79a8f8b6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@240feda3_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ea44f6c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10c8d77a_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b0dc6c8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5eb91f01_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e533929_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a0f0020_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56d7449e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20b6d669_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4da3c1f4_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d5817fc_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e1b9607_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f26a8a_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f199038_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28575673_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@727d509b_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c21b758_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18bf49c2_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e91031_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@644a0ba5_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a57d8b6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7430690_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c09646_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d9c81d5_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3dab9edd_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f660a85_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a715687_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ca443b6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77b3f90b_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b6f27b5_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ef936c1_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fdf8c1d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26aa9e0a_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58f87bb_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cdd0bb0_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2810446e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54f05449_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10e0446d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@458eecc6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ac9017e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@162af573_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@613e5901_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f70d9b3_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e4aa701_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1803b33c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@486a3baa_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@377b87b7_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48cb3535_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44459d27_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2825568c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74687c37_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61c90495_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58360006_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65dea43_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@456a88f9_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57c8543e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14f18e55_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78524ecb_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9c0ccb5_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@707392e9_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@678263a9_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61646518_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b286619_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@380aaa2e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@417ad7b8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fb308d7_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bbc244d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3878df7f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f326a74_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@374a3421_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53859d45_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7de8d14c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5be1b0cd_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25649328_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61be3713_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7eff802b_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29da354f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19f3c968_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@718c7fb7_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28346267_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c9186a8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f28f27d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@182faad8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7089fc59_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7591e0c9_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15c8e6ca_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@573378de_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30eee1b9_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23d52bce_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13c32728_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bf2c97b_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f511008_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18254c73_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cc7d8b0_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@218aeb41_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56eb8482_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1dde69c8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f5bc305_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4402468_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bb0ce11_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17e05781_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c9255a8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@784ce2e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a88ad89_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a6b0c1e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e767d02_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34a578d1_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77c409af_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22039f3f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47a3cdbf_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7755915c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c657d0d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@630b1ad5_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ab42ded_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@705f28f0_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f5a82b5_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1475af79_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@599141b0_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1668fef9_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a588cc2_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f6aaa23_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5912ef91_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a4b4bbe_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24f3f1fc_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7066a0f9_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60387621_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a787617_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fe8923d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79b8384c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bc782b7_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40f70451_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a1b9062_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@602b975e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cb77b59_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cbf7e61_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16a21dd4_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ebb51c8_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66f0fbd_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c9c6f6f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c2f4a73_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9dce7c3_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44eb99eb_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75a9c377_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54e3ba3_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@517f7415_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49fa862a_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cdee49c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@413ffef4_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b073588_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b0540e_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27b37028_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d3de7e3_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46cecfe6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3902c098_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@344cb9c3_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@548fb6c6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d36d673_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d510b59_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ebc2fa4_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b27e8c7_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48f9b723_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e4c3b8a_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@797c7d7b_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47a289a9_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@125448cd_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23f1d49d_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ca28975_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49e8ce00_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76e4d216_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6110876c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2af32187_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21d5b863_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b3ae89f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f784bfd_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@543e5869_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57ff2b58_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c3dba24_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b280476_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@428d22b0_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74f55061_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64dce64c_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56eb7719_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a663fd3_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ebdd9fc_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d73b690_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ee2ab43_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d392f9f_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55d07268_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ffdeb93_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76d79ce6_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6322afa_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7eb2b8ea_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ad31491_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42ca1178_ARCHIVE_LOCATION">v:/zxnext/zxram</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a56cf08f"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="f50adb7b"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="5e1bba1d"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="6f634683"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="9c76f4c0"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="01419f86"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
