// Seed: 4162702558
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input uwire id_2
    , id_5,
    input tri0 id_3
);
  wire id_6;
endmodule
module module_1 #(
    parameter id_4 = 32'd13
) (
    inout wire id_0,
    output wor id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wand _id_4,
    output uwire id_5
);
  wire [-1 'h0 : id_4] id_7;
  or primCall (id_1, id_3, id_7, id_0, id_2);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic [1 : -1] id_6 = -1'h0, id_7;
endmodule
module module_3;
  wire [1 'b0 : -1] id_1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  wire id_2;
  logic [-1 : 1 'h0] id_3;
  ;
endmodule
