
MSC_TP_Noyau.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006140  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002f0  08006320  08006320  00007320  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006610  08006610  0000806c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006610  08006610  00007610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006618  08006618  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006618  08006618  00007618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800661c  0800661c  0000761c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08006620  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000053e0  2000006c  0800668c  0000806c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000544c  0800668c  0000844c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013768  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003563  00000000  00000000  0001b804  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010a8  00000000  00000000  0001ed68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ca3  00000000  00000000  0001fe10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000216e4  00000000  00000000  00020ab3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016c8a  00000000  00000000  00042197  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c1793  00000000  00000000  00058e21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011a5b4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000049b8  00000000  00000000  0011a5f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  0011efb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000006c 	.word	0x2000006c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08006308 	.word	0x08006308

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000070 	.word	0x20000070
 800021c:	08006308 	.word	0x08006308

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005ec:	b480      	push	{r7}
 80005ee:	b085      	sub	sp, #20
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	4a07      	ldr	r2, [pc, #28]	@ (8000618 <vApplicationGetIdleTaskMemory+0x2c>)
 80005fc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005fe:	68bb      	ldr	r3, [r7, #8]
 8000600:	4a06      	ldr	r2, [pc, #24]	@ (800061c <vApplicationGetIdleTaskMemory+0x30>)
 8000602:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	2280      	movs	r2, #128	@ 0x80
 8000608:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800060a:	bf00      	nop
 800060c:	3714      	adds	r7, #20
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
 8000618:	2000008c 	.word	0x2000008c
 800061c:	200000e0 	.word	0x200000e0

08000620 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000620:	b5b0      	push	{r4, r5, r7, lr}
 8000622:	b088      	sub	sp, #32
 8000624:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000626:	4b0a      	ldr	r3, [pc, #40]	@ (8000650 <MX_FREERTOS_Init+0x30>)
 8000628:	1d3c      	adds	r4, r7, #4
 800062a:	461d      	mov	r5, r3
 800062c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800062e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000630:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000634:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000638:	1d3b      	adds	r3, r7, #4
 800063a:	2100      	movs	r1, #0
 800063c:	4618      	mov	r0, r3
 800063e:	f002 fdd0 	bl	80031e2 <osThreadCreate>
 8000642:	4603      	mov	r3, r0
 8000644:	4a03      	ldr	r2, [pc, #12]	@ (8000654 <MX_FREERTOS_Init+0x34>)
 8000646:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000648:	bf00      	nop
 800064a:	3720      	adds	r7, #32
 800064c:	46bd      	mov	sp, r7
 800064e:	bdb0      	pop	{r4, r5, r7, pc}
 8000650:	0800632c 	.word	0x0800632c
 8000654:	20000088 	.word	0x20000088

08000658 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b082      	sub	sp, #8
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000660:	2001      	movs	r0, #1
 8000662:	f002 fe0a 	bl	800327a <osDelay>
 8000666:	e7fb      	b.n	8000660 <StartDefaultTask+0x8>

08000668 <HAL_GPIO_EXTI_Callback>:
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
	HAL_Delay(200);
}

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000668:	b480      	push	{r7}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0
 800066e:	4603      	mov	r3, r0
 8000670:	80fb      	strh	r3, [r7, #6]


	if(GPIO_Pin == B1_Pin){
 8000672:	88fb      	ldrh	r3, [r7, #6]
 8000674:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000678:	d102      	bne.n	8000680 <HAL_GPIO_EXTI_Callback+0x18>
		//HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
		btn_flag = 1;
 800067a:	4b04      	ldr	r3, [pc, #16]	@ (800068c <HAL_GPIO_EXTI_Callback+0x24>)
 800067c:	2201      	movs	r2, #1
 800067e:	601a      	str	r2, [r3, #0]
	}

}
 8000680:	bf00      	nop
 8000682:	370c      	adds	r7, #12
 8000684:	46bd      	mov	sp, r7
 8000686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068a:	4770      	bx	lr
 800068c:	200002ec 	.word	0x200002ec

08000690 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b08a      	sub	sp, #40	@ 0x28
 8000694:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000696:	f107 0314 	add.w	r3, r7, #20
 800069a:	2200      	movs	r2, #0
 800069c:	601a      	str	r2, [r3, #0]
 800069e:	605a      	str	r2, [r3, #4]
 80006a0:	609a      	str	r2, [r3, #8]
 80006a2:	60da      	str	r2, [r3, #12]
 80006a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006a6:	4b2f      	ldr	r3, [pc, #188]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006aa:	4a2e      	ldr	r2, [pc, #184]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006ac:	f043 0304 	orr.w	r3, r3, #4
 80006b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006b2:	4b2c      	ldr	r3, [pc, #176]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006b6:	f003 0304 	and.w	r3, r3, #4
 80006ba:	613b      	str	r3, [r7, #16]
 80006bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80006be:	4b29      	ldr	r3, [pc, #164]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006c2:	4a28      	ldr	r2, [pc, #160]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006c4:	f043 0320 	orr.w	r3, r3, #32
 80006c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006ca:	4b26      	ldr	r3, [pc, #152]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006ce:	f003 0320 	and.w	r3, r3, #32
 80006d2:	60fb      	str	r3, [r7, #12]
 80006d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006d6:	4b23      	ldr	r3, [pc, #140]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006da:	4a22      	ldr	r2, [pc, #136]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006dc:	f043 0301 	orr.w	r3, r3, #1
 80006e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006e2:	4b20      	ldr	r3, [pc, #128]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006e6:	f003 0301 	and.w	r3, r3, #1
 80006ea:	60bb      	str	r3, [r7, #8]
 80006ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006f2:	4a1c      	ldr	r2, [pc, #112]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006f4:	f043 0302 	orr.w	r3, r3, #2
 80006f8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80006fa:	4b1a      	ldr	r3, [pc, #104]	@ (8000764 <MX_GPIO_Init+0xd4>)
 80006fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006fe:	f003 0302 	and.w	r3, r3, #2
 8000702:	607b      	str	r3, [r7, #4]
 8000704:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000706:	2200      	movs	r2, #0
 8000708:	2120      	movs	r1, #32
 800070a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800070e:	f000 fe7b 	bl	8001408 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000712:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000716:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000718:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800071c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071e:	2300      	movs	r3, #0
 8000720:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000722:	f107 0314 	add.w	r3, r7, #20
 8000726:	4619      	mov	r1, r3
 8000728:	480f      	ldr	r0, [pc, #60]	@ (8000768 <MX_GPIO_Init+0xd8>)
 800072a:	f000 fceb 	bl	8001104 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800072e:	2320      	movs	r3, #32
 8000730:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000732:	2301      	movs	r3, #1
 8000734:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000736:	2300      	movs	r3, #0
 8000738:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800073a:	2300      	movs	r3, #0
 800073c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800073e:	f107 0314 	add.w	r3, r7, #20
 8000742:	4619      	mov	r1, r3
 8000744:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000748:	f000 fcdc 	bl	8001104 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 800074c:	2200      	movs	r2, #0
 800074e:	2105      	movs	r1, #5
 8000750:	2028      	movs	r0, #40	@ 0x28
 8000752:	f000 fca2 	bl	800109a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000756:	2028      	movs	r0, #40	@ 0x28
 8000758:	f000 fcb9 	bl	80010ce <HAL_NVIC_EnableIRQ>

}
 800075c:	bf00      	nop
 800075e:	3728      	adds	r7, #40	@ 0x28
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	40021000 	.word	0x40021000
 8000768:	48000800 	.word	0x48000800

0800076c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800076c:	b480      	push	{r7}
 800076e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000770:	f3bf 8f4f 	dsb	sy
}
 8000774:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000776:	4b06      	ldr	r3, [pc, #24]	@ (8000790 <__NVIC_SystemReset+0x24>)
 8000778:	68db      	ldr	r3, [r3, #12]
 800077a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800077e:	4904      	ldr	r1, [pc, #16]	@ (8000790 <__NVIC_SystemReset+0x24>)
 8000780:	4b04      	ldr	r3, [pc, #16]	@ (8000794 <__NVIC_SystemReset+0x28>)
 8000782:	4313      	orrs	r3, r2
 8000784:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000786:	f3bf 8f4f 	dsb	sy
}
 800078a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800078c:	bf00      	nop
 800078e:	e7fd      	b.n	800078c <__NVIC_SystemReset+0x20>
 8000790:	e000ed00 	.word	0xe000ed00
 8000794:	05fa0004 	.word	0x05fa0004

08000798 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800079e:	f000 fb30 	bl	8000e02 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80007a2:	f000 f867 	bl	8000874 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80007a6:	f7ff ff73 	bl	8000690 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 80007aa:	f000 fa5d 	bl	8000c68 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */

	printf("\r\n ** INTRO_RTOS ** \r\n");
 80007ae:	4825      	ldr	r0, [pc, #148]	@ (8000844 <main+0xac>)
 80007b0:	f004 ff3a 	bl	8005628 <puts>

	
	TaskGT_queue = xQueueCreate(TaskGT_iter_max, sizeof(uint32_t));
 80007b4:	2200      	movs	r2, #0
 80007b6:	2104      	movs	r1, #4
 80007b8:	200f      	movs	r0, #15
 80007ba:	f002 fe91 	bl	80034e0 <xQueueGenericCreate>
 80007be:	4603      	mov	r3, r0
 80007c0:	4a21      	ldr	r2, [pc, #132]	@ (8000848 <main+0xb0>)
 80007c2:	6013      	str	r3, [r2, #0]

	if (TaskGT_queue == NULL) {
 80007c4:	4b20      	ldr	r3, [pc, #128]	@ (8000848 <main+0xb0>)
 80007c6:	681b      	ldr	r3, [r3, #0]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d107      	bne.n	80007dc <main+0x44>
		// Erreur : pas assez de m√©moire heap
		printf("Error creating Queue !\r\n");
 80007cc:	481f      	ldr	r0, [pc, #124]	@ (800084c <main+0xb4>)
 80007ce:	f004 ff2b 	bl	8005628 <puts>
		printf("Performing software reset...\r\n");
 80007d2:	481f      	ldr	r0, [pc, #124]	@ (8000850 <main+0xb8>)
 80007d4:	f004 ff28 	bl	8005628 <puts>
		NVIC_SystemReset();
 80007d8:	f7ff ffc8 	bl	800076c <__NVIC_SystemReset>
		printf("Error creating task \r\n");
		Error_Handler();
	}*/


	if( pdPASS != xTaskCreate(taskGive, "taskGive", 256, NULL, 1, NULL)){
 80007dc:	2300      	movs	r3, #0
 80007de:	9301      	str	r3, [sp, #4]
 80007e0:	2301      	movs	r3, #1
 80007e2:	9300      	str	r3, [sp, #0]
 80007e4:	2300      	movs	r3, #0
 80007e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80007ea:	491a      	ldr	r1, [pc, #104]	@ (8000854 <main+0xbc>)
 80007ec:	481a      	ldr	r0, [pc, #104]	@ (8000858 <main+0xc0>)
 80007ee:	f003 fa57 	bl	8003ca0 <xTaskCreate>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b01      	cmp	r3, #1
 80007f6:	d004      	beq.n	8000802 <main+0x6a>
		printf("error creating task Give \r\n");
 80007f8:	4818      	ldr	r0, [pc, #96]	@ (800085c <main+0xc4>)
 80007fa:	f004 ff15 	bl	8005628 <puts>
		Error_Handler();
 80007fe:	f000 f884 	bl	800090a <Error_Handler>
	}

	if( pdPASS != xTaskCreate(taskTake, "taskTake", 256, NULL, 2, &HandleTaskTake)){
 8000802:	4b17      	ldr	r3, [pc, #92]	@ (8000860 <main+0xc8>)
 8000804:	9301      	str	r3, [sp, #4]
 8000806:	2302      	movs	r3, #2
 8000808:	9300      	str	r3, [sp, #0]
 800080a:	2300      	movs	r3, #0
 800080c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000810:	4914      	ldr	r1, [pc, #80]	@ (8000864 <main+0xcc>)
 8000812:	4815      	ldr	r0, [pc, #84]	@ (8000868 <main+0xd0>)
 8000814:	f003 fa44 	bl	8003ca0 <xTaskCreate>
 8000818:	4603      	mov	r3, r0
 800081a:	2b01      	cmp	r3, #1
 800081c:	d004      	beq.n	8000828 <main+0x90>
		printf("error creating task Take \r\n");
 800081e:	4813      	ldr	r0, [pc, #76]	@ (800086c <main+0xd4>)
 8000820:	f004 ff02 	bl	8005628 <puts>
		Error_Handler();
 8000824:	f000 f871 	bl	800090a <Error_Handler>
	}

	Task_bug_mutex = xSemaphoreCreateMutex();
 8000828:	2001      	movs	r0, #1
 800082a:	f002 fecd 	bl	80035c8 <xQueueCreateMutex>
 800082e:	4603      	mov	r3, r0
 8000830:	4a0f      	ldr	r2, [pc, #60]	@ (8000870 <main+0xd8>)
 8000832:	6013      	str	r3, [r2, #0]
	/*ret = xTaskCreate(task_bug, "Tache 1", STACK_SIZE, (void *) TASK1_DELAY, TASK1_PRIORITY, NULL);
	configASSERT(pdPASS == ret);
	ret = xTaskCreate(task_bug, "Tache 2", STACK_SIZE, (void *) TASK2_DELAY, TASK2_PRIORITY, NULL);
	configASSERT(pdPASS == ret);*/

	vTaskStartScheduler();
 8000834:	f003 fba2 	bl	8003f7c <vTaskStartScheduler>

	/* USER CODE END 2 */

	/* Call init function for freertos objects (in cmsis_os2.c) */
	MX_FREERTOS_Init();
 8000838:	f7ff fef2 	bl	8000620 <MX_FREERTOS_Init>

	/* Start scheduler */
	osKernelStart();
 800083c:	f002 fcca 	bl	80031d4 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 8000840:	bf00      	nop
 8000842:	e7fd      	b.n	8000840 <main+0xa8>
 8000844:	08006348 	.word	0x08006348
 8000848:	200002e4 	.word	0x200002e4
 800084c:	08006360 	.word	0x08006360
 8000850:	08006378 	.word	0x08006378
 8000854:	08006398 	.word	0x08006398
 8000858:	08000b89 	.word	0x08000b89
 800085c:	080063a4 	.word	0x080063a4
 8000860:	200002f0 	.word	0x200002f0
 8000864:	080063c0 	.word	0x080063c0
 8000868:	08000bf5 	.word	0x08000bf5
 800086c:	080063cc 	.word	0x080063cc
 8000870:	200002e0 	.word	0x200002e0

08000874 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b094      	sub	sp, #80	@ 0x50
 8000878:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800087a:	f107 0318 	add.w	r3, r7, #24
 800087e:	2238      	movs	r2, #56	@ 0x38
 8000880:	2100      	movs	r1, #0
 8000882:	4618      	mov	r0, r3
 8000884:	f004 ffb0 	bl	80057e8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000888:	1d3b      	adds	r3, r7, #4
 800088a:	2200      	movs	r2, #0
 800088c:	601a      	str	r2, [r3, #0]
 800088e:	605a      	str	r2, [r3, #4]
 8000890:	609a      	str	r2, [r3, #8]
 8000892:	60da      	str	r2, [r3, #12]
 8000894:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000896:	2000      	movs	r0, #0
 8000898:	f000 fde6 	bl	8001468 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800089c:	2302      	movs	r3, #2
 800089e:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008a0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80008a4:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008a6:	2340      	movs	r3, #64	@ 0x40
 80008a8:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008aa:	2302      	movs	r3, #2
 80008ac:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008ae:	2302      	movs	r3, #2
 80008b0:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 80008b2:	2304      	movs	r3, #4
 80008b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 80008b6:	2355      	movs	r3, #85	@ 0x55
 80008b8:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008ba:	2302      	movs	r3, #2
 80008bc:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80008be:	2302      	movs	r3, #2
 80008c0:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80008c2:	2302      	movs	r3, #2
 80008c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008c6:	f107 0318 	add.w	r3, r7, #24
 80008ca:	4618      	mov	r0, r3
 80008cc:	f000 fe80 	bl	80015d0 <HAL_RCC_OscConfig>
 80008d0:	4603      	mov	r3, r0
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d001      	beq.n	80008da <SystemClock_Config+0x66>
	{
		Error_Handler();
 80008d6:	f000 f818 	bl	800090a <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008da:	230f      	movs	r3, #15
 80008dc:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008de:	2303      	movs	r3, #3
 80008e0:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008e2:	2300      	movs	r3, #0
 80008e4:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008e6:	2300      	movs	r3, #0
 80008e8:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008ea:	2300      	movs	r3, #0
 80008ec:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008ee:	1d3b      	adds	r3, r7, #4
 80008f0:	2104      	movs	r1, #4
 80008f2:	4618      	mov	r0, r3
 80008f4:	f001 f97e 	bl	8001bf4 <HAL_RCC_ClockConfig>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <SystemClock_Config+0x8e>
	{
		Error_Handler();
 80008fe:	f000 f804 	bl	800090a <Error_Handler>
	}
}
 8000902:	bf00      	nop
 8000904:	3750      	adds	r7, #80	@ 0x50
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}

0800090a <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800090a:	b480      	push	{r7}
 800090c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800090e:	b672      	cpsid	i
}
 8000910:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000912:	bf00      	nop
 8000914:	e7fd      	b.n	8000912 <Error_Handler+0x8>
	...

08000918 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b082      	sub	sp, #8
 800091c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800091e:	4b12      	ldr	r3, [pc, #72]	@ (8000968 <HAL_MspInit+0x50>)
 8000920:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000922:	4a11      	ldr	r2, [pc, #68]	@ (8000968 <HAL_MspInit+0x50>)
 8000924:	f043 0301 	orr.w	r3, r3, #1
 8000928:	6613      	str	r3, [r2, #96]	@ 0x60
 800092a:	4b0f      	ldr	r3, [pc, #60]	@ (8000968 <HAL_MspInit+0x50>)
 800092c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800092e:	f003 0301 	and.w	r3, r3, #1
 8000932:	607b      	str	r3, [r7, #4]
 8000934:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000936:	4b0c      	ldr	r3, [pc, #48]	@ (8000968 <HAL_MspInit+0x50>)
 8000938:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800093a:	4a0b      	ldr	r2, [pc, #44]	@ (8000968 <HAL_MspInit+0x50>)
 800093c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000940:	6593      	str	r3, [r2, #88]	@ 0x58
 8000942:	4b09      	ldr	r3, [pc, #36]	@ (8000968 <HAL_MspInit+0x50>)
 8000944:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000946:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800094a:	603b      	str	r3, [r7, #0]
 800094c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800094e:	2200      	movs	r2, #0
 8000950:	210f      	movs	r1, #15
 8000952:	f06f 0001 	mvn.w	r0, #1
 8000956:	f000 fba0 	bl	800109a <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800095a:	f000 fe29 	bl	80015b0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800095e:	bf00      	nop
 8000960:	3708      	adds	r7, #8
 8000962:	46bd      	mov	sp, r7
 8000964:	bd80      	pop	{r7, pc}
 8000966:	bf00      	nop
 8000968:	40021000 	.word	0x40021000

0800096c <__io_putchar>:
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
PUTCHAR_PROTOTYPE
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART2 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000974:	1d39      	adds	r1, r7, #4
 8000976:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800097a:	2201      	movs	r2, #1
 800097c:	4803      	ldr	r0, [pc, #12]	@ (800098c <__io_putchar+0x20>)
 800097e:	f001 fd95 	bl	80024ac <HAL_UART_Transmit>

	return ch;
 8000982:	687b      	ldr	r3, [r7, #4]
}
 8000984:	4618      	mov	r0, r3
 8000986:	3708      	adds	r7, #8
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	200002f4 	.word	0x200002f4

08000990 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000994:	bf00      	nop
 8000996:	e7fd      	b.n	8000994 <NMI_Handler+0x4>

08000998 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800099c:	bf00      	nop
 800099e:	e7fd      	b.n	800099c <HardFault_Handler+0x4>

080009a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009a4:	bf00      	nop
 80009a6:	e7fd      	b.n	80009a4 <MemManage_Handler+0x4>

080009a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009ac:	bf00      	nop
 80009ae:	e7fd      	b.n	80009ac <BusFault_Handler+0x4>

080009b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009b4:	bf00      	nop
 80009b6:	e7fd      	b.n	80009b4 <UsageFault_Handler+0x4>

080009b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009bc:	bf00      	nop
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr

080009c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009c6:	b580      	push	{r7, lr}
 80009c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009ca:	f000 fa6d 	bl	8000ea8 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80009ce:	f003 fedf 	bl	8004790 <xTaskGetSchedulerState>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b01      	cmp	r3, #1
 80009d6:	d001      	beq.n	80009dc <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80009d8:	f004 fabe 	bl	8004f58 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009dc:	bf00      	nop
 80009de:	bd80      	pop	{r7, pc}

080009e0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80009e4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80009e8:	f000 fd26 	bl	8001438 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80009ec:	bf00      	nop
 80009ee:	bd80      	pop	{r7, pc}

080009f0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b086      	sub	sp, #24
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	60f8      	str	r0, [r7, #12]
 80009f8:	60b9      	str	r1, [r7, #8]
 80009fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009fc:	2300      	movs	r3, #0
 80009fe:	617b      	str	r3, [r7, #20]
 8000a00:	e00a      	b.n	8000a18 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a02:	f3af 8000 	nop.w
 8000a06:	4601      	mov	r1, r0
 8000a08:	68bb      	ldr	r3, [r7, #8]
 8000a0a:	1c5a      	adds	r2, r3, #1
 8000a0c:	60ba      	str	r2, [r7, #8]
 8000a0e:	b2ca      	uxtb	r2, r1
 8000a10:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a12:	697b      	ldr	r3, [r7, #20]
 8000a14:	3301      	adds	r3, #1
 8000a16:	617b      	str	r3, [r7, #20]
 8000a18:	697a      	ldr	r2, [r7, #20]
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	429a      	cmp	r2, r3
 8000a1e:	dbf0      	blt.n	8000a02 <_read+0x12>
  }

  return len;
 8000a20:	687b      	ldr	r3, [r7, #4]
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	3718      	adds	r7, #24
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}

08000a2a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a2a:	b580      	push	{r7, lr}
 8000a2c:	b086      	sub	sp, #24
 8000a2e:	af00      	add	r7, sp, #0
 8000a30:	60f8      	str	r0, [r7, #12]
 8000a32:	60b9      	str	r1, [r7, #8]
 8000a34:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a36:	2300      	movs	r3, #0
 8000a38:	617b      	str	r3, [r7, #20]
 8000a3a:	e009      	b.n	8000a50 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a3c:	68bb      	ldr	r3, [r7, #8]
 8000a3e:	1c5a      	adds	r2, r3, #1
 8000a40:	60ba      	str	r2, [r7, #8]
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	4618      	mov	r0, r3
 8000a46:	f7ff ff91 	bl	800096c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a4a:	697b      	ldr	r3, [r7, #20]
 8000a4c:	3301      	adds	r3, #1
 8000a4e:	617b      	str	r3, [r7, #20]
 8000a50:	697a      	ldr	r2, [r7, #20]
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	429a      	cmp	r2, r3
 8000a56:	dbf1      	blt.n	8000a3c <_write+0x12>
  }
  return len;
 8000a58:	687b      	ldr	r3, [r7, #4]
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	3718      	adds	r7, #24
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}

08000a62 <_close>:

int _close(int file)
{
 8000a62:	b480      	push	{r7}
 8000a64:	b083      	sub	sp, #12
 8000a66:	af00      	add	r7, sp, #0
 8000a68:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a6a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a6e:	4618      	mov	r0, r3
 8000a70:	370c      	adds	r7, #12
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr

08000a7a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a7a:	b480      	push	{r7}
 8000a7c:	b083      	sub	sp, #12
 8000a7e:	af00      	add	r7, sp, #0
 8000a80:	6078      	str	r0, [r7, #4]
 8000a82:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a8a:	605a      	str	r2, [r3, #4]
  return 0;
 8000a8c:	2300      	movs	r3, #0
}
 8000a8e:	4618      	mov	r0, r3
 8000a90:	370c      	adds	r7, #12
 8000a92:	46bd      	mov	sp, r7
 8000a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a98:	4770      	bx	lr

08000a9a <_isatty>:

int _isatty(int file)
{
 8000a9a:	b480      	push	{r7}
 8000a9c:	b083      	sub	sp, #12
 8000a9e:	af00      	add	r7, sp, #0
 8000aa0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000aa2:	2301      	movs	r3, #1
}
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	370c      	adds	r7, #12
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aae:	4770      	bx	lr

08000ab0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b085      	sub	sp, #20
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	60f8      	str	r0, [r7, #12]
 8000ab8:	60b9      	str	r1, [r7, #8]
 8000aba:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000abc:	2300      	movs	r3, #0
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	3714      	adds	r7, #20
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr
	...

08000acc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b086      	sub	sp, #24
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ad4:	4a14      	ldr	r2, [pc, #80]	@ (8000b28 <_sbrk+0x5c>)
 8000ad6:	4b15      	ldr	r3, [pc, #84]	@ (8000b2c <_sbrk+0x60>)
 8000ad8:	1ad3      	subs	r3, r2, r3
 8000ada:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ae0:	4b13      	ldr	r3, [pc, #76]	@ (8000b30 <_sbrk+0x64>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d102      	bne.n	8000aee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ae8:	4b11      	ldr	r3, [pc, #68]	@ (8000b30 <_sbrk+0x64>)
 8000aea:	4a12      	ldr	r2, [pc, #72]	@ (8000b34 <_sbrk+0x68>)
 8000aec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000aee:	4b10      	ldr	r3, [pc, #64]	@ (8000b30 <_sbrk+0x64>)
 8000af0:	681a      	ldr	r2, [r3, #0]
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	4413      	add	r3, r2
 8000af6:	693a      	ldr	r2, [r7, #16]
 8000af8:	429a      	cmp	r2, r3
 8000afa:	d207      	bcs.n	8000b0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000afc:	f004 fec2 	bl	8005884 <__errno>
 8000b00:	4603      	mov	r3, r0
 8000b02:	220c      	movs	r2, #12
 8000b04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b06:	f04f 33ff 	mov.w	r3, #4294967295
 8000b0a:	e009      	b.n	8000b20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b0c:	4b08      	ldr	r3, [pc, #32]	@ (8000b30 <_sbrk+0x64>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b12:	4b07      	ldr	r3, [pc, #28]	@ (8000b30 <_sbrk+0x64>)
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	4413      	add	r3, r2
 8000b1a:	4a05      	ldr	r2, [pc, #20]	@ (8000b30 <_sbrk+0x64>)
 8000b1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b1e:	68fb      	ldr	r3, [r7, #12]
}
 8000b20:	4618      	mov	r0, r3
 8000b22:	3718      	adds	r7, #24
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	20008000 	.word	0x20008000
 8000b2c:	00000400 	.word	0x00000400
 8000b30:	200002e8 	.word	0x200002e8
 8000b34:	20005450 	.word	0x20005450

08000b38 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000b3c:	4b06      	ldr	r3, [pc, #24]	@ (8000b58 <SystemInit+0x20>)
 8000b3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b42:	4a05      	ldr	r2, [pc, #20]	@ (8000b58 <SystemInit+0x20>)
 8000b44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b4c:	bf00      	nop
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop
 8000b58:	e000ed00 	.word	0xe000ed00

08000b5c <__NVIC_SystemReset>:
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8000b60:	f3bf 8f4f 	dsb	sy
}
 8000b64:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000b66:	4b06      	ldr	r3, [pc, #24]	@ (8000b80 <__NVIC_SystemReset+0x24>)
 8000b68:	68db      	ldr	r3, [r3, #12]
 8000b6a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000b6e:	4904      	ldr	r1, [pc, #16]	@ (8000b80 <__NVIC_SystemReset+0x24>)
 8000b70:	4b04      	ldr	r3, [pc, #16]	@ (8000b84 <__NVIC_SystemReset+0x28>)
 8000b72:	4313      	orrs	r3, r2
 8000b74:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000b76:	f3bf 8f4f 	dsb	sy
}
 8000b7a:	bf00      	nop
    __NOP();
 8000b7c:	bf00      	nop
 8000b7e:	e7fd      	b.n	8000b7c <__NVIC_SystemReset+0x20>
 8000b80:	e000ed00 	.word	0xe000ed00
 8000b84:	05fa0004 	.word	0x05fa0004

08000b88 <taskGive>:
//SemaphoreHandle_t sem_task;
//sem_task = xSemaphoreCreateBinary();
TaskHandle_t HandleTaskTake;

void taskGive(void * unused)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b084      	sub	sp, #16
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
	uint32_t taskGive_delay = DELAY_100MS;
 8000b90:	2364      	movs	r3, #100	@ 0x64
 8000b92:	60fb      	str	r3, [r7, #12]
	uint32_t CurrentTime;
	for(;;)
	{
		printf("TaskGive: I'm going to give a semaphore \r\n");
 8000b94:	4812      	ldr	r0, [pc, #72]	@ (8000be0 <taskGive+0x58>)
 8000b96:	f004 fd47 	bl	8005628 <puts>
		//xSemaphoreGive(sem_task);
		xTaskNotifyGive(HandleTaskTake);
 8000b9a:	4b12      	ldr	r3, [pc, #72]	@ (8000be4 <taskGive+0x5c>)
 8000b9c:	6818      	ldr	r0, [r3, #0]
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	2202      	movs	r2, #2
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	f003 fee2 	bl	800496c <xTaskGenericNotify>
		printf("TaskGive: I gave semaphore \r\n");
 8000ba8:	480f      	ldr	r0, [pc, #60]	@ (8000be8 <taskGive+0x60>)
 8000baa:	f004 fd3d 	bl	8005628 <puts>

		CurrentTime= HAL_GetTick();
 8000bae:	f000 f98d 	bl	8000ecc <HAL_GetTick>
 8000bb2:	4603      	mov	r3, r0
 8000bb4:	60bb      	str	r3, [r7, #8]
		if (xQueueSend(TaskGT_queue, &CurrentTime, 0) != pdPASS)
 8000bb6:	4b0d      	ldr	r3, [pc, #52]	@ (8000bec <taskGive+0x64>)
 8000bb8:	6818      	ldr	r0, [r3, #0]
 8000bba:	f107 0108 	add.w	r1, r7, #8
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	f002 fd19 	bl	80035f8 <xQueueGenericSend>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b01      	cmp	r3, #1
 8000bca:	d002      	beq.n	8000bd2 <taskGive+0x4a>
			printf("Queue full !\r\n");
 8000bcc:	4808      	ldr	r0, [pc, #32]	@ (8000bf0 <taskGive+0x68>)
 8000bce:	f004 fd2b 	bl	8005628 <puts>

		vTaskDelay(taskGive_delay);
 8000bd2:	68f8      	ldr	r0, [r7, #12]
 8000bd4:	f003 f99c 	bl	8003f10 <vTaskDelay>
		taskGive_delay+=DELAY_100MS;
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	3364      	adds	r3, #100	@ 0x64
 8000bdc:	60fb      	str	r3, [r7, #12]
		printf("TaskGive: I'm going to give a semaphore \r\n");
 8000bde:	e7d9      	b.n	8000b94 <taskGive+0xc>
 8000be0:	080063e8 	.word	0x080063e8
 8000be4:	200002f0 	.word	0x200002f0
 8000be8:	08006414 	.word	0x08006414
 8000bec:	200002e4 	.word	0x200002e4
 8000bf0:	08006434 	.word	0x08006434

08000bf4 <taskTake>:
	}
}

void taskTake(void * unused)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b084      	sub	sp, #16
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
	uint32_t ReceivedTick;
	for(;;)
	{
		printf("TaskTake: I'm going to take a semaphore \r\n");
 8000bfc:	4814      	ldr	r0, [pc, #80]	@ (8000c50 <taskTake+0x5c>)
 8000bfe:	f004 fd13 	bl	8005628 <puts>
		uint32_t status = ulTaskNotifyTake(pdTRUE, DELAY_1S);
 8000c02:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000c06:	2001      	movs	r0, #1
 8000c08:	f003 fe68 	bl	80048dc <ulTaskNotifyTake>
 8000c0c:	60f8      	str	r0, [r7, #12]
		if (xQueueReceive(TaskGT_queue, &ReceivedTick, portMAX_DELAY) == pdTRUE)
 8000c0e:	4b11      	ldr	r3, [pc, #68]	@ (8000c54 <taskTake+0x60>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	f107 0108 	add.w	r1, r7, #8
 8000c16:	f04f 32ff 	mov.w	r2, #4294967295
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f002 fdee 	bl	80037fc <xQueueReceive>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b01      	cmp	r3, #1
 8000c24:	d104      	bne.n	8000c30 <taskTake+0x3c>
		{
			printf("Current tick received : %lu\r\n", ReceivedTick);
 8000c26:	68bb      	ldr	r3, [r7, #8]
 8000c28:	4619      	mov	r1, r3
 8000c2a:	480b      	ldr	r0, [pc, #44]	@ (8000c58 <taskTake+0x64>)
 8000c2c:	f004 fc94 	bl	8005558 <iprintf>
		}
		//if (xSemaphoreTake(sem_task, pdMS_TO_TICKS(1000)) == pdTRUE)
		if (status > 0)
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d003      	beq.n	8000c3e <taskTake+0x4a>
		{
			printf("TaskTake: I took semaphore \r\n");
 8000c36:	4809      	ldr	r0, [pc, #36]	@ (8000c5c <taskTake+0x68>)
 8000c38:	f004 fcf6 	bl	8005628 <puts>
 8000c3c:	e7de      	b.n	8000bfc <taskTake+0x8>
		}
		else
		{
			printf("TaskTake ERROR: semaphore NOT received within 1s!\r\n");
 8000c3e:	4808      	ldr	r0, [pc, #32]	@ (8000c60 <taskTake+0x6c>)
 8000c40:	f004 fcf2 	bl	8005628 <puts>
			printf("TaskTake: Performing software reset...\r\n");
 8000c44:	4807      	ldr	r0, [pc, #28]	@ (8000c64 <taskTake+0x70>)
 8000c46:	f004 fcef 	bl	8005628 <puts>
			NVIC_SystemReset();
 8000c4a:	f7ff ff87 	bl	8000b5c <__NVIC_SystemReset>
 8000c4e:	bf00      	nop
 8000c50:	08006444 	.word	0x08006444
 8000c54:	200002e4 	.word	0x200002e4
 8000c58:	08006470 	.word	0x08006470
 8000c5c:	08006490 	.word	0x08006490
 8000c60:	080064b0 	.word	0x080064b0
 8000c64:	080064e4 	.word	0x080064e4

08000c68 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c6c:	4b22      	ldr	r3, [pc, #136]	@ (8000cf8 <MX_USART2_UART_Init+0x90>)
 8000c6e:	4a23      	ldr	r2, [pc, #140]	@ (8000cfc <MX_USART2_UART_Init+0x94>)
 8000c70:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c72:	4b21      	ldr	r3, [pc, #132]	@ (8000cf8 <MX_USART2_UART_Init+0x90>)
 8000c74:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c78:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c7a:	4b1f      	ldr	r3, [pc, #124]	@ (8000cf8 <MX_USART2_UART_Init+0x90>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c80:	4b1d      	ldr	r3, [pc, #116]	@ (8000cf8 <MX_USART2_UART_Init+0x90>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c86:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf8 <MX_USART2_UART_Init+0x90>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000cf8 <MX_USART2_UART_Init+0x90>)
 8000c8e:	220c      	movs	r2, #12
 8000c90:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c92:	4b19      	ldr	r3, [pc, #100]	@ (8000cf8 <MX_USART2_UART_Init+0x90>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c98:	4b17      	ldr	r3, [pc, #92]	@ (8000cf8 <MX_USART2_UART_Init+0x90>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c9e:	4b16      	ldr	r3, [pc, #88]	@ (8000cf8 <MX_USART2_UART_Init+0x90>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ca4:	4b14      	ldr	r3, [pc, #80]	@ (8000cf8 <MX_USART2_UART_Init+0x90>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000caa:	4b13      	ldr	r3, [pc, #76]	@ (8000cf8 <MX_USART2_UART_Init+0x90>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000cb0:	4811      	ldr	r0, [pc, #68]	@ (8000cf8 <MX_USART2_UART_Init+0x90>)
 8000cb2:	f001 fbab 	bl	800240c <HAL_UART_Init>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d001      	beq.n	8000cc0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000cbc:	f7ff fe25 	bl	800090a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	480d      	ldr	r0, [pc, #52]	@ (8000cf8 <MX_USART2_UART_Init+0x90>)
 8000cc4:	f002 f9a4 	bl	8003010 <HAL_UARTEx_SetTxFifoThreshold>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000cce:	f7ff fe1c 	bl	800090a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	4808      	ldr	r0, [pc, #32]	@ (8000cf8 <MX_USART2_UART_Init+0x90>)
 8000cd6:	f002 f9d9 	bl	800308c <HAL_UARTEx_SetRxFifoThreshold>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000ce0:	f7ff fe13 	bl	800090a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000ce4:	4804      	ldr	r0, [pc, #16]	@ (8000cf8 <MX_USART2_UART_Init+0x90>)
 8000ce6:	f002 f95a 	bl	8002f9e <HAL_UARTEx_DisableFifoMode>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d001      	beq.n	8000cf4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000cf0:	f7ff fe0b 	bl	800090a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000cf4:	bf00      	nop
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	200002f4 	.word	0x200002f4
 8000cfc:	40004400 	.word	0x40004400

08000d00 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b09a      	sub	sp, #104	@ 0x68
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d08:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	601a      	str	r2, [r3, #0]
 8000d10:	605a      	str	r2, [r3, #4]
 8000d12:	609a      	str	r2, [r3, #8]
 8000d14:	60da      	str	r2, [r3, #12]
 8000d16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d18:	f107 0310 	add.w	r3, r7, #16
 8000d1c:	2244      	movs	r2, #68	@ 0x44
 8000d1e:	2100      	movs	r1, #0
 8000d20:	4618      	mov	r0, r3
 8000d22:	f004 fd61 	bl	80057e8 <memset>
  if(uartHandle->Instance==USART2)
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	4a1f      	ldr	r2, [pc, #124]	@ (8000da8 <HAL_UART_MspInit+0xa8>)
 8000d2c:	4293      	cmp	r3, r2
 8000d2e:	d136      	bne.n	8000d9e <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000d30:	2302      	movs	r3, #2
 8000d32:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000d34:	2300      	movs	r3, #0
 8000d36:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d38:	f107 0310 	add.w	r3, r7, #16
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	f001 f975 	bl	800202c <HAL_RCCEx_PeriphCLKConfig>
 8000d42:	4603      	mov	r3, r0
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d001      	beq.n	8000d4c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000d48:	f7ff fddf 	bl	800090a <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d4c:	4b17      	ldr	r3, [pc, #92]	@ (8000dac <HAL_UART_MspInit+0xac>)
 8000d4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d50:	4a16      	ldr	r2, [pc, #88]	@ (8000dac <HAL_UART_MspInit+0xac>)
 8000d52:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d56:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d58:	4b14      	ldr	r3, [pc, #80]	@ (8000dac <HAL_UART_MspInit+0xac>)
 8000d5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d60:	60fb      	str	r3, [r7, #12]
 8000d62:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d64:	4b11      	ldr	r3, [pc, #68]	@ (8000dac <HAL_UART_MspInit+0xac>)
 8000d66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d68:	4a10      	ldr	r2, [pc, #64]	@ (8000dac <HAL_UART_MspInit+0xac>)
 8000d6a:	f043 0301 	orr.w	r3, r3, #1
 8000d6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d70:	4b0e      	ldr	r3, [pc, #56]	@ (8000dac <HAL_UART_MspInit+0xac>)
 8000d72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d74:	f003 0301 	and.w	r3, r3, #1
 8000d78:	60bb      	str	r3, [r7, #8]
 8000d7a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000d7c:	230c      	movs	r3, #12
 8000d7e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d80:	2302      	movs	r3, #2
 8000d82:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d84:	2300      	movs	r3, #0
 8000d86:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d8c:	2307      	movs	r3, #7
 8000d8e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d90:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000d94:	4619      	mov	r1, r3
 8000d96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d9a:	f000 f9b3 	bl	8001104 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000d9e:	bf00      	nop
 8000da0:	3768      	adds	r7, #104	@ 0x68
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	40004400 	.word	0x40004400
 8000dac:	40021000 	.word	0x40021000

08000db0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000db0:	480d      	ldr	r0, [pc, #52]	@ (8000de8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000db2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000db4:	f7ff fec0 	bl	8000b38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000db8:	480c      	ldr	r0, [pc, #48]	@ (8000dec <LoopForever+0x6>)
  ldr r1, =_edata
 8000dba:	490d      	ldr	r1, [pc, #52]	@ (8000df0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000dbc:	4a0d      	ldr	r2, [pc, #52]	@ (8000df4 <LoopForever+0xe>)
  movs r3, #0
 8000dbe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000dc0:	e002      	b.n	8000dc8 <LoopCopyDataInit>

08000dc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dc6:	3304      	adds	r3, #4

08000dc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dcc:	d3f9      	bcc.n	8000dc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dce:	4a0a      	ldr	r2, [pc, #40]	@ (8000df8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000dd0:	4c0a      	ldr	r4, [pc, #40]	@ (8000dfc <LoopForever+0x16>)
  movs r3, #0
 8000dd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dd4:	e001      	b.n	8000dda <LoopFillZerobss>

08000dd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dd8:	3204      	adds	r2, #4

08000dda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ddc:	d3fb      	bcc.n	8000dd6 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000dde:	f004 fd57 	bl	8005890 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000de2:	f7ff fcd9 	bl	8000798 <main>

08000de6 <LoopForever>:

LoopForever:
    b LoopForever
 8000de6:	e7fe      	b.n	8000de6 <LoopForever>
  ldr   r0, =_estack
 8000de8:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000dec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000df0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000df4:	08006620 	.word	0x08006620
  ldr r2, =_sbss
 8000df8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000dfc:	2000544c 	.word	0x2000544c

08000e00 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000e00:	e7fe      	b.n	8000e00 <ADC1_2_IRQHandler>

08000e02 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e02:	b580      	push	{r7, lr}
 8000e04:	b082      	sub	sp, #8
 8000e06:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e0c:	2003      	movs	r0, #3
 8000e0e:	f000 f939 	bl	8001084 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e12:	200f      	movs	r0, #15
 8000e14:	f000 f80e 	bl	8000e34 <HAL_InitTick>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d002      	beq.n	8000e24 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000e1e:	2301      	movs	r3, #1
 8000e20:	71fb      	strb	r3, [r7, #7]
 8000e22:	e001      	b.n	8000e28 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e24:	f7ff fd78 	bl	8000918 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e28:	79fb      	ldrb	r3, [r7, #7]

}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	3708      	adds	r7, #8
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
	...

08000e34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b084      	sub	sp, #16
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000e40:	4b16      	ldr	r3, [pc, #88]	@ (8000e9c <HAL_InitTick+0x68>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d022      	beq.n	8000e8e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000e48:	4b15      	ldr	r3, [pc, #84]	@ (8000ea0 <HAL_InitTick+0x6c>)
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	4b13      	ldr	r3, [pc, #76]	@ (8000e9c <HAL_InitTick+0x68>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000e54:	fbb1 f3f3 	udiv	r3, r1, r3
 8000e58:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f000 f944 	bl	80010ea <HAL_SYSTICK_Config>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d10f      	bne.n	8000e88 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	2b0f      	cmp	r3, #15
 8000e6c:	d809      	bhi.n	8000e82 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e6e:	2200      	movs	r2, #0
 8000e70:	6879      	ldr	r1, [r7, #4]
 8000e72:	f04f 30ff 	mov.w	r0, #4294967295
 8000e76:	f000 f910 	bl	800109a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e7a:	4a0a      	ldr	r2, [pc, #40]	@ (8000ea4 <HAL_InitTick+0x70>)
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	6013      	str	r3, [r2, #0]
 8000e80:	e007      	b.n	8000e92 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000e82:	2301      	movs	r3, #1
 8000e84:	73fb      	strb	r3, [r7, #15]
 8000e86:	e004      	b.n	8000e92 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e88:	2301      	movs	r3, #1
 8000e8a:	73fb      	strb	r3, [r7, #15]
 8000e8c:	e001      	b.n	8000e92 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e92:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e94:	4618      	mov	r0, r3
 8000e96:	3710      	adds	r7, #16
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	20000008 	.word	0x20000008
 8000ea0:	20000000 	.word	0x20000000
 8000ea4:	20000004 	.word	0x20000004

08000ea8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000eac:	4b05      	ldr	r3, [pc, #20]	@ (8000ec4 <HAL_IncTick+0x1c>)
 8000eae:	681a      	ldr	r2, [r3, #0]
 8000eb0:	4b05      	ldr	r3, [pc, #20]	@ (8000ec8 <HAL_IncTick+0x20>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4413      	add	r3, r2
 8000eb6:	4a03      	ldr	r2, [pc, #12]	@ (8000ec4 <HAL_IncTick+0x1c>)
 8000eb8:	6013      	str	r3, [r2, #0]
}
 8000eba:	bf00      	nop
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	20000388 	.word	0x20000388
 8000ec8:	20000008 	.word	0x20000008

08000ecc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  return uwTick;
 8000ed0:	4b03      	ldr	r3, [pc, #12]	@ (8000ee0 <HAL_GetTick+0x14>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
}
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop
 8000ee0:	20000388 	.word	0x20000388

08000ee4 <__NVIC_SetPriorityGrouping>:
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b085      	sub	sp, #20
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	f003 0307 	and.w	r3, r3, #7
 8000ef2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8000f28 <__NVIC_SetPriorityGrouping+0x44>)
 8000ef6:	68db      	ldr	r3, [r3, #12]
 8000ef8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000efa:	68ba      	ldr	r2, [r7, #8]
 8000efc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f00:	4013      	ands	r3, r2
 8000f02:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f08:	68bb      	ldr	r3, [r7, #8]
 8000f0a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f0c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f14:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f16:	4a04      	ldr	r2, [pc, #16]	@ (8000f28 <__NVIC_SetPriorityGrouping+0x44>)
 8000f18:	68bb      	ldr	r3, [r7, #8]
 8000f1a:	60d3      	str	r3, [r2, #12]
}
 8000f1c:	bf00      	nop
 8000f1e:	3714      	adds	r7, #20
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr
 8000f28:	e000ed00 	.word	0xe000ed00

08000f2c <__NVIC_GetPriorityGrouping>:
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f30:	4b04      	ldr	r3, [pc, #16]	@ (8000f44 <__NVIC_GetPriorityGrouping+0x18>)
 8000f32:	68db      	ldr	r3, [r3, #12]
 8000f34:	0a1b      	lsrs	r3, r3, #8
 8000f36:	f003 0307 	and.w	r3, r3, #7
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr
 8000f44:	e000ed00 	.word	0xe000ed00

08000f48 <__NVIC_EnableIRQ>:
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b083      	sub	sp, #12
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	db0b      	blt.n	8000f72 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f5a:	79fb      	ldrb	r3, [r7, #7]
 8000f5c:	f003 021f 	and.w	r2, r3, #31
 8000f60:	4907      	ldr	r1, [pc, #28]	@ (8000f80 <__NVIC_EnableIRQ+0x38>)
 8000f62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f66:	095b      	lsrs	r3, r3, #5
 8000f68:	2001      	movs	r0, #1
 8000f6a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000f72:	bf00      	nop
 8000f74:	370c      	adds	r7, #12
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr
 8000f7e:	bf00      	nop
 8000f80:	e000e100 	.word	0xe000e100

08000f84 <__NVIC_SetPriority>:
{
 8000f84:	b480      	push	{r7}
 8000f86:	b083      	sub	sp, #12
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	6039      	str	r1, [r7, #0]
 8000f8e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	db0a      	blt.n	8000fae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	b2da      	uxtb	r2, r3
 8000f9c:	490c      	ldr	r1, [pc, #48]	@ (8000fd0 <__NVIC_SetPriority+0x4c>)
 8000f9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa2:	0112      	lsls	r2, r2, #4
 8000fa4:	b2d2      	uxtb	r2, r2
 8000fa6:	440b      	add	r3, r1
 8000fa8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8000fac:	e00a      	b.n	8000fc4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	b2da      	uxtb	r2, r3
 8000fb2:	4908      	ldr	r1, [pc, #32]	@ (8000fd4 <__NVIC_SetPriority+0x50>)
 8000fb4:	79fb      	ldrb	r3, [r7, #7]
 8000fb6:	f003 030f 	and.w	r3, r3, #15
 8000fba:	3b04      	subs	r3, #4
 8000fbc:	0112      	lsls	r2, r2, #4
 8000fbe:	b2d2      	uxtb	r2, r2
 8000fc0:	440b      	add	r3, r1
 8000fc2:	761a      	strb	r2, [r3, #24]
}
 8000fc4:	bf00      	nop
 8000fc6:	370c      	adds	r7, #12
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr
 8000fd0:	e000e100 	.word	0xe000e100
 8000fd4:	e000ed00 	.word	0xe000ed00

08000fd8 <NVIC_EncodePriority>:
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b089      	sub	sp, #36	@ 0x24
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	60f8      	str	r0, [r7, #12]
 8000fe0:	60b9      	str	r1, [r7, #8]
 8000fe2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	f003 0307 	and.w	r3, r3, #7
 8000fea:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fec:	69fb      	ldr	r3, [r7, #28]
 8000fee:	f1c3 0307 	rsb	r3, r3, #7
 8000ff2:	2b04      	cmp	r3, #4
 8000ff4:	bf28      	it	cs
 8000ff6:	2304      	movcs	r3, #4
 8000ff8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	3304      	adds	r3, #4
 8000ffe:	2b06      	cmp	r3, #6
 8001000:	d902      	bls.n	8001008 <NVIC_EncodePriority+0x30>
 8001002:	69fb      	ldr	r3, [r7, #28]
 8001004:	3b03      	subs	r3, #3
 8001006:	e000      	b.n	800100a <NVIC_EncodePriority+0x32>
 8001008:	2300      	movs	r3, #0
 800100a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800100c:	f04f 32ff 	mov.w	r2, #4294967295
 8001010:	69bb      	ldr	r3, [r7, #24]
 8001012:	fa02 f303 	lsl.w	r3, r2, r3
 8001016:	43da      	mvns	r2, r3
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	401a      	ands	r2, r3
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001020:	f04f 31ff 	mov.w	r1, #4294967295
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	fa01 f303 	lsl.w	r3, r1, r3
 800102a:	43d9      	mvns	r1, r3
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001030:	4313      	orrs	r3, r2
}
 8001032:	4618      	mov	r0, r3
 8001034:	3724      	adds	r7, #36	@ 0x24
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
	...

08001040 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	3b01      	subs	r3, #1
 800104c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001050:	d301      	bcc.n	8001056 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001052:	2301      	movs	r3, #1
 8001054:	e00f      	b.n	8001076 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001056:	4a0a      	ldr	r2, [pc, #40]	@ (8001080 <SysTick_Config+0x40>)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	3b01      	subs	r3, #1
 800105c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800105e:	210f      	movs	r1, #15
 8001060:	f04f 30ff 	mov.w	r0, #4294967295
 8001064:	f7ff ff8e 	bl	8000f84 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001068:	4b05      	ldr	r3, [pc, #20]	@ (8001080 <SysTick_Config+0x40>)
 800106a:	2200      	movs	r2, #0
 800106c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800106e:	4b04      	ldr	r3, [pc, #16]	@ (8001080 <SysTick_Config+0x40>)
 8001070:	2207      	movs	r2, #7
 8001072:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001074:	2300      	movs	r3, #0
}
 8001076:	4618      	mov	r0, r3
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	e000e010 	.word	0xe000e010

08001084 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800108c:	6878      	ldr	r0, [r7, #4]
 800108e:	f7ff ff29 	bl	8000ee4 <__NVIC_SetPriorityGrouping>
}
 8001092:	bf00      	nop
 8001094:	3708      	adds	r7, #8
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}

0800109a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800109a:	b580      	push	{r7, lr}
 800109c:	b086      	sub	sp, #24
 800109e:	af00      	add	r7, sp, #0
 80010a0:	4603      	mov	r3, r0
 80010a2:	60b9      	str	r1, [r7, #8]
 80010a4:	607a      	str	r2, [r7, #4]
 80010a6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80010a8:	f7ff ff40 	bl	8000f2c <__NVIC_GetPriorityGrouping>
 80010ac:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010ae:	687a      	ldr	r2, [r7, #4]
 80010b0:	68b9      	ldr	r1, [r7, #8]
 80010b2:	6978      	ldr	r0, [r7, #20]
 80010b4:	f7ff ff90 	bl	8000fd8 <NVIC_EncodePriority>
 80010b8:	4602      	mov	r2, r0
 80010ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010be:	4611      	mov	r1, r2
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff ff5f 	bl	8000f84 <__NVIC_SetPriority>
}
 80010c6:	bf00      	nop
 80010c8:	3718      	adds	r7, #24
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}

080010ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010ce:	b580      	push	{r7, lr}
 80010d0:	b082      	sub	sp, #8
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	4603      	mov	r3, r0
 80010d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff ff33 	bl	8000f48 <__NVIC_EnableIRQ>
}
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f7ff ffa4 	bl	8001040 <SysTick_Config>
 80010f8:	4603      	mov	r3, r0
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
	...

08001104 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001104:	b480      	push	{r7}
 8001106:	b087      	sub	sp, #28
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
 800110c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800110e:	2300      	movs	r3, #0
 8001110:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001112:	e15a      	b.n	80013ca <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	2101      	movs	r1, #1
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	fa01 f303 	lsl.w	r3, r1, r3
 8001120:	4013      	ands	r3, r2
 8001122:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	2b00      	cmp	r3, #0
 8001128:	f000 814c 	beq.w	80013c4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	f003 0303 	and.w	r3, r3, #3
 8001134:	2b01      	cmp	r3, #1
 8001136:	d005      	beq.n	8001144 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001140:	2b02      	cmp	r3, #2
 8001142:	d130      	bne.n	80011a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	689b      	ldr	r3, [r3, #8]
 8001148:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	2203      	movs	r2, #3
 8001150:	fa02 f303 	lsl.w	r3, r2, r3
 8001154:	43db      	mvns	r3, r3
 8001156:	693a      	ldr	r2, [r7, #16]
 8001158:	4013      	ands	r3, r2
 800115a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	68da      	ldr	r2, [r3, #12]
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	fa02 f303 	lsl.w	r3, r2, r3
 8001168:	693a      	ldr	r2, [r7, #16]
 800116a:	4313      	orrs	r3, r2
 800116c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	693a      	ldr	r2, [r7, #16]
 8001172:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800117a:	2201      	movs	r2, #1
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	fa02 f303 	lsl.w	r3, r2, r3
 8001182:	43db      	mvns	r3, r3
 8001184:	693a      	ldr	r2, [r7, #16]
 8001186:	4013      	ands	r3, r2
 8001188:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	091b      	lsrs	r3, r3, #4
 8001190:	f003 0201 	and.w	r2, r3, #1
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	fa02 f303 	lsl.w	r3, r2, r3
 800119a:	693a      	ldr	r2, [r7, #16]
 800119c:	4313      	orrs	r3, r2
 800119e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	693a      	ldr	r2, [r7, #16]
 80011a4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	f003 0303 	and.w	r3, r3, #3
 80011ae:	2b03      	cmp	r3, #3
 80011b0:	d017      	beq.n	80011e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	68db      	ldr	r3, [r3, #12]
 80011b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	2203      	movs	r2, #3
 80011be:	fa02 f303 	lsl.w	r3, r2, r3
 80011c2:	43db      	mvns	r3, r3
 80011c4:	693a      	ldr	r2, [r7, #16]
 80011c6:	4013      	ands	r3, r2
 80011c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	689a      	ldr	r2, [r3, #8]
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	fa02 f303 	lsl.w	r3, r2, r3
 80011d6:	693a      	ldr	r2, [r7, #16]
 80011d8:	4313      	orrs	r3, r2
 80011da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	693a      	ldr	r2, [r7, #16]
 80011e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	f003 0303 	and.w	r3, r3, #3
 80011ea:	2b02      	cmp	r3, #2
 80011ec:	d123      	bne.n	8001236 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	08da      	lsrs	r2, r3, #3
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	3208      	adds	r2, #8
 80011f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	f003 0307 	and.w	r3, r3, #7
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	220f      	movs	r2, #15
 8001206:	fa02 f303 	lsl.w	r3, r2, r3
 800120a:	43db      	mvns	r3, r3
 800120c:	693a      	ldr	r2, [r7, #16]
 800120e:	4013      	ands	r3, r2
 8001210:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	691a      	ldr	r2, [r3, #16]
 8001216:	697b      	ldr	r3, [r7, #20]
 8001218:	f003 0307 	and.w	r3, r3, #7
 800121c:	009b      	lsls	r3, r3, #2
 800121e:	fa02 f303 	lsl.w	r3, r2, r3
 8001222:	693a      	ldr	r2, [r7, #16]
 8001224:	4313      	orrs	r3, r2
 8001226:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	08da      	lsrs	r2, r3, #3
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	3208      	adds	r2, #8
 8001230:	6939      	ldr	r1, [r7, #16]
 8001232:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	2203      	movs	r2, #3
 8001242:	fa02 f303 	lsl.w	r3, r2, r3
 8001246:	43db      	mvns	r3, r3
 8001248:	693a      	ldr	r2, [r7, #16]
 800124a:	4013      	ands	r3, r2
 800124c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	f003 0203 	and.w	r2, r3, #3
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	005b      	lsls	r3, r3, #1
 800125a:	fa02 f303 	lsl.w	r3, r2, r3
 800125e:	693a      	ldr	r2, [r7, #16]
 8001260:	4313      	orrs	r3, r2
 8001262:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	693a      	ldr	r2, [r7, #16]
 8001268:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001272:	2b00      	cmp	r3, #0
 8001274:	f000 80a6 	beq.w	80013c4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001278:	4b5b      	ldr	r3, [pc, #364]	@ (80013e8 <HAL_GPIO_Init+0x2e4>)
 800127a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800127c:	4a5a      	ldr	r2, [pc, #360]	@ (80013e8 <HAL_GPIO_Init+0x2e4>)
 800127e:	f043 0301 	orr.w	r3, r3, #1
 8001282:	6613      	str	r3, [r2, #96]	@ 0x60
 8001284:	4b58      	ldr	r3, [pc, #352]	@ (80013e8 <HAL_GPIO_Init+0x2e4>)
 8001286:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001288:	f003 0301 	and.w	r3, r3, #1
 800128c:	60bb      	str	r3, [r7, #8]
 800128e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001290:	4a56      	ldr	r2, [pc, #344]	@ (80013ec <HAL_GPIO_Init+0x2e8>)
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	089b      	lsrs	r3, r3, #2
 8001296:	3302      	adds	r3, #2
 8001298:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800129c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	f003 0303 	and.w	r3, r3, #3
 80012a4:	009b      	lsls	r3, r3, #2
 80012a6:	220f      	movs	r2, #15
 80012a8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ac:	43db      	mvns	r3, r3
 80012ae:	693a      	ldr	r2, [r7, #16]
 80012b0:	4013      	ands	r3, r2
 80012b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80012ba:	d01f      	beq.n	80012fc <HAL_GPIO_Init+0x1f8>
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	4a4c      	ldr	r2, [pc, #304]	@ (80013f0 <HAL_GPIO_Init+0x2ec>)
 80012c0:	4293      	cmp	r3, r2
 80012c2:	d019      	beq.n	80012f8 <HAL_GPIO_Init+0x1f4>
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	4a4b      	ldr	r2, [pc, #300]	@ (80013f4 <HAL_GPIO_Init+0x2f0>)
 80012c8:	4293      	cmp	r3, r2
 80012ca:	d013      	beq.n	80012f4 <HAL_GPIO_Init+0x1f0>
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	4a4a      	ldr	r2, [pc, #296]	@ (80013f8 <HAL_GPIO_Init+0x2f4>)
 80012d0:	4293      	cmp	r3, r2
 80012d2:	d00d      	beq.n	80012f0 <HAL_GPIO_Init+0x1ec>
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	4a49      	ldr	r2, [pc, #292]	@ (80013fc <HAL_GPIO_Init+0x2f8>)
 80012d8:	4293      	cmp	r3, r2
 80012da:	d007      	beq.n	80012ec <HAL_GPIO_Init+0x1e8>
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	4a48      	ldr	r2, [pc, #288]	@ (8001400 <HAL_GPIO_Init+0x2fc>)
 80012e0:	4293      	cmp	r3, r2
 80012e2:	d101      	bne.n	80012e8 <HAL_GPIO_Init+0x1e4>
 80012e4:	2305      	movs	r3, #5
 80012e6:	e00a      	b.n	80012fe <HAL_GPIO_Init+0x1fa>
 80012e8:	2306      	movs	r3, #6
 80012ea:	e008      	b.n	80012fe <HAL_GPIO_Init+0x1fa>
 80012ec:	2304      	movs	r3, #4
 80012ee:	e006      	b.n	80012fe <HAL_GPIO_Init+0x1fa>
 80012f0:	2303      	movs	r3, #3
 80012f2:	e004      	b.n	80012fe <HAL_GPIO_Init+0x1fa>
 80012f4:	2302      	movs	r3, #2
 80012f6:	e002      	b.n	80012fe <HAL_GPIO_Init+0x1fa>
 80012f8:	2301      	movs	r3, #1
 80012fa:	e000      	b.n	80012fe <HAL_GPIO_Init+0x1fa>
 80012fc:	2300      	movs	r3, #0
 80012fe:	697a      	ldr	r2, [r7, #20]
 8001300:	f002 0203 	and.w	r2, r2, #3
 8001304:	0092      	lsls	r2, r2, #2
 8001306:	4093      	lsls	r3, r2
 8001308:	693a      	ldr	r2, [r7, #16]
 800130a:	4313      	orrs	r3, r2
 800130c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800130e:	4937      	ldr	r1, [pc, #220]	@ (80013ec <HAL_GPIO_Init+0x2e8>)
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	089b      	lsrs	r3, r3, #2
 8001314:	3302      	adds	r3, #2
 8001316:	693a      	ldr	r2, [r7, #16]
 8001318:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800131c:	4b39      	ldr	r3, [pc, #228]	@ (8001404 <HAL_GPIO_Init+0x300>)
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001322:	68fb      	ldr	r3, [r7, #12]
 8001324:	43db      	mvns	r3, r3
 8001326:	693a      	ldr	r2, [r7, #16]
 8001328:	4013      	ands	r3, r2
 800132a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001334:	2b00      	cmp	r3, #0
 8001336:	d003      	beq.n	8001340 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001338:	693a      	ldr	r2, [r7, #16]
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	4313      	orrs	r3, r2
 800133e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001340:	4a30      	ldr	r2, [pc, #192]	@ (8001404 <HAL_GPIO_Init+0x300>)
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001346:	4b2f      	ldr	r3, [pc, #188]	@ (8001404 <HAL_GPIO_Init+0x300>)
 8001348:	68db      	ldr	r3, [r3, #12]
 800134a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	43db      	mvns	r3, r3
 8001350:	693a      	ldr	r2, [r7, #16]
 8001352:	4013      	ands	r3, r2
 8001354:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800135e:	2b00      	cmp	r3, #0
 8001360:	d003      	beq.n	800136a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001362:	693a      	ldr	r2, [r7, #16]
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	4313      	orrs	r3, r2
 8001368:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800136a:	4a26      	ldr	r2, [pc, #152]	@ (8001404 <HAL_GPIO_Init+0x300>)
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001370:	4b24      	ldr	r3, [pc, #144]	@ (8001404 <HAL_GPIO_Init+0x300>)
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	43db      	mvns	r3, r3
 800137a:	693a      	ldr	r2, [r7, #16]
 800137c:	4013      	ands	r3, r2
 800137e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001388:	2b00      	cmp	r3, #0
 800138a:	d003      	beq.n	8001394 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800138c:	693a      	ldr	r2, [r7, #16]
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	4313      	orrs	r3, r2
 8001392:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001394:	4a1b      	ldr	r2, [pc, #108]	@ (8001404 <HAL_GPIO_Init+0x300>)
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800139a:	4b1a      	ldr	r3, [pc, #104]	@ (8001404 <HAL_GPIO_Init+0x300>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	43db      	mvns	r3, r3
 80013a4:	693a      	ldr	r2, [r7, #16]
 80013a6:	4013      	ands	r3, r2
 80013a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d003      	beq.n	80013be <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80013b6:	693a      	ldr	r2, [r7, #16]
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	4313      	orrs	r3, r2
 80013bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80013be:	4a11      	ldr	r2, [pc, #68]	@ (8001404 <HAL_GPIO_Init+0x300>)
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	3301      	adds	r3, #1
 80013c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	fa22 f303 	lsr.w	r3, r2, r3
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	f47f ae9d 	bne.w	8001114 <HAL_GPIO_Init+0x10>
  }
}
 80013da:	bf00      	nop
 80013dc:	bf00      	nop
 80013de:	371c      	adds	r7, #28
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr
 80013e8:	40021000 	.word	0x40021000
 80013ec:	40010000 	.word	0x40010000
 80013f0:	48000400 	.word	0x48000400
 80013f4:	48000800 	.word	0x48000800
 80013f8:	48000c00 	.word	0x48000c00
 80013fc:	48001000 	.word	0x48001000
 8001400:	48001400 	.word	0x48001400
 8001404:	40010400 	.word	0x40010400

08001408 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
 8001410:	460b      	mov	r3, r1
 8001412:	807b      	strh	r3, [r7, #2]
 8001414:	4613      	mov	r3, r2
 8001416:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001418:	787b      	ldrb	r3, [r7, #1]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d003      	beq.n	8001426 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800141e:	887a      	ldrh	r2, [r7, #2]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001424:	e002      	b.n	800142c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001426:	887a      	ldrh	r2, [r7, #2]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800142c:	bf00      	nop
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr

08001438 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b082      	sub	sp, #8
 800143c:	af00      	add	r7, sp, #0
 800143e:	4603      	mov	r3, r0
 8001440:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001442:	4b08      	ldr	r3, [pc, #32]	@ (8001464 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001444:	695a      	ldr	r2, [r3, #20]
 8001446:	88fb      	ldrh	r3, [r7, #6]
 8001448:	4013      	ands	r3, r2
 800144a:	2b00      	cmp	r3, #0
 800144c:	d006      	beq.n	800145c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800144e:	4a05      	ldr	r2, [pc, #20]	@ (8001464 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001450:	88fb      	ldrh	r3, [r7, #6]
 8001452:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001454:	88fb      	ldrh	r3, [r7, #6]
 8001456:	4618      	mov	r0, r3
 8001458:	f7ff f906 	bl	8000668 <HAL_GPIO_EXTI_Callback>
  }
}
 800145c:	bf00      	nop
 800145e:	3708      	adds	r7, #8
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	40010400 	.word	0x40010400

08001468 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001468:	b480      	push	{r7}
 800146a:	b085      	sub	sp, #20
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d141      	bne.n	80014fa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001476:	4b4b      	ldr	r3, [pc, #300]	@ (80015a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800147e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001482:	d131      	bne.n	80014e8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001484:	4b47      	ldr	r3, [pc, #284]	@ (80015a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001486:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800148a:	4a46      	ldr	r2, [pc, #280]	@ (80015a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800148c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001490:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001494:	4b43      	ldr	r3, [pc, #268]	@ (80015a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800149c:	4a41      	ldr	r2, [pc, #260]	@ (80015a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800149e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80014a2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80014a4:	4b40      	ldr	r3, [pc, #256]	@ (80015a8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	2232      	movs	r2, #50	@ 0x32
 80014aa:	fb02 f303 	mul.w	r3, r2, r3
 80014ae:	4a3f      	ldr	r2, [pc, #252]	@ (80015ac <HAL_PWREx_ControlVoltageScaling+0x144>)
 80014b0:	fba2 2303 	umull	r2, r3, r2, r3
 80014b4:	0c9b      	lsrs	r3, r3, #18
 80014b6:	3301      	adds	r3, #1
 80014b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80014ba:	e002      	b.n	80014c2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	3b01      	subs	r3, #1
 80014c0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80014c2:	4b38      	ldr	r3, [pc, #224]	@ (80015a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014c4:	695b      	ldr	r3, [r3, #20]
 80014c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014ce:	d102      	bne.n	80014d6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d1f2      	bne.n	80014bc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80014d6:	4b33      	ldr	r3, [pc, #204]	@ (80015a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014d8:	695b      	ldr	r3, [r3, #20]
 80014da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014e2:	d158      	bne.n	8001596 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80014e4:	2303      	movs	r3, #3
 80014e6:	e057      	b.n	8001598 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80014e8:	4b2e      	ldr	r3, [pc, #184]	@ (80015a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80014ee:	4a2d      	ldr	r2, [pc, #180]	@ (80015a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80014f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80014f8:	e04d      	b.n	8001596 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001500:	d141      	bne.n	8001586 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001502:	4b28      	ldr	r3, [pc, #160]	@ (80015a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800150a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800150e:	d131      	bne.n	8001574 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001510:	4b24      	ldr	r3, [pc, #144]	@ (80015a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001512:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001516:	4a23      	ldr	r2, [pc, #140]	@ (80015a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001518:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800151c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001520:	4b20      	ldr	r3, [pc, #128]	@ (80015a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001528:	4a1e      	ldr	r2, [pc, #120]	@ (80015a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800152a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800152e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001530:	4b1d      	ldr	r3, [pc, #116]	@ (80015a8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	2232      	movs	r2, #50	@ 0x32
 8001536:	fb02 f303 	mul.w	r3, r2, r3
 800153a:	4a1c      	ldr	r2, [pc, #112]	@ (80015ac <HAL_PWREx_ControlVoltageScaling+0x144>)
 800153c:	fba2 2303 	umull	r2, r3, r2, r3
 8001540:	0c9b      	lsrs	r3, r3, #18
 8001542:	3301      	adds	r3, #1
 8001544:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001546:	e002      	b.n	800154e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	3b01      	subs	r3, #1
 800154c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800154e:	4b15      	ldr	r3, [pc, #84]	@ (80015a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001550:	695b      	ldr	r3, [r3, #20]
 8001552:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001556:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800155a:	d102      	bne.n	8001562 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d1f2      	bne.n	8001548 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001562:	4b10      	ldr	r3, [pc, #64]	@ (80015a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001564:	695b      	ldr	r3, [r3, #20]
 8001566:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800156a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800156e:	d112      	bne.n	8001596 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001570:	2303      	movs	r3, #3
 8001572:	e011      	b.n	8001598 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001574:	4b0b      	ldr	r3, [pc, #44]	@ (80015a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001576:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800157a:	4a0a      	ldr	r2, [pc, #40]	@ (80015a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800157c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001580:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001584:	e007      	b.n	8001596 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001586:	4b07      	ldr	r3, [pc, #28]	@ (80015a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800158e:	4a05      	ldr	r2, [pc, #20]	@ (80015a4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001590:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001594:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001596:	2300      	movs	r3, #0
}
 8001598:	4618      	mov	r0, r3
 800159a:	3714      	adds	r7, #20
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr
 80015a4:	40007000 	.word	0x40007000
 80015a8:	20000000 	.word	0x20000000
 80015ac:	431bde83 	.word	0x431bde83

080015b0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80015b0:	b480      	push	{r7}
 80015b2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80015b4:	4b05      	ldr	r3, [pc, #20]	@ (80015cc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80015b6:	689b      	ldr	r3, [r3, #8]
 80015b8:	4a04      	ldr	r2, [pc, #16]	@ (80015cc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80015ba:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015be:	6093      	str	r3, [r2, #8]
}
 80015c0:	bf00      	nop
 80015c2:	46bd      	mov	sp, r7
 80015c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c8:	4770      	bx	lr
 80015ca:	bf00      	nop
 80015cc:	40007000 	.word	0x40007000

080015d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b088      	sub	sp, #32
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d101      	bne.n	80015e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015de:	2301      	movs	r3, #1
 80015e0:	e2fe      	b.n	8001be0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f003 0301 	and.w	r3, r3, #1
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d075      	beq.n	80016da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015ee:	4b97      	ldr	r3, [pc, #604]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 80015f0:	689b      	ldr	r3, [r3, #8]
 80015f2:	f003 030c 	and.w	r3, r3, #12
 80015f6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015f8:	4b94      	ldr	r3, [pc, #592]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 80015fa:	68db      	ldr	r3, [r3, #12]
 80015fc:	f003 0303 	and.w	r3, r3, #3
 8001600:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001602:	69bb      	ldr	r3, [r7, #24]
 8001604:	2b0c      	cmp	r3, #12
 8001606:	d102      	bne.n	800160e <HAL_RCC_OscConfig+0x3e>
 8001608:	697b      	ldr	r3, [r7, #20]
 800160a:	2b03      	cmp	r3, #3
 800160c:	d002      	beq.n	8001614 <HAL_RCC_OscConfig+0x44>
 800160e:	69bb      	ldr	r3, [r7, #24]
 8001610:	2b08      	cmp	r3, #8
 8001612:	d10b      	bne.n	800162c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001614:	4b8d      	ldr	r3, [pc, #564]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800161c:	2b00      	cmp	r3, #0
 800161e:	d05b      	beq.n	80016d8 <HAL_RCC_OscConfig+0x108>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d157      	bne.n	80016d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001628:	2301      	movs	r3, #1
 800162a:	e2d9      	b.n	8001be0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001634:	d106      	bne.n	8001644 <HAL_RCC_OscConfig+0x74>
 8001636:	4b85      	ldr	r3, [pc, #532]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a84      	ldr	r2, [pc, #528]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 800163c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001640:	6013      	str	r3, [r2, #0]
 8001642:	e01d      	b.n	8001680 <HAL_RCC_OscConfig+0xb0>
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	685b      	ldr	r3, [r3, #4]
 8001648:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800164c:	d10c      	bne.n	8001668 <HAL_RCC_OscConfig+0x98>
 800164e:	4b7f      	ldr	r3, [pc, #508]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a7e      	ldr	r2, [pc, #504]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 8001654:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001658:	6013      	str	r3, [r2, #0]
 800165a:	4b7c      	ldr	r3, [pc, #496]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4a7b      	ldr	r2, [pc, #492]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 8001660:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001664:	6013      	str	r3, [r2, #0]
 8001666:	e00b      	b.n	8001680 <HAL_RCC_OscConfig+0xb0>
 8001668:	4b78      	ldr	r3, [pc, #480]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a77      	ldr	r2, [pc, #476]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 800166e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001672:	6013      	str	r3, [r2, #0]
 8001674:	4b75      	ldr	r3, [pc, #468]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a74      	ldr	r2, [pc, #464]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 800167a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800167e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d013      	beq.n	80016b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001688:	f7ff fc20 	bl	8000ecc <HAL_GetTick>
 800168c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800168e:	e008      	b.n	80016a2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001690:	f7ff fc1c 	bl	8000ecc <HAL_GetTick>
 8001694:	4602      	mov	r2, r0
 8001696:	693b      	ldr	r3, [r7, #16]
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	2b64      	cmp	r3, #100	@ 0x64
 800169c:	d901      	bls.n	80016a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800169e:	2303      	movs	r3, #3
 80016a0:	e29e      	b.n	8001be0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80016a2:	4b6a      	ldr	r3, [pc, #424]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d0f0      	beq.n	8001690 <HAL_RCC_OscConfig+0xc0>
 80016ae:	e014      	b.n	80016da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016b0:	f7ff fc0c 	bl	8000ecc <HAL_GetTick>
 80016b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80016b6:	e008      	b.n	80016ca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80016b8:	f7ff fc08 	bl	8000ecc <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	2b64      	cmp	r3, #100	@ 0x64
 80016c4:	d901      	bls.n	80016ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e28a      	b.n	8001be0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80016ca:	4b60      	ldr	r3, [pc, #384]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d1f0      	bne.n	80016b8 <HAL_RCC_OscConfig+0xe8>
 80016d6:	e000      	b.n	80016da <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f003 0302 	and.w	r3, r3, #2
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d075      	beq.n	80017d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016e6:	4b59      	ldr	r3, [pc, #356]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 80016e8:	689b      	ldr	r3, [r3, #8]
 80016ea:	f003 030c 	and.w	r3, r3, #12
 80016ee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80016f0:	4b56      	ldr	r3, [pc, #344]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 80016f2:	68db      	ldr	r3, [r3, #12]
 80016f4:	f003 0303 	and.w	r3, r3, #3
 80016f8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80016fa:	69bb      	ldr	r3, [r7, #24]
 80016fc:	2b0c      	cmp	r3, #12
 80016fe:	d102      	bne.n	8001706 <HAL_RCC_OscConfig+0x136>
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	2b02      	cmp	r3, #2
 8001704:	d002      	beq.n	800170c <HAL_RCC_OscConfig+0x13c>
 8001706:	69bb      	ldr	r3, [r7, #24]
 8001708:	2b04      	cmp	r3, #4
 800170a:	d11f      	bne.n	800174c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800170c:	4b4f      	ldr	r3, [pc, #316]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001714:	2b00      	cmp	r3, #0
 8001716:	d005      	beq.n	8001724 <HAL_RCC_OscConfig+0x154>
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	68db      	ldr	r3, [r3, #12]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d101      	bne.n	8001724 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001720:	2301      	movs	r3, #1
 8001722:	e25d      	b.n	8001be0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001724:	4b49      	ldr	r3, [pc, #292]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	691b      	ldr	r3, [r3, #16]
 8001730:	061b      	lsls	r3, r3, #24
 8001732:	4946      	ldr	r1, [pc, #280]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 8001734:	4313      	orrs	r3, r2
 8001736:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001738:	4b45      	ldr	r3, [pc, #276]	@ (8001850 <HAL_RCC_OscConfig+0x280>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4618      	mov	r0, r3
 800173e:	f7ff fb79 	bl	8000e34 <HAL_InitTick>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d043      	beq.n	80017d0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001748:	2301      	movs	r3, #1
 800174a:	e249      	b.n	8001be0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	68db      	ldr	r3, [r3, #12]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d023      	beq.n	800179c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001754:	4b3d      	ldr	r3, [pc, #244]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a3c      	ldr	r2, [pc, #240]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 800175a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800175e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001760:	f7ff fbb4 	bl	8000ecc <HAL_GetTick>
 8001764:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001766:	e008      	b.n	800177a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001768:	f7ff fbb0 	bl	8000ecc <HAL_GetTick>
 800176c:	4602      	mov	r2, r0
 800176e:	693b      	ldr	r3, [r7, #16]
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	2b02      	cmp	r3, #2
 8001774:	d901      	bls.n	800177a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001776:	2303      	movs	r3, #3
 8001778:	e232      	b.n	8001be0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800177a:	4b34      	ldr	r3, [pc, #208]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001782:	2b00      	cmp	r3, #0
 8001784:	d0f0      	beq.n	8001768 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001786:	4b31      	ldr	r3, [pc, #196]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	691b      	ldr	r3, [r3, #16]
 8001792:	061b      	lsls	r3, r3, #24
 8001794:	492d      	ldr	r1, [pc, #180]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 8001796:	4313      	orrs	r3, r2
 8001798:	604b      	str	r3, [r1, #4]
 800179a:	e01a      	b.n	80017d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800179c:	4b2b      	ldr	r3, [pc, #172]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4a2a      	ldr	r2, [pc, #168]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 80017a2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80017a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017a8:	f7ff fb90 	bl	8000ecc <HAL_GetTick>
 80017ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80017ae:	e008      	b.n	80017c2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017b0:	f7ff fb8c 	bl	8000ecc <HAL_GetTick>
 80017b4:	4602      	mov	r2, r0
 80017b6:	693b      	ldr	r3, [r7, #16]
 80017b8:	1ad3      	subs	r3, r2, r3
 80017ba:	2b02      	cmp	r3, #2
 80017bc:	d901      	bls.n	80017c2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80017be:	2303      	movs	r3, #3
 80017c0:	e20e      	b.n	8001be0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80017c2:	4b22      	ldr	r3, [pc, #136]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d1f0      	bne.n	80017b0 <HAL_RCC_OscConfig+0x1e0>
 80017ce:	e000      	b.n	80017d2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80017d0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f003 0308 	and.w	r3, r3, #8
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d041      	beq.n	8001862 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	695b      	ldr	r3, [r3, #20]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d01c      	beq.n	8001820 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017e6:	4b19      	ldr	r3, [pc, #100]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 80017e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80017ec:	4a17      	ldr	r2, [pc, #92]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 80017ee:	f043 0301 	orr.w	r3, r3, #1
 80017f2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017f6:	f7ff fb69 	bl	8000ecc <HAL_GetTick>
 80017fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80017fc:	e008      	b.n	8001810 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017fe:	f7ff fb65 	bl	8000ecc <HAL_GetTick>
 8001802:	4602      	mov	r2, r0
 8001804:	693b      	ldr	r3, [r7, #16]
 8001806:	1ad3      	subs	r3, r2, r3
 8001808:	2b02      	cmp	r3, #2
 800180a:	d901      	bls.n	8001810 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800180c:	2303      	movs	r3, #3
 800180e:	e1e7      	b.n	8001be0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001810:	4b0e      	ldr	r3, [pc, #56]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 8001812:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001816:	f003 0302 	and.w	r3, r3, #2
 800181a:	2b00      	cmp	r3, #0
 800181c:	d0ef      	beq.n	80017fe <HAL_RCC_OscConfig+0x22e>
 800181e:	e020      	b.n	8001862 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001820:	4b0a      	ldr	r3, [pc, #40]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 8001822:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001826:	4a09      	ldr	r2, [pc, #36]	@ (800184c <HAL_RCC_OscConfig+0x27c>)
 8001828:	f023 0301 	bic.w	r3, r3, #1
 800182c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001830:	f7ff fb4c 	bl	8000ecc <HAL_GetTick>
 8001834:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001836:	e00d      	b.n	8001854 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001838:	f7ff fb48 	bl	8000ecc <HAL_GetTick>
 800183c:	4602      	mov	r2, r0
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	1ad3      	subs	r3, r2, r3
 8001842:	2b02      	cmp	r3, #2
 8001844:	d906      	bls.n	8001854 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001846:	2303      	movs	r3, #3
 8001848:	e1ca      	b.n	8001be0 <HAL_RCC_OscConfig+0x610>
 800184a:	bf00      	nop
 800184c:	40021000 	.word	0x40021000
 8001850:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001854:	4b8c      	ldr	r3, [pc, #560]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 8001856:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800185a:	f003 0302 	and.w	r3, r3, #2
 800185e:	2b00      	cmp	r3, #0
 8001860:	d1ea      	bne.n	8001838 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f003 0304 	and.w	r3, r3, #4
 800186a:	2b00      	cmp	r3, #0
 800186c:	f000 80a6 	beq.w	80019bc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001870:	2300      	movs	r3, #0
 8001872:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001874:	4b84      	ldr	r3, [pc, #528]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 8001876:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001878:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800187c:	2b00      	cmp	r3, #0
 800187e:	d101      	bne.n	8001884 <HAL_RCC_OscConfig+0x2b4>
 8001880:	2301      	movs	r3, #1
 8001882:	e000      	b.n	8001886 <HAL_RCC_OscConfig+0x2b6>
 8001884:	2300      	movs	r3, #0
 8001886:	2b00      	cmp	r3, #0
 8001888:	d00d      	beq.n	80018a6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800188a:	4b7f      	ldr	r3, [pc, #508]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 800188c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800188e:	4a7e      	ldr	r2, [pc, #504]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 8001890:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001894:	6593      	str	r3, [r2, #88]	@ 0x58
 8001896:	4b7c      	ldr	r3, [pc, #496]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 8001898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800189a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800189e:	60fb      	str	r3, [r7, #12]
 80018a0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80018a2:	2301      	movs	r3, #1
 80018a4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018a6:	4b79      	ldr	r3, [pc, #484]	@ (8001a8c <HAL_RCC_OscConfig+0x4bc>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d118      	bne.n	80018e4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80018b2:	4b76      	ldr	r3, [pc, #472]	@ (8001a8c <HAL_RCC_OscConfig+0x4bc>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a75      	ldr	r2, [pc, #468]	@ (8001a8c <HAL_RCC_OscConfig+0x4bc>)
 80018b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018be:	f7ff fb05 	bl	8000ecc <HAL_GetTick>
 80018c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018c4:	e008      	b.n	80018d8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018c6:	f7ff fb01 	bl	8000ecc <HAL_GetTick>
 80018ca:	4602      	mov	r2, r0
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	1ad3      	subs	r3, r2, r3
 80018d0:	2b02      	cmp	r3, #2
 80018d2:	d901      	bls.n	80018d8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80018d4:	2303      	movs	r3, #3
 80018d6:	e183      	b.n	8001be0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80018d8:	4b6c      	ldr	r3, [pc, #432]	@ (8001a8c <HAL_RCC_OscConfig+0x4bc>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d0f0      	beq.n	80018c6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	2b01      	cmp	r3, #1
 80018ea:	d108      	bne.n	80018fe <HAL_RCC_OscConfig+0x32e>
 80018ec:	4b66      	ldr	r3, [pc, #408]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 80018ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80018f2:	4a65      	ldr	r2, [pc, #404]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 80018f4:	f043 0301 	orr.w	r3, r3, #1
 80018f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80018fc:	e024      	b.n	8001948 <HAL_RCC_OscConfig+0x378>
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	2b05      	cmp	r3, #5
 8001904:	d110      	bne.n	8001928 <HAL_RCC_OscConfig+0x358>
 8001906:	4b60      	ldr	r3, [pc, #384]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 8001908:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800190c:	4a5e      	ldr	r2, [pc, #376]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 800190e:	f043 0304 	orr.w	r3, r3, #4
 8001912:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001916:	4b5c      	ldr	r3, [pc, #368]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 8001918:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800191c:	4a5a      	ldr	r2, [pc, #360]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 800191e:	f043 0301 	orr.w	r3, r3, #1
 8001922:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001926:	e00f      	b.n	8001948 <HAL_RCC_OscConfig+0x378>
 8001928:	4b57      	ldr	r3, [pc, #348]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 800192a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800192e:	4a56      	ldr	r2, [pc, #344]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 8001930:	f023 0301 	bic.w	r3, r3, #1
 8001934:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001938:	4b53      	ldr	r3, [pc, #332]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 800193a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800193e:	4a52      	ldr	r2, [pc, #328]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 8001940:	f023 0304 	bic.w	r3, r3, #4
 8001944:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	689b      	ldr	r3, [r3, #8]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d016      	beq.n	800197e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001950:	f7ff fabc 	bl	8000ecc <HAL_GetTick>
 8001954:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001956:	e00a      	b.n	800196e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001958:	f7ff fab8 	bl	8000ecc <HAL_GetTick>
 800195c:	4602      	mov	r2, r0
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	1ad3      	subs	r3, r2, r3
 8001962:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001966:	4293      	cmp	r3, r2
 8001968:	d901      	bls.n	800196e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800196a:	2303      	movs	r3, #3
 800196c:	e138      	b.n	8001be0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800196e:	4b46      	ldr	r3, [pc, #280]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 8001970:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001974:	f003 0302 	and.w	r3, r3, #2
 8001978:	2b00      	cmp	r3, #0
 800197a:	d0ed      	beq.n	8001958 <HAL_RCC_OscConfig+0x388>
 800197c:	e015      	b.n	80019aa <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800197e:	f7ff faa5 	bl	8000ecc <HAL_GetTick>
 8001982:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001984:	e00a      	b.n	800199c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001986:	f7ff faa1 	bl	8000ecc <HAL_GetTick>
 800198a:	4602      	mov	r2, r0
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	1ad3      	subs	r3, r2, r3
 8001990:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001994:	4293      	cmp	r3, r2
 8001996:	d901      	bls.n	800199c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001998:	2303      	movs	r3, #3
 800199a:	e121      	b.n	8001be0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800199c:	4b3a      	ldr	r3, [pc, #232]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 800199e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019a2:	f003 0302 	and.w	r3, r3, #2
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d1ed      	bne.n	8001986 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80019aa:	7ffb      	ldrb	r3, [r7, #31]
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d105      	bne.n	80019bc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019b0:	4b35      	ldr	r3, [pc, #212]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 80019b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019b4:	4a34      	ldr	r2, [pc, #208]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 80019b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80019ba:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f003 0320 	and.w	r3, r3, #32
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d03c      	beq.n	8001a42 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	699b      	ldr	r3, [r3, #24]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d01c      	beq.n	8001a0a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80019d0:	4b2d      	ldr	r3, [pc, #180]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 80019d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80019d6:	4a2c      	ldr	r2, [pc, #176]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 80019d8:	f043 0301 	orr.w	r3, r3, #1
 80019dc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019e0:	f7ff fa74 	bl	8000ecc <HAL_GetTick>
 80019e4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80019e6:	e008      	b.n	80019fa <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80019e8:	f7ff fa70 	bl	8000ecc <HAL_GetTick>
 80019ec:	4602      	mov	r2, r0
 80019ee:	693b      	ldr	r3, [r7, #16]
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	2b02      	cmp	r3, #2
 80019f4:	d901      	bls.n	80019fa <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80019f6:	2303      	movs	r3, #3
 80019f8:	e0f2      	b.n	8001be0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80019fa:	4b23      	ldr	r3, [pc, #140]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 80019fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001a00:	f003 0302 	and.w	r3, r3, #2
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d0ef      	beq.n	80019e8 <HAL_RCC_OscConfig+0x418>
 8001a08:	e01b      	b.n	8001a42 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001a0a:	4b1f      	ldr	r3, [pc, #124]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 8001a0c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001a10:	4a1d      	ldr	r2, [pc, #116]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 8001a12:	f023 0301 	bic.w	r3, r3, #1
 8001a16:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a1a:	f7ff fa57 	bl	8000ecc <HAL_GetTick>
 8001a1e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001a20:	e008      	b.n	8001a34 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a22:	f7ff fa53 	bl	8000ecc <HAL_GetTick>
 8001a26:	4602      	mov	r2, r0
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	1ad3      	subs	r3, r2, r3
 8001a2c:	2b02      	cmp	r3, #2
 8001a2e:	d901      	bls.n	8001a34 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001a30:	2303      	movs	r3, #3
 8001a32:	e0d5      	b.n	8001be0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001a34:	4b14      	ldr	r3, [pc, #80]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 8001a36:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001a3a:	f003 0302 	and.w	r3, r3, #2
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d1ef      	bne.n	8001a22 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	69db      	ldr	r3, [r3, #28]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	f000 80c9 	beq.w	8001bde <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001a4c:	4b0e      	ldr	r3, [pc, #56]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 8001a4e:	689b      	ldr	r3, [r3, #8]
 8001a50:	f003 030c 	and.w	r3, r3, #12
 8001a54:	2b0c      	cmp	r3, #12
 8001a56:	f000 8083 	beq.w	8001b60 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	69db      	ldr	r3, [r3, #28]
 8001a5e:	2b02      	cmp	r3, #2
 8001a60:	d15e      	bne.n	8001b20 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a62:	4b09      	ldr	r3, [pc, #36]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a08      	ldr	r2, [pc, #32]	@ (8001a88 <HAL_RCC_OscConfig+0x4b8>)
 8001a68:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001a6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a6e:	f7ff fa2d 	bl	8000ecc <HAL_GetTick>
 8001a72:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a74:	e00c      	b.n	8001a90 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a76:	f7ff fa29 	bl	8000ecc <HAL_GetTick>
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	693b      	ldr	r3, [r7, #16]
 8001a7e:	1ad3      	subs	r3, r2, r3
 8001a80:	2b02      	cmp	r3, #2
 8001a82:	d905      	bls.n	8001a90 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001a84:	2303      	movs	r3, #3
 8001a86:	e0ab      	b.n	8001be0 <HAL_RCC_OscConfig+0x610>
 8001a88:	40021000 	.word	0x40021000
 8001a8c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a90:	4b55      	ldr	r3, [pc, #340]	@ (8001be8 <HAL_RCC_OscConfig+0x618>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d1ec      	bne.n	8001a76 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a9c:	4b52      	ldr	r3, [pc, #328]	@ (8001be8 <HAL_RCC_OscConfig+0x618>)
 8001a9e:	68da      	ldr	r2, [r3, #12]
 8001aa0:	4b52      	ldr	r3, [pc, #328]	@ (8001bec <HAL_RCC_OscConfig+0x61c>)
 8001aa2:	4013      	ands	r3, r2
 8001aa4:	687a      	ldr	r2, [r7, #4]
 8001aa6:	6a11      	ldr	r1, [r2, #32]
 8001aa8:	687a      	ldr	r2, [r7, #4]
 8001aaa:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001aac:	3a01      	subs	r2, #1
 8001aae:	0112      	lsls	r2, r2, #4
 8001ab0:	4311      	orrs	r1, r2
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001ab6:	0212      	lsls	r2, r2, #8
 8001ab8:	4311      	orrs	r1, r2
 8001aba:	687a      	ldr	r2, [r7, #4]
 8001abc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001abe:	0852      	lsrs	r2, r2, #1
 8001ac0:	3a01      	subs	r2, #1
 8001ac2:	0552      	lsls	r2, r2, #21
 8001ac4:	4311      	orrs	r1, r2
 8001ac6:	687a      	ldr	r2, [r7, #4]
 8001ac8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001aca:	0852      	lsrs	r2, r2, #1
 8001acc:	3a01      	subs	r2, #1
 8001ace:	0652      	lsls	r2, r2, #25
 8001ad0:	4311      	orrs	r1, r2
 8001ad2:	687a      	ldr	r2, [r7, #4]
 8001ad4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001ad6:	06d2      	lsls	r2, r2, #27
 8001ad8:	430a      	orrs	r2, r1
 8001ada:	4943      	ldr	r1, [pc, #268]	@ (8001be8 <HAL_RCC_OscConfig+0x618>)
 8001adc:	4313      	orrs	r3, r2
 8001ade:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ae0:	4b41      	ldr	r3, [pc, #260]	@ (8001be8 <HAL_RCC_OscConfig+0x618>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4a40      	ldr	r2, [pc, #256]	@ (8001be8 <HAL_RCC_OscConfig+0x618>)
 8001ae6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001aea:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001aec:	4b3e      	ldr	r3, [pc, #248]	@ (8001be8 <HAL_RCC_OscConfig+0x618>)
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	4a3d      	ldr	r2, [pc, #244]	@ (8001be8 <HAL_RCC_OscConfig+0x618>)
 8001af2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001af6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af8:	f7ff f9e8 	bl	8000ecc <HAL_GetTick>
 8001afc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001afe:	e008      	b.n	8001b12 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b00:	f7ff f9e4 	bl	8000ecc <HAL_GetTick>
 8001b04:	4602      	mov	r2, r0
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	1ad3      	subs	r3, r2, r3
 8001b0a:	2b02      	cmp	r3, #2
 8001b0c:	d901      	bls.n	8001b12 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	e066      	b.n	8001be0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b12:	4b35      	ldr	r3, [pc, #212]	@ (8001be8 <HAL_RCC_OscConfig+0x618>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d0f0      	beq.n	8001b00 <HAL_RCC_OscConfig+0x530>
 8001b1e:	e05e      	b.n	8001bde <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b20:	4b31      	ldr	r3, [pc, #196]	@ (8001be8 <HAL_RCC_OscConfig+0x618>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a30      	ldr	r2, [pc, #192]	@ (8001be8 <HAL_RCC_OscConfig+0x618>)
 8001b26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001b2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b2c:	f7ff f9ce 	bl	8000ecc <HAL_GetTick>
 8001b30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b32:	e008      	b.n	8001b46 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b34:	f7ff f9ca 	bl	8000ecc <HAL_GetTick>
 8001b38:	4602      	mov	r2, r0
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	2b02      	cmp	r3, #2
 8001b40:	d901      	bls.n	8001b46 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001b42:	2303      	movs	r3, #3
 8001b44:	e04c      	b.n	8001be0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b46:	4b28      	ldr	r3, [pc, #160]	@ (8001be8 <HAL_RCC_OscConfig+0x618>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d1f0      	bne.n	8001b34 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001b52:	4b25      	ldr	r3, [pc, #148]	@ (8001be8 <HAL_RCC_OscConfig+0x618>)
 8001b54:	68da      	ldr	r2, [r3, #12]
 8001b56:	4924      	ldr	r1, [pc, #144]	@ (8001be8 <HAL_RCC_OscConfig+0x618>)
 8001b58:	4b25      	ldr	r3, [pc, #148]	@ (8001bf0 <HAL_RCC_OscConfig+0x620>)
 8001b5a:	4013      	ands	r3, r2
 8001b5c:	60cb      	str	r3, [r1, #12]
 8001b5e:	e03e      	b.n	8001bde <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	69db      	ldr	r3, [r3, #28]
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d101      	bne.n	8001b6c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001b68:	2301      	movs	r3, #1
 8001b6a:	e039      	b.n	8001be0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001b6c:	4b1e      	ldr	r3, [pc, #120]	@ (8001be8 <HAL_RCC_OscConfig+0x618>)
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b72:	697b      	ldr	r3, [r7, #20]
 8001b74:	f003 0203 	and.w	r2, r3, #3
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6a1b      	ldr	r3, [r3, #32]
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d12c      	bne.n	8001bda <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b8a:	3b01      	subs	r3, #1
 8001b8c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b8e:	429a      	cmp	r2, r3
 8001b90:	d123      	bne.n	8001bda <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b92:	697b      	ldr	r3, [r7, #20]
 8001b94:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b9c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b9e:	429a      	cmp	r2, r3
 8001ba0:	d11b      	bne.n	8001bda <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001ba2:	697b      	ldr	r3, [r7, #20]
 8001ba4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bac:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001bae:	429a      	cmp	r2, r3
 8001bb0:	d113      	bne.n	8001bda <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bbc:	085b      	lsrs	r3, r3, #1
 8001bbe:	3b01      	subs	r3, #1
 8001bc0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	d109      	bne.n	8001bda <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bd0:	085b      	lsrs	r3, r3, #1
 8001bd2:	3b01      	subs	r3, #1
 8001bd4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	d001      	beq.n	8001bde <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e000      	b.n	8001be0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001bde:	2300      	movs	r3, #0
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3720      	adds	r7, #32
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	40021000 	.word	0x40021000
 8001bec:	019f800c 	.word	0x019f800c
 8001bf0:	feeefffc 	.word	0xfeeefffc

08001bf4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b086      	sub	sp, #24
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
 8001bfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d101      	bne.n	8001c0c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	e11e      	b.n	8001e4a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c0c:	4b91      	ldr	r3, [pc, #580]	@ (8001e54 <HAL_RCC_ClockConfig+0x260>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f003 030f 	and.w	r3, r3, #15
 8001c14:	683a      	ldr	r2, [r7, #0]
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d910      	bls.n	8001c3c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c1a:	4b8e      	ldr	r3, [pc, #568]	@ (8001e54 <HAL_RCC_ClockConfig+0x260>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f023 020f 	bic.w	r2, r3, #15
 8001c22:	498c      	ldr	r1, [pc, #560]	@ (8001e54 <HAL_RCC_ClockConfig+0x260>)
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	4313      	orrs	r3, r2
 8001c28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c2a:	4b8a      	ldr	r3, [pc, #552]	@ (8001e54 <HAL_RCC_ClockConfig+0x260>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f003 030f 	and.w	r3, r3, #15
 8001c32:	683a      	ldr	r2, [r7, #0]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d001      	beq.n	8001c3c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	e106      	b.n	8001e4a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f003 0301 	and.w	r3, r3, #1
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d073      	beq.n	8001d30 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	2b03      	cmp	r3, #3
 8001c4e:	d129      	bne.n	8001ca4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c50:	4b81      	ldr	r3, [pc, #516]	@ (8001e58 <HAL_RCC_ClockConfig+0x264>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d101      	bne.n	8001c60 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	e0f4      	b.n	8001e4a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001c60:	f000 f99e 	bl	8001fa0 <RCC_GetSysClockFreqFromPLLSource>
 8001c64:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001c66:	693b      	ldr	r3, [r7, #16]
 8001c68:	4a7c      	ldr	r2, [pc, #496]	@ (8001e5c <HAL_RCC_ClockConfig+0x268>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d93f      	bls.n	8001cee <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001c6e:	4b7a      	ldr	r3, [pc, #488]	@ (8001e58 <HAL_RCC_ClockConfig+0x264>)
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d009      	beq.n	8001c8e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d033      	beq.n	8001cee <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d12f      	bne.n	8001cee <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001c8e:	4b72      	ldr	r3, [pc, #456]	@ (8001e58 <HAL_RCC_ClockConfig+0x264>)
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001c96:	4a70      	ldr	r2, [pc, #448]	@ (8001e58 <HAL_RCC_ClockConfig+0x264>)
 8001c98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c9c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001c9e:	2380      	movs	r3, #128	@ 0x80
 8001ca0:	617b      	str	r3, [r7, #20]
 8001ca2:	e024      	b.n	8001cee <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	2b02      	cmp	r3, #2
 8001caa:	d107      	bne.n	8001cbc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001cac:	4b6a      	ldr	r3, [pc, #424]	@ (8001e58 <HAL_RCC_ClockConfig+0x264>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d109      	bne.n	8001ccc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e0c6      	b.n	8001e4a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cbc:	4b66      	ldr	r3, [pc, #408]	@ (8001e58 <HAL_RCC_ClockConfig+0x264>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d101      	bne.n	8001ccc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e0be      	b.n	8001e4a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001ccc:	f000 f8ce 	bl	8001e6c <HAL_RCC_GetSysClockFreq>
 8001cd0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	4a61      	ldr	r2, [pc, #388]	@ (8001e5c <HAL_RCC_ClockConfig+0x268>)
 8001cd6:	4293      	cmp	r3, r2
 8001cd8:	d909      	bls.n	8001cee <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001cda:	4b5f      	ldr	r3, [pc, #380]	@ (8001e58 <HAL_RCC_ClockConfig+0x264>)
 8001cdc:	689b      	ldr	r3, [r3, #8]
 8001cde:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001ce2:	4a5d      	ldr	r2, [pc, #372]	@ (8001e58 <HAL_RCC_ClockConfig+0x264>)
 8001ce4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ce8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001cea:	2380      	movs	r3, #128	@ 0x80
 8001cec:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001cee:	4b5a      	ldr	r3, [pc, #360]	@ (8001e58 <HAL_RCC_ClockConfig+0x264>)
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	f023 0203 	bic.w	r2, r3, #3
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	4957      	ldr	r1, [pc, #348]	@ (8001e58 <HAL_RCC_ClockConfig+0x264>)
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d00:	f7ff f8e4 	bl	8000ecc <HAL_GetTick>
 8001d04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d06:	e00a      	b.n	8001d1e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d08:	f7ff f8e0 	bl	8000ecc <HAL_GetTick>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d901      	bls.n	8001d1e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	e095      	b.n	8001e4a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d1e:	4b4e      	ldr	r3, [pc, #312]	@ (8001e58 <HAL_RCC_ClockConfig+0x264>)
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	f003 020c 	and.w	r2, r3, #12
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	429a      	cmp	r2, r3
 8001d2e:	d1eb      	bne.n	8001d08 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f003 0302 	and.w	r3, r3, #2
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d023      	beq.n	8001d84 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f003 0304 	and.w	r3, r3, #4
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d005      	beq.n	8001d54 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d48:	4b43      	ldr	r3, [pc, #268]	@ (8001e58 <HAL_RCC_ClockConfig+0x264>)
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	4a42      	ldr	r2, [pc, #264]	@ (8001e58 <HAL_RCC_ClockConfig+0x264>)
 8001d4e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001d52:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f003 0308 	and.w	r3, r3, #8
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d007      	beq.n	8001d70 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001d60:	4b3d      	ldr	r3, [pc, #244]	@ (8001e58 <HAL_RCC_ClockConfig+0x264>)
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001d68:	4a3b      	ldr	r2, [pc, #236]	@ (8001e58 <HAL_RCC_ClockConfig+0x264>)
 8001d6a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001d6e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d70:	4b39      	ldr	r3, [pc, #228]	@ (8001e58 <HAL_RCC_ClockConfig+0x264>)
 8001d72:	689b      	ldr	r3, [r3, #8]
 8001d74:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	4936      	ldr	r1, [pc, #216]	@ (8001e58 <HAL_RCC_ClockConfig+0x264>)
 8001d7e:	4313      	orrs	r3, r2
 8001d80:	608b      	str	r3, [r1, #8]
 8001d82:	e008      	b.n	8001d96 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	2b80      	cmp	r3, #128	@ 0x80
 8001d88:	d105      	bne.n	8001d96 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001d8a:	4b33      	ldr	r3, [pc, #204]	@ (8001e58 <HAL_RCC_ClockConfig+0x264>)
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	4a32      	ldr	r2, [pc, #200]	@ (8001e58 <HAL_RCC_ClockConfig+0x264>)
 8001d90:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001d94:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d96:	4b2f      	ldr	r3, [pc, #188]	@ (8001e54 <HAL_RCC_ClockConfig+0x260>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f003 030f 	and.w	r3, r3, #15
 8001d9e:	683a      	ldr	r2, [r7, #0]
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d21d      	bcs.n	8001de0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001da4:	4b2b      	ldr	r3, [pc, #172]	@ (8001e54 <HAL_RCC_ClockConfig+0x260>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f023 020f 	bic.w	r2, r3, #15
 8001dac:	4929      	ldr	r1, [pc, #164]	@ (8001e54 <HAL_RCC_ClockConfig+0x260>)
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	4313      	orrs	r3, r2
 8001db2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001db4:	f7ff f88a 	bl	8000ecc <HAL_GetTick>
 8001db8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dba:	e00a      	b.n	8001dd2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dbc:	f7ff f886 	bl	8000ecc <HAL_GetTick>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d901      	bls.n	8001dd2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001dce:	2303      	movs	r3, #3
 8001dd0:	e03b      	b.n	8001e4a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dd2:	4b20      	ldr	r3, [pc, #128]	@ (8001e54 <HAL_RCC_ClockConfig+0x260>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f003 030f 	and.w	r3, r3, #15
 8001dda:	683a      	ldr	r2, [r7, #0]
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d1ed      	bne.n	8001dbc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f003 0304 	and.w	r3, r3, #4
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d008      	beq.n	8001dfe <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001dec:	4b1a      	ldr	r3, [pc, #104]	@ (8001e58 <HAL_RCC_ClockConfig+0x264>)
 8001dee:	689b      	ldr	r3, [r3, #8]
 8001df0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	4917      	ldr	r1, [pc, #92]	@ (8001e58 <HAL_RCC_ClockConfig+0x264>)
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 0308 	and.w	r3, r3, #8
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d009      	beq.n	8001e1e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e0a:	4b13      	ldr	r3, [pc, #76]	@ (8001e58 <HAL_RCC_ClockConfig+0x264>)
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	691b      	ldr	r3, [r3, #16]
 8001e16:	00db      	lsls	r3, r3, #3
 8001e18:	490f      	ldr	r1, [pc, #60]	@ (8001e58 <HAL_RCC_ClockConfig+0x264>)
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e1e:	f000 f825 	bl	8001e6c <HAL_RCC_GetSysClockFreq>
 8001e22:	4602      	mov	r2, r0
 8001e24:	4b0c      	ldr	r3, [pc, #48]	@ (8001e58 <HAL_RCC_ClockConfig+0x264>)
 8001e26:	689b      	ldr	r3, [r3, #8]
 8001e28:	091b      	lsrs	r3, r3, #4
 8001e2a:	f003 030f 	and.w	r3, r3, #15
 8001e2e:	490c      	ldr	r1, [pc, #48]	@ (8001e60 <HAL_RCC_ClockConfig+0x26c>)
 8001e30:	5ccb      	ldrb	r3, [r1, r3]
 8001e32:	f003 031f 	and.w	r3, r3, #31
 8001e36:	fa22 f303 	lsr.w	r3, r2, r3
 8001e3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e64 <HAL_RCC_ClockConfig+0x270>)
 8001e3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001e3e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e68 <HAL_RCC_ClockConfig+0x274>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4618      	mov	r0, r3
 8001e44:	f7fe fff6 	bl	8000e34 <HAL_InitTick>
 8001e48:	4603      	mov	r3, r0
}
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	3718      	adds	r7, #24
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	40022000 	.word	0x40022000
 8001e58:	40021000 	.word	0x40021000
 8001e5c:	04c4b400 	.word	0x04c4b400
 8001e60:	0800659c 	.word	0x0800659c
 8001e64:	20000000 	.word	0x20000000
 8001e68:	20000004 	.word	0x20000004

08001e6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	b087      	sub	sp, #28
 8001e70:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001e72:	4b2c      	ldr	r3, [pc, #176]	@ (8001f24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	f003 030c 	and.w	r3, r3, #12
 8001e7a:	2b04      	cmp	r3, #4
 8001e7c:	d102      	bne.n	8001e84 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001e7e:	4b2a      	ldr	r3, [pc, #168]	@ (8001f28 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e80:	613b      	str	r3, [r7, #16]
 8001e82:	e047      	b.n	8001f14 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001e84:	4b27      	ldr	r3, [pc, #156]	@ (8001f24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e86:	689b      	ldr	r3, [r3, #8]
 8001e88:	f003 030c 	and.w	r3, r3, #12
 8001e8c:	2b08      	cmp	r3, #8
 8001e8e:	d102      	bne.n	8001e96 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001e90:	4b26      	ldr	r3, [pc, #152]	@ (8001f2c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001e92:	613b      	str	r3, [r7, #16]
 8001e94:	e03e      	b.n	8001f14 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001e96:	4b23      	ldr	r3, [pc, #140]	@ (8001f24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e98:	689b      	ldr	r3, [r3, #8]
 8001e9a:	f003 030c 	and.w	r3, r3, #12
 8001e9e:	2b0c      	cmp	r3, #12
 8001ea0:	d136      	bne.n	8001f10 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001ea2:	4b20      	ldr	r3, [pc, #128]	@ (8001f24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ea4:	68db      	ldr	r3, [r3, #12]
 8001ea6:	f003 0303 	and.w	r3, r3, #3
 8001eaa:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001eac:	4b1d      	ldr	r3, [pc, #116]	@ (8001f24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	091b      	lsrs	r3, r3, #4
 8001eb2:	f003 030f 	and.w	r3, r3, #15
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	2b03      	cmp	r3, #3
 8001ebe:	d10c      	bne.n	8001eda <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ec0:	4a1a      	ldr	r2, [pc, #104]	@ (8001f2c <HAL_RCC_GetSysClockFreq+0xc0>)
 8001ec2:	68bb      	ldr	r3, [r7, #8]
 8001ec4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ec8:	4a16      	ldr	r2, [pc, #88]	@ (8001f24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001eca:	68d2      	ldr	r2, [r2, #12]
 8001ecc:	0a12      	lsrs	r2, r2, #8
 8001ece:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001ed2:	fb02 f303 	mul.w	r3, r2, r3
 8001ed6:	617b      	str	r3, [r7, #20]
      break;
 8001ed8:	e00c      	b.n	8001ef4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001eda:	4a13      	ldr	r2, [pc, #76]	@ (8001f28 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ee2:	4a10      	ldr	r2, [pc, #64]	@ (8001f24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ee4:	68d2      	ldr	r2, [r2, #12]
 8001ee6:	0a12      	lsrs	r2, r2, #8
 8001ee8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001eec:	fb02 f303 	mul.w	r3, r2, r3
 8001ef0:	617b      	str	r3, [r7, #20]
      break;
 8001ef2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001ef4:	4b0b      	ldr	r3, [pc, #44]	@ (8001f24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	0e5b      	lsrs	r3, r3, #25
 8001efa:	f003 0303 	and.w	r3, r3, #3
 8001efe:	3301      	adds	r3, #1
 8001f00:	005b      	lsls	r3, r3, #1
 8001f02:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001f04:	697a      	ldr	r2, [r7, #20]
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f0c:	613b      	str	r3, [r7, #16]
 8001f0e:	e001      	b.n	8001f14 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001f10:	2300      	movs	r3, #0
 8001f12:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001f14:	693b      	ldr	r3, [r7, #16]
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	371c      	adds	r7, #28
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	40021000 	.word	0x40021000
 8001f28:	00f42400 	.word	0x00f42400
 8001f2c:	016e3600 	.word	0x016e3600

08001f30 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f34:	4b03      	ldr	r3, [pc, #12]	@ (8001f44 <HAL_RCC_GetHCLKFreq+0x14>)
 8001f36:	681b      	ldr	r3, [r3, #0]
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop
 8001f44:	20000000 	.word	0x20000000

08001f48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8001f4c:	f7ff fff0 	bl	8001f30 <HAL_RCC_GetHCLKFreq>
 8001f50:	4602      	mov	r2, r0
 8001f52:	4b06      	ldr	r3, [pc, #24]	@ (8001f6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	0a1b      	lsrs	r3, r3, #8
 8001f58:	f003 0307 	and.w	r3, r3, #7
 8001f5c:	4904      	ldr	r1, [pc, #16]	@ (8001f70 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f5e:	5ccb      	ldrb	r3, [r1, r3]
 8001f60:	f003 031f 	and.w	r3, r3, #31
 8001f64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	bd80      	pop	{r7, pc}
 8001f6c:	40021000 	.word	0x40021000
 8001f70:	080065ac 	.word	0x080065ac

08001f74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8001f78:	f7ff ffda 	bl	8001f30 <HAL_RCC_GetHCLKFreq>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	4b06      	ldr	r3, [pc, #24]	@ (8001f98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	0adb      	lsrs	r3, r3, #11
 8001f84:	f003 0307 	and.w	r3, r3, #7
 8001f88:	4904      	ldr	r1, [pc, #16]	@ (8001f9c <HAL_RCC_GetPCLK2Freq+0x28>)
 8001f8a:	5ccb      	ldrb	r3, [r1, r3]
 8001f8c:	f003 031f 	and.w	r3, r3, #31
 8001f90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	40021000 	.word	0x40021000
 8001f9c:	080065ac 	.word	0x080065ac

08001fa0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b087      	sub	sp, #28
 8001fa4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001fa6:	4b1e      	ldr	r3, [pc, #120]	@ (8002020 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001fa8:	68db      	ldr	r3, [r3, #12]
 8001faa:	f003 0303 	and.w	r3, r3, #3
 8001fae:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001fb0:	4b1b      	ldr	r3, [pc, #108]	@ (8002020 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	091b      	lsrs	r3, r3, #4
 8001fb6:	f003 030f 	and.w	r3, r3, #15
 8001fba:	3301      	adds	r3, #1
 8001fbc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	2b03      	cmp	r3, #3
 8001fc2:	d10c      	bne.n	8001fde <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001fc4:	4a17      	ldr	r2, [pc, #92]	@ (8002024 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fcc:	4a14      	ldr	r2, [pc, #80]	@ (8002020 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001fce:	68d2      	ldr	r2, [r2, #12]
 8001fd0:	0a12      	lsrs	r2, r2, #8
 8001fd2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001fd6:	fb02 f303 	mul.w	r3, r2, r3
 8001fda:	617b      	str	r3, [r7, #20]
    break;
 8001fdc:	e00c      	b.n	8001ff8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001fde:	4a12      	ldr	r2, [pc, #72]	@ (8002028 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fe6:	4a0e      	ldr	r2, [pc, #56]	@ (8002020 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001fe8:	68d2      	ldr	r2, [r2, #12]
 8001fea:	0a12      	lsrs	r2, r2, #8
 8001fec:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001ff0:	fb02 f303 	mul.w	r3, r2, r3
 8001ff4:	617b      	str	r3, [r7, #20]
    break;
 8001ff6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001ff8:	4b09      	ldr	r3, [pc, #36]	@ (8002020 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	0e5b      	lsrs	r3, r3, #25
 8001ffe:	f003 0303 	and.w	r3, r3, #3
 8002002:	3301      	adds	r3, #1
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002008:	697a      	ldr	r2, [r7, #20]
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002010:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002012:	687b      	ldr	r3, [r7, #4]
}
 8002014:	4618      	mov	r0, r3
 8002016:	371c      	adds	r7, #28
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr
 8002020:	40021000 	.word	0x40021000
 8002024:	016e3600 	.word	0x016e3600
 8002028:	00f42400 	.word	0x00f42400

0800202c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b086      	sub	sp, #24
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002034:	2300      	movs	r3, #0
 8002036:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002038:	2300      	movs	r3, #0
 800203a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002044:	2b00      	cmp	r3, #0
 8002046:	f000 8098 	beq.w	800217a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800204a:	2300      	movs	r3, #0
 800204c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800204e:	4b43      	ldr	r3, [pc, #268]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002050:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002052:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002056:	2b00      	cmp	r3, #0
 8002058:	d10d      	bne.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800205a:	4b40      	ldr	r3, [pc, #256]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800205c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800205e:	4a3f      	ldr	r2, [pc, #252]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002060:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002064:	6593      	str	r3, [r2, #88]	@ 0x58
 8002066:	4b3d      	ldr	r3, [pc, #244]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800206a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800206e:	60bb      	str	r3, [r7, #8]
 8002070:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002072:	2301      	movs	r3, #1
 8002074:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002076:	4b3a      	ldr	r3, [pc, #232]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a39      	ldr	r2, [pc, #228]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800207c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002080:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002082:	f7fe ff23 	bl	8000ecc <HAL_GetTick>
 8002086:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002088:	e009      	b.n	800209e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800208a:	f7fe ff1f 	bl	8000ecc <HAL_GetTick>
 800208e:	4602      	mov	r2, r0
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	1ad3      	subs	r3, r2, r3
 8002094:	2b02      	cmp	r3, #2
 8002096:	d902      	bls.n	800209e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002098:	2303      	movs	r3, #3
 800209a:	74fb      	strb	r3, [r7, #19]
        break;
 800209c:	e005      	b.n	80020aa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800209e:	4b30      	ldr	r3, [pc, #192]	@ (8002160 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d0ef      	beq.n	800208a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80020aa:	7cfb      	ldrb	r3, [r7, #19]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d159      	bne.n	8002164 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80020b0:	4b2a      	ldr	r3, [pc, #168]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80020ba:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d01e      	beq.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020c6:	697a      	ldr	r2, [r7, #20]
 80020c8:	429a      	cmp	r2, r3
 80020ca:	d019      	beq.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80020cc:	4b23      	ldr	r3, [pc, #140]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020d6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80020d8:	4b20      	ldr	r3, [pc, #128]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020de:	4a1f      	ldr	r2, [pc, #124]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80020e8:	4b1c      	ldr	r3, [pc, #112]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020ee:	4a1b      	ldr	r2, [pc, #108]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80020f8:	4a18      	ldr	r2, [pc, #96]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	f003 0301 	and.w	r3, r3, #1
 8002106:	2b00      	cmp	r3, #0
 8002108:	d016      	beq.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800210a:	f7fe fedf 	bl	8000ecc <HAL_GetTick>
 800210e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002110:	e00b      	b.n	800212a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002112:	f7fe fedb 	bl	8000ecc <HAL_GetTick>
 8002116:	4602      	mov	r2, r0
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	1ad3      	subs	r3, r2, r3
 800211c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002120:	4293      	cmp	r3, r2
 8002122:	d902      	bls.n	800212a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002124:	2303      	movs	r3, #3
 8002126:	74fb      	strb	r3, [r7, #19]
            break;
 8002128:	e006      	b.n	8002138 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800212a:	4b0c      	ldr	r3, [pc, #48]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800212c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002130:	f003 0302 	and.w	r3, r3, #2
 8002134:	2b00      	cmp	r3, #0
 8002136:	d0ec      	beq.n	8002112 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002138:	7cfb      	ldrb	r3, [r7, #19]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d10b      	bne.n	8002156 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800213e:	4b07      	ldr	r3, [pc, #28]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002140:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002144:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800214c:	4903      	ldr	r1, [pc, #12]	@ (800215c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800214e:	4313      	orrs	r3, r2
 8002150:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002154:	e008      	b.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002156:	7cfb      	ldrb	r3, [r7, #19]
 8002158:	74bb      	strb	r3, [r7, #18]
 800215a:	e005      	b.n	8002168 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800215c:	40021000 	.word	0x40021000
 8002160:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002164:	7cfb      	ldrb	r3, [r7, #19]
 8002166:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002168:	7c7b      	ldrb	r3, [r7, #17]
 800216a:	2b01      	cmp	r3, #1
 800216c:	d105      	bne.n	800217a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800216e:	4ba6      	ldr	r3, [pc, #664]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002170:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002172:	4aa5      	ldr	r2, [pc, #660]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002174:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002178:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f003 0301 	and.w	r3, r3, #1
 8002182:	2b00      	cmp	r3, #0
 8002184:	d00a      	beq.n	800219c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002186:	4ba0      	ldr	r3, [pc, #640]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002188:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800218c:	f023 0203 	bic.w	r2, r3, #3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	685b      	ldr	r3, [r3, #4]
 8002194:	499c      	ldr	r1, [pc, #624]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002196:	4313      	orrs	r3, r2
 8002198:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f003 0302 	and.w	r3, r3, #2
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d00a      	beq.n	80021be <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80021a8:	4b97      	ldr	r3, [pc, #604]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021ae:	f023 020c 	bic.w	r2, r3, #12
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	4994      	ldr	r1, [pc, #592]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021b8:	4313      	orrs	r3, r2
 80021ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 0304 	and.w	r3, r3, #4
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d00a      	beq.n	80021e0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80021ca:	4b8f      	ldr	r3, [pc, #572]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021d0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	498b      	ldr	r1, [pc, #556]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021da:	4313      	orrs	r3, r2
 80021dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 0308 	and.w	r3, r3, #8
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d00a      	beq.n	8002202 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80021ec:	4b86      	ldr	r3, [pc, #536]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021f2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	691b      	ldr	r3, [r3, #16]
 80021fa:	4983      	ldr	r1, [pc, #524]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80021fc:	4313      	orrs	r3, r2
 80021fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 0320 	and.w	r3, r3, #32
 800220a:	2b00      	cmp	r3, #0
 800220c:	d00a      	beq.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800220e:	4b7e      	ldr	r3, [pc, #504]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002210:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002214:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	695b      	ldr	r3, [r3, #20]
 800221c:	497a      	ldr	r1, [pc, #488]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800221e:	4313      	orrs	r3, r2
 8002220:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800222c:	2b00      	cmp	r3, #0
 800222e:	d00a      	beq.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002230:	4b75      	ldr	r3, [pc, #468]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002232:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002236:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	699b      	ldr	r3, [r3, #24]
 800223e:	4972      	ldr	r1, [pc, #456]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002240:	4313      	orrs	r3, r2
 8002242:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800224e:	2b00      	cmp	r3, #0
 8002250:	d00a      	beq.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002252:	4b6d      	ldr	r3, [pc, #436]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002254:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002258:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	69db      	ldr	r3, [r3, #28]
 8002260:	4969      	ldr	r1, [pc, #420]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002262:	4313      	orrs	r3, r2
 8002264:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002270:	2b00      	cmp	r3, #0
 8002272:	d00a      	beq.n	800228a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002274:	4b64      	ldr	r3, [pc, #400]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002276:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800227a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6a1b      	ldr	r3, [r3, #32]
 8002282:	4961      	ldr	r1, [pc, #388]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002284:	4313      	orrs	r3, r2
 8002286:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002292:	2b00      	cmp	r3, #0
 8002294:	d00a      	beq.n	80022ac <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002296:	4b5c      	ldr	r3, [pc, #368]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002298:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800229c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022a4:	4958      	ldr	r1, [pc, #352]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022a6:	4313      	orrs	r3, r2
 80022a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d015      	beq.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80022b8:	4b53      	ldr	r3, [pc, #332]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022be:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022c6:	4950      	ldr	r1, [pc, #320]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022c8:	4313      	orrs	r3, r2
 80022ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80022d6:	d105      	bne.n	80022e4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80022d8:	4b4b      	ldr	r3, [pc, #300]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022da:	68db      	ldr	r3, [r3, #12]
 80022dc:	4a4a      	ldr	r2, [pc, #296]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80022e2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d015      	beq.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80022f0:	4b45      	ldr	r3, [pc, #276]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80022f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022f6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022fe:	4942      	ldr	r1, [pc, #264]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002300:	4313      	orrs	r3, r2
 8002302:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800230a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800230e:	d105      	bne.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002310:	4b3d      	ldr	r3, [pc, #244]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	4a3c      	ldr	r2, [pc, #240]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002316:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800231a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002324:	2b00      	cmp	r3, #0
 8002326:	d015      	beq.n	8002354 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002328:	4b37      	ldr	r3, [pc, #220]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800232a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800232e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002336:	4934      	ldr	r1, [pc, #208]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002338:	4313      	orrs	r3, r2
 800233a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002342:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002346:	d105      	bne.n	8002354 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002348:	4b2f      	ldr	r3, [pc, #188]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800234a:	68db      	ldr	r3, [r3, #12]
 800234c:	4a2e      	ldr	r2, [pc, #184]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800234e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002352:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800235c:	2b00      	cmp	r3, #0
 800235e:	d015      	beq.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002360:	4b29      	ldr	r3, [pc, #164]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002366:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800236e:	4926      	ldr	r1, [pc, #152]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002370:	4313      	orrs	r3, r2
 8002372:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800237a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800237e:	d105      	bne.n	800238c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002380:	4b21      	ldr	r3, [pc, #132]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	4a20      	ldr	r2, [pc, #128]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002386:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800238a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002394:	2b00      	cmp	r3, #0
 8002396:	d015      	beq.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002398:	4b1b      	ldr	r3, [pc, #108]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800239a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800239e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023a6:	4918      	ldr	r1, [pc, #96]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023a8:	4313      	orrs	r3, r2
 80023aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80023b6:	d105      	bne.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80023b8:	4b13      	ldr	r3, [pc, #76]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023ba:	68db      	ldr	r3, [r3, #12]
 80023bc:	4a12      	ldr	r2, [pc, #72]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80023c2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d015      	beq.n	80023fc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80023d0:	4b0d      	ldr	r3, [pc, #52]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023d6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023de:	490a      	ldr	r1, [pc, #40]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023e0:	4313      	orrs	r3, r2
 80023e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023ea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80023ee:	d105      	bne.n	80023fc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80023f0:	4b05      	ldr	r3, [pc, #20]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	4a04      	ldr	r2, [pc, #16]	@ (8002408 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80023f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023fa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80023fc:	7cbb      	ldrb	r3, [r7, #18]
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3718      	adds	r7, #24
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	40021000 	.word	0x40021000

0800240c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d101      	bne.n	800241e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e042      	b.n	80024a4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002424:	2b00      	cmp	r3, #0
 8002426:	d106      	bne.n	8002436 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2200      	movs	r2, #0
 800242c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	f7fe fc65 	bl	8000d00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2224      	movs	r2, #36	@ 0x24
 800243a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f022 0201 	bic.w	r2, r2, #1
 800244c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002452:	2b00      	cmp	r3, #0
 8002454:	d002      	beq.n	800245c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002456:	6878      	ldr	r0, [r7, #4]
 8002458:	f000 fb82 	bl	8002b60 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800245c:	6878      	ldr	r0, [r7, #4]
 800245e:	f000 f8b3 	bl	80025c8 <UART_SetConfig>
 8002462:	4603      	mov	r3, r0
 8002464:	2b01      	cmp	r3, #1
 8002466:	d101      	bne.n	800246c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	e01b      	b.n	80024a4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	685a      	ldr	r2, [r3, #4]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800247a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	689a      	ldr	r2, [r3, #8]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800248a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f042 0201 	orr.w	r2, r2, #1
 800249a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800249c:	6878      	ldr	r0, [r7, #4]
 800249e:	f000 fc01 	bl	8002ca4 <UART_CheckIdleState>
 80024a2:	4603      	mov	r3, r0
}
 80024a4:	4618      	mov	r0, r3
 80024a6:	3708      	adds	r7, #8
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}

080024ac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b08a      	sub	sp, #40	@ 0x28
 80024b0:	af02      	add	r7, sp, #8
 80024b2:	60f8      	str	r0, [r7, #12]
 80024b4:	60b9      	str	r1, [r7, #8]
 80024b6:	603b      	str	r3, [r7, #0]
 80024b8:	4613      	mov	r3, r2
 80024ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024c2:	2b20      	cmp	r3, #32
 80024c4:	d17b      	bne.n	80025be <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d002      	beq.n	80024d2 <HAL_UART_Transmit+0x26>
 80024cc:	88fb      	ldrh	r3, [r7, #6]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d101      	bne.n	80024d6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e074      	b.n	80025c0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	2200      	movs	r2, #0
 80024da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2221      	movs	r2, #33	@ 0x21
 80024e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80024e6:	f7fe fcf1 	bl	8000ecc <HAL_GetTick>
 80024ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	88fa      	ldrh	r2, [r7, #6]
 80024f0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	88fa      	ldrh	r2, [r7, #6]
 80024f8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002504:	d108      	bne.n	8002518 <HAL_UART_Transmit+0x6c>
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	691b      	ldr	r3, [r3, #16]
 800250a:	2b00      	cmp	r3, #0
 800250c:	d104      	bne.n	8002518 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800250e:	2300      	movs	r3, #0
 8002510:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	61bb      	str	r3, [r7, #24]
 8002516:	e003      	b.n	8002520 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800251c:	2300      	movs	r3, #0
 800251e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002520:	e030      	b.n	8002584 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	9300      	str	r3, [sp, #0]
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	2200      	movs	r2, #0
 800252a:	2180      	movs	r1, #128	@ 0x80
 800252c:	68f8      	ldr	r0, [r7, #12]
 800252e:	f000 fc63 	bl	8002df8 <UART_WaitOnFlagUntilTimeout>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d005      	beq.n	8002544 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2220      	movs	r2, #32
 800253c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8002540:	2303      	movs	r3, #3
 8002542:	e03d      	b.n	80025c0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8002544:	69fb      	ldr	r3, [r7, #28]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d10b      	bne.n	8002562 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800254a:	69bb      	ldr	r3, [r7, #24]
 800254c:	881b      	ldrh	r3, [r3, #0]
 800254e:	461a      	mov	r2, r3
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002558:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800255a:	69bb      	ldr	r3, [r7, #24]
 800255c:	3302      	adds	r3, #2
 800255e:	61bb      	str	r3, [r7, #24]
 8002560:	e007      	b.n	8002572 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002562:	69fb      	ldr	r3, [r7, #28]
 8002564:	781a      	ldrb	r2, [r3, #0]
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	3301      	adds	r3, #1
 8002570:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8002578:	b29b      	uxth	r3, r3
 800257a:	3b01      	subs	r3, #1
 800257c:	b29a      	uxth	r2, r3
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800258a:	b29b      	uxth	r3, r3
 800258c:	2b00      	cmp	r3, #0
 800258e:	d1c8      	bne.n	8002522 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	9300      	str	r3, [sp, #0]
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	2200      	movs	r2, #0
 8002598:	2140      	movs	r1, #64	@ 0x40
 800259a:	68f8      	ldr	r0, [r7, #12]
 800259c:	f000 fc2c 	bl	8002df8 <UART_WaitOnFlagUntilTimeout>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d005      	beq.n	80025b2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2220      	movs	r2, #32
 80025aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80025ae:	2303      	movs	r3, #3
 80025b0:	e006      	b.n	80025c0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2220      	movs	r2, #32
 80025b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80025ba:	2300      	movs	r3, #0
 80025bc:	e000      	b.n	80025c0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80025be:	2302      	movs	r3, #2
  }
}
 80025c0:	4618      	mov	r0, r3
 80025c2:	3720      	adds	r7, #32
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bd80      	pop	{r7, pc}

080025c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025cc:	b08c      	sub	sp, #48	@ 0x30
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80025d2:	2300      	movs	r3, #0
 80025d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	689a      	ldr	r2, [r3, #8]
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	691b      	ldr	r3, [r3, #16]
 80025e0:	431a      	orrs	r2, r3
 80025e2:	697b      	ldr	r3, [r7, #20]
 80025e4:	695b      	ldr	r3, [r3, #20]
 80025e6:	431a      	orrs	r2, r3
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	69db      	ldr	r3, [r3, #28]
 80025ec:	4313      	orrs	r3, r2
 80025ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	4bab      	ldr	r3, [pc, #684]	@ (80028a4 <UART_SetConfig+0x2dc>)
 80025f8:	4013      	ands	r3, r2
 80025fa:	697a      	ldr	r2, [r7, #20]
 80025fc:	6812      	ldr	r2, [r2, #0]
 80025fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002600:	430b      	orrs	r3, r1
 8002602:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	68da      	ldr	r2, [r3, #12]
 8002612:	697b      	ldr	r3, [r7, #20]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	430a      	orrs	r2, r1
 8002618:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	699b      	ldr	r3, [r3, #24]
 800261e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4aa0      	ldr	r2, [pc, #640]	@ (80028a8 <UART_SetConfig+0x2e0>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d004      	beq.n	8002634 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	6a1b      	ldr	r3, [r3, #32]
 800262e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002630:	4313      	orrs	r3, r2
 8002632:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800263e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8002642:	697a      	ldr	r2, [r7, #20]
 8002644:	6812      	ldr	r2, [r2, #0]
 8002646:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002648:	430b      	orrs	r3, r1
 800264a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002652:	f023 010f 	bic.w	r1, r3, #15
 8002656:	697b      	ldr	r3, [r7, #20]
 8002658:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	430a      	orrs	r2, r1
 8002660:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a91      	ldr	r2, [pc, #580]	@ (80028ac <UART_SetConfig+0x2e4>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d125      	bne.n	80026b8 <UART_SetConfig+0xf0>
 800266c:	4b90      	ldr	r3, [pc, #576]	@ (80028b0 <UART_SetConfig+0x2e8>)
 800266e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002672:	f003 0303 	and.w	r3, r3, #3
 8002676:	2b03      	cmp	r3, #3
 8002678:	d81a      	bhi.n	80026b0 <UART_SetConfig+0xe8>
 800267a:	a201      	add	r2, pc, #4	@ (adr r2, 8002680 <UART_SetConfig+0xb8>)
 800267c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002680:	08002691 	.word	0x08002691
 8002684:	080026a1 	.word	0x080026a1
 8002688:	08002699 	.word	0x08002699
 800268c:	080026a9 	.word	0x080026a9
 8002690:	2301      	movs	r3, #1
 8002692:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002696:	e0d6      	b.n	8002846 <UART_SetConfig+0x27e>
 8002698:	2302      	movs	r3, #2
 800269a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800269e:	e0d2      	b.n	8002846 <UART_SetConfig+0x27e>
 80026a0:	2304      	movs	r3, #4
 80026a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80026a6:	e0ce      	b.n	8002846 <UART_SetConfig+0x27e>
 80026a8:	2308      	movs	r3, #8
 80026aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80026ae:	e0ca      	b.n	8002846 <UART_SetConfig+0x27e>
 80026b0:	2310      	movs	r3, #16
 80026b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80026b6:	e0c6      	b.n	8002846 <UART_SetConfig+0x27e>
 80026b8:	697b      	ldr	r3, [r7, #20]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a7d      	ldr	r2, [pc, #500]	@ (80028b4 <UART_SetConfig+0x2ec>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d138      	bne.n	8002734 <UART_SetConfig+0x16c>
 80026c2:	4b7b      	ldr	r3, [pc, #492]	@ (80028b0 <UART_SetConfig+0x2e8>)
 80026c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026c8:	f003 030c 	and.w	r3, r3, #12
 80026cc:	2b0c      	cmp	r3, #12
 80026ce:	d82d      	bhi.n	800272c <UART_SetConfig+0x164>
 80026d0:	a201      	add	r2, pc, #4	@ (adr r2, 80026d8 <UART_SetConfig+0x110>)
 80026d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026d6:	bf00      	nop
 80026d8:	0800270d 	.word	0x0800270d
 80026dc:	0800272d 	.word	0x0800272d
 80026e0:	0800272d 	.word	0x0800272d
 80026e4:	0800272d 	.word	0x0800272d
 80026e8:	0800271d 	.word	0x0800271d
 80026ec:	0800272d 	.word	0x0800272d
 80026f0:	0800272d 	.word	0x0800272d
 80026f4:	0800272d 	.word	0x0800272d
 80026f8:	08002715 	.word	0x08002715
 80026fc:	0800272d 	.word	0x0800272d
 8002700:	0800272d 	.word	0x0800272d
 8002704:	0800272d 	.word	0x0800272d
 8002708:	08002725 	.word	0x08002725
 800270c:	2300      	movs	r3, #0
 800270e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002712:	e098      	b.n	8002846 <UART_SetConfig+0x27e>
 8002714:	2302      	movs	r3, #2
 8002716:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800271a:	e094      	b.n	8002846 <UART_SetConfig+0x27e>
 800271c:	2304      	movs	r3, #4
 800271e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002722:	e090      	b.n	8002846 <UART_SetConfig+0x27e>
 8002724:	2308      	movs	r3, #8
 8002726:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800272a:	e08c      	b.n	8002846 <UART_SetConfig+0x27e>
 800272c:	2310      	movs	r3, #16
 800272e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002732:	e088      	b.n	8002846 <UART_SetConfig+0x27e>
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a5f      	ldr	r2, [pc, #380]	@ (80028b8 <UART_SetConfig+0x2f0>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d125      	bne.n	800278a <UART_SetConfig+0x1c2>
 800273e:	4b5c      	ldr	r3, [pc, #368]	@ (80028b0 <UART_SetConfig+0x2e8>)
 8002740:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002744:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002748:	2b30      	cmp	r3, #48	@ 0x30
 800274a:	d016      	beq.n	800277a <UART_SetConfig+0x1b2>
 800274c:	2b30      	cmp	r3, #48	@ 0x30
 800274e:	d818      	bhi.n	8002782 <UART_SetConfig+0x1ba>
 8002750:	2b20      	cmp	r3, #32
 8002752:	d00a      	beq.n	800276a <UART_SetConfig+0x1a2>
 8002754:	2b20      	cmp	r3, #32
 8002756:	d814      	bhi.n	8002782 <UART_SetConfig+0x1ba>
 8002758:	2b00      	cmp	r3, #0
 800275a:	d002      	beq.n	8002762 <UART_SetConfig+0x19a>
 800275c:	2b10      	cmp	r3, #16
 800275e:	d008      	beq.n	8002772 <UART_SetConfig+0x1aa>
 8002760:	e00f      	b.n	8002782 <UART_SetConfig+0x1ba>
 8002762:	2300      	movs	r3, #0
 8002764:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002768:	e06d      	b.n	8002846 <UART_SetConfig+0x27e>
 800276a:	2302      	movs	r3, #2
 800276c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002770:	e069      	b.n	8002846 <UART_SetConfig+0x27e>
 8002772:	2304      	movs	r3, #4
 8002774:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002778:	e065      	b.n	8002846 <UART_SetConfig+0x27e>
 800277a:	2308      	movs	r3, #8
 800277c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002780:	e061      	b.n	8002846 <UART_SetConfig+0x27e>
 8002782:	2310      	movs	r3, #16
 8002784:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002788:	e05d      	b.n	8002846 <UART_SetConfig+0x27e>
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a4b      	ldr	r2, [pc, #300]	@ (80028bc <UART_SetConfig+0x2f4>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d125      	bne.n	80027e0 <UART_SetConfig+0x218>
 8002794:	4b46      	ldr	r3, [pc, #280]	@ (80028b0 <UART_SetConfig+0x2e8>)
 8002796:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800279a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800279e:	2bc0      	cmp	r3, #192	@ 0xc0
 80027a0:	d016      	beq.n	80027d0 <UART_SetConfig+0x208>
 80027a2:	2bc0      	cmp	r3, #192	@ 0xc0
 80027a4:	d818      	bhi.n	80027d8 <UART_SetConfig+0x210>
 80027a6:	2b80      	cmp	r3, #128	@ 0x80
 80027a8:	d00a      	beq.n	80027c0 <UART_SetConfig+0x1f8>
 80027aa:	2b80      	cmp	r3, #128	@ 0x80
 80027ac:	d814      	bhi.n	80027d8 <UART_SetConfig+0x210>
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d002      	beq.n	80027b8 <UART_SetConfig+0x1f0>
 80027b2:	2b40      	cmp	r3, #64	@ 0x40
 80027b4:	d008      	beq.n	80027c8 <UART_SetConfig+0x200>
 80027b6:	e00f      	b.n	80027d8 <UART_SetConfig+0x210>
 80027b8:	2300      	movs	r3, #0
 80027ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80027be:	e042      	b.n	8002846 <UART_SetConfig+0x27e>
 80027c0:	2302      	movs	r3, #2
 80027c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80027c6:	e03e      	b.n	8002846 <UART_SetConfig+0x27e>
 80027c8:	2304      	movs	r3, #4
 80027ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80027ce:	e03a      	b.n	8002846 <UART_SetConfig+0x27e>
 80027d0:	2308      	movs	r3, #8
 80027d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80027d6:	e036      	b.n	8002846 <UART_SetConfig+0x27e>
 80027d8:	2310      	movs	r3, #16
 80027da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80027de:	e032      	b.n	8002846 <UART_SetConfig+0x27e>
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a30      	ldr	r2, [pc, #192]	@ (80028a8 <UART_SetConfig+0x2e0>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d12a      	bne.n	8002840 <UART_SetConfig+0x278>
 80027ea:	4b31      	ldr	r3, [pc, #196]	@ (80028b0 <UART_SetConfig+0x2e8>)
 80027ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80027f0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80027f4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80027f8:	d01a      	beq.n	8002830 <UART_SetConfig+0x268>
 80027fa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80027fe:	d81b      	bhi.n	8002838 <UART_SetConfig+0x270>
 8002800:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002804:	d00c      	beq.n	8002820 <UART_SetConfig+0x258>
 8002806:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800280a:	d815      	bhi.n	8002838 <UART_SetConfig+0x270>
 800280c:	2b00      	cmp	r3, #0
 800280e:	d003      	beq.n	8002818 <UART_SetConfig+0x250>
 8002810:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002814:	d008      	beq.n	8002828 <UART_SetConfig+0x260>
 8002816:	e00f      	b.n	8002838 <UART_SetConfig+0x270>
 8002818:	2300      	movs	r3, #0
 800281a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800281e:	e012      	b.n	8002846 <UART_SetConfig+0x27e>
 8002820:	2302      	movs	r3, #2
 8002822:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002826:	e00e      	b.n	8002846 <UART_SetConfig+0x27e>
 8002828:	2304      	movs	r3, #4
 800282a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800282e:	e00a      	b.n	8002846 <UART_SetConfig+0x27e>
 8002830:	2308      	movs	r3, #8
 8002832:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8002836:	e006      	b.n	8002846 <UART_SetConfig+0x27e>
 8002838:	2310      	movs	r3, #16
 800283a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800283e:	e002      	b.n	8002846 <UART_SetConfig+0x27e>
 8002840:	2310      	movs	r3, #16
 8002842:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002846:	697b      	ldr	r3, [r7, #20]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a17      	ldr	r2, [pc, #92]	@ (80028a8 <UART_SetConfig+0x2e0>)
 800284c:	4293      	cmp	r3, r2
 800284e:	f040 80a8 	bne.w	80029a2 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002852:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002856:	2b08      	cmp	r3, #8
 8002858:	d834      	bhi.n	80028c4 <UART_SetConfig+0x2fc>
 800285a:	a201      	add	r2, pc, #4	@ (adr r2, 8002860 <UART_SetConfig+0x298>)
 800285c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002860:	08002885 	.word	0x08002885
 8002864:	080028c5 	.word	0x080028c5
 8002868:	0800288d 	.word	0x0800288d
 800286c:	080028c5 	.word	0x080028c5
 8002870:	08002893 	.word	0x08002893
 8002874:	080028c5 	.word	0x080028c5
 8002878:	080028c5 	.word	0x080028c5
 800287c:	080028c5 	.word	0x080028c5
 8002880:	0800289b 	.word	0x0800289b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002884:	f7ff fb60 	bl	8001f48 <HAL_RCC_GetPCLK1Freq>
 8002888:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800288a:	e021      	b.n	80028d0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800288c:	4b0c      	ldr	r3, [pc, #48]	@ (80028c0 <UART_SetConfig+0x2f8>)
 800288e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002890:	e01e      	b.n	80028d0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002892:	f7ff faeb 	bl	8001e6c <HAL_RCC_GetSysClockFreq>
 8002896:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002898:	e01a      	b.n	80028d0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800289a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800289e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80028a0:	e016      	b.n	80028d0 <UART_SetConfig+0x308>
 80028a2:	bf00      	nop
 80028a4:	cfff69f3 	.word	0xcfff69f3
 80028a8:	40008000 	.word	0x40008000
 80028ac:	40013800 	.word	0x40013800
 80028b0:	40021000 	.word	0x40021000
 80028b4:	40004400 	.word	0x40004400
 80028b8:	40004800 	.word	0x40004800
 80028bc:	40004c00 	.word	0x40004c00
 80028c0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80028c4:	2300      	movs	r3, #0
 80028c6:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80028ce:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80028d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	f000 812a 	beq.w	8002b2c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028dc:	4a9e      	ldr	r2, [pc, #632]	@ (8002b58 <UART_SetConfig+0x590>)
 80028de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80028e2:	461a      	mov	r2, r3
 80028e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e6:	fbb3 f3f2 	udiv	r3, r3, r2
 80028ea:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	685a      	ldr	r2, [r3, #4]
 80028f0:	4613      	mov	r3, r2
 80028f2:	005b      	lsls	r3, r3, #1
 80028f4:	4413      	add	r3, r2
 80028f6:	69ba      	ldr	r2, [r7, #24]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d305      	bcc.n	8002908 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002902:	69ba      	ldr	r2, [r7, #24]
 8002904:	429a      	cmp	r2, r3
 8002906:	d903      	bls.n	8002910 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800290e:	e10d      	b.n	8002b2c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002912:	2200      	movs	r2, #0
 8002914:	60bb      	str	r3, [r7, #8]
 8002916:	60fa      	str	r2, [r7, #12]
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800291c:	4a8e      	ldr	r2, [pc, #568]	@ (8002b58 <UART_SetConfig+0x590>)
 800291e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002922:	b29b      	uxth	r3, r3
 8002924:	2200      	movs	r2, #0
 8002926:	603b      	str	r3, [r7, #0]
 8002928:	607a      	str	r2, [r7, #4]
 800292a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800292e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002932:	f7fd fcc5 	bl	80002c0 <__aeabi_uldivmod>
 8002936:	4602      	mov	r2, r0
 8002938:	460b      	mov	r3, r1
 800293a:	4610      	mov	r0, r2
 800293c:	4619      	mov	r1, r3
 800293e:	f04f 0200 	mov.w	r2, #0
 8002942:	f04f 0300 	mov.w	r3, #0
 8002946:	020b      	lsls	r3, r1, #8
 8002948:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800294c:	0202      	lsls	r2, r0, #8
 800294e:	6979      	ldr	r1, [r7, #20]
 8002950:	6849      	ldr	r1, [r1, #4]
 8002952:	0849      	lsrs	r1, r1, #1
 8002954:	2000      	movs	r0, #0
 8002956:	460c      	mov	r4, r1
 8002958:	4605      	mov	r5, r0
 800295a:	eb12 0804 	adds.w	r8, r2, r4
 800295e:	eb43 0905 	adc.w	r9, r3, r5
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	2200      	movs	r2, #0
 8002968:	469a      	mov	sl, r3
 800296a:	4693      	mov	fp, r2
 800296c:	4652      	mov	r2, sl
 800296e:	465b      	mov	r3, fp
 8002970:	4640      	mov	r0, r8
 8002972:	4649      	mov	r1, r9
 8002974:	f7fd fca4 	bl	80002c0 <__aeabi_uldivmod>
 8002978:	4602      	mov	r2, r0
 800297a:	460b      	mov	r3, r1
 800297c:	4613      	mov	r3, r2
 800297e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002980:	6a3b      	ldr	r3, [r7, #32]
 8002982:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002986:	d308      	bcc.n	800299a <UART_SetConfig+0x3d2>
 8002988:	6a3b      	ldr	r3, [r7, #32]
 800298a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800298e:	d204      	bcs.n	800299a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8002990:	697b      	ldr	r3, [r7, #20]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	6a3a      	ldr	r2, [r7, #32]
 8002996:	60da      	str	r2, [r3, #12]
 8002998:	e0c8      	b.n	8002b2c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80029a0:	e0c4      	b.n	8002b2c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80029a2:	697b      	ldr	r3, [r7, #20]
 80029a4:	69db      	ldr	r3, [r3, #28]
 80029a6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80029aa:	d167      	bne.n	8002a7c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80029ac:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80029b0:	2b08      	cmp	r3, #8
 80029b2:	d828      	bhi.n	8002a06 <UART_SetConfig+0x43e>
 80029b4:	a201      	add	r2, pc, #4	@ (adr r2, 80029bc <UART_SetConfig+0x3f4>)
 80029b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029ba:	bf00      	nop
 80029bc:	080029e1 	.word	0x080029e1
 80029c0:	080029e9 	.word	0x080029e9
 80029c4:	080029f1 	.word	0x080029f1
 80029c8:	08002a07 	.word	0x08002a07
 80029cc:	080029f7 	.word	0x080029f7
 80029d0:	08002a07 	.word	0x08002a07
 80029d4:	08002a07 	.word	0x08002a07
 80029d8:	08002a07 	.word	0x08002a07
 80029dc:	080029ff 	.word	0x080029ff
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80029e0:	f7ff fab2 	bl	8001f48 <HAL_RCC_GetPCLK1Freq>
 80029e4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80029e6:	e014      	b.n	8002a12 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80029e8:	f7ff fac4 	bl	8001f74 <HAL_RCC_GetPCLK2Freq>
 80029ec:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80029ee:	e010      	b.n	8002a12 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80029f0:	4b5a      	ldr	r3, [pc, #360]	@ (8002b5c <UART_SetConfig+0x594>)
 80029f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80029f4:	e00d      	b.n	8002a12 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80029f6:	f7ff fa39 	bl	8001e6c <HAL_RCC_GetSysClockFreq>
 80029fa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80029fc:	e009      	b.n	8002a12 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80029fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002a02:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002a04:	e005      	b.n	8002a12 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8002a06:	2300      	movs	r3, #0
 8002a08:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002a10:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	f000 8089 	beq.w	8002b2c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a1e:	4a4e      	ldr	r2, [pc, #312]	@ (8002b58 <UART_SetConfig+0x590>)
 8002a20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a24:	461a      	mov	r2, r3
 8002a26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a28:	fbb3 f3f2 	udiv	r3, r3, r2
 8002a2c:	005a      	lsls	r2, r3, #1
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	085b      	lsrs	r3, r3, #1
 8002a34:	441a      	add	r2, r3
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a3e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002a40:	6a3b      	ldr	r3, [r7, #32]
 8002a42:	2b0f      	cmp	r3, #15
 8002a44:	d916      	bls.n	8002a74 <UART_SetConfig+0x4ac>
 8002a46:	6a3b      	ldr	r3, [r7, #32]
 8002a48:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a4c:	d212      	bcs.n	8002a74 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002a4e:	6a3b      	ldr	r3, [r7, #32]
 8002a50:	b29b      	uxth	r3, r3
 8002a52:	f023 030f 	bic.w	r3, r3, #15
 8002a56:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002a58:	6a3b      	ldr	r3, [r7, #32]
 8002a5a:	085b      	lsrs	r3, r3, #1
 8002a5c:	b29b      	uxth	r3, r3
 8002a5e:	f003 0307 	and.w	r3, r3, #7
 8002a62:	b29a      	uxth	r2, r3
 8002a64:	8bfb      	ldrh	r3, [r7, #30]
 8002a66:	4313      	orrs	r3, r2
 8002a68:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	8bfa      	ldrh	r2, [r7, #30]
 8002a70:	60da      	str	r2, [r3, #12]
 8002a72:	e05b      	b.n	8002b2c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8002a7a:	e057      	b.n	8002b2c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002a7c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8002a80:	2b08      	cmp	r3, #8
 8002a82:	d828      	bhi.n	8002ad6 <UART_SetConfig+0x50e>
 8002a84:	a201      	add	r2, pc, #4	@ (adr r2, 8002a8c <UART_SetConfig+0x4c4>)
 8002a86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a8a:	bf00      	nop
 8002a8c:	08002ab1 	.word	0x08002ab1
 8002a90:	08002ab9 	.word	0x08002ab9
 8002a94:	08002ac1 	.word	0x08002ac1
 8002a98:	08002ad7 	.word	0x08002ad7
 8002a9c:	08002ac7 	.word	0x08002ac7
 8002aa0:	08002ad7 	.word	0x08002ad7
 8002aa4:	08002ad7 	.word	0x08002ad7
 8002aa8:	08002ad7 	.word	0x08002ad7
 8002aac:	08002acf 	.word	0x08002acf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ab0:	f7ff fa4a 	bl	8001f48 <HAL_RCC_GetPCLK1Freq>
 8002ab4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002ab6:	e014      	b.n	8002ae2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002ab8:	f7ff fa5c 	bl	8001f74 <HAL_RCC_GetPCLK2Freq>
 8002abc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002abe:	e010      	b.n	8002ae2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002ac0:	4b26      	ldr	r3, [pc, #152]	@ (8002b5c <UART_SetConfig+0x594>)
 8002ac2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002ac4:	e00d      	b.n	8002ae2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002ac6:	f7ff f9d1 	bl	8001e6c <HAL_RCC_GetSysClockFreq>
 8002aca:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8002acc:	e009      	b.n	8002ae2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ace:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ad2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8002ad4:	e005      	b.n	8002ae2 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8002ae0:	bf00      	nop
    }

    if (pclk != 0U)
 8002ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d021      	beq.n	8002b2c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002ae8:	697b      	ldr	r3, [r7, #20]
 8002aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aec:	4a1a      	ldr	r2, [pc, #104]	@ (8002b58 <UART_SetConfig+0x590>)
 8002aee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002af2:	461a      	mov	r2, r3
 8002af4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002af6:	fbb3 f2f2 	udiv	r2, r3, r2
 8002afa:	697b      	ldr	r3, [r7, #20]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	085b      	lsrs	r3, r3, #1
 8002b00:	441a      	add	r2, r3
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b0a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002b0c:	6a3b      	ldr	r3, [r7, #32]
 8002b0e:	2b0f      	cmp	r3, #15
 8002b10:	d909      	bls.n	8002b26 <UART_SetConfig+0x55e>
 8002b12:	6a3b      	ldr	r3, [r7, #32]
 8002b14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b18:	d205      	bcs.n	8002b26 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002b1a:	6a3b      	ldr	r3, [r7, #32]
 8002b1c:	b29a      	uxth	r2, r3
 8002b1e:	697b      	ldr	r3, [r7, #20]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	60da      	str	r2, [r3, #12]
 8002b24:	e002      	b.n	8002b2c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8002b26:	2301      	movs	r3, #1
 8002b28:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	2201      	movs	r2, #1
 8002b38:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	2200      	movs	r2, #0
 8002b46:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002b48:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3730      	adds	r7, #48	@ 0x30
 8002b50:	46bd      	mov	sp, r7
 8002b52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b56:	bf00      	nop
 8002b58:	080065b4 	.word	0x080065b4
 8002b5c:	00f42400 	.word	0x00f42400

08002b60 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b083      	sub	sp, #12
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b6c:	f003 0308 	and.w	r3, r3, #8
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d00a      	beq.n	8002b8a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	430a      	orrs	r2, r1
 8002b88:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b8e:	f003 0301 	and.w	r3, r3, #1
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d00a      	beq.n	8002bac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	430a      	orrs	r2, r1
 8002baa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bb0:	f003 0302 	and.w	r3, r3, #2
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d00a      	beq.n	8002bce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	430a      	orrs	r2, r1
 8002bcc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bd2:	f003 0304 	and.w	r3, r3, #4
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d00a      	beq.n	8002bf0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	430a      	orrs	r2, r1
 8002bee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bf4:	f003 0310 	and.w	r3, r3, #16
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d00a      	beq.n	8002c12 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	430a      	orrs	r2, r1
 8002c10:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c16:	f003 0320 	and.w	r3, r3, #32
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d00a      	beq.n	8002c34 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	689b      	ldr	r3, [r3, #8]
 8002c24:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	430a      	orrs	r2, r1
 8002c32:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d01a      	beq.n	8002c76 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	430a      	orrs	r2, r1
 8002c54:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c5a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002c5e:	d10a      	bne.n	8002c76 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	430a      	orrs	r2, r1
 8002c74:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d00a      	beq.n	8002c98 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	430a      	orrs	r2, r1
 8002c96:	605a      	str	r2, [r3, #4]
  }
}
 8002c98:	bf00      	nop
 8002c9a:	370c      	adds	r7, #12
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca2:	4770      	bx	lr

08002ca4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b098      	sub	sp, #96	@ 0x60
 8002ca8:	af02      	add	r7, sp, #8
 8002caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002cb4:	f7fe f90a 	bl	8000ecc <HAL_GetTick>
 8002cb8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0308 	and.w	r3, r3, #8
 8002cc4:	2b08      	cmp	r3, #8
 8002cc6:	d12f      	bne.n	8002d28 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002cc8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002ccc:	9300      	str	r3, [sp, #0]
 8002cce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f000 f88e 	bl	8002df8 <UART_WaitOnFlagUntilTimeout>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d022      	beq.n	8002d28 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ce8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cea:	e853 3f00 	ldrex	r3, [r3]
 8002cee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002cf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cf2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002cf6:	653b      	str	r3, [r7, #80]	@ 0x50
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	461a      	mov	r2, r3
 8002cfe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d00:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d02:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d04:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002d06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d08:	e841 2300 	strex	r3, r2, [r1]
 8002d0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002d0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d1e6      	bne.n	8002ce2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2220      	movs	r2, #32
 8002d18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002d24:	2303      	movs	r3, #3
 8002d26:	e063      	b.n	8002df0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f003 0304 	and.w	r3, r3, #4
 8002d32:	2b04      	cmp	r3, #4
 8002d34:	d149      	bne.n	8002dca <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d36:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002d3a:	9300      	str	r3, [sp, #0]
 8002d3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	f000 f857 	bl	8002df8 <UART_WaitOnFlagUntilTimeout>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d03c      	beq.n	8002dca <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d58:	e853 3f00 	ldrex	r3, [r3]
 8002d5c:	623b      	str	r3, [r7, #32]
   return(result);
 8002d5e:	6a3b      	ldr	r3, [r7, #32]
 8002d60:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002d64:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	461a      	mov	r2, r3
 8002d6c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d6e:	633b      	str	r3, [r7, #48]	@ 0x30
 8002d70:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d72:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002d74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d76:	e841 2300 	strex	r3, r2, [r1]
 8002d7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d1e6      	bne.n	8002d50 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	3308      	adds	r3, #8
 8002d88:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	e853 3f00 	ldrex	r3, [r3]
 8002d90:	60fb      	str	r3, [r7, #12]
   return(result);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	f023 0301 	bic.w	r3, r3, #1
 8002d98:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	3308      	adds	r3, #8
 8002da0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002da2:	61fa      	str	r2, [r7, #28]
 8002da4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002da6:	69b9      	ldr	r1, [r7, #24]
 8002da8:	69fa      	ldr	r2, [r7, #28]
 8002daa:	e841 2300 	strex	r3, r2, [r1]
 8002dae:	617b      	str	r3, [r7, #20]
   return(result);
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d1e5      	bne.n	8002d82 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	2220      	movs	r2, #32
 8002dba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	e012      	b.n	8002df0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2220      	movs	r2, #32
 8002dce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2220      	movs	r2, #32
 8002dd6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2200      	movs	r2, #0
 8002de4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2200      	movs	r2, #0
 8002dea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002dee:	2300      	movs	r3, #0
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3758      	adds	r7, #88	@ 0x58
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}

08002df8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b084      	sub	sp, #16
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	60f8      	str	r0, [r7, #12]
 8002e00:	60b9      	str	r1, [r7, #8]
 8002e02:	603b      	str	r3, [r7, #0]
 8002e04:	4613      	mov	r3, r2
 8002e06:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e08:	e04f      	b.n	8002eaa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e0a:	69bb      	ldr	r3, [r7, #24]
 8002e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e10:	d04b      	beq.n	8002eaa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e12:	f7fe f85b 	bl	8000ecc <HAL_GetTick>
 8002e16:	4602      	mov	r2, r0
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	1ad3      	subs	r3, r2, r3
 8002e1c:	69ba      	ldr	r2, [r7, #24]
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d302      	bcc.n	8002e28 <UART_WaitOnFlagUntilTimeout+0x30>
 8002e22:	69bb      	ldr	r3, [r7, #24]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d101      	bne.n	8002e2c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002e28:	2303      	movs	r3, #3
 8002e2a:	e04e      	b.n	8002eca <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f003 0304 	and.w	r3, r3, #4
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d037      	beq.n	8002eaa <UART_WaitOnFlagUntilTimeout+0xb2>
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	2b80      	cmp	r3, #128	@ 0x80
 8002e3e:	d034      	beq.n	8002eaa <UART_WaitOnFlagUntilTimeout+0xb2>
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	2b40      	cmp	r3, #64	@ 0x40
 8002e44:	d031      	beq.n	8002eaa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	69db      	ldr	r3, [r3, #28]
 8002e4c:	f003 0308 	and.w	r3, r3, #8
 8002e50:	2b08      	cmp	r3, #8
 8002e52:	d110      	bne.n	8002e76 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2208      	movs	r2, #8
 8002e5a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002e5c:	68f8      	ldr	r0, [r7, #12]
 8002e5e:	f000 f838 	bl	8002ed2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	2208      	movs	r2, #8
 8002e66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e029      	b.n	8002eca <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	69db      	ldr	r3, [r3, #28]
 8002e7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e80:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002e84:	d111      	bne.n	8002eaa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002e8e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002e90:	68f8      	ldr	r0, [r7, #12]
 8002e92:	f000 f81e 	bl	8002ed2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2220      	movs	r2, #32
 8002e9a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8002ea6:	2303      	movs	r3, #3
 8002ea8:	e00f      	b.n	8002eca <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	69da      	ldr	r2, [r3, #28]
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	68ba      	ldr	r2, [r7, #8]
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	bf0c      	ite	eq
 8002eba:	2301      	moveq	r3, #1
 8002ebc:	2300      	movne	r3, #0
 8002ebe:	b2db      	uxtb	r3, r3
 8002ec0:	461a      	mov	r2, r3
 8002ec2:	79fb      	ldrb	r3, [r7, #7]
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d0a0      	beq.n	8002e0a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ec8:	2300      	movs	r3, #0
}
 8002eca:	4618      	mov	r0, r3
 8002ecc:	3710      	adds	r7, #16
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	bd80      	pop	{r7, pc}

08002ed2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002ed2:	b480      	push	{r7}
 8002ed4:	b095      	sub	sp, #84	@ 0x54
 8002ed6:	af00      	add	r7, sp, #0
 8002ed8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ee0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ee2:	e853 3f00 	ldrex	r3, [r3]
 8002ee6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002ee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002eea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002eee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	461a      	mov	r2, r3
 8002ef6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ef8:	643b      	str	r3, [r7, #64]	@ 0x40
 8002efa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002efc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002efe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002f00:	e841 2300 	strex	r3, r2, [r1]
 8002f04:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002f06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d1e6      	bne.n	8002eda <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	3308      	adds	r3, #8
 8002f12:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f14:	6a3b      	ldr	r3, [r7, #32]
 8002f16:	e853 3f00 	ldrex	r3, [r3]
 8002f1a:	61fb      	str	r3, [r7, #28]
   return(result);
 8002f1c:	69fb      	ldr	r3, [r7, #28]
 8002f1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f22:	f023 0301 	bic.w	r3, r3, #1
 8002f26:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	3308      	adds	r3, #8
 8002f2e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002f30:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f32:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f34:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f38:	e841 2300 	strex	r3, r2, [r1]
 8002f3c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d1e3      	bne.n	8002f0c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d118      	bne.n	8002f7e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	e853 3f00 	ldrex	r3, [r3]
 8002f58:	60bb      	str	r3, [r7, #8]
   return(result);
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	f023 0310 	bic.w	r3, r3, #16
 8002f60:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	461a      	mov	r2, r3
 8002f68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f6a:	61bb      	str	r3, [r7, #24]
 8002f6c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f6e:	6979      	ldr	r1, [r7, #20]
 8002f70:	69ba      	ldr	r2, [r7, #24]
 8002f72:	e841 2300 	strex	r3, r2, [r1]
 8002f76:	613b      	str	r3, [r7, #16]
   return(result);
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d1e6      	bne.n	8002f4c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2220      	movs	r2, #32
 8002f82:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2200      	movs	r2, #0
 8002f8a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8002f92:	bf00      	nop
 8002f94:	3754      	adds	r7, #84	@ 0x54
 8002f96:	46bd      	mov	sp, r7
 8002f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9c:	4770      	bx	lr

08002f9e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002f9e:	b480      	push	{r7}
 8002fa0:	b085      	sub	sp, #20
 8002fa2:	af00      	add	r7, sp, #0
 8002fa4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002fac:	2b01      	cmp	r3, #1
 8002fae:	d101      	bne.n	8002fb4 <HAL_UARTEx_DisableFifoMode+0x16>
 8002fb0:	2302      	movs	r3, #2
 8002fb2:	e027      	b.n	8003004 <HAL_UARTEx_DisableFifoMode+0x66>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2201      	movs	r2, #1
 8002fb8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2224      	movs	r2, #36	@ 0x24
 8002fc0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f022 0201 	bic.w	r2, r2, #1
 8002fda:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8002fe2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	68fa      	ldr	r2, [r7, #12]
 8002ff0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2220      	movs	r2, #32
 8002ff6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003002:	2300      	movs	r3, #0
}
 8003004:	4618      	mov	r0, r3
 8003006:	3714      	adds	r7, #20
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr

08003010 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003020:	2b01      	cmp	r3, #1
 8003022:	d101      	bne.n	8003028 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003024:	2302      	movs	r3, #2
 8003026:	e02d      	b.n	8003084 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2201      	movs	r2, #1
 800302c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2224      	movs	r2, #36	@ 0x24
 8003034:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f022 0201 	bic.w	r2, r2, #1
 800304e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	683a      	ldr	r2, [r7, #0]
 8003060:	430a      	orrs	r2, r1
 8003062:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003064:	6878      	ldr	r0, [r7, #4]
 8003066:	f000 f84f 	bl	8003108 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	68fa      	ldr	r2, [r7, #12]
 8003070:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2220      	movs	r2, #32
 8003076:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2200      	movs	r2, #0
 800307e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003082:	2300      	movs	r3, #0
}
 8003084:	4618      	mov	r0, r3
 8003086:	3710      	adds	r7, #16
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}

0800308c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b084      	sub	sp, #16
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800309c:	2b01      	cmp	r3, #1
 800309e:	d101      	bne.n	80030a4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80030a0:	2302      	movs	r3, #2
 80030a2:	e02d      	b.n	8003100 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2224      	movs	r2, #36	@ 0x24
 80030b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681a      	ldr	r2, [r3, #0]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f022 0201 	bic.w	r2, r2, #1
 80030ca:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	683a      	ldr	r2, [r7, #0]
 80030dc:	430a      	orrs	r2, r1
 80030de:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80030e0:	6878      	ldr	r0, [r7, #4]
 80030e2:	f000 f811 	bl	8003108 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	68fa      	ldr	r2, [r7, #12]
 80030ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2220      	movs	r2, #32
 80030f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80030fe:	2300      	movs	r3, #0
}
 8003100:	4618      	mov	r0, r3
 8003102:	3710      	adds	r7, #16
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}

08003108 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003108:	b480      	push	{r7}
 800310a:	b085      	sub	sp, #20
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003114:	2b00      	cmp	r3, #0
 8003116:	d108      	bne.n	800312a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2201      	movs	r2, #1
 800311c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2201      	movs	r2, #1
 8003124:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003128:	e031      	b.n	800318e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800312a:	2308      	movs	r3, #8
 800312c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800312e:	2308      	movs	r3, #8
 8003130:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	0e5b      	lsrs	r3, r3, #25
 800313a:	b2db      	uxtb	r3, r3
 800313c:	f003 0307 	and.w	r3, r3, #7
 8003140:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	0f5b      	lsrs	r3, r3, #29
 800314a:	b2db      	uxtb	r3, r3
 800314c:	f003 0307 	and.w	r3, r3, #7
 8003150:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003152:	7bbb      	ldrb	r3, [r7, #14]
 8003154:	7b3a      	ldrb	r2, [r7, #12]
 8003156:	4911      	ldr	r1, [pc, #68]	@ (800319c <UARTEx_SetNbDataToProcess+0x94>)
 8003158:	5c8a      	ldrb	r2, [r1, r2]
 800315a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800315e:	7b3a      	ldrb	r2, [r7, #12]
 8003160:	490f      	ldr	r1, [pc, #60]	@ (80031a0 <UARTEx_SetNbDataToProcess+0x98>)
 8003162:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003164:	fb93 f3f2 	sdiv	r3, r3, r2
 8003168:	b29a      	uxth	r2, r3
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003170:	7bfb      	ldrb	r3, [r7, #15]
 8003172:	7b7a      	ldrb	r2, [r7, #13]
 8003174:	4909      	ldr	r1, [pc, #36]	@ (800319c <UARTEx_SetNbDataToProcess+0x94>)
 8003176:	5c8a      	ldrb	r2, [r1, r2]
 8003178:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800317c:	7b7a      	ldrb	r2, [r7, #13]
 800317e:	4908      	ldr	r1, [pc, #32]	@ (80031a0 <UARTEx_SetNbDataToProcess+0x98>)
 8003180:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003182:	fb93 f3f2 	sdiv	r3, r3, r2
 8003186:	b29a      	uxth	r2, r3
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800318e:	bf00      	nop
 8003190:	3714      	adds	r7, #20
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop
 800319c:	080065cc 	.word	0x080065cc
 80031a0:	080065d4 	.word	0x080065d4

080031a4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b085      	sub	sp, #20
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	4603      	mov	r3, r0
 80031ac:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80031ae:	2300      	movs	r3, #0
 80031b0:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 80031b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80031b6:	2b84      	cmp	r3, #132	@ 0x84
 80031b8:	d005      	beq.n	80031c6 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 80031ba:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	4413      	add	r3, r2
 80031c2:	3303      	adds	r3, #3
 80031c4:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 80031c6:	68fb      	ldr	r3, [r7, #12]
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3714      	adds	r7, #20
 80031cc:	46bd      	mov	sp, r7
 80031ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d2:	4770      	bx	lr

080031d4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80031d8:	f000 fed0 	bl	8003f7c <vTaskStartScheduler>
  
  return osOK;
 80031dc:	2300      	movs	r3, #0
}
 80031de:	4618      	mov	r0, r3
 80031e0:	bd80      	pop	{r7, pc}

080031e2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80031e2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80031e4:	b089      	sub	sp, #36	@ 0x24
 80031e6:	af04      	add	r7, sp, #16
 80031e8:	6078      	str	r0, [r7, #4]
 80031ea:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	695b      	ldr	r3, [r3, #20]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d020      	beq.n	8003236 <osThreadCreate+0x54>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	699b      	ldr	r3, [r3, #24]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d01c      	beq.n	8003236 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	685c      	ldr	r4, [r3, #4]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	691e      	ldr	r6, [r3, #16]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800320e:	4618      	mov	r0, r3
 8003210:	f7ff ffc8 	bl	80031a4 <makeFreeRtosPriority>
 8003214:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	695b      	ldr	r3, [r3, #20]
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800321e:	9202      	str	r2, [sp, #8]
 8003220:	9301      	str	r3, [sp, #4]
 8003222:	9100      	str	r1, [sp, #0]
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	4632      	mov	r2, r6
 8003228:	4629      	mov	r1, r5
 800322a:	4620      	mov	r0, r4
 800322c:	f000 fcd8 	bl	8003be0 <xTaskCreateStatic>
 8003230:	4603      	mov	r3, r0
 8003232:	60fb      	str	r3, [r7, #12]
 8003234:	e01c      	b.n	8003270 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	685c      	ldr	r4, [r3, #4]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003242:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800324a:	4618      	mov	r0, r3
 800324c:	f7ff ffaa 	bl	80031a4 <makeFreeRtosPriority>
 8003250:	4602      	mov	r2, r0
 8003252:	f107 030c 	add.w	r3, r7, #12
 8003256:	9301      	str	r3, [sp, #4]
 8003258:	9200      	str	r2, [sp, #0]
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	4632      	mov	r2, r6
 800325e:	4629      	mov	r1, r5
 8003260:	4620      	mov	r0, r4
 8003262:	f000 fd1d 	bl	8003ca0 <xTaskCreate>
 8003266:	4603      	mov	r3, r0
 8003268:	2b01      	cmp	r3, #1
 800326a:	d001      	beq.n	8003270 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800326c:	2300      	movs	r3, #0
 800326e:	e000      	b.n	8003272 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003270:	68fb      	ldr	r3, [r7, #12]
}
 8003272:	4618      	mov	r0, r3
 8003274:	3714      	adds	r7, #20
 8003276:	46bd      	mov	sp, r7
 8003278:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800327a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800327a:	b580      	push	{r7, lr}
 800327c:	b084      	sub	sp, #16
 800327e:	af00      	add	r7, sp, #0
 8003280:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d001      	beq.n	8003290 <osDelay+0x16>
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	e000      	b.n	8003292 <osDelay+0x18>
 8003290:	2301      	movs	r3, #1
 8003292:	4618      	mov	r0, r3
 8003294:	f000 fe3c 	bl	8003f10 <vTaskDelay>
  
  return osOK;
 8003298:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800329a:	4618      	mov	r0, r3
 800329c:	3710      	adds	r7, #16
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}

080032a2 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80032a2:	b480      	push	{r7}
 80032a4:	b083      	sub	sp, #12
 80032a6:	af00      	add	r7, sp, #0
 80032a8:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	f103 0208 	add.w	r2, r3, #8
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	f04f 32ff 	mov.w	r2, #4294967295
 80032ba:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	f103 0208 	add.w	r2, r3, #8
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f103 0208 	add.w	r2, r3, #8
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80032d6:	bf00      	nop
 80032d8:	370c      	adds	r7, #12
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr

080032e2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80032e2:	b480      	push	{r7}
 80032e4:	b083      	sub	sp, #12
 80032e6:	af00      	add	r7, sp, #0
 80032e8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2200      	movs	r2, #0
 80032ee:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80032f0:	bf00      	nop
 80032f2:	370c      	adds	r7, #12
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr

080032fc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80032fc:	b480      	push	{r7}
 80032fe:	b085      	sub	sp, #20
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
 8003304:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	68fa      	ldr	r2, [r7, #12]
 8003310:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	689a      	ldr	r2, [r3, #8]
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	683a      	ldr	r2, [r7, #0]
 8003320:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	683a      	ldr	r2, [r7, #0]
 8003326:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003328:	683b      	ldr	r3, [r7, #0]
 800332a:	687a      	ldr	r2, [r7, #4]
 800332c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	1c5a      	adds	r2, r3, #1
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	601a      	str	r2, [r3, #0]
}
 8003338:	bf00      	nop
 800333a:	3714      	adds	r7, #20
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr

08003344 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003344:	b480      	push	{r7}
 8003346:	b085      	sub	sp, #20
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003354:	68bb      	ldr	r3, [r7, #8]
 8003356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800335a:	d103      	bne.n	8003364 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	691b      	ldr	r3, [r3, #16]
 8003360:	60fb      	str	r3, [r7, #12]
 8003362:	e00c      	b.n	800337e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	3308      	adds	r3, #8
 8003368:	60fb      	str	r3, [r7, #12]
 800336a:	e002      	b.n	8003372 <vListInsert+0x2e>
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	60fb      	str	r3, [r7, #12]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	68ba      	ldr	r2, [r7, #8]
 800337a:	429a      	cmp	r2, r3
 800337c:	d2f6      	bcs.n	800336c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	685a      	ldr	r2, [r3, #4]
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	683a      	ldr	r2, [r7, #0]
 800338c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	68fa      	ldr	r2, [r7, #12]
 8003392:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	683a      	ldr	r2, [r7, #0]
 8003398:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	687a      	ldr	r2, [r7, #4]
 800339e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	1c5a      	adds	r2, r3, #1
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	601a      	str	r2, [r3, #0]
}
 80033aa:	bf00      	nop
 80033ac:	3714      	adds	r7, #20
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr

080033b6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80033b6:	b480      	push	{r7}
 80033b8:	b085      	sub	sp, #20
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	691b      	ldr	r3, [r3, #16]
 80033c2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	687a      	ldr	r2, [r7, #4]
 80033ca:	6892      	ldr	r2, [r2, #8]
 80033cc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	687a      	ldr	r2, [r7, #4]
 80033d4:	6852      	ldr	r2, [r2, #4]
 80033d6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	687a      	ldr	r2, [r7, #4]
 80033de:	429a      	cmp	r2, r3
 80033e0:	d103      	bne.n	80033ea <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	689a      	ldr	r2, [r3, #8]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	2200      	movs	r2, #0
 80033ee:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	1e5a      	subs	r2, r3, #1
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
}
 80033fe:	4618      	mov	r0, r3
 8003400:	3714      	adds	r7, #20
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr
	...

0800340c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b084      	sub	sp, #16
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
 8003414:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d10b      	bne.n	8003438 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003424:	f383 8811 	msr	BASEPRI, r3
 8003428:	f3bf 8f6f 	isb	sy
 800342c:	f3bf 8f4f 	dsb	sy
 8003430:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003432:	bf00      	nop
 8003434:	bf00      	nop
 8003436:	e7fd      	b.n	8003434 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003438:	f001 fcf8 	bl	8004e2c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003444:	68f9      	ldr	r1, [r7, #12]
 8003446:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003448:	fb01 f303 	mul.w	r3, r1, r3
 800344c:	441a      	add	r2, r3
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2200      	movs	r2, #0
 8003456:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681a      	ldr	r2, [r3, #0]
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003468:	3b01      	subs	r3, #1
 800346a:	68f9      	ldr	r1, [r7, #12]
 800346c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800346e:	fb01 f303 	mul.w	r3, r1, r3
 8003472:	441a      	add	r2, r3
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	22ff      	movs	r2, #255	@ 0xff
 800347c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	22ff      	movs	r2, #255	@ 0xff
 8003484:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d114      	bne.n	80034b8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	691b      	ldr	r3, [r3, #16]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d01a      	beq.n	80034cc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	3310      	adds	r3, #16
 800349a:	4618      	mov	r0, r3
 800349c:	f000 ffb8 	bl	8004410 <xTaskRemoveFromEventList>
 80034a0:	4603      	mov	r3, r0
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d012      	beq.n	80034cc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80034a6:	4b0d      	ldr	r3, [pc, #52]	@ (80034dc <xQueueGenericReset+0xd0>)
 80034a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80034ac:	601a      	str	r2, [r3, #0]
 80034ae:	f3bf 8f4f 	dsb	sy
 80034b2:	f3bf 8f6f 	isb	sy
 80034b6:	e009      	b.n	80034cc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	3310      	adds	r3, #16
 80034bc:	4618      	mov	r0, r3
 80034be:	f7ff fef0 	bl	80032a2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	3324      	adds	r3, #36	@ 0x24
 80034c6:	4618      	mov	r0, r3
 80034c8:	f7ff feeb 	bl	80032a2 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80034cc:	f001 fce0 	bl	8004e90 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80034d0:	2301      	movs	r3, #1
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	3710      	adds	r7, #16
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	e000ed04 	.word	0xe000ed04

080034e0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b08a      	sub	sp, #40	@ 0x28
 80034e4:	af02      	add	r7, sp, #8
 80034e6:	60f8      	str	r0, [r7, #12]
 80034e8:	60b9      	str	r1, [r7, #8]
 80034ea:	4613      	mov	r3, r2
 80034ec:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d10b      	bne.n	800350c <xQueueGenericCreate+0x2c>
	__asm volatile
 80034f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034f8:	f383 8811 	msr	BASEPRI, r3
 80034fc:	f3bf 8f6f 	isb	sy
 8003500:	f3bf 8f4f 	dsb	sy
 8003504:	613b      	str	r3, [r7, #16]
}
 8003506:	bf00      	nop
 8003508:	bf00      	nop
 800350a:	e7fd      	b.n	8003508 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	68ba      	ldr	r2, [r7, #8]
 8003510:	fb02 f303 	mul.w	r3, r2, r3
 8003514:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	3348      	adds	r3, #72	@ 0x48
 800351a:	4618      	mov	r0, r3
 800351c:	f001 fd6c 	bl	8004ff8 <pvPortMalloc>
 8003520:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003522:	69bb      	ldr	r3, [r7, #24]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d011      	beq.n	800354c <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003528:	69bb      	ldr	r3, [r7, #24]
 800352a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800352c:	697b      	ldr	r3, [r7, #20]
 800352e:	3348      	adds	r3, #72	@ 0x48
 8003530:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003532:	69bb      	ldr	r3, [r7, #24]
 8003534:	2200      	movs	r2, #0
 8003536:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800353a:	79fa      	ldrb	r2, [r7, #7]
 800353c:	69bb      	ldr	r3, [r7, #24]
 800353e:	9300      	str	r3, [sp, #0]
 8003540:	4613      	mov	r3, r2
 8003542:	697a      	ldr	r2, [r7, #20]
 8003544:	68b9      	ldr	r1, [r7, #8]
 8003546:	68f8      	ldr	r0, [r7, #12]
 8003548:	f000 f805 	bl	8003556 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800354c:	69bb      	ldr	r3, [r7, #24]
	}
 800354e:	4618      	mov	r0, r3
 8003550:	3720      	adds	r7, #32
 8003552:	46bd      	mov	sp, r7
 8003554:	bd80      	pop	{r7, pc}

08003556 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003556:	b580      	push	{r7, lr}
 8003558:	b084      	sub	sp, #16
 800355a:	af00      	add	r7, sp, #0
 800355c:	60f8      	str	r0, [r7, #12]
 800355e:	60b9      	str	r1, [r7, #8]
 8003560:	607a      	str	r2, [r7, #4]
 8003562:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d103      	bne.n	8003572 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800356a:	69bb      	ldr	r3, [r7, #24]
 800356c:	69ba      	ldr	r2, [r7, #24]
 800356e:	601a      	str	r2, [r3, #0]
 8003570:	e002      	b.n	8003578 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003572:	69bb      	ldr	r3, [r7, #24]
 8003574:	687a      	ldr	r2, [r7, #4]
 8003576:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003578:	69bb      	ldr	r3, [r7, #24]
 800357a:	68fa      	ldr	r2, [r7, #12]
 800357c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800357e:	69bb      	ldr	r3, [r7, #24]
 8003580:	68ba      	ldr	r2, [r7, #8]
 8003582:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003584:	2101      	movs	r1, #1
 8003586:	69b8      	ldr	r0, [r7, #24]
 8003588:	f7ff ff40 	bl	800340c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800358c:	bf00      	nop
 800358e:	3710      	adds	r7, #16
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}

08003594 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8003594:	b580      	push	{r7, lr}
 8003596:	b082      	sub	sp, #8
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d00e      	beq.n	80035c0 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2200      	movs	r2, #0
 80035a6:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2200      	movs	r2, #0
 80035ac:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2200      	movs	r2, #0
 80035b2:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80035b4:	2300      	movs	r3, #0
 80035b6:	2200      	movs	r2, #0
 80035b8:	2100      	movs	r1, #0
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f000 f81c 	bl	80035f8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80035c0:	bf00      	nop
 80035c2:	3708      	adds	r7, #8
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b086      	sub	sp, #24
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	4603      	mov	r3, r0
 80035d0:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80035d2:	2301      	movs	r3, #1
 80035d4:	617b      	str	r3, [r7, #20]
 80035d6:	2300      	movs	r3, #0
 80035d8:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80035da:	79fb      	ldrb	r3, [r7, #7]
 80035dc:	461a      	mov	r2, r3
 80035de:	6939      	ldr	r1, [r7, #16]
 80035e0:	6978      	ldr	r0, [r7, #20]
 80035e2:	f7ff ff7d 	bl	80034e0 <xQueueGenericCreate>
 80035e6:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80035e8:	68f8      	ldr	r0, [r7, #12]
 80035ea:	f7ff ffd3 	bl	8003594 <prvInitialiseMutex>

		return xNewQueue;
 80035ee:	68fb      	ldr	r3, [r7, #12]
	}
 80035f0:	4618      	mov	r0, r3
 80035f2:	3718      	adds	r7, #24
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}

080035f8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b08e      	sub	sp, #56	@ 0x38
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	60f8      	str	r0, [r7, #12]
 8003600:	60b9      	str	r1, [r7, #8]
 8003602:	607a      	str	r2, [r7, #4]
 8003604:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003606:	2300      	movs	r3, #0
 8003608:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800360e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003610:	2b00      	cmp	r3, #0
 8003612:	d10b      	bne.n	800362c <xQueueGenericSend+0x34>
	__asm volatile
 8003614:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003618:	f383 8811 	msr	BASEPRI, r3
 800361c:	f3bf 8f6f 	isb	sy
 8003620:	f3bf 8f4f 	dsb	sy
 8003624:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003626:	bf00      	nop
 8003628:	bf00      	nop
 800362a:	e7fd      	b.n	8003628 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	2b00      	cmp	r3, #0
 8003630:	d103      	bne.n	800363a <xQueueGenericSend+0x42>
 8003632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003636:	2b00      	cmp	r3, #0
 8003638:	d101      	bne.n	800363e <xQueueGenericSend+0x46>
 800363a:	2301      	movs	r3, #1
 800363c:	e000      	b.n	8003640 <xQueueGenericSend+0x48>
 800363e:	2300      	movs	r3, #0
 8003640:	2b00      	cmp	r3, #0
 8003642:	d10b      	bne.n	800365c <xQueueGenericSend+0x64>
	__asm volatile
 8003644:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003648:	f383 8811 	msr	BASEPRI, r3
 800364c:	f3bf 8f6f 	isb	sy
 8003650:	f3bf 8f4f 	dsb	sy
 8003654:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003656:	bf00      	nop
 8003658:	bf00      	nop
 800365a:	e7fd      	b.n	8003658 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	2b02      	cmp	r3, #2
 8003660:	d103      	bne.n	800366a <xQueueGenericSend+0x72>
 8003662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003664:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003666:	2b01      	cmp	r3, #1
 8003668:	d101      	bne.n	800366e <xQueueGenericSend+0x76>
 800366a:	2301      	movs	r3, #1
 800366c:	e000      	b.n	8003670 <xQueueGenericSend+0x78>
 800366e:	2300      	movs	r3, #0
 8003670:	2b00      	cmp	r3, #0
 8003672:	d10b      	bne.n	800368c <xQueueGenericSend+0x94>
	__asm volatile
 8003674:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003678:	f383 8811 	msr	BASEPRI, r3
 800367c:	f3bf 8f6f 	isb	sy
 8003680:	f3bf 8f4f 	dsb	sy
 8003684:	623b      	str	r3, [r7, #32]
}
 8003686:	bf00      	nop
 8003688:	bf00      	nop
 800368a:	e7fd      	b.n	8003688 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800368c:	f001 f880 	bl	8004790 <xTaskGetSchedulerState>
 8003690:	4603      	mov	r3, r0
 8003692:	2b00      	cmp	r3, #0
 8003694:	d102      	bne.n	800369c <xQueueGenericSend+0xa4>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d101      	bne.n	80036a0 <xQueueGenericSend+0xa8>
 800369c:	2301      	movs	r3, #1
 800369e:	e000      	b.n	80036a2 <xQueueGenericSend+0xaa>
 80036a0:	2300      	movs	r3, #0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d10b      	bne.n	80036be <xQueueGenericSend+0xc6>
	__asm volatile
 80036a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036aa:	f383 8811 	msr	BASEPRI, r3
 80036ae:	f3bf 8f6f 	isb	sy
 80036b2:	f3bf 8f4f 	dsb	sy
 80036b6:	61fb      	str	r3, [r7, #28]
}
 80036b8:	bf00      	nop
 80036ba:	bf00      	nop
 80036bc:	e7fd      	b.n	80036ba <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80036be:	f001 fbb5 	bl	8004e2c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80036c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d302      	bcc.n	80036d4 <xQueueGenericSend+0xdc>
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	d129      	bne.n	8003728 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80036d4:	683a      	ldr	r2, [r7, #0]
 80036d6:	68b9      	ldr	r1, [r7, #8]
 80036d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80036da:	f000 f971 	bl	80039c0 <prvCopyDataToQueue>
 80036de:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80036e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d010      	beq.n	800370a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80036e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036ea:	3324      	adds	r3, #36	@ 0x24
 80036ec:	4618      	mov	r0, r3
 80036ee:	f000 fe8f 	bl	8004410 <xTaskRemoveFromEventList>
 80036f2:	4603      	mov	r3, r0
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d013      	beq.n	8003720 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80036f8:	4b3f      	ldr	r3, [pc, #252]	@ (80037f8 <xQueueGenericSend+0x200>)
 80036fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80036fe:	601a      	str	r2, [r3, #0]
 8003700:	f3bf 8f4f 	dsb	sy
 8003704:	f3bf 8f6f 	isb	sy
 8003708:	e00a      	b.n	8003720 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800370a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800370c:	2b00      	cmp	r3, #0
 800370e:	d007      	beq.n	8003720 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003710:	4b39      	ldr	r3, [pc, #228]	@ (80037f8 <xQueueGenericSend+0x200>)
 8003712:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003716:	601a      	str	r2, [r3, #0]
 8003718:	f3bf 8f4f 	dsb	sy
 800371c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003720:	f001 fbb6 	bl	8004e90 <vPortExitCritical>
				return pdPASS;
 8003724:	2301      	movs	r3, #1
 8003726:	e063      	b.n	80037f0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d103      	bne.n	8003736 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800372e:	f001 fbaf 	bl	8004e90 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003732:	2300      	movs	r3, #0
 8003734:	e05c      	b.n	80037f0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003736:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003738:	2b00      	cmp	r3, #0
 800373a:	d106      	bne.n	800374a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800373c:	f107 0314 	add.w	r3, r7, #20
 8003740:	4618      	mov	r0, r3
 8003742:	f000 fec9 	bl	80044d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003746:	2301      	movs	r3, #1
 8003748:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800374a:	f001 fba1 	bl	8004e90 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800374e:	f000 fc77 	bl	8004040 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003752:	f001 fb6b 	bl	8004e2c <vPortEnterCritical>
 8003756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003758:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800375c:	b25b      	sxtb	r3, r3
 800375e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003762:	d103      	bne.n	800376c <xQueueGenericSend+0x174>
 8003764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003766:	2200      	movs	r2, #0
 8003768:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800376c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800376e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003772:	b25b      	sxtb	r3, r3
 8003774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003778:	d103      	bne.n	8003782 <xQueueGenericSend+0x18a>
 800377a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800377c:	2200      	movs	r2, #0
 800377e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003782:	f001 fb85 	bl	8004e90 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003786:	1d3a      	adds	r2, r7, #4
 8003788:	f107 0314 	add.w	r3, r7, #20
 800378c:	4611      	mov	r1, r2
 800378e:	4618      	mov	r0, r3
 8003790:	f000 feb8 	bl	8004504 <xTaskCheckForTimeOut>
 8003794:	4603      	mov	r3, r0
 8003796:	2b00      	cmp	r3, #0
 8003798:	d124      	bne.n	80037e4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800379a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800379c:	f000 fa08 	bl	8003bb0 <prvIsQueueFull>
 80037a0:	4603      	mov	r3, r0
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d018      	beq.n	80037d8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80037a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037a8:	3310      	adds	r3, #16
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	4611      	mov	r1, r2
 80037ae:	4618      	mov	r0, r3
 80037b0:	f000 fe08 	bl	80043c4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80037b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80037b6:	f000 f993 	bl	8003ae0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80037ba:	f000 fc4f 	bl	800405c <xTaskResumeAll>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	f47f af7c 	bne.w	80036be <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80037c6:	4b0c      	ldr	r3, [pc, #48]	@ (80037f8 <xQueueGenericSend+0x200>)
 80037c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80037cc:	601a      	str	r2, [r3, #0]
 80037ce:	f3bf 8f4f 	dsb	sy
 80037d2:	f3bf 8f6f 	isb	sy
 80037d6:	e772      	b.n	80036be <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80037d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80037da:	f000 f981 	bl	8003ae0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80037de:	f000 fc3d 	bl	800405c <xTaskResumeAll>
 80037e2:	e76c      	b.n	80036be <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80037e4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80037e6:	f000 f97b 	bl	8003ae0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80037ea:	f000 fc37 	bl	800405c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80037ee:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3738      	adds	r7, #56	@ 0x38
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}
 80037f8:	e000ed04 	.word	0xe000ed04

080037fc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b08c      	sub	sp, #48	@ 0x30
 8003800:	af00      	add	r7, sp, #0
 8003802:	60f8      	str	r0, [r7, #12]
 8003804:	60b9      	str	r1, [r7, #8]
 8003806:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003808:	2300      	movs	r3, #0
 800380a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003812:	2b00      	cmp	r3, #0
 8003814:	d10b      	bne.n	800382e <xQueueReceive+0x32>
	__asm volatile
 8003816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800381a:	f383 8811 	msr	BASEPRI, r3
 800381e:	f3bf 8f6f 	isb	sy
 8003822:	f3bf 8f4f 	dsb	sy
 8003826:	623b      	str	r3, [r7, #32]
}
 8003828:	bf00      	nop
 800382a:	bf00      	nop
 800382c:	e7fd      	b.n	800382a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d103      	bne.n	800383c <xQueueReceive+0x40>
 8003834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003838:	2b00      	cmp	r3, #0
 800383a:	d101      	bne.n	8003840 <xQueueReceive+0x44>
 800383c:	2301      	movs	r3, #1
 800383e:	e000      	b.n	8003842 <xQueueReceive+0x46>
 8003840:	2300      	movs	r3, #0
 8003842:	2b00      	cmp	r3, #0
 8003844:	d10b      	bne.n	800385e <xQueueReceive+0x62>
	__asm volatile
 8003846:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800384a:	f383 8811 	msr	BASEPRI, r3
 800384e:	f3bf 8f6f 	isb	sy
 8003852:	f3bf 8f4f 	dsb	sy
 8003856:	61fb      	str	r3, [r7, #28]
}
 8003858:	bf00      	nop
 800385a:	bf00      	nop
 800385c:	e7fd      	b.n	800385a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800385e:	f000 ff97 	bl	8004790 <xTaskGetSchedulerState>
 8003862:	4603      	mov	r3, r0
 8003864:	2b00      	cmp	r3, #0
 8003866:	d102      	bne.n	800386e <xQueueReceive+0x72>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d101      	bne.n	8003872 <xQueueReceive+0x76>
 800386e:	2301      	movs	r3, #1
 8003870:	e000      	b.n	8003874 <xQueueReceive+0x78>
 8003872:	2300      	movs	r3, #0
 8003874:	2b00      	cmp	r3, #0
 8003876:	d10b      	bne.n	8003890 <xQueueReceive+0x94>
	__asm volatile
 8003878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800387c:	f383 8811 	msr	BASEPRI, r3
 8003880:	f3bf 8f6f 	isb	sy
 8003884:	f3bf 8f4f 	dsb	sy
 8003888:	61bb      	str	r3, [r7, #24]
}
 800388a:	bf00      	nop
 800388c:	bf00      	nop
 800388e:	e7fd      	b.n	800388c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003890:	f001 facc 	bl	8004e2c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003898:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800389a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800389c:	2b00      	cmp	r3, #0
 800389e:	d01f      	beq.n	80038e0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80038a0:	68b9      	ldr	r1, [r7, #8]
 80038a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80038a4:	f000 f8f6 	bl	8003a94 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80038a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038aa:	1e5a      	subs	r2, r3, #1
 80038ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038ae:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80038b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038b2:	691b      	ldr	r3, [r3, #16]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d00f      	beq.n	80038d8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80038b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038ba:	3310      	adds	r3, #16
 80038bc:	4618      	mov	r0, r3
 80038be:	f000 fda7 	bl	8004410 <xTaskRemoveFromEventList>
 80038c2:	4603      	mov	r3, r0
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d007      	beq.n	80038d8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80038c8:	4b3c      	ldr	r3, [pc, #240]	@ (80039bc <xQueueReceive+0x1c0>)
 80038ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80038ce:	601a      	str	r2, [r3, #0]
 80038d0:	f3bf 8f4f 	dsb	sy
 80038d4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80038d8:	f001 fada 	bl	8004e90 <vPortExitCritical>
				return pdPASS;
 80038dc:	2301      	movs	r3, #1
 80038de:	e069      	b.n	80039b4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d103      	bne.n	80038ee <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80038e6:	f001 fad3 	bl	8004e90 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80038ea:	2300      	movs	r3, #0
 80038ec:	e062      	b.n	80039b4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80038ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d106      	bne.n	8003902 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80038f4:	f107 0310 	add.w	r3, r7, #16
 80038f8:	4618      	mov	r0, r3
 80038fa:	f000 fded 	bl	80044d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80038fe:	2301      	movs	r3, #1
 8003900:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003902:	f001 fac5 	bl	8004e90 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003906:	f000 fb9b 	bl	8004040 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800390a:	f001 fa8f 	bl	8004e2c <vPortEnterCritical>
 800390e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003910:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003914:	b25b      	sxtb	r3, r3
 8003916:	f1b3 3fff 	cmp.w	r3, #4294967295
 800391a:	d103      	bne.n	8003924 <xQueueReceive+0x128>
 800391c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800391e:	2200      	movs	r2, #0
 8003920:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003926:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800392a:	b25b      	sxtb	r3, r3
 800392c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003930:	d103      	bne.n	800393a <xQueueReceive+0x13e>
 8003932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003934:	2200      	movs	r2, #0
 8003936:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800393a:	f001 faa9 	bl	8004e90 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800393e:	1d3a      	adds	r2, r7, #4
 8003940:	f107 0310 	add.w	r3, r7, #16
 8003944:	4611      	mov	r1, r2
 8003946:	4618      	mov	r0, r3
 8003948:	f000 fddc 	bl	8004504 <xTaskCheckForTimeOut>
 800394c:	4603      	mov	r3, r0
 800394e:	2b00      	cmp	r3, #0
 8003950:	d123      	bne.n	800399a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003952:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003954:	f000 f916 	bl	8003b84 <prvIsQueueEmpty>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	d017      	beq.n	800398e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800395e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003960:	3324      	adds	r3, #36	@ 0x24
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	4611      	mov	r1, r2
 8003966:	4618      	mov	r0, r3
 8003968:	f000 fd2c 	bl	80043c4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800396c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800396e:	f000 f8b7 	bl	8003ae0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003972:	f000 fb73 	bl	800405c <xTaskResumeAll>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d189      	bne.n	8003890 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800397c:	4b0f      	ldr	r3, [pc, #60]	@ (80039bc <xQueueReceive+0x1c0>)
 800397e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003982:	601a      	str	r2, [r3, #0]
 8003984:	f3bf 8f4f 	dsb	sy
 8003988:	f3bf 8f6f 	isb	sy
 800398c:	e780      	b.n	8003890 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800398e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003990:	f000 f8a6 	bl	8003ae0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003994:	f000 fb62 	bl	800405c <xTaskResumeAll>
 8003998:	e77a      	b.n	8003890 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800399a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800399c:	f000 f8a0 	bl	8003ae0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80039a0:	f000 fb5c 	bl	800405c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80039a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80039a6:	f000 f8ed 	bl	8003b84 <prvIsQueueEmpty>
 80039aa:	4603      	mov	r3, r0
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	f43f af6f 	beq.w	8003890 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80039b2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	3730      	adds	r7, #48	@ 0x30
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	e000ed04 	.word	0xe000ed04

080039c0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b086      	sub	sp, #24
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	60f8      	str	r0, [r7, #12]
 80039c8:	60b9      	str	r1, [r7, #8]
 80039ca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80039cc:	2300      	movs	r3, #0
 80039ce:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039d4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d10d      	bne.n	80039fa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d14d      	bne.n	8003a82 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	4618      	mov	r0, r3
 80039ec:	f000 feee 	bl	80047cc <xTaskPriorityDisinherit>
 80039f0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2200      	movs	r2, #0
 80039f6:	609a      	str	r2, [r3, #8]
 80039f8:	e043      	b.n	8003a82 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d119      	bne.n	8003a34 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	6858      	ldr	r0, [r3, #4]
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a08:	461a      	mov	r2, r3
 8003a0a:	68b9      	ldr	r1, [r7, #8]
 8003a0c:	f001 ff67 	bl	80058de <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	685a      	ldr	r2, [r3, #4]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a18:	441a      	add	r2, r3
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	685a      	ldr	r2, [r3, #4]
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	429a      	cmp	r2, r3
 8003a28:	d32b      	bcc.n	8003a82 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	605a      	str	r2, [r3, #4]
 8003a32:	e026      	b.n	8003a82 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	68d8      	ldr	r0, [r3, #12]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a3c:	461a      	mov	r2, r3
 8003a3e:	68b9      	ldr	r1, [r7, #8]
 8003a40:	f001 ff4d 	bl	80058de <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	68da      	ldr	r2, [r3, #12]
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a4c:	425b      	negs	r3, r3
 8003a4e:	441a      	add	r2, r3
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	68da      	ldr	r2, [r3, #12]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d207      	bcs.n	8003a70 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	689a      	ldr	r2, [r3, #8]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a68:	425b      	negs	r3, r3
 8003a6a:	441a      	add	r2, r3
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2b02      	cmp	r3, #2
 8003a74:	d105      	bne.n	8003a82 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d002      	beq.n	8003a82 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	3b01      	subs	r3, #1
 8003a80:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003a82:	693b      	ldr	r3, [r7, #16]
 8003a84:	1c5a      	adds	r2, r3, #1
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003a8a:	697b      	ldr	r3, [r7, #20]
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3718      	adds	r7, #24
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b082      	sub	sp, #8
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
 8003a9c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d018      	beq.n	8003ad8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	68da      	ldr	r2, [r3, #12]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aae:	441a      	add	r2, r3
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	68da      	ldr	r2, [r3, #12]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	429a      	cmp	r2, r3
 8003abe:	d303      	bcc.n	8003ac8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681a      	ldr	r2, [r3, #0]
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	68d9      	ldr	r1, [r3, #12]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad0:	461a      	mov	r2, r3
 8003ad2:	6838      	ldr	r0, [r7, #0]
 8003ad4:	f001 ff03 	bl	80058de <memcpy>
	}
}
 8003ad8:	bf00      	nop
 8003ada:	3708      	adds	r7, #8
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}

08003ae0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b084      	sub	sp, #16
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003ae8:	f001 f9a0 	bl	8004e2c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003af2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003af4:	e011      	b.n	8003b1a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d012      	beq.n	8003b24 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	3324      	adds	r3, #36	@ 0x24
 8003b02:	4618      	mov	r0, r3
 8003b04:	f000 fc84 	bl	8004410 <xTaskRemoveFromEventList>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d001      	beq.n	8003b12 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003b0e:	f000 fd5d 	bl	80045cc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003b12:	7bfb      	ldrb	r3, [r7, #15]
 8003b14:	3b01      	subs	r3, #1
 8003b16:	b2db      	uxtb	r3, r3
 8003b18:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003b1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	dce9      	bgt.n	8003af6 <prvUnlockQueue+0x16>
 8003b22:	e000      	b.n	8003b26 <prvUnlockQueue+0x46>
					break;
 8003b24:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	22ff      	movs	r2, #255	@ 0xff
 8003b2a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003b2e:	f001 f9af 	bl	8004e90 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003b32:	f001 f97b 	bl	8004e2c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003b3c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003b3e:	e011      	b.n	8003b64 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	691b      	ldr	r3, [r3, #16]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d012      	beq.n	8003b6e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	3310      	adds	r3, #16
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f000 fc5f 	bl	8004410 <xTaskRemoveFromEventList>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d001      	beq.n	8003b5c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003b58:	f000 fd38 	bl	80045cc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003b5c:	7bbb      	ldrb	r3, [r7, #14]
 8003b5e:	3b01      	subs	r3, #1
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003b64:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	dce9      	bgt.n	8003b40 <prvUnlockQueue+0x60>
 8003b6c:	e000      	b.n	8003b70 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003b6e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	22ff      	movs	r2, #255	@ 0xff
 8003b74:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003b78:	f001 f98a 	bl	8004e90 <vPortExitCritical>
}
 8003b7c:	bf00      	nop
 8003b7e:	3710      	adds	r7, #16
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bd80      	pop	{r7, pc}

08003b84 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b084      	sub	sp, #16
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003b8c:	f001 f94e 	bl	8004e2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d102      	bne.n	8003b9e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	60fb      	str	r3, [r7, #12]
 8003b9c:	e001      	b.n	8003ba2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003ba2:	f001 f975 	bl	8004e90 <vPortExitCritical>

	return xReturn;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3710      	adds	r7, #16
 8003bac:	46bd      	mov	sp, r7
 8003bae:	bd80      	pop	{r7, pc}

08003bb0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b084      	sub	sp, #16
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003bb8:	f001 f938 	bl	8004e2c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d102      	bne.n	8003bce <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	60fb      	str	r3, [r7, #12]
 8003bcc:	e001      	b.n	8003bd2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003bce:	2300      	movs	r3, #0
 8003bd0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003bd2:	f001 f95d 	bl	8004e90 <vPortExitCritical>

	return xReturn;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	3710      	adds	r7, #16
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}

08003be0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b08e      	sub	sp, #56	@ 0x38
 8003be4:	af04      	add	r7, sp, #16
 8003be6:	60f8      	str	r0, [r7, #12]
 8003be8:	60b9      	str	r1, [r7, #8]
 8003bea:	607a      	str	r2, [r7, #4]
 8003bec:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003bee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d10b      	bne.n	8003c0c <xTaskCreateStatic+0x2c>
	__asm volatile
 8003bf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bf8:	f383 8811 	msr	BASEPRI, r3
 8003bfc:	f3bf 8f6f 	isb	sy
 8003c00:	f3bf 8f4f 	dsb	sy
 8003c04:	623b      	str	r3, [r7, #32]
}
 8003c06:	bf00      	nop
 8003c08:	bf00      	nop
 8003c0a:	e7fd      	b.n	8003c08 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003c0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d10b      	bne.n	8003c2a <xTaskCreateStatic+0x4a>
	__asm volatile
 8003c12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c16:	f383 8811 	msr	BASEPRI, r3
 8003c1a:	f3bf 8f6f 	isb	sy
 8003c1e:	f3bf 8f4f 	dsb	sy
 8003c22:	61fb      	str	r3, [r7, #28]
}
 8003c24:	bf00      	nop
 8003c26:	bf00      	nop
 8003c28:	e7fd      	b.n	8003c26 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003c2a:	2354      	movs	r3, #84	@ 0x54
 8003c2c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003c2e:	693b      	ldr	r3, [r7, #16]
 8003c30:	2b54      	cmp	r3, #84	@ 0x54
 8003c32:	d00b      	beq.n	8003c4c <xTaskCreateStatic+0x6c>
	__asm volatile
 8003c34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c38:	f383 8811 	msr	BASEPRI, r3
 8003c3c:	f3bf 8f6f 	isb	sy
 8003c40:	f3bf 8f4f 	dsb	sy
 8003c44:	61bb      	str	r3, [r7, #24]
}
 8003c46:	bf00      	nop
 8003c48:	bf00      	nop
 8003c4a:	e7fd      	b.n	8003c48 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003c4c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003c4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d01e      	beq.n	8003c92 <xTaskCreateStatic+0xb2>
 8003c54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d01b      	beq.n	8003c92 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003c5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c5c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c60:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003c62:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003c64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c66:	2202      	movs	r2, #2
 8003c68:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	9303      	str	r3, [sp, #12]
 8003c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c72:	9302      	str	r3, [sp, #8]
 8003c74:	f107 0314 	add.w	r3, r7, #20
 8003c78:	9301      	str	r3, [sp, #4]
 8003c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c7c:	9300      	str	r3, [sp, #0]
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	687a      	ldr	r2, [r7, #4]
 8003c82:	68b9      	ldr	r1, [r7, #8]
 8003c84:	68f8      	ldr	r0, [r7, #12]
 8003c86:	f000 f850 	bl	8003d2a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003c8a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003c8c:	f000 f8d6 	bl	8003e3c <prvAddNewTaskToReadyList>
 8003c90:	e001      	b.n	8003c96 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003c92:	2300      	movs	r3, #0
 8003c94:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003c96:	697b      	ldr	r3, [r7, #20]
	}
 8003c98:	4618      	mov	r0, r3
 8003c9a:	3728      	adds	r7, #40	@ 0x28
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}

08003ca0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b08c      	sub	sp, #48	@ 0x30
 8003ca4:	af04      	add	r7, sp, #16
 8003ca6:	60f8      	str	r0, [r7, #12]
 8003ca8:	60b9      	str	r1, [r7, #8]
 8003caa:	603b      	str	r3, [r7, #0]
 8003cac:	4613      	mov	r3, r2
 8003cae:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003cb0:	88fb      	ldrh	r3, [r7, #6]
 8003cb2:	009b      	lsls	r3, r3, #2
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f001 f99f 	bl	8004ff8 <pvPortMalloc>
 8003cba:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003cbc:	697b      	ldr	r3, [r7, #20]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00e      	beq.n	8003ce0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003cc2:	2054      	movs	r0, #84	@ 0x54
 8003cc4:	f001 f998 	bl	8004ff8 <pvPortMalloc>
 8003cc8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003cca:	69fb      	ldr	r3, [r7, #28]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d003      	beq.n	8003cd8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003cd0:	69fb      	ldr	r3, [r7, #28]
 8003cd2:	697a      	ldr	r2, [r7, #20]
 8003cd4:	631a      	str	r2, [r3, #48]	@ 0x30
 8003cd6:	e005      	b.n	8003ce4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003cd8:	6978      	ldr	r0, [r7, #20]
 8003cda:	f001 fa5b 	bl	8005194 <vPortFree>
 8003cde:	e001      	b.n	8003ce4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d017      	beq.n	8003d1a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003cea:	69fb      	ldr	r3, [r7, #28]
 8003cec:	2200      	movs	r2, #0
 8003cee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003cf2:	88fa      	ldrh	r2, [r7, #6]
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	9303      	str	r3, [sp, #12]
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	9302      	str	r3, [sp, #8]
 8003cfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cfe:	9301      	str	r3, [sp, #4]
 8003d00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d02:	9300      	str	r3, [sp, #0]
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	68b9      	ldr	r1, [r7, #8]
 8003d08:	68f8      	ldr	r0, [r7, #12]
 8003d0a:	f000 f80e 	bl	8003d2a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003d0e:	69f8      	ldr	r0, [r7, #28]
 8003d10:	f000 f894 	bl	8003e3c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003d14:	2301      	movs	r3, #1
 8003d16:	61bb      	str	r3, [r7, #24]
 8003d18:	e002      	b.n	8003d20 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003d1a:	f04f 33ff 	mov.w	r3, #4294967295
 8003d1e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003d20:	69bb      	ldr	r3, [r7, #24]
	}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3720      	adds	r7, #32
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}

08003d2a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003d2a:	b580      	push	{r7, lr}
 8003d2c:	b088      	sub	sp, #32
 8003d2e:	af00      	add	r7, sp, #0
 8003d30:	60f8      	str	r0, [r7, #12]
 8003d32:	60b9      	str	r1, [r7, #8]
 8003d34:	607a      	str	r2, [r7, #4]
 8003d36:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d3a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003d42:	3b01      	subs	r3, #1
 8003d44:	009b      	lsls	r3, r3, #2
 8003d46:	4413      	add	r3, r2
 8003d48:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003d4a:	69bb      	ldr	r3, [r7, #24]
 8003d4c:	f023 0307 	bic.w	r3, r3, #7
 8003d50:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003d52:	69bb      	ldr	r3, [r7, #24]
 8003d54:	f003 0307 	and.w	r3, r3, #7
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d00b      	beq.n	8003d74 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8003d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d60:	f383 8811 	msr	BASEPRI, r3
 8003d64:	f3bf 8f6f 	isb	sy
 8003d68:	f3bf 8f4f 	dsb	sy
 8003d6c:	617b      	str	r3, [r7, #20]
}
 8003d6e:	bf00      	nop
 8003d70:	bf00      	nop
 8003d72:	e7fd      	b.n	8003d70 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d01f      	beq.n	8003dba <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	61fb      	str	r3, [r7, #28]
 8003d7e:	e012      	b.n	8003da6 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003d80:	68ba      	ldr	r2, [r7, #8]
 8003d82:	69fb      	ldr	r3, [r7, #28]
 8003d84:	4413      	add	r3, r2
 8003d86:	7819      	ldrb	r1, [r3, #0]
 8003d88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	4413      	add	r3, r2
 8003d8e:	3334      	adds	r3, #52	@ 0x34
 8003d90:	460a      	mov	r2, r1
 8003d92:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003d94:	68ba      	ldr	r2, [r7, #8]
 8003d96:	69fb      	ldr	r3, [r7, #28]
 8003d98:	4413      	add	r3, r2
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d006      	beq.n	8003dae <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	3301      	adds	r3, #1
 8003da4:	61fb      	str	r3, [r7, #28]
 8003da6:	69fb      	ldr	r3, [r7, #28]
 8003da8:	2b0f      	cmp	r3, #15
 8003daa:	d9e9      	bls.n	8003d80 <prvInitialiseNewTask+0x56>
 8003dac:	e000      	b.n	8003db0 <prvInitialiseNewTask+0x86>
			{
				break;
 8003dae:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003db2:	2200      	movs	r2, #0
 8003db4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003db8:	e003      	b.n	8003dc2 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dc4:	2b06      	cmp	r3, #6
 8003dc6:	d901      	bls.n	8003dcc <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003dc8:	2306      	movs	r3, #6
 8003dca:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003dcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003dd0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dd4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003dd6:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003dd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dda:	2200      	movs	r2, #0
 8003ddc:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003de0:	3304      	adds	r3, #4
 8003de2:	4618      	mov	r0, r3
 8003de4:	f7ff fa7d 	bl	80032e2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dea:	3318      	adds	r3, #24
 8003dec:	4618      	mov	r0, r3
 8003dee:	f7ff fa78 	bl	80032e2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003df2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003df4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003df6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dfa:	f1c3 0207 	rsb	r2, r3, #7
 8003dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e00:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003e02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e06:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003e08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e10:	2200      	movs	r2, #0
 8003e12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003e16:	683a      	ldr	r2, [r7, #0]
 8003e18:	68f9      	ldr	r1, [r7, #12]
 8003e1a:	69b8      	ldr	r0, [r7, #24]
 8003e1c:	f000 fec4 	bl	8004ba8 <pxPortInitialiseStack>
 8003e20:	4602      	mov	r2, r0
 8003e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e24:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003e26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d002      	beq.n	8003e32 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003e2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003e30:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003e32:	bf00      	nop
 8003e34:	3720      	adds	r7, #32
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}
	...

08003e3c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b082      	sub	sp, #8
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003e44:	f000 fff2 	bl	8004e2c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003e48:	4b2a      	ldr	r3, [pc, #168]	@ (8003ef4 <prvAddNewTaskToReadyList+0xb8>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	3301      	adds	r3, #1
 8003e4e:	4a29      	ldr	r2, [pc, #164]	@ (8003ef4 <prvAddNewTaskToReadyList+0xb8>)
 8003e50:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003e52:	4b29      	ldr	r3, [pc, #164]	@ (8003ef8 <prvAddNewTaskToReadyList+0xbc>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d109      	bne.n	8003e6e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003e5a:	4a27      	ldr	r2, [pc, #156]	@ (8003ef8 <prvAddNewTaskToReadyList+0xbc>)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003e60:	4b24      	ldr	r3, [pc, #144]	@ (8003ef4 <prvAddNewTaskToReadyList+0xb8>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d110      	bne.n	8003e8a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003e68:	f000 fbd4 	bl	8004614 <prvInitialiseTaskLists>
 8003e6c:	e00d      	b.n	8003e8a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003e6e:	4b23      	ldr	r3, [pc, #140]	@ (8003efc <prvAddNewTaskToReadyList+0xc0>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d109      	bne.n	8003e8a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003e76:	4b20      	ldr	r3, [pc, #128]	@ (8003ef8 <prvAddNewTaskToReadyList+0xbc>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d802      	bhi.n	8003e8a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003e84:	4a1c      	ldr	r2, [pc, #112]	@ (8003ef8 <prvAddNewTaskToReadyList+0xbc>)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003e8a:	4b1d      	ldr	r3, [pc, #116]	@ (8003f00 <prvAddNewTaskToReadyList+0xc4>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	3301      	adds	r3, #1
 8003e90:	4a1b      	ldr	r2, [pc, #108]	@ (8003f00 <prvAddNewTaskToReadyList+0xc4>)
 8003e92:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e98:	2201      	movs	r2, #1
 8003e9a:	409a      	lsls	r2, r3
 8003e9c:	4b19      	ldr	r3, [pc, #100]	@ (8003f04 <prvAddNewTaskToReadyList+0xc8>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	4a18      	ldr	r2, [pc, #96]	@ (8003f04 <prvAddNewTaskToReadyList+0xc8>)
 8003ea4:	6013      	str	r3, [r2, #0]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003eaa:	4613      	mov	r3, r2
 8003eac:	009b      	lsls	r3, r3, #2
 8003eae:	4413      	add	r3, r2
 8003eb0:	009b      	lsls	r3, r3, #2
 8003eb2:	4a15      	ldr	r2, [pc, #84]	@ (8003f08 <prvAddNewTaskToReadyList+0xcc>)
 8003eb4:	441a      	add	r2, r3
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	3304      	adds	r3, #4
 8003eba:	4619      	mov	r1, r3
 8003ebc:	4610      	mov	r0, r2
 8003ebe:	f7ff fa1d 	bl	80032fc <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003ec2:	f000 ffe5 	bl	8004e90 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8003efc <prvAddNewTaskToReadyList+0xc0>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d00e      	beq.n	8003eec <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003ece:	4b0a      	ldr	r3, [pc, #40]	@ (8003ef8 <prvAddNewTaskToReadyList+0xbc>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ed8:	429a      	cmp	r2, r3
 8003eda:	d207      	bcs.n	8003eec <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003edc:	4b0b      	ldr	r3, [pc, #44]	@ (8003f0c <prvAddNewTaskToReadyList+0xd0>)
 8003ede:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ee2:	601a      	str	r2, [r3, #0]
 8003ee4:	f3bf 8f4f 	dsb	sy
 8003ee8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003eec:	bf00      	nop
 8003eee:	3708      	adds	r7, #8
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}
 8003ef4:	2000048c 	.word	0x2000048c
 8003ef8:	2000038c 	.word	0x2000038c
 8003efc:	20000498 	.word	0x20000498
 8003f00:	200004a8 	.word	0x200004a8
 8003f04:	20000494 	.word	0x20000494
 8003f08:	20000390 	.word	0x20000390
 8003f0c:	e000ed04 	.word	0xe000ed04

08003f10 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d018      	beq.n	8003f54 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003f22:	4b14      	ldr	r3, [pc, #80]	@ (8003f74 <vTaskDelay+0x64>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d00b      	beq.n	8003f42 <vTaskDelay+0x32>
	__asm volatile
 8003f2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f2e:	f383 8811 	msr	BASEPRI, r3
 8003f32:	f3bf 8f6f 	isb	sy
 8003f36:	f3bf 8f4f 	dsb	sy
 8003f3a:	60bb      	str	r3, [r7, #8]
}
 8003f3c:	bf00      	nop
 8003f3e:	bf00      	nop
 8003f40:	e7fd      	b.n	8003f3e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003f42:	f000 f87d 	bl	8004040 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003f46:	2100      	movs	r1, #0
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	f000 fdc7 	bl	8004adc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003f4e:	f000 f885 	bl	800405c <xTaskResumeAll>
 8003f52:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d107      	bne.n	8003f6a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8003f5a:	4b07      	ldr	r3, [pc, #28]	@ (8003f78 <vTaskDelay+0x68>)
 8003f5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f60:	601a      	str	r2, [r3, #0]
 8003f62:	f3bf 8f4f 	dsb	sy
 8003f66:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003f6a:	bf00      	nop
 8003f6c:	3710      	adds	r7, #16
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}
 8003f72:	bf00      	nop
 8003f74:	200004b4 	.word	0x200004b4
 8003f78:	e000ed04 	.word	0xe000ed04

08003f7c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b08a      	sub	sp, #40	@ 0x28
 8003f80:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003f82:	2300      	movs	r3, #0
 8003f84:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003f86:	2300      	movs	r3, #0
 8003f88:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003f8a:	463a      	mov	r2, r7
 8003f8c:	1d39      	adds	r1, r7, #4
 8003f8e:	f107 0308 	add.w	r3, r7, #8
 8003f92:	4618      	mov	r0, r3
 8003f94:	f7fc fb2a 	bl	80005ec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003f98:	6839      	ldr	r1, [r7, #0]
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	68ba      	ldr	r2, [r7, #8]
 8003f9e:	9202      	str	r2, [sp, #8]
 8003fa0:	9301      	str	r3, [sp, #4]
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	9300      	str	r3, [sp, #0]
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	460a      	mov	r2, r1
 8003faa:	491f      	ldr	r1, [pc, #124]	@ (8004028 <vTaskStartScheduler+0xac>)
 8003fac:	481f      	ldr	r0, [pc, #124]	@ (800402c <vTaskStartScheduler+0xb0>)
 8003fae:	f7ff fe17 	bl	8003be0 <xTaskCreateStatic>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	4a1e      	ldr	r2, [pc, #120]	@ (8004030 <vTaskStartScheduler+0xb4>)
 8003fb6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003fb8:	4b1d      	ldr	r3, [pc, #116]	@ (8004030 <vTaskStartScheduler+0xb4>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d002      	beq.n	8003fc6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	617b      	str	r3, [r7, #20]
 8003fc4:	e001      	b.n	8003fca <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d116      	bne.n	8003ffe <vTaskStartScheduler+0x82>
	__asm volatile
 8003fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fd4:	f383 8811 	msr	BASEPRI, r3
 8003fd8:	f3bf 8f6f 	isb	sy
 8003fdc:	f3bf 8f4f 	dsb	sy
 8003fe0:	613b      	str	r3, [r7, #16]
}
 8003fe2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003fe4:	4b13      	ldr	r3, [pc, #76]	@ (8004034 <vTaskStartScheduler+0xb8>)
 8003fe6:	f04f 32ff 	mov.w	r2, #4294967295
 8003fea:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003fec:	4b12      	ldr	r3, [pc, #72]	@ (8004038 <vTaskStartScheduler+0xbc>)
 8003fee:	2201      	movs	r2, #1
 8003ff0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003ff2:	4b12      	ldr	r3, [pc, #72]	@ (800403c <vTaskStartScheduler+0xc0>)
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003ff8:	f000 fe62 	bl	8004cc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003ffc:	e00f      	b.n	800401e <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004004:	d10b      	bne.n	800401e <vTaskStartScheduler+0xa2>
	__asm volatile
 8004006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800400a:	f383 8811 	msr	BASEPRI, r3
 800400e:	f3bf 8f6f 	isb	sy
 8004012:	f3bf 8f4f 	dsb	sy
 8004016:	60fb      	str	r3, [r7, #12]
}
 8004018:	bf00      	nop
 800401a:	bf00      	nop
 800401c:	e7fd      	b.n	800401a <vTaskStartScheduler+0x9e>
}
 800401e:	bf00      	nop
 8004020:	3718      	adds	r7, #24
 8004022:	46bd      	mov	sp, r7
 8004024:	bd80      	pop	{r7, pc}
 8004026:	bf00      	nop
 8004028:	08006594 	.word	0x08006594
 800402c:	080045e5 	.word	0x080045e5
 8004030:	200004b0 	.word	0x200004b0
 8004034:	200004ac 	.word	0x200004ac
 8004038:	20000498 	.word	0x20000498
 800403c:	20000490 	.word	0x20000490

08004040 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004040:	b480      	push	{r7}
 8004042:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004044:	4b04      	ldr	r3, [pc, #16]	@ (8004058 <vTaskSuspendAll+0x18>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	3301      	adds	r3, #1
 800404a:	4a03      	ldr	r2, [pc, #12]	@ (8004058 <vTaskSuspendAll+0x18>)
 800404c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800404e:	bf00      	nop
 8004050:	46bd      	mov	sp, r7
 8004052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004056:	4770      	bx	lr
 8004058:	200004b4 	.word	0x200004b4

0800405c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b084      	sub	sp, #16
 8004060:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004062:	2300      	movs	r3, #0
 8004064:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004066:	2300      	movs	r3, #0
 8004068:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800406a:	4b42      	ldr	r3, [pc, #264]	@ (8004174 <xTaskResumeAll+0x118>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d10b      	bne.n	800408a <xTaskResumeAll+0x2e>
	__asm volatile
 8004072:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004076:	f383 8811 	msr	BASEPRI, r3
 800407a:	f3bf 8f6f 	isb	sy
 800407e:	f3bf 8f4f 	dsb	sy
 8004082:	603b      	str	r3, [r7, #0]
}
 8004084:	bf00      	nop
 8004086:	bf00      	nop
 8004088:	e7fd      	b.n	8004086 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800408a:	f000 fecf 	bl	8004e2c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800408e:	4b39      	ldr	r3, [pc, #228]	@ (8004174 <xTaskResumeAll+0x118>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	3b01      	subs	r3, #1
 8004094:	4a37      	ldr	r2, [pc, #220]	@ (8004174 <xTaskResumeAll+0x118>)
 8004096:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004098:	4b36      	ldr	r3, [pc, #216]	@ (8004174 <xTaskResumeAll+0x118>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d161      	bne.n	8004164 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80040a0:	4b35      	ldr	r3, [pc, #212]	@ (8004178 <xTaskResumeAll+0x11c>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d05d      	beq.n	8004164 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80040a8:	e02e      	b.n	8004108 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80040aa:	4b34      	ldr	r3, [pc, #208]	@ (800417c <xTaskResumeAll+0x120>)
 80040ac:	68db      	ldr	r3, [r3, #12]
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	3318      	adds	r3, #24
 80040b6:	4618      	mov	r0, r3
 80040b8:	f7ff f97d 	bl	80033b6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	3304      	adds	r3, #4
 80040c0:	4618      	mov	r0, r3
 80040c2:	f7ff f978 	bl	80033b6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ca:	2201      	movs	r2, #1
 80040cc:	409a      	lsls	r2, r3
 80040ce:	4b2c      	ldr	r3, [pc, #176]	@ (8004180 <xTaskResumeAll+0x124>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	4a2a      	ldr	r2, [pc, #168]	@ (8004180 <xTaskResumeAll+0x124>)
 80040d6:	6013      	str	r3, [r2, #0]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040dc:	4613      	mov	r3, r2
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	4413      	add	r3, r2
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	4a27      	ldr	r2, [pc, #156]	@ (8004184 <xTaskResumeAll+0x128>)
 80040e6:	441a      	add	r2, r3
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	3304      	adds	r3, #4
 80040ec:	4619      	mov	r1, r3
 80040ee:	4610      	mov	r0, r2
 80040f0:	f7ff f904 	bl	80032fc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040f8:	4b23      	ldr	r3, [pc, #140]	@ (8004188 <xTaskResumeAll+0x12c>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040fe:	429a      	cmp	r2, r3
 8004100:	d302      	bcc.n	8004108 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004102:	4b22      	ldr	r3, [pc, #136]	@ (800418c <xTaskResumeAll+0x130>)
 8004104:	2201      	movs	r2, #1
 8004106:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004108:	4b1c      	ldr	r3, [pc, #112]	@ (800417c <xTaskResumeAll+0x120>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d1cc      	bne.n	80040aa <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d001      	beq.n	800411a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004116:	f000 fb1b 	bl	8004750 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800411a:	4b1d      	ldr	r3, [pc, #116]	@ (8004190 <xTaskResumeAll+0x134>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d010      	beq.n	8004148 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004126:	f000 f837 	bl	8004198 <xTaskIncrementTick>
 800412a:	4603      	mov	r3, r0
 800412c:	2b00      	cmp	r3, #0
 800412e:	d002      	beq.n	8004136 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004130:	4b16      	ldr	r3, [pc, #88]	@ (800418c <xTaskResumeAll+0x130>)
 8004132:	2201      	movs	r2, #1
 8004134:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	3b01      	subs	r3, #1
 800413a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d1f1      	bne.n	8004126 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8004142:	4b13      	ldr	r3, [pc, #76]	@ (8004190 <xTaskResumeAll+0x134>)
 8004144:	2200      	movs	r2, #0
 8004146:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004148:	4b10      	ldr	r3, [pc, #64]	@ (800418c <xTaskResumeAll+0x130>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d009      	beq.n	8004164 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004150:	2301      	movs	r3, #1
 8004152:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004154:	4b0f      	ldr	r3, [pc, #60]	@ (8004194 <xTaskResumeAll+0x138>)
 8004156:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800415a:	601a      	str	r2, [r3, #0]
 800415c:	f3bf 8f4f 	dsb	sy
 8004160:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004164:	f000 fe94 	bl	8004e90 <vPortExitCritical>

	return xAlreadyYielded;
 8004168:	68bb      	ldr	r3, [r7, #8]
}
 800416a:	4618      	mov	r0, r3
 800416c:	3710      	adds	r7, #16
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}
 8004172:	bf00      	nop
 8004174:	200004b4 	.word	0x200004b4
 8004178:	2000048c 	.word	0x2000048c
 800417c:	2000044c 	.word	0x2000044c
 8004180:	20000494 	.word	0x20000494
 8004184:	20000390 	.word	0x20000390
 8004188:	2000038c 	.word	0x2000038c
 800418c:	200004a0 	.word	0x200004a0
 8004190:	2000049c 	.word	0x2000049c
 8004194:	e000ed04 	.word	0xe000ed04

08004198 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b086      	sub	sp, #24
 800419c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800419e:	2300      	movs	r3, #0
 80041a0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80041a2:	4b4f      	ldr	r3, [pc, #316]	@ (80042e0 <xTaskIncrementTick+0x148>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	f040 808f 	bne.w	80042ca <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80041ac:	4b4d      	ldr	r3, [pc, #308]	@ (80042e4 <xTaskIncrementTick+0x14c>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	3301      	adds	r3, #1
 80041b2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80041b4:	4a4b      	ldr	r2, [pc, #300]	@ (80042e4 <xTaskIncrementTick+0x14c>)
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d121      	bne.n	8004204 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80041c0:	4b49      	ldr	r3, [pc, #292]	@ (80042e8 <xTaskIncrementTick+0x150>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d00b      	beq.n	80041e2 <xTaskIncrementTick+0x4a>
	__asm volatile
 80041ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041ce:	f383 8811 	msr	BASEPRI, r3
 80041d2:	f3bf 8f6f 	isb	sy
 80041d6:	f3bf 8f4f 	dsb	sy
 80041da:	603b      	str	r3, [r7, #0]
}
 80041dc:	bf00      	nop
 80041de:	bf00      	nop
 80041e0:	e7fd      	b.n	80041de <xTaskIncrementTick+0x46>
 80041e2:	4b41      	ldr	r3, [pc, #260]	@ (80042e8 <xTaskIncrementTick+0x150>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	60fb      	str	r3, [r7, #12]
 80041e8:	4b40      	ldr	r3, [pc, #256]	@ (80042ec <xTaskIncrementTick+0x154>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a3e      	ldr	r2, [pc, #248]	@ (80042e8 <xTaskIncrementTick+0x150>)
 80041ee:	6013      	str	r3, [r2, #0]
 80041f0:	4a3e      	ldr	r2, [pc, #248]	@ (80042ec <xTaskIncrementTick+0x154>)
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	6013      	str	r3, [r2, #0]
 80041f6:	4b3e      	ldr	r3, [pc, #248]	@ (80042f0 <xTaskIncrementTick+0x158>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	3301      	adds	r3, #1
 80041fc:	4a3c      	ldr	r2, [pc, #240]	@ (80042f0 <xTaskIncrementTick+0x158>)
 80041fe:	6013      	str	r3, [r2, #0]
 8004200:	f000 faa6 	bl	8004750 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004204:	4b3b      	ldr	r3, [pc, #236]	@ (80042f4 <xTaskIncrementTick+0x15c>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	693a      	ldr	r2, [r7, #16]
 800420a:	429a      	cmp	r2, r3
 800420c:	d348      	bcc.n	80042a0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800420e:	4b36      	ldr	r3, [pc, #216]	@ (80042e8 <xTaskIncrementTick+0x150>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d104      	bne.n	8004222 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004218:	4b36      	ldr	r3, [pc, #216]	@ (80042f4 <xTaskIncrementTick+0x15c>)
 800421a:	f04f 32ff 	mov.w	r2, #4294967295
 800421e:	601a      	str	r2, [r3, #0]
					break;
 8004220:	e03e      	b.n	80042a0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004222:	4b31      	ldr	r3, [pc, #196]	@ (80042e8 <xTaskIncrementTick+0x150>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004232:	693a      	ldr	r2, [r7, #16]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	429a      	cmp	r2, r3
 8004238:	d203      	bcs.n	8004242 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800423a:	4a2e      	ldr	r2, [pc, #184]	@ (80042f4 <xTaskIncrementTick+0x15c>)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004240:	e02e      	b.n	80042a0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	3304      	adds	r3, #4
 8004246:	4618      	mov	r0, r3
 8004248:	f7ff f8b5 	bl	80033b6 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004250:	2b00      	cmp	r3, #0
 8004252:	d004      	beq.n	800425e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004254:	68bb      	ldr	r3, [r7, #8]
 8004256:	3318      	adds	r3, #24
 8004258:	4618      	mov	r0, r3
 800425a:	f7ff f8ac 	bl	80033b6 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004262:	2201      	movs	r2, #1
 8004264:	409a      	lsls	r2, r3
 8004266:	4b24      	ldr	r3, [pc, #144]	@ (80042f8 <xTaskIncrementTick+0x160>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4313      	orrs	r3, r2
 800426c:	4a22      	ldr	r2, [pc, #136]	@ (80042f8 <xTaskIncrementTick+0x160>)
 800426e:	6013      	str	r3, [r2, #0]
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004274:	4613      	mov	r3, r2
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	4413      	add	r3, r2
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	4a1f      	ldr	r2, [pc, #124]	@ (80042fc <xTaskIncrementTick+0x164>)
 800427e:	441a      	add	r2, r3
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	3304      	adds	r3, #4
 8004284:	4619      	mov	r1, r3
 8004286:	4610      	mov	r0, r2
 8004288:	f7ff f838 	bl	80032fc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004290:	4b1b      	ldr	r3, [pc, #108]	@ (8004300 <xTaskIncrementTick+0x168>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004296:	429a      	cmp	r2, r3
 8004298:	d3b9      	bcc.n	800420e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800429a:	2301      	movs	r3, #1
 800429c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800429e:	e7b6      	b.n	800420e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80042a0:	4b17      	ldr	r3, [pc, #92]	@ (8004300 <xTaskIncrementTick+0x168>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042a6:	4915      	ldr	r1, [pc, #84]	@ (80042fc <xTaskIncrementTick+0x164>)
 80042a8:	4613      	mov	r3, r2
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	4413      	add	r3, r2
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	440b      	add	r3, r1
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d901      	bls.n	80042bc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80042b8:	2301      	movs	r3, #1
 80042ba:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80042bc:	4b11      	ldr	r3, [pc, #68]	@ (8004304 <xTaskIncrementTick+0x16c>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d007      	beq.n	80042d4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80042c4:	2301      	movs	r3, #1
 80042c6:	617b      	str	r3, [r7, #20]
 80042c8:	e004      	b.n	80042d4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80042ca:	4b0f      	ldr	r3, [pc, #60]	@ (8004308 <xTaskIncrementTick+0x170>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	3301      	adds	r3, #1
 80042d0:	4a0d      	ldr	r2, [pc, #52]	@ (8004308 <xTaskIncrementTick+0x170>)
 80042d2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80042d4:	697b      	ldr	r3, [r7, #20]
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	3718      	adds	r7, #24
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	bf00      	nop
 80042e0:	200004b4 	.word	0x200004b4
 80042e4:	20000490 	.word	0x20000490
 80042e8:	20000444 	.word	0x20000444
 80042ec:	20000448 	.word	0x20000448
 80042f0:	200004a4 	.word	0x200004a4
 80042f4:	200004ac 	.word	0x200004ac
 80042f8:	20000494 	.word	0x20000494
 80042fc:	20000390 	.word	0x20000390
 8004300:	2000038c 	.word	0x2000038c
 8004304:	200004a0 	.word	0x200004a0
 8004308:	2000049c 	.word	0x2000049c

0800430c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800430c:	b480      	push	{r7}
 800430e:	b087      	sub	sp, #28
 8004310:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004312:	4b27      	ldr	r3, [pc, #156]	@ (80043b0 <vTaskSwitchContext+0xa4>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d003      	beq.n	8004322 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800431a:	4b26      	ldr	r3, [pc, #152]	@ (80043b4 <vTaskSwitchContext+0xa8>)
 800431c:	2201      	movs	r2, #1
 800431e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004320:	e040      	b.n	80043a4 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8004322:	4b24      	ldr	r3, [pc, #144]	@ (80043b4 <vTaskSwitchContext+0xa8>)
 8004324:	2200      	movs	r2, #0
 8004326:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004328:	4b23      	ldr	r3, [pc, #140]	@ (80043b8 <vTaskSwitchContext+0xac>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	fab3 f383 	clz	r3, r3
 8004334:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004336:	7afb      	ldrb	r3, [r7, #11]
 8004338:	f1c3 031f 	rsb	r3, r3, #31
 800433c:	617b      	str	r3, [r7, #20]
 800433e:	491f      	ldr	r1, [pc, #124]	@ (80043bc <vTaskSwitchContext+0xb0>)
 8004340:	697a      	ldr	r2, [r7, #20]
 8004342:	4613      	mov	r3, r2
 8004344:	009b      	lsls	r3, r3, #2
 8004346:	4413      	add	r3, r2
 8004348:	009b      	lsls	r3, r3, #2
 800434a:	440b      	add	r3, r1
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d10b      	bne.n	800436a <vTaskSwitchContext+0x5e>
	__asm volatile
 8004352:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004356:	f383 8811 	msr	BASEPRI, r3
 800435a:	f3bf 8f6f 	isb	sy
 800435e:	f3bf 8f4f 	dsb	sy
 8004362:	607b      	str	r3, [r7, #4]
}
 8004364:	bf00      	nop
 8004366:	bf00      	nop
 8004368:	e7fd      	b.n	8004366 <vTaskSwitchContext+0x5a>
 800436a:	697a      	ldr	r2, [r7, #20]
 800436c:	4613      	mov	r3, r2
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	4413      	add	r3, r2
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	4a11      	ldr	r2, [pc, #68]	@ (80043bc <vTaskSwitchContext+0xb0>)
 8004376:	4413      	add	r3, r2
 8004378:	613b      	str	r3, [r7, #16]
 800437a:	693b      	ldr	r3, [r7, #16]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	685a      	ldr	r2, [r3, #4]
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	605a      	str	r2, [r3, #4]
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	685a      	ldr	r2, [r3, #4]
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	3308      	adds	r3, #8
 800438c:	429a      	cmp	r2, r3
 800438e:	d104      	bne.n	800439a <vTaskSwitchContext+0x8e>
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	685a      	ldr	r2, [r3, #4]
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	605a      	str	r2, [r3, #4]
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	4a07      	ldr	r2, [pc, #28]	@ (80043c0 <vTaskSwitchContext+0xb4>)
 80043a2:	6013      	str	r3, [r2, #0]
}
 80043a4:	bf00      	nop
 80043a6:	371c      	adds	r7, #28
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr
 80043b0:	200004b4 	.word	0x200004b4
 80043b4:	200004a0 	.word	0x200004a0
 80043b8:	20000494 	.word	0x20000494
 80043bc:	20000390 	.word	0x20000390
 80043c0:	2000038c 	.word	0x2000038c

080043c4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b084      	sub	sp, #16
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
 80043cc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d10b      	bne.n	80043ec <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80043d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043d8:	f383 8811 	msr	BASEPRI, r3
 80043dc:	f3bf 8f6f 	isb	sy
 80043e0:	f3bf 8f4f 	dsb	sy
 80043e4:	60fb      	str	r3, [r7, #12]
}
 80043e6:	bf00      	nop
 80043e8:	bf00      	nop
 80043ea:	e7fd      	b.n	80043e8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80043ec:	4b07      	ldr	r3, [pc, #28]	@ (800440c <vTaskPlaceOnEventList+0x48>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	3318      	adds	r3, #24
 80043f2:	4619      	mov	r1, r3
 80043f4:	6878      	ldr	r0, [r7, #4]
 80043f6:	f7fe ffa5 	bl	8003344 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80043fa:	2101      	movs	r1, #1
 80043fc:	6838      	ldr	r0, [r7, #0]
 80043fe:	f000 fb6d 	bl	8004adc <prvAddCurrentTaskToDelayedList>
}
 8004402:	bf00      	nop
 8004404:	3710      	adds	r7, #16
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}
 800440a:	bf00      	nop
 800440c:	2000038c 	.word	0x2000038c

08004410 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b086      	sub	sp, #24
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	68db      	ldr	r3, [r3, #12]
 800441c:	68db      	ldr	r3, [r3, #12]
 800441e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d10b      	bne.n	800443e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004426:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800442a:	f383 8811 	msr	BASEPRI, r3
 800442e:	f3bf 8f6f 	isb	sy
 8004432:	f3bf 8f4f 	dsb	sy
 8004436:	60fb      	str	r3, [r7, #12]
}
 8004438:	bf00      	nop
 800443a:	bf00      	nop
 800443c:	e7fd      	b.n	800443a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	3318      	adds	r3, #24
 8004442:	4618      	mov	r0, r3
 8004444:	f7fe ffb7 	bl	80033b6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004448:	4b1d      	ldr	r3, [pc, #116]	@ (80044c0 <xTaskRemoveFromEventList+0xb0>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d11c      	bne.n	800448a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	3304      	adds	r3, #4
 8004454:	4618      	mov	r0, r3
 8004456:	f7fe ffae 	bl	80033b6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800445e:	2201      	movs	r2, #1
 8004460:	409a      	lsls	r2, r3
 8004462:	4b18      	ldr	r3, [pc, #96]	@ (80044c4 <xTaskRemoveFromEventList+0xb4>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4313      	orrs	r3, r2
 8004468:	4a16      	ldr	r2, [pc, #88]	@ (80044c4 <xTaskRemoveFromEventList+0xb4>)
 800446a:	6013      	str	r3, [r2, #0]
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004470:	4613      	mov	r3, r2
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	4413      	add	r3, r2
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	4a13      	ldr	r2, [pc, #76]	@ (80044c8 <xTaskRemoveFromEventList+0xb8>)
 800447a:	441a      	add	r2, r3
 800447c:	693b      	ldr	r3, [r7, #16]
 800447e:	3304      	adds	r3, #4
 8004480:	4619      	mov	r1, r3
 8004482:	4610      	mov	r0, r2
 8004484:	f7fe ff3a 	bl	80032fc <vListInsertEnd>
 8004488:	e005      	b.n	8004496 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	3318      	adds	r3, #24
 800448e:	4619      	mov	r1, r3
 8004490:	480e      	ldr	r0, [pc, #56]	@ (80044cc <xTaskRemoveFromEventList+0xbc>)
 8004492:	f7fe ff33 	bl	80032fc <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800449a:	4b0d      	ldr	r3, [pc, #52]	@ (80044d0 <xTaskRemoveFromEventList+0xc0>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d905      	bls.n	80044b0 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80044a4:	2301      	movs	r3, #1
 80044a6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80044a8:	4b0a      	ldr	r3, [pc, #40]	@ (80044d4 <xTaskRemoveFromEventList+0xc4>)
 80044aa:	2201      	movs	r2, #1
 80044ac:	601a      	str	r2, [r3, #0]
 80044ae:	e001      	b.n	80044b4 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80044b0:	2300      	movs	r3, #0
 80044b2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80044b4:	697b      	ldr	r3, [r7, #20]
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3718      	adds	r7, #24
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	200004b4 	.word	0x200004b4
 80044c4:	20000494 	.word	0x20000494
 80044c8:	20000390 	.word	0x20000390
 80044cc:	2000044c 	.word	0x2000044c
 80044d0:	2000038c 	.word	0x2000038c
 80044d4:	200004a0 	.word	0x200004a0

080044d8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80044d8:	b480      	push	{r7}
 80044da:	b083      	sub	sp, #12
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80044e0:	4b06      	ldr	r3, [pc, #24]	@ (80044fc <vTaskInternalSetTimeOutState+0x24>)
 80044e2:	681a      	ldr	r2, [r3, #0]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80044e8:	4b05      	ldr	r3, [pc, #20]	@ (8004500 <vTaskInternalSetTimeOutState+0x28>)
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	605a      	str	r2, [r3, #4]
}
 80044f0:	bf00      	nop
 80044f2:	370c      	adds	r7, #12
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr
 80044fc:	200004a4 	.word	0x200004a4
 8004500:	20000490 	.word	0x20000490

08004504 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b088      	sub	sp, #32
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
 800450c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2b00      	cmp	r3, #0
 8004512:	d10b      	bne.n	800452c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004518:	f383 8811 	msr	BASEPRI, r3
 800451c:	f3bf 8f6f 	isb	sy
 8004520:	f3bf 8f4f 	dsb	sy
 8004524:	613b      	str	r3, [r7, #16]
}
 8004526:	bf00      	nop
 8004528:	bf00      	nop
 800452a:	e7fd      	b.n	8004528 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d10b      	bne.n	800454a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8004532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004536:	f383 8811 	msr	BASEPRI, r3
 800453a:	f3bf 8f6f 	isb	sy
 800453e:	f3bf 8f4f 	dsb	sy
 8004542:	60fb      	str	r3, [r7, #12]
}
 8004544:	bf00      	nop
 8004546:	bf00      	nop
 8004548:	e7fd      	b.n	8004546 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800454a:	f000 fc6f 	bl	8004e2c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800454e:	4b1d      	ldr	r3, [pc, #116]	@ (80045c4 <xTaskCheckForTimeOut+0xc0>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	69ba      	ldr	r2, [r7, #24]
 800455a:	1ad3      	subs	r3, r2, r3
 800455c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800455e:	683b      	ldr	r3, [r7, #0]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004566:	d102      	bne.n	800456e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004568:	2300      	movs	r3, #0
 800456a:	61fb      	str	r3, [r7, #28]
 800456c:	e023      	b.n	80045b6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	4b15      	ldr	r3, [pc, #84]	@ (80045c8 <xTaskCheckForTimeOut+0xc4>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	429a      	cmp	r2, r3
 8004578:	d007      	beq.n	800458a <xTaskCheckForTimeOut+0x86>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	69ba      	ldr	r2, [r7, #24]
 8004580:	429a      	cmp	r2, r3
 8004582:	d302      	bcc.n	800458a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004584:	2301      	movs	r3, #1
 8004586:	61fb      	str	r3, [r7, #28]
 8004588:	e015      	b.n	80045b6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	697a      	ldr	r2, [r7, #20]
 8004590:	429a      	cmp	r2, r3
 8004592:	d20b      	bcs.n	80045ac <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	681a      	ldr	r2, [r3, #0]
 8004598:	697b      	ldr	r3, [r7, #20]
 800459a:	1ad2      	subs	r2, r2, r3
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80045a0:	6878      	ldr	r0, [r7, #4]
 80045a2:	f7ff ff99 	bl	80044d8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80045a6:	2300      	movs	r3, #0
 80045a8:	61fb      	str	r3, [r7, #28]
 80045aa:	e004      	b.n	80045b6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	2200      	movs	r2, #0
 80045b0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80045b2:	2301      	movs	r3, #1
 80045b4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80045b6:	f000 fc6b 	bl	8004e90 <vPortExitCritical>

	return xReturn;
 80045ba:	69fb      	ldr	r3, [r7, #28]
}
 80045bc:	4618      	mov	r0, r3
 80045be:	3720      	adds	r7, #32
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	20000490 	.word	0x20000490
 80045c8:	200004a4 	.word	0x200004a4

080045cc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80045cc:	b480      	push	{r7}
 80045ce:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80045d0:	4b03      	ldr	r3, [pc, #12]	@ (80045e0 <vTaskMissedYield+0x14>)
 80045d2:	2201      	movs	r2, #1
 80045d4:	601a      	str	r2, [r3, #0]
}
 80045d6:	bf00      	nop
 80045d8:	46bd      	mov	sp, r7
 80045da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045de:	4770      	bx	lr
 80045e0:	200004a0 	.word	0x200004a0

080045e4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b082      	sub	sp, #8
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80045ec:	f000 f852 	bl	8004694 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80045f0:	4b06      	ldr	r3, [pc, #24]	@ (800460c <prvIdleTask+0x28>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d9f9      	bls.n	80045ec <prvIdleTask+0x8>
			{
				taskYIELD();
 80045f8:	4b05      	ldr	r3, [pc, #20]	@ (8004610 <prvIdleTask+0x2c>)
 80045fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80045fe:	601a      	str	r2, [r3, #0]
 8004600:	f3bf 8f4f 	dsb	sy
 8004604:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004608:	e7f0      	b.n	80045ec <prvIdleTask+0x8>
 800460a:	bf00      	nop
 800460c:	20000390 	.word	0x20000390
 8004610:	e000ed04 	.word	0xe000ed04

08004614 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b082      	sub	sp, #8
 8004618:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800461a:	2300      	movs	r3, #0
 800461c:	607b      	str	r3, [r7, #4]
 800461e:	e00c      	b.n	800463a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004620:	687a      	ldr	r2, [r7, #4]
 8004622:	4613      	mov	r3, r2
 8004624:	009b      	lsls	r3, r3, #2
 8004626:	4413      	add	r3, r2
 8004628:	009b      	lsls	r3, r3, #2
 800462a:	4a12      	ldr	r2, [pc, #72]	@ (8004674 <prvInitialiseTaskLists+0x60>)
 800462c:	4413      	add	r3, r2
 800462e:	4618      	mov	r0, r3
 8004630:	f7fe fe37 	bl	80032a2 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	3301      	adds	r3, #1
 8004638:	607b      	str	r3, [r7, #4]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2b06      	cmp	r3, #6
 800463e:	d9ef      	bls.n	8004620 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004640:	480d      	ldr	r0, [pc, #52]	@ (8004678 <prvInitialiseTaskLists+0x64>)
 8004642:	f7fe fe2e 	bl	80032a2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004646:	480d      	ldr	r0, [pc, #52]	@ (800467c <prvInitialiseTaskLists+0x68>)
 8004648:	f7fe fe2b 	bl	80032a2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800464c:	480c      	ldr	r0, [pc, #48]	@ (8004680 <prvInitialiseTaskLists+0x6c>)
 800464e:	f7fe fe28 	bl	80032a2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004652:	480c      	ldr	r0, [pc, #48]	@ (8004684 <prvInitialiseTaskLists+0x70>)
 8004654:	f7fe fe25 	bl	80032a2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004658:	480b      	ldr	r0, [pc, #44]	@ (8004688 <prvInitialiseTaskLists+0x74>)
 800465a:	f7fe fe22 	bl	80032a2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800465e:	4b0b      	ldr	r3, [pc, #44]	@ (800468c <prvInitialiseTaskLists+0x78>)
 8004660:	4a05      	ldr	r2, [pc, #20]	@ (8004678 <prvInitialiseTaskLists+0x64>)
 8004662:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004664:	4b0a      	ldr	r3, [pc, #40]	@ (8004690 <prvInitialiseTaskLists+0x7c>)
 8004666:	4a05      	ldr	r2, [pc, #20]	@ (800467c <prvInitialiseTaskLists+0x68>)
 8004668:	601a      	str	r2, [r3, #0]
}
 800466a:	bf00      	nop
 800466c:	3708      	adds	r7, #8
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}
 8004672:	bf00      	nop
 8004674:	20000390 	.word	0x20000390
 8004678:	2000041c 	.word	0x2000041c
 800467c:	20000430 	.word	0x20000430
 8004680:	2000044c 	.word	0x2000044c
 8004684:	20000460 	.word	0x20000460
 8004688:	20000478 	.word	0x20000478
 800468c:	20000444 	.word	0x20000444
 8004690:	20000448 	.word	0x20000448

08004694 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004694:	b580      	push	{r7, lr}
 8004696:	b082      	sub	sp, #8
 8004698:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800469a:	e019      	b.n	80046d0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800469c:	f000 fbc6 	bl	8004e2c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046a0:	4b10      	ldr	r3, [pc, #64]	@ (80046e4 <prvCheckTasksWaitingTermination+0x50>)
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	3304      	adds	r3, #4
 80046ac:	4618      	mov	r0, r3
 80046ae:	f7fe fe82 	bl	80033b6 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80046b2:	4b0d      	ldr	r3, [pc, #52]	@ (80046e8 <prvCheckTasksWaitingTermination+0x54>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	3b01      	subs	r3, #1
 80046b8:	4a0b      	ldr	r2, [pc, #44]	@ (80046e8 <prvCheckTasksWaitingTermination+0x54>)
 80046ba:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80046bc:	4b0b      	ldr	r3, [pc, #44]	@ (80046ec <prvCheckTasksWaitingTermination+0x58>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	3b01      	subs	r3, #1
 80046c2:	4a0a      	ldr	r2, [pc, #40]	@ (80046ec <prvCheckTasksWaitingTermination+0x58>)
 80046c4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80046c6:	f000 fbe3 	bl	8004e90 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80046ca:	6878      	ldr	r0, [r7, #4]
 80046cc:	f000 f810 	bl	80046f0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80046d0:	4b06      	ldr	r3, [pc, #24]	@ (80046ec <prvCheckTasksWaitingTermination+0x58>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d1e1      	bne.n	800469c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80046d8:	bf00      	nop
 80046da:	bf00      	nop
 80046dc:	3708      	adds	r7, #8
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
 80046e2:	bf00      	nop
 80046e4:	20000460 	.word	0x20000460
 80046e8:	2000048c 	.word	0x2000048c
 80046ec:	20000474 	.word	0x20000474

080046f0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b084      	sub	sp, #16
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d108      	bne.n	8004714 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004706:	4618      	mov	r0, r3
 8004708:	f000 fd44 	bl	8005194 <vPortFree>
				vPortFree( pxTCB );
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	f000 fd41 	bl	8005194 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004712:	e019      	b.n	8004748 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800471a:	2b01      	cmp	r3, #1
 800471c:	d103      	bne.n	8004726 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f000 fd38 	bl	8005194 <vPortFree>
	}
 8004724:	e010      	b.n	8004748 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800472c:	2b02      	cmp	r3, #2
 800472e:	d00b      	beq.n	8004748 <prvDeleteTCB+0x58>
	__asm volatile
 8004730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004734:	f383 8811 	msr	BASEPRI, r3
 8004738:	f3bf 8f6f 	isb	sy
 800473c:	f3bf 8f4f 	dsb	sy
 8004740:	60fb      	str	r3, [r7, #12]
}
 8004742:	bf00      	nop
 8004744:	bf00      	nop
 8004746:	e7fd      	b.n	8004744 <prvDeleteTCB+0x54>
	}
 8004748:	bf00      	nop
 800474a:	3710      	adds	r7, #16
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}

08004750 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004750:	b480      	push	{r7}
 8004752:	b083      	sub	sp, #12
 8004754:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004756:	4b0c      	ldr	r3, [pc, #48]	@ (8004788 <prvResetNextTaskUnblockTime+0x38>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d104      	bne.n	800476a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004760:	4b0a      	ldr	r3, [pc, #40]	@ (800478c <prvResetNextTaskUnblockTime+0x3c>)
 8004762:	f04f 32ff 	mov.w	r2, #4294967295
 8004766:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004768:	e008      	b.n	800477c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800476a:	4b07      	ldr	r3, [pc, #28]	@ (8004788 <prvResetNextTaskUnblockTime+0x38>)
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	68db      	ldr	r3, [r3, #12]
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	4a04      	ldr	r2, [pc, #16]	@ (800478c <prvResetNextTaskUnblockTime+0x3c>)
 800477a:	6013      	str	r3, [r2, #0]
}
 800477c:	bf00      	nop
 800477e:	370c      	adds	r7, #12
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr
 8004788:	20000444 	.word	0x20000444
 800478c:	200004ac 	.word	0x200004ac

08004790 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004790:	b480      	push	{r7}
 8004792:	b083      	sub	sp, #12
 8004794:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004796:	4b0b      	ldr	r3, [pc, #44]	@ (80047c4 <xTaskGetSchedulerState+0x34>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d102      	bne.n	80047a4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800479e:	2301      	movs	r3, #1
 80047a0:	607b      	str	r3, [r7, #4]
 80047a2:	e008      	b.n	80047b6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80047a4:	4b08      	ldr	r3, [pc, #32]	@ (80047c8 <xTaskGetSchedulerState+0x38>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d102      	bne.n	80047b2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80047ac:	2302      	movs	r3, #2
 80047ae:	607b      	str	r3, [r7, #4]
 80047b0:	e001      	b.n	80047b6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80047b2:	2300      	movs	r3, #0
 80047b4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80047b6:	687b      	ldr	r3, [r7, #4]
	}
 80047b8:	4618      	mov	r0, r3
 80047ba:	370c      	adds	r7, #12
 80047bc:	46bd      	mov	sp, r7
 80047be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c2:	4770      	bx	lr
 80047c4:	20000498 	.word	0x20000498
 80047c8:	200004b4 	.word	0x200004b4

080047cc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b086      	sub	sp, #24
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80047d8:	2300      	movs	r3, #0
 80047da:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d070      	beq.n	80048c4 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80047e2:	4b3b      	ldr	r3, [pc, #236]	@ (80048d0 <xTaskPriorityDisinherit+0x104>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	693a      	ldr	r2, [r7, #16]
 80047e8:	429a      	cmp	r2, r3
 80047ea:	d00b      	beq.n	8004804 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80047ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047f0:	f383 8811 	msr	BASEPRI, r3
 80047f4:	f3bf 8f6f 	isb	sy
 80047f8:	f3bf 8f4f 	dsb	sy
 80047fc:	60fb      	str	r3, [r7, #12]
}
 80047fe:	bf00      	nop
 8004800:	bf00      	nop
 8004802:	e7fd      	b.n	8004800 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004808:	2b00      	cmp	r3, #0
 800480a:	d10b      	bne.n	8004824 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800480c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004810:	f383 8811 	msr	BASEPRI, r3
 8004814:	f3bf 8f6f 	isb	sy
 8004818:	f3bf 8f4f 	dsb	sy
 800481c:	60bb      	str	r3, [r7, #8]
}
 800481e:	bf00      	nop
 8004820:	bf00      	nop
 8004822:	e7fd      	b.n	8004820 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004828:	1e5a      	subs	r2, r3, #1
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004836:	429a      	cmp	r2, r3
 8004838:	d044      	beq.n	80048c4 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800483e:	2b00      	cmp	r3, #0
 8004840:	d140      	bne.n	80048c4 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	3304      	adds	r3, #4
 8004846:	4618      	mov	r0, r3
 8004848:	f7fe fdb5 	bl	80033b6 <uxListRemove>
 800484c:	4603      	mov	r3, r0
 800484e:	2b00      	cmp	r3, #0
 8004850:	d115      	bne.n	800487e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004856:	491f      	ldr	r1, [pc, #124]	@ (80048d4 <xTaskPriorityDisinherit+0x108>)
 8004858:	4613      	mov	r3, r2
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	4413      	add	r3, r2
 800485e:	009b      	lsls	r3, r3, #2
 8004860:	440b      	add	r3, r1
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d10a      	bne.n	800487e <xTaskPriorityDisinherit+0xb2>
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800486c:	2201      	movs	r2, #1
 800486e:	fa02 f303 	lsl.w	r3, r2, r3
 8004872:	43da      	mvns	r2, r3
 8004874:	4b18      	ldr	r3, [pc, #96]	@ (80048d8 <xTaskPriorityDisinherit+0x10c>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4013      	ands	r3, r2
 800487a:	4a17      	ldr	r2, [pc, #92]	@ (80048d8 <xTaskPriorityDisinherit+0x10c>)
 800487c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800487e:	693b      	ldr	r3, [r7, #16]
 8004880:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800488a:	f1c3 0207 	rsb	r2, r3, #7
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004892:	693b      	ldr	r3, [r7, #16]
 8004894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004896:	2201      	movs	r2, #1
 8004898:	409a      	lsls	r2, r3
 800489a:	4b0f      	ldr	r3, [pc, #60]	@ (80048d8 <xTaskPriorityDisinherit+0x10c>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4313      	orrs	r3, r2
 80048a0:	4a0d      	ldr	r2, [pc, #52]	@ (80048d8 <xTaskPriorityDisinherit+0x10c>)
 80048a2:	6013      	str	r3, [r2, #0]
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80048a8:	4613      	mov	r3, r2
 80048aa:	009b      	lsls	r3, r3, #2
 80048ac:	4413      	add	r3, r2
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	4a08      	ldr	r2, [pc, #32]	@ (80048d4 <xTaskPriorityDisinherit+0x108>)
 80048b2:	441a      	add	r2, r3
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	3304      	adds	r3, #4
 80048b8:	4619      	mov	r1, r3
 80048ba:	4610      	mov	r0, r2
 80048bc:	f7fe fd1e 	bl	80032fc <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80048c0:	2301      	movs	r3, #1
 80048c2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80048c4:	697b      	ldr	r3, [r7, #20]
	}
 80048c6:	4618      	mov	r0, r3
 80048c8:	3718      	adds	r7, #24
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bd80      	pop	{r7, pc}
 80048ce:	bf00      	nop
 80048d0:	2000038c 	.word	0x2000038c
 80048d4:	20000390 	.word	0x20000390
 80048d8:	20000494 	.word	0x20000494

080048dc <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b084      	sub	sp, #16
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
 80048e4:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 80048e6:	f000 faa1 	bl	8004e2c <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 80048ea:	4b1e      	ldr	r3, [pc, #120]	@ (8004964 <ulTaskNotifyTake+0x88>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d113      	bne.n	800491c <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80048f4:	4b1b      	ldr	r3, [pc, #108]	@ (8004964 <ulTaskNotifyTake+0x88>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2201      	movs	r2, #1
 80048fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 80048fe:	683b      	ldr	r3, [r7, #0]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d00b      	beq.n	800491c <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004904:	2101      	movs	r1, #1
 8004906:	6838      	ldr	r0, [r7, #0]
 8004908:	f000 f8e8 	bl	8004adc <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800490c:	4b16      	ldr	r3, [pc, #88]	@ (8004968 <ulTaskNotifyTake+0x8c>)
 800490e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004912:	601a      	str	r2, [r3, #0]
 8004914:	f3bf 8f4f 	dsb	sy
 8004918:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800491c:	f000 fab8 	bl	8004e90 <vPortExitCritical>

		taskENTER_CRITICAL();
 8004920:	f000 fa84 	bl	8004e2c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8004924:	4b0f      	ldr	r3, [pc, #60]	@ (8004964 <ulTaskNotifyTake+0x88>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800492a:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d00c      	beq.n	800494c <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d004      	beq.n	8004942 <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8004938:	4b0a      	ldr	r3, [pc, #40]	@ (8004964 <ulTaskNotifyTake+0x88>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	2200      	movs	r2, #0
 800493e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004940:	e004      	b.n	800494c <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8004942:	4b08      	ldr	r3, [pc, #32]	@ (8004964 <ulTaskNotifyTake+0x88>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	68fa      	ldr	r2, [r7, #12]
 8004948:	3a01      	subs	r2, #1
 800494a:	64da      	str	r2, [r3, #76]	@ 0x4c
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800494c:	4b05      	ldr	r3, [pc, #20]	@ (8004964 <ulTaskNotifyTake+0x88>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2200      	movs	r2, #0
 8004952:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
		}
		taskEXIT_CRITICAL();
 8004956:	f000 fa9b 	bl	8004e90 <vPortExitCritical>

		return ulReturn;
 800495a:	68fb      	ldr	r3, [r7, #12]
	}
 800495c:	4618      	mov	r0, r3
 800495e:	3710      	adds	r7, #16
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}
 8004964:	2000038c 	.word	0x2000038c
 8004968:	e000ed04 	.word	0xe000ed04

0800496c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800496c:	b580      	push	{r7, lr}
 800496e:	b08a      	sub	sp, #40	@ 0x28
 8004970:	af00      	add	r7, sp, #0
 8004972:	60f8      	str	r0, [r7, #12]
 8004974:	60b9      	str	r1, [r7, #8]
 8004976:	603b      	str	r3, [r7, #0]
 8004978:	4613      	mov	r3, r2
 800497a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800497c:	2301      	movs	r3, #1
 800497e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d10b      	bne.n	800499e <xTaskGenericNotify+0x32>
	__asm volatile
 8004986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800498a:	f383 8811 	msr	BASEPRI, r3
 800498e:	f3bf 8f6f 	isb	sy
 8004992:	f3bf 8f4f 	dsb	sy
 8004996:	61bb      	str	r3, [r7, #24]
}
 8004998:	bf00      	nop
 800499a:	bf00      	nop
 800499c:	e7fd      	b.n	800499a <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 80049a2:	f000 fa43 	bl	8004e2c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d003      	beq.n	80049b4 <xTaskGenericNotify+0x48>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 80049ac:	6a3b      	ldr	r3, [r7, #32]
 80049ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80049b0:	683b      	ldr	r3, [r7, #0]
 80049b2:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80049b4:	6a3b      	ldr	r3, [r7, #32]
 80049b6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80049ba:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80049bc:	6a3b      	ldr	r3, [r7, #32]
 80049be:	2202      	movs	r2, #2
 80049c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

			switch( eAction )
 80049c4:	79fb      	ldrb	r3, [r7, #7]
 80049c6:	2b04      	cmp	r3, #4
 80049c8:	d827      	bhi.n	8004a1a <xTaskGenericNotify+0xae>
 80049ca:	a201      	add	r2, pc, #4	@ (adr r2, 80049d0 <xTaskGenericNotify+0x64>)
 80049cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049d0:	08004a3d 	.word	0x08004a3d
 80049d4:	080049e5 	.word	0x080049e5
 80049d8:	080049f3 	.word	0x080049f3
 80049dc:	080049ff 	.word	0x080049ff
 80049e0:	08004a07 	.word	0x08004a07
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 80049e4:	6a3b      	ldr	r3, [r7, #32]
 80049e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	431a      	orrs	r2, r3
 80049ec:	6a3b      	ldr	r3, [r7, #32]
 80049ee:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 80049f0:	e027      	b.n	8004a42 <xTaskGenericNotify+0xd6>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 80049f2:	6a3b      	ldr	r3, [r7, #32]
 80049f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049f6:	1c5a      	adds	r2, r3, #1
 80049f8:	6a3b      	ldr	r3, [r7, #32]
 80049fa:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 80049fc:	e021      	b.n	8004a42 <xTaskGenericNotify+0xd6>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 80049fe:	6a3b      	ldr	r3, [r7, #32]
 8004a00:	68ba      	ldr	r2, [r7, #8]
 8004a02:	64da      	str	r2, [r3, #76]	@ 0x4c
					break;
 8004a04:	e01d      	b.n	8004a42 <xTaskGenericNotify+0xd6>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8004a06:	7ffb      	ldrb	r3, [r7, #31]
 8004a08:	2b02      	cmp	r3, #2
 8004a0a:	d003      	beq.n	8004a14 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8004a0c:	6a3b      	ldr	r3, [r7, #32]
 8004a0e:	68ba      	ldr	r2, [r7, #8]
 8004a10:	64da      	str	r2, [r3, #76]	@ 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8004a12:	e016      	b.n	8004a42 <xTaskGenericNotify+0xd6>
						xReturn = pdFAIL;
 8004a14:	2300      	movs	r3, #0
 8004a16:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 8004a18:	e013      	b.n	8004a42 <xTaskGenericNotify+0xd6>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8004a1a:	6a3b      	ldr	r3, [r7, #32]
 8004a1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a22:	d00d      	beq.n	8004a40 <xTaskGenericNotify+0xd4>
	__asm volatile
 8004a24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a28:	f383 8811 	msr	BASEPRI, r3
 8004a2c:	f3bf 8f6f 	isb	sy
 8004a30:	f3bf 8f4f 	dsb	sy
 8004a34:	617b      	str	r3, [r7, #20]
}
 8004a36:	bf00      	nop
 8004a38:	bf00      	nop
 8004a3a:	e7fd      	b.n	8004a38 <xTaskGenericNotify+0xcc>
					break;
 8004a3c:	bf00      	nop
 8004a3e:	e000      	b.n	8004a42 <xTaskGenericNotify+0xd6>

					break;
 8004a40:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8004a42:	7ffb      	ldrb	r3, [r7, #31]
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d13a      	bne.n	8004abe <xTaskGenericNotify+0x152>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004a48:	6a3b      	ldr	r3, [r7, #32]
 8004a4a:	3304      	adds	r3, #4
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f7fe fcb2 	bl	80033b6 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8004a52:	6a3b      	ldr	r3, [r7, #32]
 8004a54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a56:	2201      	movs	r2, #1
 8004a58:	409a      	lsls	r2, r3
 8004a5a:	4b1c      	ldr	r3, [pc, #112]	@ (8004acc <xTaskGenericNotify+0x160>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4313      	orrs	r3, r2
 8004a60:	4a1a      	ldr	r2, [pc, #104]	@ (8004acc <xTaskGenericNotify+0x160>)
 8004a62:	6013      	str	r3, [r2, #0]
 8004a64:	6a3b      	ldr	r3, [r7, #32]
 8004a66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a68:	4613      	mov	r3, r2
 8004a6a:	009b      	lsls	r3, r3, #2
 8004a6c:	4413      	add	r3, r2
 8004a6e:	009b      	lsls	r3, r3, #2
 8004a70:	4a17      	ldr	r2, [pc, #92]	@ (8004ad0 <xTaskGenericNotify+0x164>)
 8004a72:	441a      	add	r2, r3
 8004a74:	6a3b      	ldr	r3, [r7, #32]
 8004a76:	3304      	adds	r3, #4
 8004a78:	4619      	mov	r1, r3
 8004a7a:	4610      	mov	r0, r2
 8004a7c:	f7fe fc3e 	bl	80032fc <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8004a80:	6a3b      	ldr	r3, [r7, #32]
 8004a82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d00b      	beq.n	8004aa0 <xTaskGenericNotify+0x134>
	__asm volatile
 8004a88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a8c:	f383 8811 	msr	BASEPRI, r3
 8004a90:	f3bf 8f6f 	isb	sy
 8004a94:	f3bf 8f4f 	dsb	sy
 8004a98:	613b      	str	r3, [r7, #16]
}
 8004a9a:	bf00      	nop
 8004a9c:	bf00      	nop
 8004a9e:	e7fd      	b.n	8004a9c <xTaskGenericNotify+0x130>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004aa0:	6a3b      	ldr	r3, [r7, #32]
 8004aa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004aa4:	4b0b      	ldr	r3, [pc, #44]	@ (8004ad4 <xTaskGenericNotify+0x168>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d907      	bls.n	8004abe <xTaskGenericNotify+0x152>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8004aae:	4b0a      	ldr	r3, [pc, #40]	@ (8004ad8 <xTaskGenericNotify+0x16c>)
 8004ab0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ab4:	601a      	str	r2, [r3, #0]
 8004ab6:	f3bf 8f4f 	dsb	sy
 8004aba:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8004abe:	f000 f9e7 	bl	8004e90 <vPortExitCritical>

		return xReturn;
 8004ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	3728      	adds	r7, #40	@ 0x28
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	20000494 	.word	0x20000494
 8004ad0:	20000390 	.word	0x20000390
 8004ad4:	2000038c 	.word	0x2000038c
 8004ad8:	e000ed04 	.word	0xe000ed04

08004adc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004adc:	b580      	push	{r7, lr}
 8004ade:	b084      	sub	sp, #16
 8004ae0:	af00      	add	r7, sp, #0
 8004ae2:	6078      	str	r0, [r7, #4]
 8004ae4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004ae6:	4b29      	ldr	r3, [pc, #164]	@ (8004b8c <prvAddCurrentTaskToDelayedList+0xb0>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004aec:	4b28      	ldr	r3, [pc, #160]	@ (8004b90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	3304      	adds	r3, #4
 8004af2:	4618      	mov	r0, r3
 8004af4:	f7fe fc5f 	bl	80033b6 <uxListRemove>
 8004af8:	4603      	mov	r3, r0
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d10b      	bne.n	8004b16 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004afe:	4b24      	ldr	r3, [pc, #144]	@ (8004b90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b04:	2201      	movs	r2, #1
 8004b06:	fa02 f303 	lsl.w	r3, r2, r3
 8004b0a:	43da      	mvns	r2, r3
 8004b0c:	4b21      	ldr	r3, [pc, #132]	@ (8004b94 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4013      	ands	r3, r2
 8004b12:	4a20      	ldr	r2, [pc, #128]	@ (8004b94 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004b14:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b1c:	d10a      	bne.n	8004b34 <prvAddCurrentTaskToDelayedList+0x58>
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d007      	beq.n	8004b34 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004b24:	4b1a      	ldr	r3, [pc, #104]	@ (8004b90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	3304      	adds	r3, #4
 8004b2a:	4619      	mov	r1, r3
 8004b2c:	481a      	ldr	r0, [pc, #104]	@ (8004b98 <prvAddCurrentTaskToDelayedList+0xbc>)
 8004b2e:	f7fe fbe5 	bl	80032fc <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004b32:	e026      	b.n	8004b82 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004b34:	68fa      	ldr	r2, [r7, #12]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	4413      	add	r3, r2
 8004b3a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004b3c:	4b14      	ldr	r3, [pc, #80]	@ (8004b90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	68ba      	ldr	r2, [r7, #8]
 8004b42:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004b44:	68ba      	ldr	r2, [r7, #8]
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d209      	bcs.n	8004b60 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004b4c:	4b13      	ldr	r3, [pc, #76]	@ (8004b9c <prvAddCurrentTaskToDelayedList+0xc0>)
 8004b4e:	681a      	ldr	r2, [r3, #0]
 8004b50:	4b0f      	ldr	r3, [pc, #60]	@ (8004b90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	3304      	adds	r3, #4
 8004b56:	4619      	mov	r1, r3
 8004b58:	4610      	mov	r0, r2
 8004b5a:	f7fe fbf3 	bl	8003344 <vListInsert>
}
 8004b5e:	e010      	b.n	8004b82 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004b60:	4b0f      	ldr	r3, [pc, #60]	@ (8004ba0 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	4b0a      	ldr	r3, [pc, #40]	@ (8004b90 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	3304      	adds	r3, #4
 8004b6a:	4619      	mov	r1, r3
 8004b6c:	4610      	mov	r0, r2
 8004b6e:	f7fe fbe9 	bl	8003344 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004b72:	4b0c      	ldr	r3, [pc, #48]	@ (8004ba4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	68ba      	ldr	r2, [r7, #8]
 8004b78:	429a      	cmp	r2, r3
 8004b7a:	d202      	bcs.n	8004b82 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004b7c:	4a09      	ldr	r2, [pc, #36]	@ (8004ba4 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004b7e:	68bb      	ldr	r3, [r7, #8]
 8004b80:	6013      	str	r3, [r2, #0]
}
 8004b82:	bf00      	nop
 8004b84:	3710      	adds	r7, #16
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	bf00      	nop
 8004b8c:	20000490 	.word	0x20000490
 8004b90:	2000038c 	.word	0x2000038c
 8004b94:	20000494 	.word	0x20000494
 8004b98:	20000478 	.word	0x20000478
 8004b9c:	20000448 	.word	0x20000448
 8004ba0:	20000444 	.word	0x20000444
 8004ba4:	200004ac 	.word	0x200004ac

08004ba8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b085      	sub	sp, #20
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	60f8      	str	r0, [r7, #12]
 8004bb0:	60b9      	str	r1, [r7, #8]
 8004bb2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	3b04      	subs	r3, #4
 8004bb8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004bc0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	3b04      	subs	r3, #4
 8004bc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	f023 0201 	bic.w	r2, r3, #1
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	3b04      	subs	r3, #4
 8004bd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004bd8:	4a0c      	ldr	r2, [pc, #48]	@ (8004c0c <pxPortInitialiseStack+0x64>)
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	3b14      	subs	r3, #20
 8004be2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004be4:	687a      	ldr	r2, [r7, #4]
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	3b04      	subs	r3, #4
 8004bee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	f06f 0202 	mvn.w	r2, #2
 8004bf6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	3b20      	subs	r3, #32
 8004bfc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004bfe:	68fb      	ldr	r3, [r7, #12]
}
 8004c00:	4618      	mov	r0, r3
 8004c02:	3714      	adds	r7, #20
 8004c04:	46bd      	mov	sp, r7
 8004c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0a:	4770      	bx	lr
 8004c0c:	08004c11 	.word	0x08004c11

08004c10 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004c10:	b480      	push	{r7}
 8004c12:	b085      	sub	sp, #20
 8004c14:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004c16:	2300      	movs	r3, #0
 8004c18:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004c1a:	4b13      	ldr	r3, [pc, #76]	@ (8004c68 <prvTaskExitError+0x58>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c22:	d00b      	beq.n	8004c3c <prvTaskExitError+0x2c>
	__asm volatile
 8004c24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c28:	f383 8811 	msr	BASEPRI, r3
 8004c2c:	f3bf 8f6f 	isb	sy
 8004c30:	f3bf 8f4f 	dsb	sy
 8004c34:	60fb      	str	r3, [r7, #12]
}
 8004c36:	bf00      	nop
 8004c38:	bf00      	nop
 8004c3a:	e7fd      	b.n	8004c38 <prvTaskExitError+0x28>
	__asm volatile
 8004c3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c40:	f383 8811 	msr	BASEPRI, r3
 8004c44:	f3bf 8f6f 	isb	sy
 8004c48:	f3bf 8f4f 	dsb	sy
 8004c4c:	60bb      	str	r3, [r7, #8]
}
 8004c4e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004c50:	bf00      	nop
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d0fc      	beq.n	8004c52 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004c58:	bf00      	nop
 8004c5a:	bf00      	nop
 8004c5c:	3714      	adds	r7, #20
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c64:	4770      	bx	lr
 8004c66:	bf00      	nop
 8004c68:	2000000c 	.word	0x2000000c
 8004c6c:	00000000 	.word	0x00000000

08004c70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004c70:	4b07      	ldr	r3, [pc, #28]	@ (8004c90 <pxCurrentTCBConst2>)
 8004c72:	6819      	ldr	r1, [r3, #0]
 8004c74:	6808      	ldr	r0, [r1, #0]
 8004c76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c7a:	f380 8809 	msr	PSP, r0
 8004c7e:	f3bf 8f6f 	isb	sy
 8004c82:	f04f 0000 	mov.w	r0, #0
 8004c86:	f380 8811 	msr	BASEPRI, r0
 8004c8a:	4770      	bx	lr
 8004c8c:	f3af 8000 	nop.w

08004c90 <pxCurrentTCBConst2>:
 8004c90:	2000038c 	.word	0x2000038c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004c94:	bf00      	nop
 8004c96:	bf00      	nop

08004c98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004c98:	4808      	ldr	r0, [pc, #32]	@ (8004cbc <prvPortStartFirstTask+0x24>)
 8004c9a:	6800      	ldr	r0, [r0, #0]
 8004c9c:	6800      	ldr	r0, [r0, #0]
 8004c9e:	f380 8808 	msr	MSP, r0
 8004ca2:	f04f 0000 	mov.w	r0, #0
 8004ca6:	f380 8814 	msr	CONTROL, r0
 8004caa:	b662      	cpsie	i
 8004cac:	b661      	cpsie	f
 8004cae:	f3bf 8f4f 	dsb	sy
 8004cb2:	f3bf 8f6f 	isb	sy
 8004cb6:	df00      	svc	0
 8004cb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004cba:	bf00      	nop
 8004cbc:	e000ed08 	.word	0xe000ed08

08004cc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b088      	sub	sp, #32
 8004cc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004cc6:	4b50      	ldr	r3, [pc, #320]	@ (8004e08 <xPortStartScheduler+0x148>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a50      	ldr	r2, [pc, #320]	@ (8004e0c <xPortStartScheduler+0x14c>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d10b      	bne.n	8004ce8 <xPortStartScheduler+0x28>
	__asm volatile
 8004cd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cd4:	f383 8811 	msr	BASEPRI, r3
 8004cd8:	f3bf 8f6f 	isb	sy
 8004cdc:	f3bf 8f4f 	dsb	sy
 8004ce0:	617b      	str	r3, [r7, #20]
}
 8004ce2:	bf00      	nop
 8004ce4:	bf00      	nop
 8004ce6:	e7fd      	b.n	8004ce4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004ce8:	4b47      	ldr	r3, [pc, #284]	@ (8004e08 <xPortStartScheduler+0x148>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	4a48      	ldr	r2, [pc, #288]	@ (8004e10 <xPortStartScheduler+0x150>)
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d10b      	bne.n	8004d0a <xPortStartScheduler+0x4a>
	__asm volatile
 8004cf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cf6:	f383 8811 	msr	BASEPRI, r3
 8004cfa:	f3bf 8f6f 	isb	sy
 8004cfe:	f3bf 8f4f 	dsb	sy
 8004d02:	61bb      	str	r3, [r7, #24]
}
 8004d04:	bf00      	nop
 8004d06:	bf00      	nop
 8004d08:	e7fd      	b.n	8004d06 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004d0a:	4b42      	ldr	r3, [pc, #264]	@ (8004e14 <xPortStartScheduler+0x154>)
 8004d0c:	61fb      	str	r3, [r7, #28]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004d0e:	69fb      	ldr	r3, [r7, #28]
 8004d10:	781b      	ldrb	r3, [r3, #0]
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004d16:	69fb      	ldr	r3, [r7, #28]
 8004d18:	22ff      	movs	r2, #255	@ 0xff
 8004d1a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004d1c:	69fb      	ldr	r3, [r7, #28]
 8004d1e:	781b      	ldrb	r3, [r3, #0]
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004d24:	79fb      	ldrb	r3, [r7, #7]
 8004d26:	b2db      	uxtb	r3, r3
 8004d28:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004d2c:	b2da      	uxtb	r2, r3
 8004d2e:	4b3a      	ldr	r3, [pc, #232]	@ (8004e18 <xPortStartScheduler+0x158>)
 8004d30:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004d32:	4b3a      	ldr	r3, [pc, #232]	@ (8004e1c <xPortStartScheduler+0x15c>)
 8004d34:	2207      	movs	r2, #7
 8004d36:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004d38:	e009      	b.n	8004d4e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004d3a:	4b38      	ldr	r3, [pc, #224]	@ (8004e1c <xPortStartScheduler+0x15c>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	3b01      	subs	r3, #1
 8004d40:	4a36      	ldr	r2, [pc, #216]	@ (8004e1c <xPortStartScheduler+0x15c>)
 8004d42:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004d44:	79fb      	ldrb	r3, [r7, #7]
 8004d46:	b2db      	uxtb	r3, r3
 8004d48:	005b      	lsls	r3, r3, #1
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004d4e:	79fb      	ldrb	r3, [r7, #7]
 8004d50:	b2db      	uxtb	r3, r3
 8004d52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d56:	2b80      	cmp	r3, #128	@ 0x80
 8004d58:	d0ef      	beq.n	8004d3a <xPortStartScheduler+0x7a>
		#ifdef __NVIC_PRIO_BITS
		{
			/* Check the CMSIS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
 8004d5a:	4b30      	ldr	r3, [pc, #192]	@ (8004e1c <xPortStartScheduler+0x15c>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f1c3 0307 	rsb	r3, r3, #7
 8004d62:	2b04      	cmp	r3, #4
 8004d64:	d00b      	beq.n	8004d7e <xPortStartScheduler+0xbe>
	__asm volatile
 8004d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d6a:	f383 8811 	msr	BASEPRI, r3
 8004d6e:	f3bf 8f6f 	isb	sy
 8004d72:	f3bf 8f4f 	dsb	sy
 8004d76:	613b      	str	r3, [r7, #16]
}
 8004d78:	bf00      	nop
 8004d7a:	bf00      	nop
 8004d7c:	e7fd      	b.n	8004d7a <xPortStartScheduler+0xba>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004d7e:	4b27      	ldr	r3, [pc, #156]	@ (8004e1c <xPortStartScheduler+0x15c>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f1c3 0307 	rsb	r3, r3, #7
 8004d86:	2b04      	cmp	r3, #4
 8004d88:	d00b      	beq.n	8004da2 <xPortStartScheduler+0xe2>
	__asm volatile
 8004d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d8e:	f383 8811 	msr	BASEPRI, r3
 8004d92:	f3bf 8f6f 	isb	sy
 8004d96:	f3bf 8f4f 	dsb	sy
 8004d9a:	60fb      	str	r3, [r7, #12]
}
 8004d9c:	bf00      	nop
 8004d9e:	bf00      	nop
 8004da0:	e7fd      	b.n	8004d9e <xPortStartScheduler+0xde>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004da2:	4b1e      	ldr	r3, [pc, #120]	@ (8004e1c <xPortStartScheduler+0x15c>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	021b      	lsls	r3, r3, #8
 8004da8:	4a1c      	ldr	r2, [pc, #112]	@ (8004e1c <xPortStartScheduler+0x15c>)
 8004daa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004dac:	4b1b      	ldr	r3, [pc, #108]	@ (8004e1c <xPortStartScheduler+0x15c>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004db4:	4a19      	ldr	r2, [pc, #100]	@ (8004e1c <xPortStartScheduler+0x15c>)
 8004db6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	b2da      	uxtb	r2, r3
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004dc0:	4b17      	ldr	r3, [pc, #92]	@ (8004e20 <xPortStartScheduler+0x160>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a16      	ldr	r2, [pc, #88]	@ (8004e20 <xPortStartScheduler+0x160>)
 8004dc6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004dca:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004dcc:	4b14      	ldr	r3, [pc, #80]	@ (8004e20 <xPortStartScheduler+0x160>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a13      	ldr	r2, [pc, #76]	@ (8004e20 <xPortStartScheduler+0x160>)
 8004dd2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004dd6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004dd8:	f000 f8e0 	bl	8004f9c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004ddc:	4b11      	ldr	r3, [pc, #68]	@ (8004e24 <xPortStartScheduler+0x164>)
 8004dde:	2200      	movs	r2, #0
 8004de0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004de2:	f000 f8ff 	bl	8004fe4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004de6:	4b10      	ldr	r3, [pc, #64]	@ (8004e28 <xPortStartScheduler+0x168>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a0f      	ldr	r2, [pc, #60]	@ (8004e28 <xPortStartScheduler+0x168>)
 8004dec:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004df0:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004df2:	f7ff ff51 	bl	8004c98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004df6:	f7ff fa89 	bl	800430c <vTaskSwitchContext>
	prvTaskExitError();
 8004dfa:	f7ff ff09 	bl	8004c10 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004dfe:	2300      	movs	r3, #0
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3720      	adds	r7, #32
 8004e04:	46bd      	mov	sp, r7
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	e000ed00 	.word	0xe000ed00
 8004e0c:	410fc271 	.word	0x410fc271
 8004e10:	410fc270 	.word	0x410fc270
 8004e14:	e000e400 	.word	0xe000e400
 8004e18:	200004b8 	.word	0x200004b8
 8004e1c:	200004bc 	.word	0x200004bc
 8004e20:	e000ed20 	.word	0xe000ed20
 8004e24:	2000000c 	.word	0x2000000c
 8004e28:	e000ef34 	.word	0xe000ef34

08004e2c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004e2c:	b480      	push	{r7}
 8004e2e:	b083      	sub	sp, #12
 8004e30:	af00      	add	r7, sp, #0
	__asm volatile
 8004e32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e36:	f383 8811 	msr	BASEPRI, r3
 8004e3a:	f3bf 8f6f 	isb	sy
 8004e3e:	f3bf 8f4f 	dsb	sy
 8004e42:	607b      	str	r3, [r7, #4]
}
 8004e44:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004e46:	4b10      	ldr	r3, [pc, #64]	@ (8004e88 <vPortEnterCritical+0x5c>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	3301      	adds	r3, #1
 8004e4c:	4a0e      	ldr	r2, [pc, #56]	@ (8004e88 <vPortEnterCritical+0x5c>)
 8004e4e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004e50:	4b0d      	ldr	r3, [pc, #52]	@ (8004e88 <vPortEnterCritical+0x5c>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d110      	bne.n	8004e7a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004e58:	4b0c      	ldr	r3, [pc, #48]	@ (8004e8c <vPortEnterCritical+0x60>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d00b      	beq.n	8004e7a <vPortEnterCritical+0x4e>
	__asm volatile
 8004e62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e66:	f383 8811 	msr	BASEPRI, r3
 8004e6a:	f3bf 8f6f 	isb	sy
 8004e6e:	f3bf 8f4f 	dsb	sy
 8004e72:	603b      	str	r3, [r7, #0]
}
 8004e74:	bf00      	nop
 8004e76:	bf00      	nop
 8004e78:	e7fd      	b.n	8004e76 <vPortEnterCritical+0x4a>
	}
}
 8004e7a:	bf00      	nop
 8004e7c:	370c      	adds	r7, #12
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e84:	4770      	bx	lr
 8004e86:	bf00      	nop
 8004e88:	2000000c 	.word	0x2000000c
 8004e8c:	e000ed04 	.word	0xe000ed04

08004e90 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004e90:	b480      	push	{r7}
 8004e92:	b083      	sub	sp, #12
 8004e94:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004e96:	4b12      	ldr	r3, [pc, #72]	@ (8004ee0 <vPortExitCritical+0x50>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d10b      	bne.n	8004eb6 <vPortExitCritical+0x26>
	__asm volatile
 8004e9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ea2:	f383 8811 	msr	BASEPRI, r3
 8004ea6:	f3bf 8f6f 	isb	sy
 8004eaa:	f3bf 8f4f 	dsb	sy
 8004eae:	607b      	str	r3, [r7, #4]
}
 8004eb0:	bf00      	nop
 8004eb2:	bf00      	nop
 8004eb4:	e7fd      	b.n	8004eb2 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004eb6:	4b0a      	ldr	r3, [pc, #40]	@ (8004ee0 <vPortExitCritical+0x50>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	3b01      	subs	r3, #1
 8004ebc:	4a08      	ldr	r2, [pc, #32]	@ (8004ee0 <vPortExitCritical+0x50>)
 8004ebe:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004ec0:	4b07      	ldr	r3, [pc, #28]	@ (8004ee0 <vPortExitCritical+0x50>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d105      	bne.n	8004ed4 <vPortExitCritical+0x44>
 8004ec8:	2300      	movs	r3, #0
 8004eca:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004ed2:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004ed4:	bf00      	nop
 8004ed6:	370c      	adds	r7, #12
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ede:	4770      	bx	lr
 8004ee0:	2000000c 	.word	0x2000000c
	...

08004ef0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004ef0:	f3ef 8009 	mrs	r0, PSP
 8004ef4:	f3bf 8f6f 	isb	sy
 8004ef8:	4b15      	ldr	r3, [pc, #84]	@ (8004f50 <pxCurrentTCBConst>)
 8004efa:	681a      	ldr	r2, [r3, #0]
 8004efc:	f01e 0f10 	tst.w	lr, #16
 8004f00:	bf08      	it	eq
 8004f02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004f06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f0a:	6010      	str	r0, [r2, #0]
 8004f0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004f10:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004f14:	f380 8811 	msr	BASEPRI, r0
 8004f18:	f3bf 8f4f 	dsb	sy
 8004f1c:	f3bf 8f6f 	isb	sy
 8004f20:	f7ff f9f4 	bl	800430c <vTaskSwitchContext>
 8004f24:	f04f 0000 	mov.w	r0, #0
 8004f28:	f380 8811 	msr	BASEPRI, r0
 8004f2c:	bc09      	pop	{r0, r3}
 8004f2e:	6819      	ldr	r1, [r3, #0]
 8004f30:	6808      	ldr	r0, [r1, #0]
 8004f32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f36:	f01e 0f10 	tst.w	lr, #16
 8004f3a:	bf08      	it	eq
 8004f3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004f40:	f380 8809 	msr	PSP, r0
 8004f44:	f3bf 8f6f 	isb	sy
 8004f48:	4770      	bx	lr
 8004f4a:	bf00      	nop
 8004f4c:	f3af 8000 	nop.w

08004f50 <pxCurrentTCBConst>:
 8004f50:	2000038c 	.word	0x2000038c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004f54:	bf00      	nop
 8004f56:	bf00      	nop

08004f58 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b082      	sub	sp, #8
 8004f5c:	af00      	add	r7, sp, #0
	__asm volatile
 8004f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f62:	f383 8811 	msr	BASEPRI, r3
 8004f66:	f3bf 8f6f 	isb	sy
 8004f6a:	f3bf 8f4f 	dsb	sy
 8004f6e:	607b      	str	r3, [r7, #4]
}
 8004f70:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004f72:	f7ff f911 	bl	8004198 <xTaskIncrementTick>
 8004f76:	4603      	mov	r3, r0
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d003      	beq.n	8004f84 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004f7c:	4b06      	ldr	r3, [pc, #24]	@ (8004f98 <xPortSysTickHandler+0x40>)
 8004f7e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f82:	601a      	str	r2, [r3, #0]
 8004f84:	2300      	movs	r3, #0
 8004f86:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	f383 8811 	msr	BASEPRI, r3
}
 8004f8e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004f90:	bf00      	nop
 8004f92:	3708      	adds	r7, #8
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bd80      	pop	{r7, pc}
 8004f98:	e000ed04 	.word	0xe000ed04

08004f9c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004fa0:	4b0b      	ldr	r3, [pc, #44]	@ (8004fd0 <vPortSetupTimerInterrupt+0x34>)
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004fa6:	4b0b      	ldr	r3, [pc, #44]	@ (8004fd4 <vPortSetupTimerInterrupt+0x38>)
 8004fa8:	2200      	movs	r2, #0
 8004faa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004fac:	4b0a      	ldr	r3, [pc, #40]	@ (8004fd8 <vPortSetupTimerInterrupt+0x3c>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a0a      	ldr	r2, [pc, #40]	@ (8004fdc <vPortSetupTimerInterrupt+0x40>)
 8004fb2:	fba2 2303 	umull	r2, r3, r2, r3
 8004fb6:	099b      	lsrs	r3, r3, #6
 8004fb8:	4a09      	ldr	r2, [pc, #36]	@ (8004fe0 <vPortSetupTimerInterrupt+0x44>)
 8004fba:	3b01      	subs	r3, #1
 8004fbc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004fbe:	4b04      	ldr	r3, [pc, #16]	@ (8004fd0 <vPortSetupTimerInterrupt+0x34>)
 8004fc0:	2207      	movs	r2, #7
 8004fc2:	601a      	str	r2, [r3, #0]
}
 8004fc4:	bf00      	nop
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr
 8004fce:	bf00      	nop
 8004fd0:	e000e010 	.word	0xe000e010
 8004fd4:	e000e018 	.word	0xe000e018
 8004fd8:	20000000 	.word	0x20000000
 8004fdc:	10624dd3 	.word	0x10624dd3
 8004fe0:	e000e014 	.word	0xe000e014

08004fe4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004fe4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004ff4 <vPortEnableVFP+0x10>
 8004fe8:	6801      	ldr	r1, [r0, #0]
 8004fea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004fee:	6001      	str	r1, [r0, #0]
 8004ff0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004ff2:	bf00      	nop
 8004ff4:	e000ed88 	.word	0xe000ed88

08004ff8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b08a      	sub	sp, #40	@ 0x28
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005000:	2300      	movs	r3, #0
 8005002:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005004:	f7ff f81c 	bl	8004040 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005008:	4b5c      	ldr	r3, [pc, #368]	@ (800517c <pvPortMalloc+0x184>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d101      	bne.n	8005014 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005010:	f000 f924 	bl	800525c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005014:	4b5a      	ldr	r3, [pc, #360]	@ (8005180 <pvPortMalloc+0x188>)
 8005016:	681a      	ldr	r2, [r3, #0]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	4013      	ands	r3, r2
 800501c:	2b00      	cmp	r3, #0
 800501e:	f040 8095 	bne.w	800514c <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d01e      	beq.n	8005066 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005028:	2208      	movs	r2, #8
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	4413      	add	r3, r2
 800502e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	f003 0307 	and.w	r3, r3, #7
 8005036:	2b00      	cmp	r3, #0
 8005038:	d015      	beq.n	8005066 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	f023 0307 	bic.w	r3, r3, #7
 8005040:	3308      	adds	r3, #8
 8005042:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	f003 0307 	and.w	r3, r3, #7
 800504a:	2b00      	cmp	r3, #0
 800504c:	d00b      	beq.n	8005066 <pvPortMalloc+0x6e>
	__asm volatile
 800504e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005052:	f383 8811 	msr	BASEPRI, r3
 8005056:	f3bf 8f6f 	isb	sy
 800505a:	f3bf 8f4f 	dsb	sy
 800505e:	617b      	str	r3, [r7, #20]
}
 8005060:	bf00      	nop
 8005062:	bf00      	nop
 8005064:	e7fd      	b.n	8005062 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2b00      	cmp	r3, #0
 800506a:	d06f      	beq.n	800514c <pvPortMalloc+0x154>
 800506c:	4b45      	ldr	r3, [pc, #276]	@ (8005184 <pvPortMalloc+0x18c>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	687a      	ldr	r2, [r7, #4]
 8005072:	429a      	cmp	r2, r3
 8005074:	d86a      	bhi.n	800514c <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005076:	4b44      	ldr	r3, [pc, #272]	@ (8005188 <pvPortMalloc+0x190>)
 8005078:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800507a:	4b43      	ldr	r3, [pc, #268]	@ (8005188 <pvPortMalloc+0x190>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005080:	e004      	b.n	800508c <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005084:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800508c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	687a      	ldr	r2, [r7, #4]
 8005092:	429a      	cmp	r2, r3
 8005094:	d903      	bls.n	800509e <pvPortMalloc+0xa6>
 8005096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d1f1      	bne.n	8005082 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800509e:	4b37      	ldr	r3, [pc, #220]	@ (800517c <pvPortMalloc+0x184>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050a4:	429a      	cmp	r2, r3
 80050a6:	d051      	beq.n	800514c <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80050a8:	6a3b      	ldr	r3, [r7, #32]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	2208      	movs	r2, #8
 80050ae:	4413      	add	r3, r2
 80050b0:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80050b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b4:	681a      	ldr	r2, [r3, #0]
 80050b6:	6a3b      	ldr	r3, [r7, #32]
 80050b8:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80050ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050bc:	685a      	ldr	r2, [r3, #4]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	1ad2      	subs	r2, r2, r3
 80050c2:	2308      	movs	r3, #8
 80050c4:	005b      	lsls	r3, r3, #1
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d920      	bls.n	800510c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80050ca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	4413      	add	r3, r2
 80050d0:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80050d2:	69bb      	ldr	r3, [r7, #24]
 80050d4:	f003 0307 	and.w	r3, r3, #7
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d00b      	beq.n	80050f4 <pvPortMalloc+0xfc>
	__asm volatile
 80050dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050e0:	f383 8811 	msr	BASEPRI, r3
 80050e4:	f3bf 8f6f 	isb	sy
 80050e8:	f3bf 8f4f 	dsb	sy
 80050ec:	613b      	str	r3, [r7, #16]
}
 80050ee:	bf00      	nop
 80050f0:	bf00      	nop
 80050f2:	e7fd      	b.n	80050f0 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80050f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f6:	685a      	ldr	r2, [r3, #4]
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	1ad2      	subs	r2, r2, r3
 80050fc:	69bb      	ldr	r3, [r7, #24]
 80050fe:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005100:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005106:	69b8      	ldr	r0, [r7, #24]
 8005108:	f000 f90a 	bl	8005320 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800510c:	4b1d      	ldr	r3, [pc, #116]	@ (8005184 <pvPortMalloc+0x18c>)
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	1ad3      	subs	r3, r2, r3
 8005116:	4a1b      	ldr	r2, [pc, #108]	@ (8005184 <pvPortMalloc+0x18c>)
 8005118:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800511a:	4b1a      	ldr	r3, [pc, #104]	@ (8005184 <pvPortMalloc+0x18c>)
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	4b1b      	ldr	r3, [pc, #108]	@ (800518c <pvPortMalloc+0x194>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	429a      	cmp	r2, r3
 8005124:	d203      	bcs.n	800512e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005126:	4b17      	ldr	r3, [pc, #92]	@ (8005184 <pvPortMalloc+0x18c>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a18      	ldr	r2, [pc, #96]	@ (800518c <pvPortMalloc+0x194>)
 800512c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800512e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005130:	685a      	ldr	r2, [r3, #4]
 8005132:	4b13      	ldr	r3, [pc, #76]	@ (8005180 <pvPortMalloc+0x188>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	431a      	orrs	r2, r3
 8005138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800513a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800513c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800513e:	2200      	movs	r2, #0
 8005140:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005142:	4b13      	ldr	r3, [pc, #76]	@ (8005190 <pvPortMalloc+0x198>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	3301      	adds	r3, #1
 8005148:	4a11      	ldr	r2, [pc, #68]	@ (8005190 <pvPortMalloc+0x198>)
 800514a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800514c:	f7fe ff86 	bl	800405c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005150:	69fb      	ldr	r3, [r7, #28]
 8005152:	f003 0307 	and.w	r3, r3, #7
 8005156:	2b00      	cmp	r3, #0
 8005158:	d00b      	beq.n	8005172 <pvPortMalloc+0x17a>
	__asm volatile
 800515a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800515e:	f383 8811 	msr	BASEPRI, r3
 8005162:	f3bf 8f6f 	isb	sy
 8005166:	f3bf 8f4f 	dsb	sy
 800516a:	60fb      	str	r3, [r7, #12]
}
 800516c:	bf00      	nop
 800516e:	bf00      	nop
 8005170:	e7fd      	b.n	800516e <pvPortMalloc+0x176>
	return pvReturn;
 8005172:	69fb      	ldr	r3, [r7, #28]
}
 8005174:	4618      	mov	r0, r3
 8005176:	3728      	adds	r7, #40	@ 0x28
 8005178:	46bd      	mov	sp, r7
 800517a:	bd80      	pop	{r7, pc}
 800517c:	200052e8 	.word	0x200052e8
 8005180:	200052fc 	.word	0x200052fc
 8005184:	200052ec 	.word	0x200052ec
 8005188:	200052e0 	.word	0x200052e0
 800518c:	200052f0 	.word	0x200052f0
 8005190:	200052f4 	.word	0x200052f4

08005194 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b086      	sub	sp, #24
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d04f      	beq.n	8005246 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80051a6:	2308      	movs	r3, #8
 80051a8:	425b      	negs	r3, r3
 80051aa:	697a      	ldr	r2, [r7, #20]
 80051ac:	4413      	add	r3, r2
 80051ae:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	685a      	ldr	r2, [r3, #4]
 80051b8:	4b25      	ldr	r3, [pc, #148]	@ (8005250 <vPortFree+0xbc>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4013      	ands	r3, r2
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d10b      	bne.n	80051da <vPortFree+0x46>
	__asm volatile
 80051c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051c6:	f383 8811 	msr	BASEPRI, r3
 80051ca:	f3bf 8f6f 	isb	sy
 80051ce:	f3bf 8f4f 	dsb	sy
 80051d2:	60fb      	str	r3, [r7, #12]
}
 80051d4:	bf00      	nop
 80051d6:	bf00      	nop
 80051d8:	e7fd      	b.n	80051d6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d00b      	beq.n	80051fa <vPortFree+0x66>
	__asm volatile
 80051e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051e6:	f383 8811 	msr	BASEPRI, r3
 80051ea:	f3bf 8f6f 	isb	sy
 80051ee:	f3bf 8f4f 	dsb	sy
 80051f2:	60bb      	str	r3, [r7, #8]
}
 80051f4:	bf00      	nop
 80051f6:	bf00      	nop
 80051f8:	e7fd      	b.n	80051f6 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80051fa:	693b      	ldr	r3, [r7, #16]
 80051fc:	685a      	ldr	r2, [r3, #4]
 80051fe:	4b14      	ldr	r3, [pc, #80]	@ (8005250 <vPortFree+0xbc>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4013      	ands	r3, r2
 8005204:	2b00      	cmp	r3, #0
 8005206:	d01e      	beq.n	8005246 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005208:	693b      	ldr	r3, [r7, #16]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d11a      	bne.n	8005246 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	685a      	ldr	r2, [r3, #4]
 8005214:	4b0e      	ldr	r3, [pc, #56]	@ (8005250 <vPortFree+0xbc>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	43db      	mvns	r3, r3
 800521a:	401a      	ands	r2, r3
 800521c:	693b      	ldr	r3, [r7, #16]
 800521e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005220:	f7fe ff0e 	bl	8004040 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005224:	693b      	ldr	r3, [r7, #16]
 8005226:	685a      	ldr	r2, [r3, #4]
 8005228:	4b0a      	ldr	r3, [pc, #40]	@ (8005254 <vPortFree+0xc0>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4413      	add	r3, r2
 800522e:	4a09      	ldr	r2, [pc, #36]	@ (8005254 <vPortFree+0xc0>)
 8005230:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005232:	6938      	ldr	r0, [r7, #16]
 8005234:	f000 f874 	bl	8005320 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005238:	4b07      	ldr	r3, [pc, #28]	@ (8005258 <vPortFree+0xc4>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	3301      	adds	r3, #1
 800523e:	4a06      	ldr	r2, [pc, #24]	@ (8005258 <vPortFree+0xc4>)
 8005240:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005242:	f7fe ff0b 	bl	800405c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005246:	bf00      	nop
 8005248:	3718      	adds	r7, #24
 800524a:	46bd      	mov	sp, r7
 800524c:	bd80      	pop	{r7, pc}
 800524e:	bf00      	nop
 8005250:	200052fc 	.word	0x200052fc
 8005254:	200052ec 	.word	0x200052ec
 8005258:	200052f8 	.word	0x200052f8

0800525c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800525c:	b480      	push	{r7}
 800525e:	b085      	sub	sp, #20
 8005260:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005262:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8005266:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005268:	4b27      	ldr	r3, [pc, #156]	@ (8005308 <prvHeapInit+0xac>)
 800526a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	f003 0307 	and.w	r3, r3, #7
 8005272:	2b00      	cmp	r3, #0
 8005274:	d00c      	beq.n	8005290 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	3307      	adds	r3, #7
 800527a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	f023 0307 	bic.w	r3, r3, #7
 8005282:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005284:	68ba      	ldr	r2, [r7, #8]
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	1ad3      	subs	r3, r2, r3
 800528a:	4a1f      	ldr	r2, [pc, #124]	@ (8005308 <prvHeapInit+0xac>)
 800528c:	4413      	add	r3, r2
 800528e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005294:	4a1d      	ldr	r2, [pc, #116]	@ (800530c <prvHeapInit+0xb0>)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800529a:	4b1c      	ldr	r3, [pc, #112]	@ (800530c <prvHeapInit+0xb0>)
 800529c:	2200      	movs	r2, #0
 800529e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	68ba      	ldr	r2, [r7, #8]
 80052a4:	4413      	add	r3, r2
 80052a6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80052a8:	2208      	movs	r2, #8
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	1a9b      	subs	r3, r3, r2
 80052ae:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f023 0307 	bic.w	r3, r3, #7
 80052b6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	4a15      	ldr	r2, [pc, #84]	@ (8005310 <prvHeapInit+0xb4>)
 80052bc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80052be:	4b14      	ldr	r3, [pc, #80]	@ (8005310 <prvHeapInit+0xb4>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	2200      	movs	r2, #0
 80052c4:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80052c6:	4b12      	ldr	r3, [pc, #72]	@ (8005310 <prvHeapInit+0xb4>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	2200      	movs	r2, #0
 80052cc:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	68fa      	ldr	r2, [r7, #12]
 80052d6:	1ad2      	subs	r2, r2, r3
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80052dc:	4b0c      	ldr	r3, [pc, #48]	@ (8005310 <prvHeapInit+0xb4>)
 80052de:	681a      	ldr	r2, [r3, #0]
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	4a0a      	ldr	r2, [pc, #40]	@ (8005314 <prvHeapInit+0xb8>)
 80052ea:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	4a09      	ldr	r2, [pc, #36]	@ (8005318 <prvHeapInit+0xbc>)
 80052f2:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80052f4:	4b09      	ldr	r3, [pc, #36]	@ (800531c <prvHeapInit+0xc0>)
 80052f6:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80052fa:	601a      	str	r2, [r3, #0]
}
 80052fc:	bf00      	nop
 80052fe:	3714      	adds	r7, #20
 8005300:	46bd      	mov	sp, r7
 8005302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005306:	4770      	bx	lr
 8005308:	200004c0 	.word	0x200004c0
 800530c:	200052e0 	.word	0x200052e0
 8005310:	200052e8 	.word	0x200052e8
 8005314:	200052f0 	.word	0x200052f0
 8005318:	200052ec 	.word	0x200052ec
 800531c:	200052fc 	.word	0x200052fc

08005320 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005320:	b480      	push	{r7}
 8005322:	b085      	sub	sp, #20
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005328:	4b28      	ldr	r3, [pc, #160]	@ (80053cc <prvInsertBlockIntoFreeList+0xac>)
 800532a:	60fb      	str	r3, [r7, #12]
 800532c:	e002      	b.n	8005334 <prvInsertBlockIntoFreeList+0x14>
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	60fb      	str	r3, [r7, #12]
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	687a      	ldr	r2, [r7, #4]
 800533a:	429a      	cmp	r2, r3
 800533c:	d8f7      	bhi.n	800532e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	685b      	ldr	r3, [r3, #4]
 8005346:	68ba      	ldr	r2, [r7, #8]
 8005348:	4413      	add	r3, r2
 800534a:	687a      	ldr	r2, [r7, #4]
 800534c:	429a      	cmp	r2, r3
 800534e:	d108      	bne.n	8005362 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	685a      	ldr	r2, [r3, #4]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	441a      	add	r2, r3
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	685b      	ldr	r3, [r3, #4]
 800536a:	68ba      	ldr	r2, [r7, #8]
 800536c:	441a      	add	r2, r3
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	429a      	cmp	r2, r3
 8005374:	d118      	bne.n	80053a8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681a      	ldr	r2, [r3, #0]
 800537a:	4b15      	ldr	r3, [pc, #84]	@ (80053d0 <prvInsertBlockIntoFreeList+0xb0>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	429a      	cmp	r2, r3
 8005380:	d00d      	beq.n	800539e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	685a      	ldr	r2, [r3, #4]
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	441a      	add	r2, r3
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	681a      	ldr	r2, [r3, #0]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	601a      	str	r2, [r3, #0]
 800539c:	e008      	b.n	80053b0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800539e:	4b0c      	ldr	r3, [pc, #48]	@ (80053d0 <prvInsertBlockIntoFreeList+0xb0>)
 80053a0:	681a      	ldr	r2, [r3, #0]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	601a      	str	r2, [r3, #0]
 80053a6:	e003      	b.n	80053b0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681a      	ldr	r2, [r3, #0]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80053b0:	68fa      	ldr	r2, [r7, #12]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	429a      	cmp	r2, r3
 80053b6:	d002      	beq.n	80053be <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	687a      	ldr	r2, [r7, #4]
 80053bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80053be:	bf00      	nop
 80053c0:	3714      	adds	r7, #20
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr
 80053ca:	bf00      	nop
 80053cc:	200052e0 	.word	0x200052e0
 80053d0:	200052e8 	.word	0x200052e8

080053d4 <std>:
 80053d4:	2300      	movs	r3, #0
 80053d6:	b510      	push	{r4, lr}
 80053d8:	4604      	mov	r4, r0
 80053da:	e9c0 3300 	strd	r3, r3, [r0]
 80053de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80053e2:	6083      	str	r3, [r0, #8]
 80053e4:	8181      	strh	r1, [r0, #12]
 80053e6:	6643      	str	r3, [r0, #100]	@ 0x64
 80053e8:	81c2      	strh	r2, [r0, #14]
 80053ea:	6183      	str	r3, [r0, #24]
 80053ec:	4619      	mov	r1, r3
 80053ee:	2208      	movs	r2, #8
 80053f0:	305c      	adds	r0, #92	@ 0x5c
 80053f2:	f000 f9f9 	bl	80057e8 <memset>
 80053f6:	4b0d      	ldr	r3, [pc, #52]	@ (800542c <std+0x58>)
 80053f8:	6263      	str	r3, [r4, #36]	@ 0x24
 80053fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005430 <std+0x5c>)
 80053fc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80053fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005434 <std+0x60>)
 8005400:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005402:	4b0d      	ldr	r3, [pc, #52]	@ (8005438 <std+0x64>)
 8005404:	6323      	str	r3, [r4, #48]	@ 0x30
 8005406:	4b0d      	ldr	r3, [pc, #52]	@ (800543c <std+0x68>)
 8005408:	6224      	str	r4, [r4, #32]
 800540a:	429c      	cmp	r4, r3
 800540c:	d006      	beq.n	800541c <std+0x48>
 800540e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005412:	4294      	cmp	r4, r2
 8005414:	d002      	beq.n	800541c <std+0x48>
 8005416:	33d0      	adds	r3, #208	@ 0xd0
 8005418:	429c      	cmp	r4, r3
 800541a:	d105      	bne.n	8005428 <std+0x54>
 800541c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005420:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005424:	f000 ba58 	b.w	80058d8 <__retarget_lock_init_recursive>
 8005428:	bd10      	pop	{r4, pc}
 800542a:	bf00      	nop
 800542c:	08005639 	.word	0x08005639
 8005430:	0800565b 	.word	0x0800565b
 8005434:	08005693 	.word	0x08005693
 8005438:	080056b7 	.word	0x080056b7
 800543c:	20005300 	.word	0x20005300

08005440 <stdio_exit_handler>:
 8005440:	4a02      	ldr	r2, [pc, #8]	@ (800544c <stdio_exit_handler+0xc>)
 8005442:	4903      	ldr	r1, [pc, #12]	@ (8005450 <stdio_exit_handler+0x10>)
 8005444:	4803      	ldr	r0, [pc, #12]	@ (8005454 <stdio_exit_handler+0x14>)
 8005446:	f000 b869 	b.w	800551c <_fwalk_sglue>
 800544a:	bf00      	nop
 800544c:	20000010 	.word	0x20000010
 8005450:	08006191 	.word	0x08006191
 8005454:	20000020 	.word	0x20000020

08005458 <cleanup_stdio>:
 8005458:	6841      	ldr	r1, [r0, #4]
 800545a:	4b0c      	ldr	r3, [pc, #48]	@ (800548c <cleanup_stdio+0x34>)
 800545c:	4299      	cmp	r1, r3
 800545e:	b510      	push	{r4, lr}
 8005460:	4604      	mov	r4, r0
 8005462:	d001      	beq.n	8005468 <cleanup_stdio+0x10>
 8005464:	f000 fe94 	bl	8006190 <_fflush_r>
 8005468:	68a1      	ldr	r1, [r4, #8]
 800546a:	4b09      	ldr	r3, [pc, #36]	@ (8005490 <cleanup_stdio+0x38>)
 800546c:	4299      	cmp	r1, r3
 800546e:	d002      	beq.n	8005476 <cleanup_stdio+0x1e>
 8005470:	4620      	mov	r0, r4
 8005472:	f000 fe8d 	bl	8006190 <_fflush_r>
 8005476:	68e1      	ldr	r1, [r4, #12]
 8005478:	4b06      	ldr	r3, [pc, #24]	@ (8005494 <cleanup_stdio+0x3c>)
 800547a:	4299      	cmp	r1, r3
 800547c:	d004      	beq.n	8005488 <cleanup_stdio+0x30>
 800547e:	4620      	mov	r0, r4
 8005480:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005484:	f000 be84 	b.w	8006190 <_fflush_r>
 8005488:	bd10      	pop	{r4, pc}
 800548a:	bf00      	nop
 800548c:	20005300 	.word	0x20005300
 8005490:	20005368 	.word	0x20005368
 8005494:	200053d0 	.word	0x200053d0

08005498 <global_stdio_init.part.0>:
 8005498:	b510      	push	{r4, lr}
 800549a:	4b0b      	ldr	r3, [pc, #44]	@ (80054c8 <global_stdio_init.part.0+0x30>)
 800549c:	4c0b      	ldr	r4, [pc, #44]	@ (80054cc <global_stdio_init.part.0+0x34>)
 800549e:	4a0c      	ldr	r2, [pc, #48]	@ (80054d0 <global_stdio_init.part.0+0x38>)
 80054a0:	601a      	str	r2, [r3, #0]
 80054a2:	4620      	mov	r0, r4
 80054a4:	2200      	movs	r2, #0
 80054a6:	2104      	movs	r1, #4
 80054a8:	f7ff ff94 	bl	80053d4 <std>
 80054ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80054b0:	2201      	movs	r2, #1
 80054b2:	2109      	movs	r1, #9
 80054b4:	f7ff ff8e 	bl	80053d4 <std>
 80054b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80054bc:	2202      	movs	r2, #2
 80054be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054c2:	2112      	movs	r1, #18
 80054c4:	f7ff bf86 	b.w	80053d4 <std>
 80054c8:	20005438 	.word	0x20005438
 80054cc:	20005300 	.word	0x20005300
 80054d0:	08005441 	.word	0x08005441

080054d4 <__sfp_lock_acquire>:
 80054d4:	4801      	ldr	r0, [pc, #4]	@ (80054dc <__sfp_lock_acquire+0x8>)
 80054d6:	f000 ba00 	b.w	80058da <__retarget_lock_acquire_recursive>
 80054da:	bf00      	nop
 80054dc:	20005441 	.word	0x20005441

080054e0 <__sfp_lock_release>:
 80054e0:	4801      	ldr	r0, [pc, #4]	@ (80054e8 <__sfp_lock_release+0x8>)
 80054e2:	f000 b9fb 	b.w	80058dc <__retarget_lock_release_recursive>
 80054e6:	bf00      	nop
 80054e8:	20005441 	.word	0x20005441

080054ec <__sinit>:
 80054ec:	b510      	push	{r4, lr}
 80054ee:	4604      	mov	r4, r0
 80054f0:	f7ff fff0 	bl	80054d4 <__sfp_lock_acquire>
 80054f4:	6a23      	ldr	r3, [r4, #32]
 80054f6:	b11b      	cbz	r3, 8005500 <__sinit+0x14>
 80054f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054fc:	f7ff bff0 	b.w	80054e0 <__sfp_lock_release>
 8005500:	4b04      	ldr	r3, [pc, #16]	@ (8005514 <__sinit+0x28>)
 8005502:	6223      	str	r3, [r4, #32]
 8005504:	4b04      	ldr	r3, [pc, #16]	@ (8005518 <__sinit+0x2c>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d1f5      	bne.n	80054f8 <__sinit+0xc>
 800550c:	f7ff ffc4 	bl	8005498 <global_stdio_init.part.0>
 8005510:	e7f2      	b.n	80054f8 <__sinit+0xc>
 8005512:	bf00      	nop
 8005514:	08005459 	.word	0x08005459
 8005518:	20005438 	.word	0x20005438

0800551c <_fwalk_sglue>:
 800551c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005520:	4607      	mov	r7, r0
 8005522:	4688      	mov	r8, r1
 8005524:	4614      	mov	r4, r2
 8005526:	2600      	movs	r6, #0
 8005528:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800552c:	f1b9 0901 	subs.w	r9, r9, #1
 8005530:	d505      	bpl.n	800553e <_fwalk_sglue+0x22>
 8005532:	6824      	ldr	r4, [r4, #0]
 8005534:	2c00      	cmp	r4, #0
 8005536:	d1f7      	bne.n	8005528 <_fwalk_sglue+0xc>
 8005538:	4630      	mov	r0, r6
 800553a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800553e:	89ab      	ldrh	r3, [r5, #12]
 8005540:	2b01      	cmp	r3, #1
 8005542:	d907      	bls.n	8005554 <_fwalk_sglue+0x38>
 8005544:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005548:	3301      	adds	r3, #1
 800554a:	d003      	beq.n	8005554 <_fwalk_sglue+0x38>
 800554c:	4629      	mov	r1, r5
 800554e:	4638      	mov	r0, r7
 8005550:	47c0      	blx	r8
 8005552:	4306      	orrs	r6, r0
 8005554:	3568      	adds	r5, #104	@ 0x68
 8005556:	e7e9      	b.n	800552c <_fwalk_sglue+0x10>

08005558 <iprintf>:
 8005558:	b40f      	push	{r0, r1, r2, r3}
 800555a:	b507      	push	{r0, r1, r2, lr}
 800555c:	4906      	ldr	r1, [pc, #24]	@ (8005578 <iprintf+0x20>)
 800555e:	ab04      	add	r3, sp, #16
 8005560:	6808      	ldr	r0, [r1, #0]
 8005562:	f853 2b04 	ldr.w	r2, [r3], #4
 8005566:	6881      	ldr	r1, [r0, #8]
 8005568:	9301      	str	r3, [sp, #4]
 800556a:	f000 fae9 	bl	8005b40 <_vfiprintf_r>
 800556e:	b003      	add	sp, #12
 8005570:	f85d eb04 	ldr.w	lr, [sp], #4
 8005574:	b004      	add	sp, #16
 8005576:	4770      	bx	lr
 8005578:	2000001c 	.word	0x2000001c

0800557c <_puts_r>:
 800557c:	6a03      	ldr	r3, [r0, #32]
 800557e:	b570      	push	{r4, r5, r6, lr}
 8005580:	6884      	ldr	r4, [r0, #8]
 8005582:	4605      	mov	r5, r0
 8005584:	460e      	mov	r6, r1
 8005586:	b90b      	cbnz	r3, 800558c <_puts_r+0x10>
 8005588:	f7ff ffb0 	bl	80054ec <__sinit>
 800558c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800558e:	07db      	lsls	r3, r3, #31
 8005590:	d405      	bmi.n	800559e <_puts_r+0x22>
 8005592:	89a3      	ldrh	r3, [r4, #12]
 8005594:	0598      	lsls	r0, r3, #22
 8005596:	d402      	bmi.n	800559e <_puts_r+0x22>
 8005598:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800559a:	f000 f99e 	bl	80058da <__retarget_lock_acquire_recursive>
 800559e:	89a3      	ldrh	r3, [r4, #12]
 80055a0:	0719      	lsls	r1, r3, #28
 80055a2:	d502      	bpl.n	80055aa <_puts_r+0x2e>
 80055a4:	6923      	ldr	r3, [r4, #16]
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d135      	bne.n	8005616 <_puts_r+0x9a>
 80055aa:	4621      	mov	r1, r4
 80055ac:	4628      	mov	r0, r5
 80055ae:	f000 f8c5 	bl	800573c <__swsetup_r>
 80055b2:	b380      	cbz	r0, 8005616 <_puts_r+0x9a>
 80055b4:	f04f 35ff 	mov.w	r5, #4294967295
 80055b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80055ba:	07da      	lsls	r2, r3, #31
 80055bc:	d405      	bmi.n	80055ca <_puts_r+0x4e>
 80055be:	89a3      	ldrh	r3, [r4, #12]
 80055c0:	059b      	lsls	r3, r3, #22
 80055c2:	d402      	bmi.n	80055ca <_puts_r+0x4e>
 80055c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80055c6:	f000 f989 	bl	80058dc <__retarget_lock_release_recursive>
 80055ca:	4628      	mov	r0, r5
 80055cc:	bd70      	pop	{r4, r5, r6, pc}
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	da04      	bge.n	80055dc <_puts_r+0x60>
 80055d2:	69a2      	ldr	r2, [r4, #24]
 80055d4:	429a      	cmp	r2, r3
 80055d6:	dc17      	bgt.n	8005608 <_puts_r+0x8c>
 80055d8:	290a      	cmp	r1, #10
 80055da:	d015      	beq.n	8005608 <_puts_r+0x8c>
 80055dc:	6823      	ldr	r3, [r4, #0]
 80055de:	1c5a      	adds	r2, r3, #1
 80055e0:	6022      	str	r2, [r4, #0]
 80055e2:	7019      	strb	r1, [r3, #0]
 80055e4:	68a3      	ldr	r3, [r4, #8]
 80055e6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80055ea:	3b01      	subs	r3, #1
 80055ec:	60a3      	str	r3, [r4, #8]
 80055ee:	2900      	cmp	r1, #0
 80055f0:	d1ed      	bne.n	80055ce <_puts_r+0x52>
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	da11      	bge.n	800561a <_puts_r+0x9e>
 80055f6:	4622      	mov	r2, r4
 80055f8:	210a      	movs	r1, #10
 80055fa:	4628      	mov	r0, r5
 80055fc:	f000 f85f 	bl	80056be <__swbuf_r>
 8005600:	3001      	adds	r0, #1
 8005602:	d0d7      	beq.n	80055b4 <_puts_r+0x38>
 8005604:	250a      	movs	r5, #10
 8005606:	e7d7      	b.n	80055b8 <_puts_r+0x3c>
 8005608:	4622      	mov	r2, r4
 800560a:	4628      	mov	r0, r5
 800560c:	f000 f857 	bl	80056be <__swbuf_r>
 8005610:	3001      	adds	r0, #1
 8005612:	d1e7      	bne.n	80055e4 <_puts_r+0x68>
 8005614:	e7ce      	b.n	80055b4 <_puts_r+0x38>
 8005616:	3e01      	subs	r6, #1
 8005618:	e7e4      	b.n	80055e4 <_puts_r+0x68>
 800561a:	6823      	ldr	r3, [r4, #0]
 800561c:	1c5a      	adds	r2, r3, #1
 800561e:	6022      	str	r2, [r4, #0]
 8005620:	220a      	movs	r2, #10
 8005622:	701a      	strb	r2, [r3, #0]
 8005624:	e7ee      	b.n	8005604 <_puts_r+0x88>
	...

08005628 <puts>:
 8005628:	4b02      	ldr	r3, [pc, #8]	@ (8005634 <puts+0xc>)
 800562a:	4601      	mov	r1, r0
 800562c:	6818      	ldr	r0, [r3, #0]
 800562e:	f7ff bfa5 	b.w	800557c <_puts_r>
 8005632:	bf00      	nop
 8005634:	2000001c 	.word	0x2000001c

08005638 <__sread>:
 8005638:	b510      	push	{r4, lr}
 800563a:	460c      	mov	r4, r1
 800563c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005640:	f000 f8fc 	bl	800583c <_read_r>
 8005644:	2800      	cmp	r0, #0
 8005646:	bfab      	itete	ge
 8005648:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800564a:	89a3      	ldrhlt	r3, [r4, #12]
 800564c:	181b      	addge	r3, r3, r0
 800564e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005652:	bfac      	ite	ge
 8005654:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005656:	81a3      	strhlt	r3, [r4, #12]
 8005658:	bd10      	pop	{r4, pc}

0800565a <__swrite>:
 800565a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800565e:	461f      	mov	r7, r3
 8005660:	898b      	ldrh	r3, [r1, #12]
 8005662:	05db      	lsls	r3, r3, #23
 8005664:	4605      	mov	r5, r0
 8005666:	460c      	mov	r4, r1
 8005668:	4616      	mov	r6, r2
 800566a:	d505      	bpl.n	8005678 <__swrite+0x1e>
 800566c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005670:	2302      	movs	r3, #2
 8005672:	2200      	movs	r2, #0
 8005674:	f000 f8d0 	bl	8005818 <_lseek_r>
 8005678:	89a3      	ldrh	r3, [r4, #12]
 800567a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800567e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005682:	81a3      	strh	r3, [r4, #12]
 8005684:	4632      	mov	r2, r6
 8005686:	463b      	mov	r3, r7
 8005688:	4628      	mov	r0, r5
 800568a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800568e:	f000 b8e7 	b.w	8005860 <_write_r>

08005692 <__sseek>:
 8005692:	b510      	push	{r4, lr}
 8005694:	460c      	mov	r4, r1
 8005696:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800569a:	f000 f8bd 	bl	8005818 <_lseek_r>
 800569e:	1c43      	adds	r3, r0, #1
 80056a0:	89a3      	ldrh	r3, [r4, #12]
 80056a2:	bf15      	itete	ne
 80056a4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80056a6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80056aa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80056ae:	81a3      	strheq	r3, [r4, #12]
 80056b0:	bf18      	it	ne
 80056b2:	81a3      	strhne	r3, [r4, #12]
 80056b4:	bd10      	pop	{r4, pc}

080056b6 <__sclose>:
 80056b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056ba:	f000 b89d 	b.w	80057f8 <_close_r>

080056be <__swbuf_r>:
 80056be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056c0:	460e      	mov	r6, r1
 80056c2:	4614      	mov	r4, r2
 80056c4:	4605      	mov	r5, r0
 80056c6:	b118      	cbz	r0, 80056d0 <__swbuf_r+0x12>
 80056c8:	6a03      	ldr	r3, [r0, #32]
 80056ca:	b90b      	cbnz	r3, 80056d0 <__swbuf_r+0x12>
 80056cc:	f7ff ff0e 	bl	80054ec <__sinit>
 80056d0:	69a3      	ldr	r3, [r4, #24]
 80056d2:	60a3      	str	r3, [r4, #8]
 80056d4:	89a3      	ldrh	r3, [r4, #12]
 80056d6:	071a      	lsls	r2, r3, #28
 80056d8:	d501      	bpl.n	80056de <__swbuf_r+0x20>
 80056da:	6923      	ldr	r3, [r4, #16]
 80056dc:	b943      	cbnz	r3, 80056f0 <__swbuf_r+0x32>
 80056de:	4621      	mov	r1, r4
 80056e0:	4628      	mov	r0, r5
 80056e2:	f000 f82b 	bl	800573c <__swsetup_r>
 80056e6:	b118      	cbz	r0, 80056f0 <__swbuf_r+0x32>
 80056e8:	f04f 37ff 	mov.w	r7, #4294967295
 80056ec:	4638      	mov	r0, r7
 80056ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80056f0:	6823      	ldr	r3, [r4, #0]
 80056f2:	6922      	ldr	r2, [r4, #16]
 80056f4:	1a98      	subs	r0, r3, r2
 80056f6:	6963      	ldr	r3, [r4, #20]
 80056f8:	b2f6      	uxtb	r6, r6
 80056fa:	4283      	cmp	r3, r0
 80056fc:	4637      	mov	r7, r6
 80056fe:	dc05      	bgt.n	800570c <__swbuf_r+0x4e>
 8005700:	4621      	mov	r1, r4
 8005702:	4628      	mov	r0, r5
 8005704:	f000 fd44 	bl	8006190 <_fflush_r>
 8005708:	2800      	cmp	r0, #0
 800570a:	d1ed      	bne.n	80056e8 <__swbuf_r+0x2a>
 800570c:	68a3      	ldr	r3, [r4, #8]
 800570e:	3b01      	subs	r3, #1
 8005710:	60a3      	str	r3, [r4, #8]
 8005712:	6823      	ldr	r3, [r4, #0]
 8005714:	1c5a      	adds	r2, r3, #1
 8005716:	6022      	str	r2, [r4, #0]
 8005718:	701e      	strb	r6, [r3, #0]
 800571a:	6962      	ldr	r2, [r4, #20]
 800571c:	1c43      	adds	r3, r0, #1
 800571e:	429a      	cmp	r2, r3
 8005720:	d004      	beq.n	800572c <__swbuf_r+0x6e>
 8005722:	89a3      	ldrh	r3, [r4, #12]
 8005724:	07db      	lsls	r3, r3, #31
 8005726:	d5e1      	bpl.n	80056ec <__swbuf_r+0x2e>
 8005728:	2e0a      	cmp	r6, #10
 800572a:	d1df      	bne.n	80056ec <__swbuf_r+0x2e>
 800572c:	4621      	mov	r1, r4
 800572e:	4628      	mov	r0, r5
 8005730:	f000 fd2e 	bl	8006190 <_fflush_r>
 8005734:	2800      	cmp	r0, #0
 8005736:	d0d9      	beq.n	80056ec <__swbuf_r+0x2e>
 8005738:	e7d6      	b.n	80056e8 <__swbuf_r+0x2a>
	...

0800573c <__swsetup_r>:
 800573c:	b538      	push	{r3, r4, r5, lr}
 800573e:	4b29      	ldr	r3, [pc, #164]	@ (80057e4 <__swsetup_r+0xa8>)
 8005740:	4605      	mov	r5, r0
 8005742:	6818      	ldr	r0, [r3, #0]
 8005744:	460c      	mov	r4, r1
 8005746:	b118      	cbz	r0, 8005750 <__swsetup_r+0x14>
 8005748:	6a03      	ldr	r3, [r0, #32]
 800574a:	b90b      	cbnz	r3, 8005750 <__swsetup_r+0x14>
 800574c:	f7ff fece 	bl	80054ec <__sinit>
 8005750:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005754:	0719      	lsls	r1, r3, #28
 8005756:	d422      	bmi.n	800579e <__swsetup_r+0x62>
 8005758:	06da      	lsls	r2, r3, #27
 800575a:	d407      	bmi.n	800576c <__swsetup_r+0x30>
 800575c:	2209      	movs	r2, #9
 800575e:	602a      	str	r2, [r5, #0]
 8005760:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005764:	81a3      	strh	r3, [r4, #12]
 8005766:	f04f 30ff 	mov.w	r0, #4294967295
 800576a:	e033      	b.n	80057d4 <__swsetup_r+0x98>
 800576c:	0758      	lsls	r0, r3, #29
 800576e:	d512      	bpl.n	8005796 <__swsetup_r+0x5a>
 8005770:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005772:	b141      	cbz	r1, 8005786 <__swsetup_r+0x4a>
 8005774:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005778:	4299      	cmp	r1, r3
 800577a:	d002      	beq.n	8005782 <__swsetup_r+0x46>
 800577c:	4628      	mov	r0, r5
 800577e:	f000 f8bd 	bl	80058fc <_free_r>
 8005782:	2300      	movs	r3, #0
 8005784:	6363      	str	r3, [r4, #52]	@ 0x34
 8005786:	89a3      	ldrh	r3, [r4, #12]
 8005788:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800578c:	81a3      	strh	r3, [r4, #12]
 800578e:	2300      	movs	r3, #0
 8005790:	6063      	str	r3, [r4, #4]
 8005792:	6923      	ldr	r3, [r4, #16]
 8005794:	6023      	str	r3, [r4, #0]
 8005796:	89a3      	ldrh	r3, [r4, #12]
 8005798:	f043 0308 	orr.w	r3, r3, #8
 800579c:	81a3      	strh	r3, [r4, #12]
 800579e:	6923      	ldr	r3, [r4, #16]
 80057a0:	b94b      	cbnz	r3, 80057b6 <__swsetup_r+0x7a>
 80057a2:	89a3      	ldrh	r3, [r4, #12]
 80057a4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80057a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057ac:	d003      	beq.n	80057b6 <__swsetup_r+0x7a>
 80057ae:	4621      	mov	r1, r4
 80057b0:	4628      	mov	r0, r5
 80057b2:	f000 fd3b 	bl	800622c <__smakebuf_r>
 80057b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057ba:	f013 0201 	ands.w	r2, r3, #1
 80057be:	d00a      	beq.n	80057d6 <__swsetup_r+0x9a>
 80057c0:	2200      	movs	r2, #0
 80057c2:	60a2      	str	r2, [r4, #8]
 80057c4:	6962      	ldr	r2, [r4, #20]
 80057c6:	4252      	negs	r2, r2
 80057c8:	61a2      	str	r2, [r4, #24]
 80057ca:	6922      	ldr	r2, [r4, #16]
 80057cc:	b942      	cbnz	r2, 80057e0 <__swsetup_r+0xa4>
 80057ce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80057d2:	d1c5      	bne.n	8005760 <__swsetup_r+0x24>
 80057d4:	bd38      	pop	{r3, r4, r5, pc}
 80057d6:	0799      	lsls	r1, r3, #30
 80057d8:	bf58      	it	pl
 80057da:	6962      	ldrpl	r2, [r4, #20]
 80057dc:	60a2      	str	r2, [r4, #8]
 80057de:	e7f4      	b.n	80057ca <__swsetup_r+0x8e>
 80057e0:	2000      	movs	r0, #0
 80057e2:	e7f7      	b.n	80057d4 <__swsetup_r+0x98>
 80057e4:	2000001c 	.word	0x2000001c

080057e8 <memset>:
 80057e8:	4402      	add	r2, r0
 80057ea:	4603      	mov	r3, r0
 80057ec:	4293      	cmp	r3, r2
 80057ee:	d100      	bne.n	80057f2 <memset+0xa>
 80057f0:	4770      	bx	lr
 80057f2:	f803 1b01 	strb.w	r1, [r3], #1
 80057f6:	e7f9      	b.n	80057ec <memset+0x4>

080057f8 <_close_r>:
 80057f8:	b538      	push	{r3, r4, r5, lr}
 80057fa:	4d06      	ldr	r5, [pc, #24]	@ (8005814 <_close_r+0x1c>)
 80057fc:	2300      	movs	r3, #0
 80057fe:	4604      	mov	r4, r0
 8005800:	4608      	mov	r0, r1
 8005802:	602b      	str	r3, [r5, #0]
 8005804:	f7fb f92d 	bl	8000a62 <_close>
 8005808:	1c43      	adds	r3, r0, #1
 800580a:	d102      	bne.n	8005812 <_close_r+0x1a>
 800580c:	682b      	ldr	r3, [r5, #0]
 800580e:	b103      	cbz	r3, 8005812 <_close_r+0x1a>
 8005810:	6023      	str	r3, [r4, #0]
 8005812:	bd38      	pop	{r3, r4, r5, pc}
 8005814:	2000543c 	.word	0x2000543c

08005818 <_lseek_r>:
 8005818:	b538      	push	{r3, r4, r5, lr}
 800581a:	4d07      	ldr	r5, [pc, #28]	@ (8005838 <_lseek_r+0x20>)
 800581c:	4604      	mov	r4, r0
 800581e:	4608      	mov	r0, r1
 8005820:	4611      	mov	r1, r2
 8005822:	2200      	movs	r2, #0
 8005824:	602a      	str	r2, [r5, #0]
 8005826:	461a      	mov	r2, r3
 8005828:	f7fb f942 	bl	8000ab0 <_lseek>
 800582c:	1c43      	adds	r3, r0, #1
 800582e:	d102      	bne.n	8005836 <_lseek_r+0x1e>
 8005830:	682b      	ldr	r3, [r5, #0]
 8005832:	b103      	cbz	r3, 8005836 <_lseek_r+0x1e>
 8005834:	6023      	str	r3, [r4, #0]
 8005836:	bd38      	pop	{r3, r4, r5, pc}
 8005838:	2000543c 	.word	0x2000543c

0800583c <_read_r>:
 800583c:	b538      	push	{r3, r4, r5, lr}
 800583e:	4d07      	ldr	r5, [pc, #28]	@ (800585c <_read_r+0x20>)
 8005840:	4604      	mov	r4, r0
 8005842:	4608      	mov	r0, r1
 8005844:	4611      	mov	r1, r2
 8005846:	2200      	movs	r2, #0
 8005848:	602a      	str	r2, [r5, #0]
 800584a:	461a      	mov	r2, r3
 800584c:	f7fb f8d0 	bl	80009f0 <_read>
 8005850:	1c43      	adds	r3, r0, #1
 8005852:	d102      	bne.n	800585a <_read_r+0x1e>
 8005854:	682b      	ldr	r3, [r5, #0]
 8005856:	b103      	cbz	r3, 800585a <_read_r+0x1e>
 8005858:	6023      	str	r3, [r4, #0]
 800585a:	bd38      	pop	{r3, r4, r5, pc}
 800585c:	2000543c 	.word	0x2000543c

08005860 <_write_r>:
 8005860:	b538      	push	{r3, r4, r5, lr}
 8005862:	4d07      	ldr	r5, [pc, #28]	@ (8005880 <_write_r+0x20>)
 8005864:	4604      	mov	r4, r0
 8005866:	4608      	mov	r0, r1
 8005868:	4611      	mov	r1, r2
 800586a:	2200      	movs	r2, #0
 800586c:	602a      	str	r2, [r5, #0]
 800586e:	461a      	mov	r2, r3
 8005870:	f7fb f8db 	bl	8000a2a <_write>
 8005874:	1c43      	adds	r3, r0, #1
 8005876:	d102      	bne.n	800587e <_write_r+0x1e>
 8005878:	682b      	ldr	r3, [r5, #0]
 800587a:	b103      	cbz	r3, 800587e <_write_r+0x1e>
 800587c:	6023      	str	r3, [r4, #0]
 800587e:	bd38      	pop	{r3, r4, r5, pc}
 8005880:	2000543c 	.word	0x2000543c

08005884 <__errno>:
 8005884:	4b01      	ldr	r3, [pc, #4]	@ (800588c <__errno+0x8>)
 8005886:	6818      	ldr	r0, [r3, #0]
 8005888:	4770      	bx	lr
 800588a:	bf00      	nop
 800588c:	2000001c 	.word	0x2000001c

08005890 <__libc_init_array>:
 8005890:	b570      	push	{r4, r5, r6, lr}
 8005892:	4d0d      	ldr	r5, [pc, #52]	@ (80058c8 <__libc_init_array+0x38>)
 8005894:	4c0d      	ldr	r4, [pc, #52]	@ (80058cc <__libc_init_array+0x3c>)
 8005896:	1b64      	subs	r4, r4, r5
 8005898:	10a4      	asrs	r4, r4, #2
 800589a:	2600      	movs	r6, #0
 800589c:	42a6      	cmp	r6, r4
 800589e:	d109      	bne.n	80058b4 <__libc_init_array+0x24>
 80058a0:	4d0b      	ldr	r5, [pc, #44]	@ (80058d0 <__libc_init_array+0x40>)
 80058a2:	4c0c      	ldr	r4, [pc, #48]	@ (80058d4 <__libc_init_array+0x44>)
 80058a4:	f000 fd30 	bl	8006308 <_init>
 80058a8:	1b64      	subs	r4, r4, r5
 80058aa:	10a4      	asrs	r4, r4, #2
 80058ac:	2600      	movs	r6, #0
 80058ae:	42a6      	cmp	r6, r4
 80058b0:	d105      	bne.n	80058be <__libc_init_array+0x2e>
 80058b2:	bd70      	pop	{r4, r5, r6, pc}
 80058b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80058b8:	4798      	blx	r3
 80058ba:	3601      	adds	r6, #1
 80058bc:	e7ee      	b.n	800589c <__libc_init_array+0xc>
 80058be:	f855 3b04 	ldr.w	r3, [r5], #4
 80058c2:	4798      	blx	r3
 80058c4:	3601      	adds	r6, #1
 80058c6:	e7f2      	b.n	80058ae <__libc_init_array+0x1e>
 80058c8:	08006618 	.word	0x08006618
 80058cc:	08006618 	.word	0x08006618
 80058d0:	08006618 	.word	0x08006618
 80058d4:	0800661c 	.word	0x0800661c

080058d8 <__retarget_lock_init_recursive>:
 80058d8:	4770      	bx	lr

080058da <__retarget_lock_acquire_recursive>:
 80058da:	4770      	bx	lr

080058dc <__retarget_lock_release_recursive>:
 80058dc:	4770      	bx	lr

080058de <memcpy>:
 80058de:	440a      	add	r2, r1
 80058e0:	4291      	cmp	r1, r2
 80058e2:	f100 33ff 	add.w	r3, r0, #4294967295
 80058e6:	d100      	bne.n	80058ea <memcpy+0xc>
 80058e8:	4770      	bx	lr
 80058ea:	b510      	push	{r4, lr}
 80058ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 80058f0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80058f4:	4291      	cmp	r1, r2
 80058f6:	d1f9      	bne.n	80058ec <memcpy+0xe>
 80058f8:	bd10      	pop	{r4, pc}
	...

080058fc <_free_r>:
 80058fc:	b538      	push	{r3, r4, r5, lr}
 80058fe:	4605      	mov	r5, r0
 8005900:	2900      	cmp	r1, #0
 8005902:	d041      	beq.n	8005988 <_free_r+0x8c>
 8005904:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005908:	1f0c      	subs	r4, r1, #4
 800590a:	2b00      	cmp	r3, #0
 800590c:	bfb8      	it	lt
 800590e:	18e4      	addlt	r4, r4, r3
 8005910:	f000 f8e0 	bl	8005ad4 <__malloc_lock>
 8005914:	4a1d      	ldr	r2, [pc, #116]	@ (800598c <_free_r+0x90>)
 8005916:	6813      	ldr	r3, [r2, #0]
 8005918:	b933      	cbnz	r3, 8005928 <_free_r+0x2c>
 800591a:	6063      	str	r3, [r4, #4]
 800591c:	6014      	str	r4, [r2, #0]
 800591e:	4628      	mov	r0, r5
 8005920:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005924:	f000 b8dc 	b.w	8005ae0 <__malloc_unlock>
 8005928:	42a3      	cmp	r3, r4
 800592a:	d908      	bls.n	800593e <_free_r+0x42>
 800592c:	6820      	ldr	r0, [r4, #0]
 800592e:	1821      	adds	r1, r4, r0
 8005930:	428b      	cmp	r3, r1
 8005932:	bf01      	itttt	eq
 8005934:	6819      	ldreq	r1, [r3, #0]
 8005936:	685b      	ldreq	r3, [r3, #4]
 8005938:	1809      	addeq	r1, r1, r0
 800593a:	6021      	streq	r1, [r4, #0]
 800593c:	e7ed      	b.n	800591a <_free_r+0x1e>
 800593e:	461a      	mov	r2, r3
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	b10b      	cbz	r3, 8005948 <_free_r+0x4c>
 8005944:	42a3      	cmp	r3, r4
 8005946:	d9fa      	bls.n	800593e <_free_r+0x42>
 8005948:	6811      	ldr	r1, [r2, #0]
 800594a:	1850      	adds	r0, r2, r1
 800594c:	42a0      	cmp	r0, r4
 800594e:	d10b      	bne.n	8005968 <_free_r+0x6c>
 8005950:	6820      	ldr	r0, [r4, #0]
 8005952:	4401      	add	r1, r0
 8005954:	1850      	adds	r0, r2, r1
 8005956:	4283      	cmp	r3, r0
 8005958:	6011      	str	r1, [r2, #0]
 800595a:	d1e0      	bne.n	800591e <_free_r+0x22>
 800595c:	6818      	ldr	r0, [r3, #0]
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	6053      	str	r3, [r2, #4]
 8005962:	4408      	add	r0, r1
 8005964:	6010      	str	r0, [r2, #0]
 8005966:	e7da      	b.n	800591e <_free_r+0x22>
 8005968:	d902      	bls.n	8005970 <_free_r+0x74>
 800596a:	230c      	movs	r3, #12
 800596c:	602b      	str	r3, [r5, #0]
 800596e:	e7d6      	b.n	800591e <_free_r+0x22>
 8005970:	6820      	ldr	r0, [r4, #0]
 8005972:	1821      	adds	r1, r4, r0
 8005974:	428b      	cmp	r3, r1
 8005976:	bf04      	itt	eq
 8005978:	6819      	ldreq	r1, [r3, #0]
 800597a:	685b      	ldreq	r3, [r3, #4]
 800597c:	6063      	str	r3, [r4, #4]
 800597e:	bf04      	itt	eq
 8005980:	1809      	addeq	r1, r1, r0
 8005982:	6021      	streq	r1, [r4, #0]
 8005984:	6054      	str	r4, [r2, #4]
 8005986:	e7ca      	b.n	800591e <_free_r+0x22>
 8005988:	bd38      	pop	{r3, r4, r5, pc}
 800598a:	bf00      	nop
 800598c:	20005448 	.word	0x20005448

08005990 <sbrk_aligned>:
 8005990:	b570      	push	{r4, r5, r6, lr}
 8005992:	4e0f      	ldr	r6, [pc, #60]	@ (80059d0 <sbrk_aligned+0x40>)
 8005994:	460c      	mov	r4, r1
 8005996:	6831      	ldr	r1, [r6, #0]
 8005998:	4605      	mov	r5, r0
 800599a:	b911      	cbnz	r1, 80059a2 <sbrk_aligned+0x12>
 800599c:	f000 fca4 	bl	80062e8 <_sbrk_r>
 80059a0:	6030      	str	r0, [r6, #0]
 80059a2:	4621      	mov	r1, r4
 80059a4:	4628      	mov	r0, r5
 80059a6:	f000 fc9f 	bl	80062e8 <_sbrk_r>
 80059aa:	1c43      	adds	r3, r0, #1
 80059ac:	d103      	bne.n	80059b6 <sbrk_aligned+0x26>
 80059ae:	f04f 34ff 	mov.w	r4, #4294967295
 80059b2:	4620      	mov	r0, r4
 80059b4:	bd70      	pop	{r4, r5, r6, pc}
 80059b6:	1cc4      	adds	r4, r0, #3
 80059b8:	f024 0403 	bic.w	r4, r4, #3
 80059bc:	42a0      	cmp	r0, r4
 80059be:	d0f8      	beq.n	80059b2 <sbrk_aligned+0x22>
 80059c0:	1a21      	subs	r1, r4, r0
 80059c2:	4628      	mov	r0, r5
 80059c4:	f000 fc90 	bl	80062e8 <_sbrk_r>
 80059c8:	3001      	adds	r0, #1
 80059ca:	d1f2      	bne.n	80059b2 <sbrk_aligned+0x22>
 80059cc:	e7ef      	b.n	80059ae <sbrk_aligned+0x1e>
 80059ce:	bf00      	nop
 80059d0:	20005444 	.word	0x20005444

080059d4 <_malloc_r>:
 80059d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059d8:	1ccd      	adds	r5, r1, #3
 80059da:	f025 0503 	bic.w	r5, r5, #3
 80059de:	3508      	adds	r5, #8
 80059e0:	2d0c      	cmp	r5, #12
 80059e2:	bf38      	it	cc
 80059e4:	250c      	movcc	r5, #12
 80059e6:	2d00      	cmp	r5, #0
 80059e8:	4606      	mov	r6, r0
 80059ea:	db01      	blt.n	80059f0 <_malloc_r+0x1c>
 80059ec:	42a9      	cmp	r1, r5
 80059ee:	d904      	bls.n	80059fa <_malloc_r+0x26>
 80059f0:	230c      	movs	r3, #12
 80059f2:	6033      	str	r3, [r6, #0]
 80059f4:	2000      	movs	r0, #0
 80059f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059fa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005ad0 <_malloc_r+0xfc>
 80059fe:	f000 f869 	bl	8005ad4 <__malloc_lock>
 8005a02:	f8d8 3000 	ldr.w	r3, [r8]
 8005a06:	461c      	mov	r4, r3
 8005a08:	bb44      	cbnz	r4, 8005a5c <_malloc_r+0x88>
 8005a0a:	4629      	mov	r1, r5
 8005a0c:	4630      	mov	r0, r6
 8005a0e:	f7ff ffbf 	bl	8005990 <sbrk_aligned>
 8005a12:	1c43      	adds	r3, r0, #1
 8005a14:	4604      	mov	r4, r0
 8005a16:	d158      	bne.n	8005aca <_malloc_r+0xf6>
 8005a18:	f8d8 4000 	ldr.w	r4, [r8]
 8005a1c:	4627      	mov	r7, r4
 8005a1e:	2f00      	cmp	r7, #0
 8005a20:	d143      	bne.n	8005aaa <_malloc_r+0xd6>
 8005a22:	2c00      	cmp	r4, #0
 8005a24:	d04b      	beq.n	8005abe <_malloc_r+0xea>
 8005a26:	6823      	ldr	r3, [r4, #0]
 8005a28:	4639      	mov	r1, r7
 8005a2a:	4630      	mov	r0, r6
 8005a2c:	eb04 0903 	add.w	r9, r4, r3
 8005a30:	f000 fc5a 	bl	80062e8 <_sbrk_r>
 8005a34:	4581      	cmp	r9, r0
 8005a36:	d142      	bne.n	8005abe <_malloc_r+0xea>
 8005a38:	6821      	ldr	r1, [r4, #0]
 8005a3a:	1a6d      	subs	r5, r5, r1
 8005a3c:	4629      	mov	r1, r5
 8005a3e:	4630      	mov	r0, r6
 8005a40:	f7ff ffa6 	bl	8005990 <sbrk_aligned>
 8005a44:	3001      	adds	r0, #1
 8005a46:	d03a      	beq.n	8005abe <_malloc_r+0xea>
 8005a48:	6823      	ldr	r3, [r4, #0]
 8005a4a:	442b      	add	r3, r5
 8005a4c:	6023      	str	r3, [r4, #0]
 8005a4e:	f8d8 3000 	ldr.w	r3, [r8]
 8005a52:	685a      	ldr	r2, [r3, #4]
 8005a54:	bb62      	cbnz	r2, 8005ab0 <_malloc_r+0xdc>
 8005a56:	f8c8 7000 	str.w	r7, [r8]
 8005a5a:	e00f      	b.n	8005a7c <_malloc_r+0xa8>
 8005a5c:	6822      	ldr	r2, [r4, #0]
 8005a5e:	1b52      	subs	r2, r2, r5
 8005a60:	d420      	bmi.n	8005aa4 <_malloc_r+0xd0>
 8005a62:	2a0b      	cmp	r2, #11
 8005a64:	d917      	bls.n	8005a96 <_malloc_r+0xc2>
 8005a66:	1961      	adds	r1, r4, r5
 8005a68:	42a3      	cmp	r3, r4
 8005a6a:	6025      	str	r5, [r4, #0]
 8005a6c:	bf18      	it	ne
 8005a6e:	6059      	strne	r1, [r3, #4]
 8005a70:	6863      	ldr	r3, [r4, #4]
 8005a72:	bf08      	it	eq
 8005a74:	f8c8 1000 	streq.w	r1, [r8]
 8005a78:	5162      	str	r2, [r4, r5]
 8005a7a:	604b      	str	r3, [r1, #4]
 8005a7c:	4630      	mov	r0, r6
 8005a7e:	f000 f82f 	bl	8005ae0 <__malloc_unlock>
 8005a82:	f104 000b 	add.w	r0, r4, #11
 8005a86:	1d23      	adds	r3, r4, #4
 8005a88:	f020 0007 	bic.w	r0, r0, #7
 8005a8c:	1ac2      	subs	r2, r0, r3
 8005a8e:	bf1c      	itt	ne
 8005a90:	1a1b      	subne	r3, r3, r0
 8005a92:	50a3      	strne	r3, [r4, r2]
 8005a94:	e7af      	b.n	80059f6 <_malloc_r+0x22>
 8005a96:	6862      	ldr	r2, [r4, #4]
 8005a98:	42a3      	cmp	r3, r4
 8005a9a:	bf0c      	ite	eq
 8005a9c:	f8c8 2000 	streq.w	r2, [r8]
 8005aa0:	605a      	strne	r2, [r3, #4]
 8005aa2:	e7eb      	b.n	8005a7c <_malloc_r+0xa8>
 8005aa4:	4623      	mov	r3, r4
 8005aa6:	6864      	ldr	r4, [r4, #4]
 8005aa8:	e7ae      	b.n	8005a08 <_malloc_r+0x34>
 8005aaa:	463c      	mov	r4, r7
 8005aac:	687f      	ldr	r7, [r7, #4]
 8005aae:	e7b6      	b.n	8005a1e <_malloc_r+0x4a>
 8005ab0:	461a      	mov	r2, r3
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	42a3      	cmp	r3, r4
 8005ab6:	d1fb      	bne.n	8005ab0 <_malloc_r+0xdc>
 8005ab8:	2300      	movs	r3, #0
 8005aba:	6053      	str	r3, [r2, #4]
 8005abc:	e7de      	b.n	8005a7c <_malloc_r+0xa8>
 8005abe:	230c      	movs	r3, #12
 8005ac0:	6033      	str	r3, [r6, #0]
 8005ac2:	4630      	mov	r0, r6
 8005ac4:	f000 f80c 	bl	8005ae0 <__malloc_unlock>
 8005ac8:	e794      	b.n	80059f4 <_malloc_r+0x20>
 8005aca:	6005      	str	r5, [r0, #0]
 8005acc:	e7d6      	b.n	8005a7c <_malloc_r+0xa8>
 8005ace:	bf00      	nop
 8005ad0:	20005448 	.word	0x20005448

08005ad4 <__malloc_lock>:
 8005ad4:	4801      	ldr	r0, [pc, #4]	@ (8005adc <__malloc_lock+0x8>)
 8005ad6:	f7ff bf00 	b.w	80058da <__retarget_lock_acquire_recursive>
 8005ada:	bf00      	nop
 8005adc:	20005440 	.word	0x20005440

08005ae0 <__malloc_unlock>:
 8005ae0:	4801      	ldr	r0, [pc, #4]	@ (8005ae8 <__malloc_unlock+0x8>)
 8005ae2:	f7ff befb 	b.w	80058dc <__retarget_lock_release_recursive>
 8005ae6:	bf00      	nop
 8005ae8:	20005440 	.word	0x20005440

08005aec <__sfputc_r>:
 8005aec:	6893      	ldr	r3, [r2, #8]
 8005aee:	3b01      	subs	r3, #1
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	b410      	push	{r4}
 8005af4:	6093      	str	r3, [r2, #8]
 8005af6:	da08      	bge.n	8005b0a <__sfputc_r+0x1e>
 8005af8:	6994      	ldr	r4, [r2, #24]
 8005afa:	42a3      	cmp	r3, r4
 8005afc:	db01      	blt.n	8005b02 <__sfputc_r+0x16>
 8005afe:	290a      	cmp	r1, #10
 8005b00:	d103      	bne.n	8005b0a <__sfputc_r+0x1e>
 8005b02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b06:	f7ff bdda 	b.w	80056be <__swbuf_r>
 8005b0a:	6813      	ldr	r3, [r2, #0]
 8005b0c:	1c58      	adds	r0, r3, #1
 8005b0e:	6010      	str	r0, [r2, #0]
 8005b10:	7019      	strb	r1, [r3, #0]
 8005b12:	4608      	mov	r0, r1
 8005b14:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005b18:	4770      	bx	lr

08005b1a <__sfputs_r>:
 8005b1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b1c:	4606      	mov	r6, r0
 8005b1e:	460f      	mov	r7, r1
 8005b20:	4614      	mov	r4, r2
 8005b22:	18d5      	adds	r5, r2, r3
 8005b24:	42ac      	cmp	r4, r5
 8005b26:	d101      	bne.n	8005b2c <__sfputs_r+0x12>
 8005b28:	2000      	movs	r0, #0
 8005b2a:	e007      	b.n	8005b3c <__sfputs_r+0x22>
 8005b2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b30:	463a      	mov	r2, r7
 8005b32:	4630      	mov	r0, r6
 8005b34:	f7ff ffda 	bl	8005aec <__sfputc_r>
 8005b38:	1c43      	adds	r3, r0, #1
 8005b3a:	d1f3      	bne.n	8005b24 <__sfputs_r+0xa>
 8005b3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005b40 <_vfiprintf_r>:
 8005b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b44:	460d      	mov	r5, r1
 8005b46:	b09d      	sub	sp, #116	@ 0x74
 8005b48:	4614      	mov	r4, r2
 8005b4a:	4698      	mov	r8, r3
 8005b4c:	4606      	mov	r6, r0
 8005b4e:	b118      	cbz	r0, 8005b58 <_vfiprintf_r+0x18>
 8005b50:	6a03      	ldr	r3, [r0, #32]
 8005b52:	b90b      	cbnz	r3, 8005b58 <_vfiprintf_r+0x18>
 8005b54:	f7ff fcca 	bl	80054ec <__sinit>
 8005b58:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005b5a:	07d9      	lsls	r1, r3, #31
 8005b5c:	d405      	bmi.n	8005b6a <_vfiprintf_r+0x2a>
 8005b5e:	89ab      	ldrh	r3, [r5, #12]
 8005b60:	059a      	lsls	r2, r3, #22
 8005b62:	d402      	bmi.n	8005b6a <_vfiprintf_r+0x2a>
 8005b64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005b66:	f7ff feb8 	bl	80058da <__retarget_lock_acquire_recursive>
 8005b6a:	89ab      	ldrh	r3, [r5, #12]
 8005b6c:	071b      	lsls	r3, r3, #28
 8005b6e:	d501      	bpl.n	8005b74 <_vfiprintf_r+0x34>
 8005b70:	692b      	ldr	r3, [r5, #16]
 8005b72:	b99b      	cbnz	r3, 8005b9c <_vfiprintf_r+0x5c>
 8005b74:	4629      	mov	r1, r5
 8005b76:	4630      	mov	r0, r6
 8005b78:	f7ff fde0 	bl	800573c <__swsetup_r>
 8005b7c:	b170      	cbz	r0, 8005b9c <_vfiprintf_r+0x5c>
 8005b7e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005b80:	07dc      	lsls	r4, r3, #31
 8005b82:	d504      	bpl.n	8005b8e <_vfiprintf_r+0x4e>
 8005b84:	f04f 30ff 	mov.w	r0, #4294967295
 8005b88:	b01d      	add	sp, #116	@ 0x74
 8005b8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b8e:	89ab      	ldrh	r3, [r5, #12]
 8005b90:	0598      	lsls	r0, r3, #22
 8005b92:	d4f7      	bmi.n	8005b84 <_vfiprintf_r+0x44>
 8005b94:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005b96:	f7ff fea1 	bl	80058dc <__retarget_lock_release_recursive>
 8005b9a:	e7f3      	b.n	8005b84 <_vfiprintf_r+0x44>
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ba0:	2320      	movs	r3, #32
 8005ba2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005ba6:	f8cd 800c 	str.w	r8, [sp, #12]
 8005baa:	2330      	movs	r3, #48	@ 0x30
 8005bac:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005d5c <_vfiprintf_r+0x21c>
 8005bb0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005bb4:	f04f 0901 	mov.w	r9, #1
 8005bb8:	4623      	mov	r3, r4
 8005bba:	469a      	mov	sl, r3
 8005bbc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005bc0:	b10a      	cbz	r2, 8005bc6 <_vfiprintf_r+0x86>
 8005bc2:	2a25      	cmp	r2, #37	@ 0x25
 8005bc4:	d1f9      	bne.n	8005bba <_vfiprintf_r+0x7a>
 8005bc6:	ebba 0b04 	subs.w	fp, sl, r4
 8005bca:	d00b      	beq.n	8005be4 <_vfiprintf_r+0xa4>
 8005bcc:	465b      	mov	r3, fp
 8005bce:	4622      	mov	r2, r4
 8005bd0:	4629      	mov	r1, r5
 8005bd2:	4630      	mov	r0, r6
 8005bd4:	f7ff ffa1 	bl	8005b1a <__sfputs_r>
 8005bd8:	3001      	adds	r0, #1
 8005bda:	f000 80a7 	beq.w	8005d2c <_vfiprintf_r+0x1ec>
 8005bde:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005be0:	445a      	add	r2, fp
 8005be2:	9209      	str	r2, [sp, #36]	@ 0x24
 8005be4:	f89a 3000 	ldrb.w	r3, [sl]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	f000 809f 	beq.w	8005d2c <_vfiprintf_r+0x1ec>
 8005bee:	2300      	movs	r3, #0
 8005bf0:	f04f 32ff 	mov.w	r2, #4294967295
 8005bf4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005bf8:	f10a 0a01 	add.w	sl, sl, #1
 8005bfc:	9304      	str	r3, [sp, #16]
 8005bfe:	9307      	str	r3, [sp, #28]
 8005c00:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005c04:	931a      	str	r3, [sp, #104]	@ 0x68
 8005c06:	4654      	mov	r4, sl
 8005c08:	2205      	movs	r2, #5
 8005c0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c0e:	4853      	ldr	r0, [pc, #332]	@ (8005d5c <_vfiprintf_r+0x21c>)
 8005c10:	f7fa fb06 	bl	8000220 <memchr>
 8005c14:	9a04      	ldr	r2, [sp, #16]
 8005c16:	b9d8      	cbnz	r0, 8005c50 <_vfiprintf_r+0x110>
 8005c18:	06d1      	lsls	r1, r2, #27
 8005c1a:	bf44      	itt	mi
 8005c1c:	2320      	movmi	r3, #32
 8005c1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c22:	0713      	lsls	r3, r2, #28
 8005c24:	bf44      	itt	mi
 8005c26:	232b      	movmi	r3, #43	@ 0x2b
 8005c28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005c2c:	f89a 3000 	ldrb.w	r3, [sl]
 8005c30:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c32:	d015      	beq.n	8005c60 <_vfiprintf_r+0x120>
 8005c34:	9a07      	ldr	r2, [sp, #28]
 8005c36:	4654      	mov	r4, sl
 8005c38:	2000      	movs	r0, #0
 8005c3a:	f04f 0c0a 	mov.w	ip, #10
 8005c3e:	4621      	mov	r1, r4
 8005c40:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005c44:	3b30      	subs	r3, #48	@ 0x30
 8005c46:	2b09      	cmp	r3, #9
 8005c48:	d94b      	bls.n	8005ce2 <_vfiprintf_r+0x1a2>
 8005c4a:	b1b0      	cbz	r0, 8005c7a <_vfiprintf_r+0x13a>
 8005c4c:	9207      	str	r2, [sp, #28]
 8005c4e:	e014      	b.n	8005c7a <_vfiprintf_r+0x13a>
 8005c50:	eba0 0308 	sub.w	r3, r0, r8
 8005c54:	fa09 f303 	lsl.w	r3, r9, r3
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	9304      	str	r3, [sp, #16]
 8005c5c:	46a2      	mov	sl, r4
 8005c5e:	e7d2      	b.n	8005c06 <_vfiprintf_r+0xc6>
 8005c60:	9b03      	ldr	r3, [sp, #12]
 8005c62:	1d19      	adds	r1, r3, #4
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	9103      	str	r1, [sp, #12]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	bfbb      	ittet	lt
 8005c6c:	425b      	neglt	r3, r3
 8005c6e:	f042 0202 	orrlt.w	r2, r2, #2
 8005c72:	9307      	strge	r3, [sp, #28]
 8005c74:	9307      	strlt	r3, [sp, #28]
 8005c76:	bfb8      	it	lt
 8005c78:	9204      	strlt	r2, [sp, #16]
 8005c7a:	7823      	ldrb	r3, [r4, #0]
 8005c7c:	2b2e      	cmp	r3, #46	@ 0x2e
 8005c7e:	d10a      	bne.n	8005c96 <_vfiprintf_r+0x156>
 8005c80:	7863      	ldrb	r3, [r4, #1]
 8005c82:	2b2a      	cmp	r3, #42	@ 0x2a
 8005c84:	d132      	bne.n	8005cec <_vfiprintf_r+0x1ac>
 8005c86:	9b03      	ldr	r3, [sp, #12]
 8005c88:	1d1a      	adds	r2, r3, #4
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	9203      	str	r2, [sp, #12]
 8005c8e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005c92:	3402      	adds	r4, #2
 8005c94:	9305      	str	r3, [sp, #20]
 8005c96:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005d6c <_vfiprintf_r+0x22c>
 8005c9a:	7821      	ldrb	r1, [r4, #0]
 8005c9c:	2203      	movs	r2, #3
 8005c9e:	4650      	mov	r0, sl
 8005ca0:	f7fa fabe 	bl	8000220 <memchr>
 8005ca4:	b138      	cbz	r0, 8005cb6 <_vfiprintf_r+0x176>
 8005ca6:	9b04      	ldr	r3, [sp, #16]
 8005ca8:	eba0 000a 	sub.w	r0, r0, sl
 8005cac:	2240      	movs	r2, #64	@ 0x40
 8005cae:	4082      	lsls	r2, r0
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	3401      	adds	r4, #1
 8005cb4:	9304      	str	r3, [sp, #16]
 8005cb6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005cba:	4829      	ldr	r0, [pc, #164]	@ (8005d60 <_vfiprintf_r+0x220>)
 8005cbc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005cc0:	2206      	movs	r2, #6
 8005cc2:	f7fa faad 	bl	8000220 <memchr>
 8005cc6:	2800      	cmp	r0, #0
 8005cc8:	d03f      	beq.n	8005d4a <_vfiprintf_r+0x20a>
 8005cca:	4b26      	ldr	r3, [pc, #152]	@ (8005d64 <_vfiprintf_r+0x224>)
 8005ccc:	bb1b      	cbnz	r3, 8005d16 <_vfiprintf_r+0x1d6>
 8005cce:	9b03      	ldr	r3, [sp, #12]
 8005cd0:	3307      	adds	r3, #7
 8005cd2:	f023 0307 	bic.w	r3, r3, #7
 8005cd6:	3308      	adds	r3, #8
 8005cd8:	9303      	str	r3, [sp, #12]
 8005cda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cdc:	443b      	add	r3, r7
 8005cde:	9309      	str	r3, [sp, #36]	@ 0x24
 8005ce0:	e76a      	b.n	8005bb8 <_vfiprintf_r+0x78>
 8005ce2:	fb0c 3202 	mla	r2, ip, r2, r3
 8005ce6:	460c      	mov	r4, r1
 8005ce8:	2001      	movs	r0, #1
 8005cea:	e7a8      	b.n	8005c3e <_vfiprintf_r+0xfe>
 8005cec:	2300      	movs	r3, #0
 8005cee:	3401      	adds	r4, #1
 8005cf0:	9305      	str	r3, [sp, #20]
 8005cf2:	4619      	mov	r1, r3
 8005cf4:	f04f 0c0a 	mov.w	ip, #10
 8005cf8:	4620      	mov	r0, r4
 8005cfa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005cfe:	3a30      	subs	r2, #48	@ 0x30
 8005d00:	2a09      	cmp	r2, #9
 8005d02:	d903      	bls.n	8005d0c <_vfiprintf_r+0x1cc>
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d0c6      	beq.n	8005c96 <_vfiprintf_r+0x156>
 8005d08:	9105      	str	r1, [sp, #20]
 8005d0a:	e7c4      	b.n	8005c96 <_vfiprintf_r+0x156>
 8005d0c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005d10:	4604      	mov	r4, r0
 8005d12:	2301      	movs	r3, #1
 8005d14:	e7f0      	b.n	8005cf8 <_vfiprintf_r+0x1b8>
 8005d16:	ab03      	add	r3, sp, #12
 8005d18:	9300      	str	r3, [sp, #0]
 8005d1a:	462a      	mov	r2, r5
 8005d1c:	4b12      	ldr	r3, [pc, #72]	@ (8005d68 <_vfiprintf_r+0x228>)
 8005d1e:	a904      	add	r1, sp, #16
 8005d20:	4630      	mov	r0, r6
 8005d22:	f3af 8000 	nop.w
 8005d26:	4607      	mov	r7, r0
 8005d28:	1c78      	adds	r0, r7, #1
 8005d2a:	d1d6      	bne.n	8005cda <_vfiprintf_r+0x19a>
 8005d2c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005d2e:	07d9      	lsls	r1, r3, #31
 8005d30:	d405      	bmi.n	8005d3e <_vfiprintf_r+0x1fe>
 8005d32:	89ab      	ldrh	r3, [r5, #12]
 8005d34:	059a      	lsls	r2, r3, #22
 8005d36:	d402      	bmi.n	8005d3e <_vfiprintf_r+0x1fe>
 8005d38:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005d3a:	f7ff fdcf 	bl	80058dc <__retarget_lock_release_recursive>
 8005d3e:	89ab      	ldrh	r3, [r5, #12]
 8005d40:	065b      	lsls	r3, r3, #25
 8005d42:	f53f af1f 	bmi.w	8005b84 <_vfiprintf_r+0x44>
 8005d46:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005d48:	e71e      	b.n	8005b88 <_vfiprintf_r+0x48>
 8005d4a:	ab03      	add	r3, sp, #12
 8005d4c:	9300      	str	r3, [sp, #0]
 8005d4e:	462a      	mov	r2, r5
 8005d50:	4b05      	ldr	r3, [pc, #20]	@ (8005d68 <_vfiprintf_r+0x228>)
 8005d52:	a904      	add	r1, sp, #16
 8005d54:	4630      	mov	r0, r6
 8005d56:	f000 f879 	bl	8005e4c <_printf_i>
 8005d5a:	e7e4      	b.n	8005d26 <_vfiprintf_r+0x1e6>
 8005d5c:	080065dc 	.word	0x080065dc
 8005d60:	080065e6 	.word	0x080065e6
 8005d64:	00000000 	.word	0x00000000
 8005d68:	08005b1b 	.word	0x08005b1b
 8005d6c:	080065e2 	.word	0x080065e2

08005d70 <_printf_common>:
 8005d70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d74:	4616      	mov	r6, r2
 8005d76:	4698      	mov	r8, r3
 8005d78:	688a      	ldr	r2, [r1, #8]
 8005d7a:	690b      	ldr	r3, [r1, #16]
 8005d7c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005d80:	4293      	cmp	r3, r2
 8005d82:	bfb8      	it	lt
 8005d84:	4613      	movlt	r3, r2
 8005d86:	6033      	str	r3, [r6, #0]
 8005d88:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005d8c:	4607      	mov	r7, r0
 8005d8e:	460c      	mov	r4, r1
 8005d90:	b10a      	cbz	r2, 8005d96 <_printf_common+0x26>
 8005d92:	3301      	adds	r3, #1
 8005d94:	6033      	str	r3, [r6, #0]
 8005d96:	6823      	ldr	r3, [r4, #0]
 8005d98:	0699      	lsls	r1, r3, #26
 8005d9a:	bf42      	ittt	mi
 8005d9c:	6833      	ldrmi	r3, [r6, #0]
 8005d9e:	3302      	addmi	r3, #2
 8005da0:	6033      	strmi	r3, [r6, #0]
 8005da2:	6825      	ldr	r5, [r4, #0]
 8005da4:	f015 0506 	ands.w	r5, r5, #6
 8005da8:	d106      	bne.n	8005db8 <_printf_common+0x48>
 8005daa:	f104 0a19 	add.w	sl, r4, #25
 8005dae:	68e3      	ldr	r3, [r4, #12]
 8005db0:	6832      	ldr	r2, [r6, #0]
 8005db2:	1a9b      	subs	r3, r3, r2
 8005db4:	42ab      	cmp	r3, r5
 8005db6:	dc26      	bgt.n	8005e06 <_printf_common+0x96>
 8005db8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005dbc:	6822      	ldr	r2, [r4, #0]
 8005dbe:	3b00      	subs	r3, #0
 8005dc0:	bf18      	it	ne
 8005dc2:	2301      	movne	r3, #1
 8005dc4:	0692      	lsls	r2, r2, #26
 8005dc6:	d42b      	bmi.n	8005e20 <_printf_common+0xb0>
 8005dc8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005dcc:	4641      	mov	r1, r8
 8005dce:	4638      	mov	r0, r7
 8005dd0:	47c8      	blx	r9
 8005dd2:	3001      	adds	r0, #1
 8005dd4:	d01e      	beq.n	8005e14 <_printf_common+0xa4>
 8005dd6:	6823      	ldr	r3, [r4, #0]
 8005dd8:	6922      	ldr	r2, [r4, #16]
 8005dda:	f003 0306 	and.w	r3, r3, #6
 8005dde:	2b04      	cmp	r3, #4
 8005de0:	bf02      	ittt	eq
 8005de2:	68e5      	ldreq	r5, [r4, #12]
 8005de4:	6833      	ldreq	r3, [r6, #0]
 8005de6:	1aed      	subeq	r5, r5, r3
 8005de8:	68a3      	ldr	r3, [r4, #8]
 8005dea:	bf0c      	ite	eq
 8005dec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005df0:	2500      	movne	r5, #0
 8005df2:	4293      	cmp	r3, r2
 8005df4:	bfc4      	itt	gt
 8005df6:	1a9b      	subgt	r3, r3, r2
 8005df8:	18ed      	addgt	r5, r5, r3
 8005dfa:	2600      	movs	r6, #0
 8005dfc:	341a      	adds	r4, #26
 8005dfe:	42b5      	cmp	r5, r6
 8005e00:	d11a      	bne.n	8005e38 <_printf_common+0xc8>
 8005e02:	2000      	movs	r0, #0
 8005e04:	e008      	b.n	8005e18 <_printf_common+0xa8>
 8005e06:	2301      	movs	r3, #1
 8005e08:	4652      	mov	r2, sl
 8005e0a:	4641      	mov	r1, r8
 8005e0c:	4638      	mov	r0, r7
 8005e0e:	47c8      	blx	r9
 8005e10:	3001      	adds	r0, #1
 8005e12:	d103      	bne.n	8005e1c <_printf_common+0xac>
 8005e14:	f04f 30ff 	mov.w	r0, #4294967295
 8005e18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e1c:	3501      	adds	r5, #1
 8005e1e:	e7c6      	b.n	8005dae <_printf_common+0x3e>
 8005e20:	18e1      	adds	r1, r4, r3
 8005e22:	1c5a      	adds	r2, r3, #1
 8005e24:	2030      	movs	r0, #48	@ 0x30
 8005e26:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005e2a:	4422      	add	r2, r4
 8005e2c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005e30:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005e34:	3302      	adds	r3, #2
 8005e36:	e7c7      	b.n	8005dc8 <_printf_common+0x58>
 8005e38:	2301      	movs	r3, #1
 8005e3a:	4622      	mov	r2, r4
 8005e3c:	4641      	mov	r1, r8
 8005e3e:	4638      	mov	r0, r7
 8005e40:	47c8      	blx	r9
 8005e42:	3001      	adds	r0, #1
 8005e44:	d0e6      	beq.n	8005e14 <_printf_common+0xa4>
 8005e46:	3601      	adds	r6, #1
 8005e48:	e7d9      	b.n	8005dfe <_printf_common+0x8e>
	...

08005e4c <_printf_i>:
 8005e4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005e50:	7e0f      	ldrb	r7, [r1, #24]
 8005e52:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005e54:	2f78      	cmp	r7, #120	@ 0x78
 8005e56:	4691      	mov	r9, r2
 8005e58:	4680      	mov	r8, r0
 8005e5a:	460c      	mov	r4, r1
 8005e5c:	469a      	mov	sl, r3
 8005e5e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005e62:	d807      	bhi.n	8005e74 <_printf_i+0x28>
 8005e64:	2f62      	cmp	r7, #98	@ 0x62
 8005e66:	d80a      	bhi.n	8005e7e <_printf_i+0x32>
 8005e68:	2f00      	cmp	r7, #0
 8005e6a:	f000 80d1 	beq.w	8006010 <_printf_i+0x1c4>
 8005e6e:	2f58      	cmp	r7, #88	@ 0x58
 8005e70:	f000 80b8 	beq.w	8005fe4 <_printf_i+0x198>
 8005e74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e78:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005e7c:	e03a      	b.n	8005ef4 <_printf_i+0xa8>
 8005e7e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005e82:	2b15      	cmp	r3, #21
 8005e84:	d8f6      	bhi.n	8005e74 <_printf_i+0x28>
 8005e86:	a101      	add	r1, pc, #4	@ (adr r1, 8005e8c <_printf_i+0x40>)
 8005e88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005e8c:	08005ee5 	.word	0x08005ee5
 8005e90:	08005ef9 	.word	0x08005ef9
 8005e94:	08005e75 	.word	0x08005e75
 8005e98:	08005e75 	.word	0x08005e75
 8005e9c:	08005e75 	.word	0x08005e75
 8005ea0:	08005e75 	.word	0x08005e75
 8005ea4:	08005ef9 	.word	0x08005ef9
 8005ea8:	08005e75 	.word	0x08005e75
 8005eac:	08005e75 	.word	0x08005e75
 8005eb0:	08005e75 	.word	0x08005e75
 8005eb4:	08005e75 	.word	0x08005e75
 8005eb8:	08005ff7 	.word	0x08005ff7
 8005ebc:	08005f23 	.word	0x08005f23
 8005ec0:	08005fb1 	.word	0x08005fb1
 8005ec4:	08005e75 	.word	0x08005e75
 8005ec8:	08005e75 	.word	0x08005e75
 8005ecc:	08006019 	.word	0x08006019
 8005ed0:	08005e75 	.word	0x08005e75
 8005ed4:	08005f23 	.word	0x08005f23
 8005ed8:	08005e75 	.word	0x08005e75
 8005edc:	08005e75 	.word	0x08005e75
 8005ee0:	08005fb9 	.word	0x08005fb9
 8005ee4:	6833      	ldr	r3, [r6, #0]
 8005ee6:	1d1a      	adds	r2, r3, #4
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	6032      	str	r2, [r6, #0]
 8005eec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ef0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	e09c      	b.n	8006032 <_printf_i+0x1e6>
 8005ef8:	6833      	ldr	r3, [r6, #0]
 8005efa:	6820      	ldr	r0, [r4, #0]
 8005efc:	1d19      	adds	r1, r3, #4
 8005efe:	6031      	str	r1, [r6, #0]
 8005f00:	0606      	lsls	r6, r0, #24
 8005f02:	d501      	bpl.n	8005f08 <_printf_i+0xbc>
 8005f04:	681d      	ldr	r5, [r3, #0]
 8005f06:	e003      	b.n	8005f10 <_printf_i+0xc4>
 8005f08:	0645      	lsls	r5, r0, #25
 8005f0a:	d5fb      	bpl.n	8005f04 <_printf_i+0xb8>
 8005f0c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005f10:	2d00      	cmp	r5, #0
 8005f12:	da03      	bge.n	8005f1c <_printf_i+0xd0>
 8005f14:	232d      	movs	r3, #45	@ 0x2d
 8005f16:	426d      	negs	r5, r5
 8005f18:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f1c:	4858      	ldr	r0, [pc, #352]	@ (8006080 <_printf_i+0x234>)
 8005f1e:	230a      	movs	r3, #10
 8005f20:	e011      	b.n	8005f46 <_printf_i+0xfa>
 8005f22:	6821      	ldr	r1, [r4, #0]
 8005f24:	6833      	ldr	r3, [r6, #0]
 8005f26:	0608      	lsls	r0, r1, #24
 8005f28:	f853 5b04 	ldr.w	r5, [r3], #4
 8005f2c:	d402      	bmi.n	8005f34 <_printf_i+0xe8>
 8005f2e:	0649      	lsls	r1, r1, #25
 8005f30:	bf48      	it	mi
 8005f32:	b2ad      	uxthmi	r5, r5
 8005f34:	2f6f      	cmp	r7, #111	@ 0x6f
 8005f36:	4852      	ldr	r0, [pc, #328]	@ (8006080 <_printf_i+0x234>)
 8005f38:	6033      	str	r3, [r6, #0]
 8005f3a:	bf14      	ite	ne
 8005f3c:	230a      	movne	r3, #10
 8005f3e:	2308      	moveq	r3, #8
 8005f40:	2100      	movs	r1, #0
 8005f42:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005f46:	6866      	ldr	r6, [r4, #4]
 8005f48:	60a6      	str	r6, [r4, #8]
 8005f4a:	2e00      	cmp	r6, #0
 8005f4c:	db05      	blt.n	8005f5a <_printf_i+0x10e>
 8005f4e:	6821      	ldr	r1, [r4, #0]
 8005f50:	432e      	orrs	r6, r5
 8005f52:	f021 0104 	bic.w	r1, r1, #4
 8005f56:	6021      	str	r1, [r4, #0]
 8005f58:	d04b      	beq.n	8005ff2 <_printf_i+0x1a6>
 8005f5a:	4616      	mov	r6, r2
 8005f5c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005f60:	fb03 5711 	mls	r7, r3, r1, r5
 8005f64:	5dc7      	ldrb	r7, [r0, r7]
 8005f66:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005f6a:	462f      	mov	r7, r5
 8005f6c:	42bb      	cmp	r3, r7
 8005f6e:	460d      	mov	r5, r1
 8005f70:	d9f4      	bls.n	8005f5c <_printf_i+0x110>
 8005f72:	2b08      	cmp	r3, #8
 8005f74:	d10b      	bne.n	8005f8e <_printf_i+0x142>
 8005f76:	6823      	ldr	r3, [r4, #0]
 8005f78:	07df      	lsls	r7, r3, #31
 8005f7a:	d508      	bpl.n	8005f8e <_printf_i+0x142>
 8005f7c:	6923      	ldr	r3, [r4, #16]
 8005f7e:	6861      	ldr	r1, [r4, #4]
 8005f80:	4299      	cmp	r1, r3
 8005f82:	bfde      	ittt	le
 8005f84:	2330      	movle	r3, #48	@ 0x30
 8005f86:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005f8a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005f8e:	1b92      	subs	r2, r2, r6
 8005f90:	6122      	str	r2, [r4, #16]
 8005f92:	f8cd a000 	str.w	sl, [sp]
 8005f96:	464b      	mov	r3, r9
 8005f98:	aa03      	add	r2, sp, #12
 8005f9a:	4621      	mov	r1, r4
 8005f9c:	4640      	mov	r0, r8
 8005f9e:	f7ff fee7 	bl	8005d70 <_printf_common>
 8005fa2:	3001      	adds	r0, #1
 8005fa4:	d14a      	bne.n	800603c <_printf_i+0x1f0>
 8005fa6:	f04f 30ff 	mov.w	r0, #4294967295
 8005faa:	b004      	add	sp, #16
 8005fac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fb0:	6823      	ldr	r3, [r4, #0]
 8005fb2:	f043 0320 	orr.w	r3, r3, #32
 8005fb6:	6023      	str	r3, [r4, #0]
 8005fb8:	4832      	ldr	r0, [pc, #200]	@ (8006084 <_printf_i+0x238>)
 8005fba:	2778      	movs	r7, #120	@ 0x78
 8005fbc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005fc0:	6823      	ldr	r3, [r4, #0]
 8005fc2:	6831      	ldr	r1, [r6, #0]
 8005fc4:	061f      	lsls	r7, r3, #24
 8005fc6:	f851 5b04 	ldr.w	r5, [r1], #4
 8005fca:	d402      	bmi.n	8005fd2 <_printf_i+0x186>
 8005fcc:	065f      	lsls	r7, r3, #25
 8005fce:	bf48      	it	mi
 8005fd0:	b2ad      	uxthmi	r5, r5
 8005fd2:	6031      	str	r1, [r6, #0]
 8005fd4:	07d9      	lsls	r1, r3, #31
 8005fd6:	bf44      	itt	mi
 8005fd8:	f043 0320 	orrmi.w	r3, r3, #32
 8005fdc:	6023      	strmi	r3, [r4, #0]
 8005fde:	b11d      	cbz	r5, 8005fe8 <_printf_i+0x19c>
 8005fe0:	2310      	movs	r3, #16
 8005fe2:	e7ad      	b.n	8005f40 <_printf_i+0xf4>
 8005fe4:	4826      	ldr	r0, [pc, #152]	@ (8006080 <_printf_i+0x234>)
 8005fe6:	e7e9      	b.n	8005fbc <_printf_i+0x170>
 8005fe8:	6823      	ldr	r3, [r4, #0]
 8005fea:	f023 0320 	bic.w	r3, r3, #32
 8005fee:	6023      	str	r3, [r4, #0]
 8005ff0:	e7f6      	b.n	8005fe0 <_printf_i+0x194>
 8005ff2:	4616      	mov	r6, r2
 8005ff4:	e7bd      	b.n	8005f72 <_printf_i+0x126>
 8005ff6:	6833      	ldr	r3, [r6, #0]
 8005ff8:	6825      	ldr	r5, [r4, #0]
 8005ffa:	6961      	ldr	r1, [r4, #20]
 8005ffc:	1d18      	adds	r0, r3, #4
 8005ffe:	6030      	str	r0, [r6, #0]
 8006000:	062e      	lsls	r6, r5, #24
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	d501      	bpl.n	800600a <_printf_i+0x1be>
 8006006:	6019      	str	r1, [r3, #0]
 8006008:	e002      	b.n	8006010 <_printf_i+0x1c4>
 800600a:	0668      	lsls	r0, r5, #25
 800600c:	d5fb      	bpl.n	8006006 <_printf_i+0x1ba>
 800600e:	8019      	strh	r1, [r3, #0]
 8006010:	2300      	movs	r3, #0
 8006012:	6123      	str	r3, [r4, #16]
 8006014:	4616      	mov	r6, r2
 8006016:	e7bc      	b.n	8005f92 <_printf_i+0x146>
 8006018:	6833      	ldr	r3, [r6, #0]
 800601a:	1d1a      	adds	r2, r3, #4
 800601c:	6032      	str	r2, [r6, #0]
 800601e:	681e      	ldr	r6, [r3, #0]
 8006020:	6862      	ldr	r2, [r4, #4]
 8006022:	2100      	movs	r1, #0
 8006024:	4630      	mov	r0, r6
 8006026:	f7fa f8fb 	bl	8000220 <memchr>
 800602a:	b108      	cbz	r0, 8006030 <_printf_i+0x1e4>
 800602c:	1b80      	subs	r0, r0, r6
 800602e:	6060      	str	r0, [r4, #4]
 8006030:	6863      	ldr	r3, [r4, #4]
 8006032:	6123      	str	r3, [r4, #16]
 8006034:	2300      	movs	r3, #0
 8006036:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800603a:	e7aa      	b.n	8005f92 <_printf_i+0x146>
 800603c:	6923      	ldr	r3, [r4, #16]
 800603e:	4632      	mov	r2, r6
 8006040:	4649      	mov	r1, r9
 8006042:	4640      	mov	r0, r8
 8006044:	47d0      	blx	sl
 8006046:	3001      	adds	r0, #1
 8006048:	d0ad      	beq.n	8005fa6 <_printf_i+0x15a>
 800604a:	6823      	ldr	r3, [r4, #0]
 800604c:	079b      	lsls	r3, r3, #30
 800604e:	d413      	bmi.n	8006078 <_printf_i+0x22c>
 8006050:	68e0      	ldr	r0, [r4, #12]
 8006052:	9b03      	ldr	r3, [sp, #12]
 8006054:	4298      	cmp	r0, r3
 8006056:	bfb8      	it	lt
 8006058:	4618      	movlt	r0, r3
 800605a:	e7a6      	b.n	8005faa <_printf_i+0x15e>
 800605c:	2301      	movs	r3, #1
 800605e:	4632      	mov	r2, r6
 8006060:	4649      	mov	r1, r9
 8006062:	4640      	mov	r0, r8
 8006064:	47d0      	blx	sl
 8006066:	3001      	adds	r0, #1
 8006068:	d09d      	beq.n	8005fa6 <_printf_i+0x15a>
 800606a:	3501      	adds	r5, #1
 800606c:	68e3      	ldr	r3, [r4, #12]
 800606e:	9903      	ldr	r1, [sp, #12]
 8006070:	1a5b      	subs	r3, r3, r1
 8006072:	42ab      	cmp	r3, r5
 8006074:	dcf2      	bgt.n	800605c <_printf_i+0x210>
 8006076:	e7eb      	b.n	8006050 <_printf_i+0x204>
 8006078:	2500      	movs	r5, #0
 800607a:	f104 0619 	add.w	r6, r4, #25
 800607e:	e7f5      	b.n	800606c <_printf_i+0x220>
 8006080:	080065ed 	.word	0x080065ed
 8006084:	080065fe 	.word	0x080065fe

08006088 <__sflush_r>:
 8006088:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800608c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006090:	0716      	lsls	r6, r2, #28
 8006092:	4605      	mov	r5, r0
 8006094:	460c      	mov	r4, r1
 8006096:	d454      	bmi.n	8006142 <__sflush_r+0xba>
 8006098:	684b      	ldr	r3, [r1, #4]
 800609a:	2b00      	cmp	r3, #0
 800609c:	dc02      	bgt.n	80060a4 <__sflush_r+0x1c>
 800609e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	dd48      	ble.n	8006136 <__sflush_r+0xae>
 80060a4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80060a6:	2e00      	cmp	r6, #0
 80060a8:	d045      	beq.n	8006136 <__sflush_r+0xae>
 80060aa:	2300      	movs	r3, #0
 80060ac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80060b0:	682f      	ldr	r7, [r5, #0]
 80060b2:	6a21      	ldr	r1, [r4, #32]
 80060b4:	602b      	str	r3, [r5, #0]
 80060b6:	d030      	beq.n	800611a <__sflush_r+0x92>
 80060b8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80060ba:	89a3      	ldrh	r3, [r4, #12]
 80060bc:	0759      	lsls	r1, r3, #29
 80060be:	d505      	bpl.n	80060cc <__sflush_r+0x44>
 80060c0:	6863      	ldr	r3, [r4, #4]
 80060c2:	1ad2      	subs	r2, r2, r3
 80060c4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80060c6:	b10b      	cbz	r3, 80060cc <__sflush_r+0x44>
 80060c8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80060ca:	1ad2      	subs	r2, r2, r3
 80060cc:	2300      	movs	r3, #0
 80060ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80060d0:	6a21      	ldr	r1, [r4, #32]
 80060d2:	4628      	mov	r0, r5
 80060d4:	47b0      	blx	r6
 80060d6:	1c43      	adds	r3, r0, #1
 80060d8:	89a3      	ldrh	r3, [r4, #12]
 80060da:	d106      	bne.n	80060ea <__sflush_r+0x62>
 80060dc:	6829      	ldr	r1, [r5, #0]
 80060de:	291d      	cmp	r1, #29
 80060e0:	d82b      	bhi.n	800613a <__sflush_r+0xb2>
 80060e2:	4a2a      	ldr	r2, [pc, #168]	@ (800618c <__sflush_r+0x104>)
 80060e4:	40ca      	lsrs	r2, r1
 80060e6:	07d6      	lsls	r6, r2, #31
 80060e8:	d527      	bpl.n	800613a <__sflush_r+0xb2>
 80060ea:	2200      	movs	r2, #0
 80060ec:	6062      	str	r2, [r4, #4]
 80060ee:	04d9      	lsls	r1, r3, #19
 80060f0:	6922      	ldr	r2, [r4, #16]
 80060f2:	6022      	str	r2, [r4, #0]
 80060f4:	d504      	bpl.n	8006100 <__sflush_r+0x78>
 80060f6:	1c42      	adds	r2, r0, #1
 80060f8:	d101      	bne.n	80060fe <__sflush_r+0x76>
 80060fa:	682b      	ldr	r3, [r5, #0]
 80060fc:	b903      	cbnz	r3, 8006100 <__sflush_r+0x78>
 80060fe:	6560      	str	r0, [r4, #84]	@ 0x54
 8006100:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006102:	602f      	str	r7, [r5, #0]
 8006104:	b1b9      	cbz	r1, 8006136 <__sflush_r+0xae>
 8006106:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800610a:	4299      	cmp	r1, r3
 800610c:	d002      	beq.n	8006114 <__sflush_r+0x8c>
 800610e:	4628      	mov	r0, r5
 8006110:	f7ff fbf4 	bl	80058fc <_free_r>
 8006114:	2300      	movs	r3, #0
 8006116:	6363      	str	r3, [r4, #52]	@ 0x34
 8006118:	e00d      	b.n	8006136 <__sflush_r+0xae>
 800611a:	2301      	movs	r3, #1
 800611c:	4628      	mov	r0, r5
 800611e:	47b0      	blx	r6
 8006120:	4602      	mov	r2, r0
 8006122:	1c50      	adds	r0, r2, #1
 8006124:	d1c9      	bne.n	80060ba <__sflush_r+0x32>
 8006126:	682b      	ldr	r3, [r5, #0]
 8006128:	2b00      	cmp	r3, #0
 800612a:	d0c6      	beq.n	80060ba <__sflush_r+0x32>
 800612c:	2b1d      	cmp	r3, #29
 800612e:	d001      	beq.n	8006134 <__sflush_r+0xac>
 8006130:	2b16      	cmp	r3, #22
 8006132:	d11e      	bne.n	8006172 <__sflush_r+0xea>
 8006134:	602f      	str	r7, [r5, #0]
 8006136:	2000      	movs	r0, #0
 8006138:	e022      	b.n	8006180 <__sflush_r+0xf8>
 800613a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800613e:	b21b      	sxth	r3, r3
 8006140:	e01b      	b.n	800617a <__sflush_r+0xf2>
 8006142:	690f      	ldr	r7, [r1, #16]
 8006144:	2f00      	cmp	r7, #0
 8006146:	d0f6      	beq.n	8006136 <__sflush_r+0xae>
 8006148:	0793      	lsls	r3, r2, #30
 800614a:	680e      	ldr	r6, [r1, #0]
 800614c:	bf08      	it	eq
 800614e:	694b      	ldreq	r3, [r1, #20]
 8006150:	600f      	str	r7, [r1, #0]
 8006152:	bf18      	it	ne
 8006154:	2300      	movne	r3, #0
 8006156:	eba6 0807 	sub.w	r8, r6, r7
 800615a:	608b      	str	r3, [r1, #8]
 800615c:	f1b8 0f00 	cmp.w	r8, #0
 8006160:	dde9      	ble.n	8006136 <__sflush_r+0xae>
 8006162:	6a21      	ldr	r1, [r4, #32]
 8006164:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006166:	4643      	mov	r3, r8
 8006168:	463a      	mov	r2, r7
 800616a:	4628      	mov	r0, r5
 800616c:	47b0      	blx	r6
 800616e:	2800      	cmp	r0, #0
 8006170:	dc08      	bgt.n	8006184 <__sflush_r+0xfc>
 8006172:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006176:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800617a:	81a3      	strh	r3, [r4, #12]
 800617c:	f04f 30ff 	mov.w	r0, #4294967295
 8006180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006184:	4407      	add	r7, r0
 8006186:	eba8 0800 	sub.w	r8, r8, r0
 800618a:	e7e7      	b.n	800615c <__sflush_r+0xd4>
 800618c:	20400001 	.word	0x20400001

08006190 <_fflush_r>:
 8006190:	b538      	push	{r3, r4, r5, lr}
 8006192:	690b      	ldr	r3, [r1, #16]
 8006194:	4605      	mov	r5, r0
 8006196:	460c      	mov	r4, r1
 8006198:	b913      	cbnz	r3, 80061a0 <_fflush_r+0x10>
 800619a:	2500      	movs	r5, #0
 800619c:	4628      	mov	r0, r5
 800619e:	bd38      	pop	{r3, r4, r5, pc}
 80061a0:	b118      	cbz	r0, 80061aa <_fflush_r+0x1a>
 80061a2:	6a03      	ldr	r3, [r0, #32]
 80061a4:	b90b      	cbnz	r3, 80061aa <_fflush_r+0x1a>
 80061a6:	f7ff f9a1 	bl	80054ec <__sinit>
 80061aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d0f3      	beq.n	800619a <_fflush_r+0xa>
 80061b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80061b4:	07d0      	lsls	r0, r2, #31
 80061b6:	d404      	bmi.n	80061c2 <_fflush_r+0x32>
 80061b8:	0599      	lsls	r1, r3, #22
 80061ba:	d402      	bmi.n	80061c2 <_fflush_r+0x32>
 80061bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80061be:	f7ff fb8c 	bl	80058da <__retarget_lock_acquire_recursive>
 80061c2:	4628      	mov	r0, r5
 80061c4:	4621      	mov	r1, r4
 80061c6:	f7ff ff5f 	bl	8006088 <__sflush_r>
 80061ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80061cc:	07da      	lsls	r2, r3, #31
 80061ce:	4605      	mov	r5, r0
 80061d0:	d4e4      	bmi.n	800619c <_fflush_r+0xc>
 80061d2:	89a3      	ldrh	r3, [r4, #12]
 80061d4:	059b      	lsls	r3, r3, #22
 80061d6:	d4e1      	bmi.n	800619c <_fflush_r+0xc>
 80061d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80061da:	f7ff fb7f 	bl	80058dc <__retarget_lock_release_recursive>
 80061de:	e7dd      	b.n	800619c <_fflush_r+0xc>

080061e0 <__swhatbuf_r>:
 80061e0:	b570      	push	{r4, r5, r6, lr}
 80061e2:	460c      	mov	r4, r1
 80061e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061e8:	2900      	cmp	r1, #0
 80061ea:	b096      	sub	sp, #88	@ 0x58
 80061ec:	4615      	mov	r5, r2
 80061ee:	461e      	mov	r6, r3
 80061f0:	da0d      	bge.n	800620e <__swhatbuf_r+0x2e>
 80061f2:	89a3      	ldrh	r3, [r4, #12]
 80061f4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80061f8:	f04f 0100 	mov.w	r1, #0
 80061fc:	bf14      	ite	ne
 80061fe:	2340      	movne	r3, #64	@ 0x40
 8006200:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006204:	2000      	movs	r0, #0
 8006206:	6031      	str	r1, [r6, #0]
 8006208:	602b      	str	r3, [r5, #0]
 800620a:	b016      	add	sp, #88	@ 0x58
 800620c:	bd70      	pop	{r4, r5, r6, pc}
 800620e:	466a      	mov	r2, sp
 8006210:	f000 f848 	bl	80062a4 <_fstat_r>
 8006214:	2800      	cmp	r0, #0
 8006216:	dbec      	blt.n	80061f2 <__swhatbuf_r+0x12>
 8006218:	9901      	ldr	r1, [sp, #4]
 800621a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800621e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8006222:	4259      	negs	r1, r3
 8006224:	4159      	adcs	r1, r3
 8006226:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800622a:	e7eb      	b.n	8006204 <__swhatbuf_r+0x24>

0800622c <__smakebuf_r>:
 800622c:	898b      	ldrh	r3, [r1, #12]
 800622e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006230:	079d      	lsls	r5, r3, #30
 8006232:	4606      	mov	r6, r0
 8006234:	460c      	mov	r4, r1
 8006236:	d507      	bpl.n	8006248 <__smakebuf_r+0x1c>
 8006238:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800623c:	6023      	str	r3, [r4, #0]
 800623e:	6123      	str	r3, [r4, #16]
 8006240:	2301      	movs	r3, #1
 8006242:	6163      	str	r3, [r4, #20]
 8006244:	b003      	add	sp, #12
 8006246:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006248:	ab01      	add	r3, sp, #4
 800624a:	466a      	mov	r2, sp
 800624c:	f7ff ffc8 	bl	80061e0 <__swhatbuf_r>
 8006250:	9f00      	ldr	r7, [sp, #0]
 8006252:	4605      	mov	r5, r0
 8006254:	4639      	mov	r1, r7
 8006256:	4630      	mov	r0, r6
 8006258:	f7ff fbbc 	bl	80059d4 <_malloc_r>
 800625c:	b948      	cbnz	r0, 8006272 <__smakebuf_r+0x46>
 800625e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006262:	059a      	lsls	r2, r3, #22
 8006264:	d4ee      	bmi.n	8006244 <__smakebuf_r+0x18>
 8006266:	f023 0303 	bic.w	r3, r3, #3
 800626a:	f043 0302 	orr.w	r3, r3, #2
 800626e:	81a3      	strh	r3, [r4, #12]
 8006270:	e7e2      	b.n	8006238 <__smakebuf_r+0xc>
 8006272:	89a3      	ldrh	r3, [r4, #12]
 8006274:	6020      	str	r0, [r4, #0]
 8006276:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800627a:	81a3      	strh	r3, [r4, #12]
 800627c:	9b01      	ldr	r3, [sp, #4]
 800627e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006282:	b15b      	cbz	r3, 800629c <__smakebuf_r+0x70>
 8006284:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006288:	4630      	mov	r0, r6
 800628a:	f000 f81d 	bl	80062c8 <_isatty_r>
 800628e:	b128      	cbz	r0, 800629c <__smakebuf_r+0x70>
 8006290:	89a3      	ldrh	r3, [r4, #12]
 8006292:	f023 0303 	bic.w	r3, r3, #3
 8006296:	f043 0301 	orr.w	r3, r3, #1
 800629a:	81a3      	strh	r3, [r4, #12]
 800629c:	89a3      	ldrh	r3, [r4, #12]
 800629e:	431d      	orrs	r5, r3
 80062a0:	81a5      	strh	r5, [r4, #12]
 80062a2:	e7cf      	b.n	8006244 <__smakebuf_r+0x18>

080062a4 <_fstat_r>:
 80062a4:	b538      	push	{r3, r4, r5, lr}
 80062a6:	4d07      	ldr	r5, [pc, #28]	@ (80062c4 <_fstat_r+0x20>)
 80062a8:	2300      	movs	r3, #0
 80062aa:	4604      	mov	r4, r0
 80062ac:	4608      	mov	r0, r1
 80062ae:	4611      	mov	r1, r2
 80062b0:	602b      	str	r3, [r5, #0]
 80062b2:	f7fa fbe2 	bl	8000a7a <_fstat>
 80062b6:	1c43      	adds	r3, r0, #1
 80062b8:	d102      	bne.n	80062c0 <_fstat_r+0x1c>
 80062ba:	682b      	ldr	r3, [r5, #0]
 80062bc:	b103      	cbz	r3, 80062c0 <_fstat_r+0x1c>
 80062be:	6023      	str	r3, [r4, #0]
 80062c0:	bd38      	pop	{r3, r4, r5, pc}
 80062c2:	bf00      	nop
 80062c4:	2000543c 	.word	0x2000543c

080062c8 <_isatty_r>:
 80062c8:	b538      	push	{r3, r4, r5, lr}
 80062ca:	4d06      	ldr	r5, [pc, #24]	@ (80062e4 <_isatty_r+0x1c>)
 80062cc:	2300      	movs	r3, #0
 80062ce:	4604      	mov	r4, r0
 80062d0:	4608      	mov	r0, r1
 80062d2:	602b      	str	r3, [r5, #0]
 80062d4:	f7fa fbe1 	bl	8000a9a <_isatty>
 80062d8:	1c43      	adds	r3, r0, #1
 80062da:	d102      	bne.n	80062e2 <_isatty_r+0x1a>
 80062dc:	682b      	ldr	r3, [r5, #0]
 80062de:	b103      	cbz	r3, 80062e2 <_isatty_r+0x1a>
 80062e0:	6023      	str	r3, [r4, #0]
 80062e2:	bd38      	pop	{r3, r4, r5, pc}
 80062e4:	2000543c 	.word	0x2000543c

080062e8 <_sbrk_r>:
 80062e8:	b538      	push	{r3, r4, r5, lr}
 80062ea:	4d06      	ldr	r5, [pc, #24]	@ (8006304 <_sbrk_r+0x1c>)
 80062ec:	2300      	movs	r3, #0
 80062ee:	4604      	mov	r4, r0
 80062f0:	4608      	mov	r0, r1
 80062f2:	602b      	str	r3, [r5, #0]
 80062f4:	f7fa fbea 	bl	8000acc <_sbrk>
 80062f8:	1c43      	adds	r3, r0, #1
 80062fa:	d102      	bne.n	8006302 <_sbrk_r+0x1a>
 80062fc:	682b      	ldr	r3, [r5, #0]
 80062fe:	b103      	cbz	r3, 8006302 <_sbrk_r+0x1a>
 8006300:	6023      	str	r3, [r4, #0]
 8006302:	bd38      	pop	{r3, r4, r5, pc}
 8006304:	2000543c 	.word	0x2000543c

08006308 <_init>:
 8006308:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800630a:	bf00      	nop
 800630c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800630e:	bc08      	pop	{r3}
 8006310:	469e      	mov	lr, r3
 8006312:	4770      	bx	lr

08006314 <_fini>:
 8006314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006316:	bf00      	nop
 8006318:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800631a:	bc08      	pop	{r3}
 800631c:	469e      	mov	lr, r3
 800631e:	4770      	bx	lr
