

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl8/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:8 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
183c9781a2853cb79f2942d6c5929a5a  /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/SimilarityScore/gpgpu_ptx_sim__SimilarityScore
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=MarsLib.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/SimilarityScore/gpgpu_ptx_sim__SimilarityScore
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/Mars/sample_apps/SimilarityScore/gpgpu_ptx_sim__SimilarityScore "
Parsing file _cuobjdump_complete_output_GZ7sGY
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsScan.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: MarsScan.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsSort.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: MarsSort.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MarsLib.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: MarsLib.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii : hostFun 0x0x4091e6, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9map_countPvS_iiPiS0_S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9map_countPvS_iiPiS0_S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9map_countPvS_iiPiS0_S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z9map_countPvS_iiPiS0_S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z9map_countPvS_iiPiS0_S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z9map_countPvS_iiPiS0_S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z9map_countPvS_iiPiS0_S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z14EmitInterCountiiPiS_S_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z14EmitInterCountiiPiS_S_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z14EmitInterCountiiPiS_S_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z14EmitInterCountiiPiS_S_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z14EmitInterCountiiPiS_S_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z12reduce_countPvS_iiP4int4PiS2_S2_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf13__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x58 to 0x60
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf14__Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i" from 0x60 to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z6GetValPvP4int4ii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6GetValPvP4int4ii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6GetValPvP4int4ii" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6GetValPvP4int4ii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6GetValPvP4int4ii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z6GetKeyPvP4int4ii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z6GetKeyPvP4int4ii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z6GetKeyPvP4int4ii" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z6GetKeyPvP4int4ii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z6GetKeyPvP4int4ii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9EmitCountiiPiS_S_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9EmitCountiiPiS_S_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9EmitCountiiPiS_S_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z9EmitCountiiPiS_S_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z9EmitCountiiPiS_S_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_" from 0x50 to 0x58
GPGPU-Sim PTX: instruction assembly for function '_Z9map_countPvS_iiPiS0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9map_countPvS_iiPiS0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z9map_countPvS_iiPiS0_S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9map_countPvS_iiPiS0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9map_countPvS_iiPiS0_S0_'.
GPGPU-Sim PTX: allocating shared region for "sbuf" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c8 (_1.ptx:158) @%p1 bra $Lt_1_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x320 (_1.ptx:208) and.b32 %r11, %r3, 3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2f8 (_1.ptx:201) @%p2 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:202) bra.uni $Lt_1_5122;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x300 (_1.ptx:202) bra.uni $Lt_1_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x320 (_1.ptx:208) and.b32 %r11, %r3, 3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:211) @%p3 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (_1.ptx:246) mov.u32 %r18, %tid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x400 (_1.ptx:243) @%p4 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (_1.ptx:246) mov.u32 %r18, %tid.x;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x678 (_1.ptx:336) @%p5 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x698 (_1.ptx:344) mov.s32 %r56, 4;
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mapPvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding dominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'...
GPGPU-Sim PTX: reconvergence points for _Z12reduce_countPvS_iiP4int4PiS2_S2_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12reduce_countPvS_iiP4int4PiS2_S2_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12reduce_countPvS_iiP4int4PiS2_S2_'.
GPGPU-Sim PTX: instruction assembly for function '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'...
GPGPU-Sim PTX: reconvergence points for _Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reducePvS_iiPiS0_S0_P4int2P4int4PcS5_S4_S0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z14EmitInterCountiiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14EmitInterCountiiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14EmitInterCountiiPiS_S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14EmitInterCountiiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14EmitInterCountiiPiS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x988 (_1.ptx:482) @%p1 bra $Lt_5_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (_1.ptx:499) mov.u32 %r23, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9e8 (_1.ptx:497) @%p2 bra $Lt_5_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f0 (_1.ptx:499) mov.u32 %r23, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa00 (_1.ptx:501) @%p3 bra $Lt_5_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa68 (_1.ptx:519) add.s32 %r14, %r2, %r14;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa60 (_1.ptx:516) @%p4 bra $Lt_5_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa68 (_1.ptx:519) add.s32 %r14, %r2, %r14;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xae0 (_1.ptx:538) @%p5 bra $Lt_5_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb00 (_1.ptx:545) st.v4.s32 [%rd43+0], {%r31,%r2,%r32,%r4};
GPGPU-Sim PTX: ... end of reconvergence points for _Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16EmitIntermediatePvS_iiPiS0_S0_P4int2PcS3_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z6GetValPvP4int4ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding dominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6GetValPvP4int4ii'...
GPGPU-Sim PTX: reconvergence points for _Z6GetValPvP4int4ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6GetValPvP4int4ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6GetValPvP4int4ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z6GetKeyPvP4int4ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding dominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6GetKeyPvP4int4ii'...
GPGPU-Sim PTX: reconvergence points for _Z6GetKeyPvP4int4ii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z6GetKeyPvP4int4ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6GetKeyPvP4int4ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z9EmitCountiiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9EmitCountiiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z9EmitCountiiPiS_S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9EmitCountiiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9EmitCountiiPiS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xee0 (_1.ptx:716) @%p1 bra $Lt_9_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf48 (_1.ptx:733) mov.u32 %r23, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf40 (_1.ptx:731) @%p2 bra $Lt_9_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf48 (_1.ptx:733) mov.u32 %r23, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xf58 (_1.ptx:735) @%p3 bra $Lt_9_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:752) ld.v2.s32 {%r28,%r29}, [%rd24+0];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xfb8 (_1.ptx:750) @%p4 bra $Lt_9_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc0 (_1.ptx:752) ld.v2.s32 {%r28,%r29}, [%rd24+0];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_1.ptx:763) @%p5 bra $Lt_9_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a0 (_1.ptx:786) ld.s32 %r45, [%rd40+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4EmitPcS_iiPiS0_S0_P4int2S_S_P4int4S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11MapperCountPcS_P4int4PiS2_S2_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1190 (_1.ptx:838) @%p1 bra $Lt_10_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1198 (_1.ptx:839) bra.uni $LBB7__Z11MapperCountPcS_P4int4PiS2_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x11f8 (_1.ptx:853) @%p3 bra $LBB7__Z11MapperCountPcS_P4int4PiS2_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1298 (_1.ptx:879) @%p4 bra $Lt_10_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (_1.ptx:882) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11MapperCountPcS_P4int4PiS2_S2_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11MapperCountPcS_P4int4PiS2_S2_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'...
GPGPU-Sim PTX: reconvergence points for _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1310 (_1.ptx:921) @%p1 bra $Lt_11_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1318 (_1.ptx:922) bra.uni $LBB19__Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1408 (_1.ptx:958) @%p3 bra $LBB19__Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1518 (_1.ptx:999) @%p4 bra $Lt_11_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1670 (_1.ptx:1049) and.b32 %r40, %r32, 3;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1648 (_1.ptx:1042) @%p5 bra $Lt_11_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1650 (_1.ptx:1043) bra.uni $Lt_11_8962;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1650 (_1.ptx:1043) bra.uni $Lt_11_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1670 (_1.ptx:1049) and.b32 %r40, %r32, 3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1688 (_1.ptx:1052) @%p6 bra $Lt_11_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1758 (_1.ptx:1087) sqrt.rn.f32 %f26, %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1750 (_1.ptx:1084) @%p7 bra $Lt_11_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1758 (_1.ptx:1087) sqrt.rn.f32 %f26, %f1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1918 (_1.ptx:1154) @%p8 bra $Lt_11_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1938 (_1.ptx:1162) mov.s32 %r75, 4;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1978 (_1.ptx:1172) @%p9 bra $Lt_11_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1980 (_1.ptx:1175) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'...
GPGPU-Sim PTX: reconvergence points for _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a60 (_1.ptx:1249) @%p1 bra $Lt_13_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b18 (_1.ptx:1277) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a68 (_1.ptx:1250) bra.uni $LBB4__Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b18 (_1.ptx:1277) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_4.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_a22c0c"
Running: cat _ptx_a22c0c | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_9hU49y
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_9hU49y --output-file  /dev/null 2> _ptx_a22c0cinfo"
GPGPU-Sim PTX: Kernel '_Z7ReducerPcS_P4int4P4int2PiS4_S4_S_S_S1_S3_S4_iii' : regs=12, lmem=0, smem=0, cmem=140
GPGPU-Sim PTX: Kernel '_Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii' : regs=2, lmem=0, smem=0, cmem=100
GPGPU-Sim PTX: Kernel '_Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii' : regs=42, lmem=0, smem=0, cmem=152
GPGPU-Sim PTX: Kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' : regs=10, lmem=0, smem=0, cmem=92
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_a22c0c _ptx2_9hU49y _ptx_a22c0cinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReducerCountPcS_P4int4P4int2PiS4_S4_iii : hostFun 0x0x408f12, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6MapperPcS_P4int4PiS2_S2_P4int2S_S_S1_S2_iii : hostFun 0x0x408cd8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11MapperCountPcS_P4int4PiS2_S2_iii : hostFun 0x0x408a33, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=MarsSort.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z20writeBoundary_kerneliiPiS_S_ : hostFun 0x0x405d57, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z7comparePKviS0_i" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z7comparePKviS0_i" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z7comparePKviS0_i" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z7comparePKviS0_i" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z7comparePKviS0_i" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15getCompareValuePv4int4S0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15getCompareValuePv4int4S0_" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z15getCompareValuePv4int4S0_" from 0xc to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z15getCompareValuePv4int4S0_" from 0x1c to 0x2c
GPGPU-Sim PTX: instruction assembly for function '_Z7comparePKviS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7comparePKviS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z7comparePKviS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b70 (_2.ptx:77) @!%p1 bra $Lt_0_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1b80 (_2.ptx:80) bra.uni $LBB6__Z7comparePKviS0_i;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b90 (_2.ptx:83) @!%p2 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1ba0 (_2.ptx:86) bra.uni $LBB6__Z7comparePKviS0_i;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb0 (_2.ptx:91) mov.s32 %r2, %r1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7comparePKviS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7comparePKviS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z15getCompareValuePv4int4S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15getCompareValuePv4int4S0_'...
GPGPU-Sim PTX: reconvergence points for _Z15getCompareValuePv4int4S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c40 (_2.ptx:120) @%p2 bra $Lt_1_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c50 (_2.ptx:122) @%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c60 (_2.ptx:124) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1c80 (_2.ptx:130) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d20 (_2.ptx:162) mov.s32 %r16, %r12;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1cd8 (_2.ptx:144) @!%p4 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1ce8 (_2.ptx:147) bra.uni $LDWendi__Z7comparePKviS0_i_181_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1cf8 (_2.ptx:150) @!%p5 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1d08 (_2.ptx:153) bra.uni $LDWendi__Z7comparePKviS0_i_181_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d18 (_2.ptx:159) mov.s32 %r12, %r15;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15getCompareValuePv4int4S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15getCompareValuePv4int4S0_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45740_37_non_const_shared48" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z21partBitonicSortKernelPviP4int4jii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding dominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21partBitonicSortKernelPviP4int4jii'...
GPGPU-Sim PTX: reconvergence points for _Z21partBitonicSortKernelPviP4int4jii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1e08 (_2.ptx:211) @%p1 bra $Lt_2_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_2.ptx:399) ld.shared.v4.s32 {%r69,%r70,%r71,%r72}, [%rd4+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1e50 (_2.ptx:223) @%p2 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ea0 (_2.ptx:234) @%p4 bra $Lt_2_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1eb0 (_2.ptx:236) @%p5 bra $Lt_2_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1ec0 (_2.ptx:238) bra.uni $Lt_2_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1ee0 (_2.ptx:244) bra.uni $Lt_2_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f88 (_2.ptx:277) and.b32 %r40, %r6, 256;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f40 (_2.ptx:259) @!%p6 bra $Lt_2_21250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1f50 (_2.ptx:262) bra.uni $LDWendi__Z7comparePKviS0_i_182_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1f60 (_2.ptx:265) @!%p7 bra $Lt_2_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1f70 (_2.ptx:268) bra.uni $LDWendi__Z7comparePKviS0_i_182_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f80 (_2.ptx:274) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1fa0 (_2.ptx:280) @%p8 bra $Lt_2_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1fb8 (_2.ptx:283) @%p9 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1fd0 (_2.ptx:286) bra.uni $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1fe8 (_2.ptx:291) @%p10 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2000 (_2.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2020 (_2.ptx:303) @%p11 bra $Lt_2_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2028 (_2.ptx:304) bra.uni $Lt_2_18434;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2028 (_2.ptx:304) bra.uni $Lt_2_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_2.ptx:399) ld.shared.v4.s32 {%r69,%r70,%r71,%r72}, [%rd4+0];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2070 (_2.ptx:317) @%p12 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x20c0 (_2.ptx:328) @%p14 bra $Lt_2_25602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x20d0 (_2.ptx:330) @%p15 bra $Lt_2_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x20e0 (_2.ptx:332) bra.uni $Lt_2_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2100 (_2.ptx:338) bra.uni $Lt_2_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (_2.ptx:371) and.b32 %r64, %r6, 256;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2160 (_2.ptx:353) @!%p16 bra $Lt_2_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2170 (_2.ptx:356) bra.uni $LDWendi__Z7comparePKviS0_i_182_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2180 (_2.ptx:359) @!%p17 bra $Lt_2_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2190 (_2.ptx:362) bra.uni $LDWendi__Z7comparePKviS0_i_182_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a0 (_2.ptx:368) mov.s32 %r36, %r39;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x21c0 (_2.ptx:374) @%p18 bra $Lt_2_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x21d8 (_2.ptx:377) @%p19 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x21f0 (_2.ptx:380) bra.uni $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2208 (_2.ptx:385) @%p20 bra $Lt_2_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2220 (_2.ptx:392) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x2240 (_2.ptx:397) @%p21 bra $Lt_2_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (_2.ptx:399) ld.shared.v4.s32 {%r69,%r70,%r71,%r72}, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z21partBitonicSortKernelPviP4int4jii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21partBitonicSortKernelPviP4int4jii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45823_37_non_const_shared4176" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z21unitBitonicSortKernelPviP4int4ji'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding dominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding postdominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21unitBitonicSortKernelPviP4int4ji'...
GPGPU-Sim PTX: reconvergence points for _Z21unitBitonicSortKernelPviP4int4ji...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2320 (_2.ptx:446) @%p1 bra $Lt_3_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (_2.ptx:660) ld.shared.v4.s32 {%r75,%r76,%r77,%r78}, [%rd4+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2350 (_2.ptx:455) @%p2 bra $Lt_3_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2568 (_2.ptx:548) shl.b32 %r17, %r17, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2390 (_2.ptx:465) @%p3 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x23e0 (_2.ptx:476) @%p5 bra $Lt_3_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x23f0 (_2.ptx:478) @%p6 bra $Lt_3_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2400 (_2.ptx:480) bra.uni $Lt_3_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2420 (_2.ptx:486) bra.uni $Lt_3_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c8 (_2.ptx:519) and.b32 %r41, %r17, %r6;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2480 (_2.ptx:501) @!%p7 bra $Lt_3_24066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2490 (_2.ptx:504) bra.uni $LDWendi__Z7comparePKviS0_i_183_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x24a0 (_2.ptx:507) @!%p8 bra $Lt_3_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x24b0 (_2.ptx:510) bra.uni $LDWendi__Z7comparePKviS0_i_183_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c0 (_2.ptx:516) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x24e0 (_2.ptx:522) @%p9 bra $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x24f8 (_2.ptx:525) @%p10 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2510 (_2.ptx:528) bra.uni $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2528 (_2.ptx:533) @%p11 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2540 (_2.ptx:540) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2560 (_2.ptx:545) @%p12 bra $Lt_3_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2568 (_2.ptx:548) shl.b32 %r17, %r17, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2580 (_2.ptx:551) @%p13 bra $Lt_3_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2588 (_2.ptx:552) bra.uni $Lt_3_20482;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2588 (_2.ptx:552) bra.uni $Lt_3_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (_2.ptx:660) ld.shared.v4.s32 {%r75,%r76,%r77,%r78}, [%rd4+0];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x25b8 (_2.ptx:562) @%p14 bra $Lt_3_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d0 (_2.ptx:655) shl.b32 %r47, %r47, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x25f8 (_2.ptx:572) @%p15 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2648 (_2.ptx:583) @%p17 bra $Lt_3_29442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2658 (_2.ptx:585) @%p18 bra $Lt_3_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2668 (_2.ptx:587) bra.uni $Lt_3_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2688 (_2.ptx:593) bra.uni $Lt_3_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2730 (_2.ptx:626) and.b32 %r69, %r47, %r6;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x26e8 (_2.ptx:608) @!%p19 bra $Lt_3_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x26f8 (_2.ptx:611) bra.uni $LDWendi__Z7comparePKviS0_i_183_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x2708 (_2.ptx:614) @!%p20 bra $Lt_3_30722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x2718 (_2.ptx:617) bra.uni $LDWendi__Z7comparePKviS0_i_183_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2728 (_2.ptx:623) mov.s32 %r37, %r40;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2748 (_2.ptx:629) @%p21 bra $Lt_3_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x2760 (_2.ptx:632) @%p22 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x2778 (_2.ptx:635) bra.uni $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x2790 (_2.ptx:640) @%p23 bra $Lt_3_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_2.ptx:647) bar.sync 0;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x27c8 (_2.ptx:652) @%p24 bra $Lt_3_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d0 (_2.ptx:655) shl.b32 %r47, %r47, 1;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x27e8 (_2.ptx:658) @%p25 bra $Lt_3_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f0 (_2.ptx:660) ld.shared.v4.s32 {%r75,%r76,%r77,%r78}, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z21unitBitonicSortKernelPviP4int4ji
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21unitBitonicSortKernelPviP4int4ji'.
GPGPU-Sim PTX: instruction assembly for function '_Z13bitonicKernelPviP4int4jii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding dominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13bitonicKernelPviP4int4jii'...
GPGPU-Sim PTX: reconvergence points for _Z13bitonicKernelPviP4int4jii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2868 (_2.ptx:693) @%p1 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2910 (_2.ptx:716) @%p4 bra $Lt_4_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2928 (_2.ptx:720) @%p5 bra $Lt_4_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2938 (_2.ptx:722) @%p6 bra $Lt_4_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2948 (_2.ptx:724) bra.uni $Lt_4_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2968 (_2.ptx:730) bra.uni $Lt_4_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (_2.ptx:763) mov.u32 %r33, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x29c8 (_2.ptx:745) @!%p7 bra $Lt_4_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x29d8 (_2.ptx:748) bra.uni $LDWendi__Z7comparePKviS0_i_184_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x29e8 (_2.ptx:751) @!%p8 bra $Lt_4_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x29f8 (_2.ptx:754) bra.uni $LDWendi__Z7comparePKviS0_i_184_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a08 (_2.ptx:760) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2a20 (_2.ptx:765) @%p9 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2a38 (_2.ptx:768) bra.uni $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2a50 (_2.ptx:773) @%p10 bra $Lt_4_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2a60 (_2.ptx:775) @%p11 bra $Lt_4_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2a70 (_2.ptx:777) bra.uni $Lt_4_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2a90 (_2.ptx:783) bra.uni $Lt_4_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (_2.ptx:816) mov.u32 %r37, -1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2af0 (_2.ptx:798) @!%p12 bra $Lt_4_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2b00 (_2.ptx:801) bra.uni $LDWendi__Z7comparePKviS0_i_184_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2b10 (_2.ptx:804) @!%p13 bra $Lt_4_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2b20 (_2.ptx:807) bra.uni $LDWendi__Z7comparePKviS0_i_184_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b30 (_2.ptx:813) mov.s32 %r29, %r32;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2b48 (_2.ptx:818) @%p14 bra $Lt_4_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b60 (_2.ptx:825) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13bitonicKernelPviP4int4jii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13bitonicKernelPviP4int4jii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45960_37_non_const_bs_cmpbuf8352" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'...
GPGPU-Sim PTX: reconvergence points for _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2bc0 (_2.ptx:854) @%p1 bra $Lt_5_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c00 (_2.ptx:867) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2be8 (_2.ptx:860) bra.uni $Lt_5_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c00 (_2.ptx:867) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2c50 (_2.ptx:880) @%p2 bra $Lt_5_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd8 (_2.ptx:1032) mul.lo.s32 %r12, %r12, 2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2c68 (_2.ptx:884) @%p3 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2cb0 (_2.ptx:893) @%p4 bra $Lt_5_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2d00 (_2.ptx:904) @%p6 bra $Lt_5_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d10 (_2.ptx:906) @%p7 bra $Lt_5_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2d20 (_2.ptx:908) bra.uni $Lt_5_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2d40 (_2.ptx:914) bra.uni $Lt_5_19202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (_2.ptx:947) mov.u32 %r36, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2da0 (_2.ptx:929) @!%p8 bra $Lt_5_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2db0 (_2.ptx:932) bra.uni $LDWendi__Z7comparePKviS0_i_185_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2dc0 (_2.ptx:935) @!%p9 bra $Lt_5_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2dd0 (_2.ptx:938) bra.uni $LDWendi__Z7comparePKviS0_i_185_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (_2.ptx:944) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2df8 (_2.ptx:949) @%p10 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2e20 (_2.ptx:954) bra.uni $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2e70 (_2.ptx:966) @%p11 bra $Lt_5_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2e80 (_2.ptx:968) @%p12 bra $Lt_5_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2e90 (_2.ptx:970) bra.uni $Lt_5_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2eb0 (_2.ptx:976) bra.uni $Lt_5_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f58 (_2.ptx:1009) mov.u32 %r52, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2f10 (_2.ptx:991) @!%p13 bra $Lt_5_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x2f20 (_2.ptx:994) bra.uni $LDWendi__Z7comparePKviS0_i_185_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x2f30 (_2.ptx:997) @!%p14 bra $Lt_5_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2f40 (_2.ptx:1000) bra.uni $LDWendi__Z7comparePKviS0_i_185_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (_2.ptx:1006) mov.s32 %r32, %r35;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2f68 (_2.ptx:1011) @%p15 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (_2.ptx:1020) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x2fd0 (_2.ptx:1029) @%p16 bra $Lt_5_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2fd8 (_2.ptx:1032) mul.lo.s32 %r12, %r12, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x2ff0 (_2.ptx:1035) @%p17 bra $Lt_5_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ff8 (_2.ptx:1036) mov.s32 %r65, 256;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x3010 (_2.ptx:1039) @%p18 bra $Lt_5_24834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3050 (_2.ptx:1050) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_46035_40_non_const_bs_shared12496" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46032_30_non_const_bs_pStart" from 0x1000 to 0x1004 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46033_30_non_const_bs_pEnd" from 0x1004 to 0x1008 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_46034_30_non_const_bs_numElement" from 0x1008 to 0x100c (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding dominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding postdominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'...
GPGPU-Sim PTX: reconvergence points for _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3090 (_2.ptx:1080) @%p1 bra $Lt_6_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (_2.ptx:1316) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3098 (_2.ptx:1081) bra.uni $LBB44__Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (_2.ptx:1316) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x30d8 (_2.ptx:1091) @%p2 bra $Lt_6_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3148 (_2.ptx:1110) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3180 (_2.ptx:1117) @%p3 bra $Lt_6_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31e0 (_2.ptx:1134) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x31c8 (_2.ptx:1127) bra.uni $Lt_6_18690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31e0 (_2.ptx:1134) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3230 (_2.ptx:1147) @%p4 bra $Lt_6_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35b8 (_2.ptx:1299) mul.lo.s32 %r27, %r27, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3248 (_2.ptx:1151) @%p5 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3290 (_2.ptx:1160) @%p6 bra $Lt_6_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x32e0 (_2.ptx:1171) @%p8 bra $Lt_6_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x32f0 (_2.ptx:1173) @%p9 bra $Lt_6_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3300 (_2.ptx:1175) bra.uni $Lt_6_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3320 (_2.ptx:1181) bra.uni $Lt_6_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c8 (_2.ptx:1214) mov.u32 %r51, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3380 (_2.ptx:1196) @!%p10 bra $Lt_6_22786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3390 (_2.ptx:1199) bra.uni $LDWendi__Z7comparePKviS0_i_186_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x33a0 (_2.ptx:1202) @!%p11 bra $Lt_6_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x33b0 (_2.ptx:1205) bra.uni $LDWendi__Z7comparePKviS0_i_186_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33c0 (_2.ptx:1211) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x33d8 (_2.ptx:1216) @%p12 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x3400 (_2.ptx:1221) bra.uni $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x3450 (_2.ptx:1233) @%p13 bra $Lt_6_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x3460 (_2.ptx:1235) @%p14 bra $Lt_6_25090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x3470 (_2.ptx:1237) bra.uni $Lt_6_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x3490 (_2.ptx:1243) bra.uni $Lt_6_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (_2.ptx:1276) mov.u32 %r67, 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x34f0 (_2.ptx:1258) @!%p15 bra $Lt_6_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x3500 (_2.ptx:1261) bra.uni $LDWendi__Z7comparePKviS0_i_186_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x3510 (_2.ptx:1264) @!%p16 bra $Lt_6_25858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x3520 (_2.ptx:1267) bra.uni $LDWendi__Z7comparePKviS0_i_186_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3530 (_2.ptx:1273) mov.s32 %r47, %r50;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x3548 (_2.ptx:1278) @%p17 bra $Lt_6_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_2.ptx:1287) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x35b0 (_2.ptx:1296) @%p18 bra $Lt_6_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35b8 (_2.ptx:1299) mul.lo.s32 %r27, %r27, 2;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x35d0 (_2.ptx:1302) @%p19 bra $Lt_6_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35d8 (_2.ptx:1303) ld.shared.s32 %r80, [__cuda_local_var_46034_30_non_const_bs_numElement];
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x35e8 (_2.ptx:1305) @%p20 bra $LBB44__Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (_2.ptx:1316) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17initialize_kernelP4int4iiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17initialize_kernelP4int4iiS_'...
GPGPU-Sim PTX: reconvergence points for _Z17initialize_kernelP4int4iiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x36b8 (_2.ptx:1348) @%p1 bra $Lt_7_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3708 (_2.ptx:1361) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17initialize_kernelP4int4iiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17initialize_kernelP4int4iiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z19getIntYArray_kernelP4int2iiPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19getIntYArray_kernelP4int2iiPi'...
GPGPU-Sim PTX: reconvergence points for _Z19getIntYArray_kernelP4int2iiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3798 (_2.ptx:1393) @%p1 bra $Lt_8_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37e8 (_2.ptx:1406) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19getIntYArray_kernelP4int2iiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19getIntYArray_kernelP4int2iiPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z17getXYArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17getXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17getXYArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3878 (_2.ptx:1438) @%p1 bra $Lt_9_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38c8 (_2.ptx:1452) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17getXYArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17getXYArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17getZWArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17getZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17getZWArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3958 (_2.ptx:1484) @%p1 bra $Lt_10_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39a8 (_2.ptx:1498) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17getZWArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17getZWArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17setXYArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17setXYArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17setXYArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3a38 (_2.ptx:1530) @%p1 bra $Lt_11_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a90 (_2.ptx:1545) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17setXYArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17setXYArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17setZWArray_kernelP4int4iiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17setZWArray_kernelP4int4iiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z17setZWArray_kernelP4int4iiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3b20 (_2.ptx:1577) @%p1 bra $Lt_12_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b80 (_2.ptx:1594) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17setZWArray_kernelP4int4iiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17setZWArray_kernelP4int4iiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z17copyChunks_kernelPviP4int2iPiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17copyChunks_kernelPviP4int2iPiS_'...
GPGPU-Sim PTX: reconvergence points for _Z17copyChunks_kernelPviP4int2iPiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3c10 (_2.ptx:1628) @%p1 bra $Lt_13_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d08 (_2.ptx:1667) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3c70 (_2.ptx:1642) @%p2 bra $Lt_13_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d00 (_2.ptx:1664) st.global.v2.s32 [%rd4+0], {%r19,%r18};
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3cf8 (_2.ptx:1662) @%p3 bra $Lt_13_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d00 (_2.ptx:1664) st.global.v2.s32 [%rd4+0], {%r19,%r18};
GPGPU-Sim PTX: ... end of reconvergence points for _Z17copyChunks_kernelPviP4int2iPiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17copyChunks_kernelPviP4int2iPiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z23getChunkBoundary_kernelPviP4int4iPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding dominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23getChunkBoundary_kernelPviP4int4iPi'...
GPGPU-Sim PTX: reconvergence points for _Z23getChunkBoundary_kernelPviP4int4iPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3d98 (_2.ptx:1701) @%p1 bra $Lt_14_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f60 (_2.ptx:1780) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3db8 (_2.ptx:1705) @%p2 bra $Lt_14_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_2.ptx:1774) ld.param.u64 %rd10, [__cudaparm__Z23getChunkBoundary_kernelPviP4int4iPi_d_startArray];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3dc8 (_2.ptx:1707) bra.uni $Lt_14_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_2.ptx:1774) ld.param.u64 %rd10, [__cudaparm__Z23getChunkBoundary_kernelPviP4int4iPi_d_startArray];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e40 (_2.ptx:1726) @%p4 bra $Lt_14_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3e50 (_2.ptx:1728) @%p5 bra $Lt_14_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3e60 (_2.ptx:1730) bra.uni $Lt_14_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3e80 (_2.ptx:1736) bra.uni $Lt_14_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_2.ptx:1769) mov.s32 %r32, 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3ee0 (_2.ptx:1751) @!%p6 bra $Lt_14_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3ef0 (_2.ptx:1754) bra.uni $LDWendi__Z7comparePKviS0_i_194_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3f00 (_2.ptx:1757) @!%p7 bra $Lt_14_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3f10 (_2.ptx:1760) bra.uni $LDWendi__Z7comparePKviS0_i_194_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f20 (_2.ptx:1766) mov.s32 %r28, %r31;
GPGPU-Sim PTX: ... end of reconvergence points for _Z23getChunkBoundary_kernelPviP4int4iPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23getChunkBoundary_kernelPviP4int4iPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z22setBoundaryInt2_kernelPiiiiP4int2'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding dominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding postdominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22setBoundaryInt2_kernelPiiiiP4int2'...
GPGPU-Sim PTX: reconvergence points for _Z22setBoundaryInt2_kernelPiiiiP4int2...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3ff0 (_2.ptx:1813) @%p1 bra $Lt_15_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4070 (_2.ptx:1836) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4028 (_2.ptx:1820) @%p2 bra $Lt_15_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4048 (_2.ptx:1829) ld.param.u64 %rd5, [__cudaparm__Z22setBoundaryInt2_kernelPiiiiP4int2_d_boundaryRange];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4038 (_2.ptx:1823) bra.uni $Lt_15_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4048 (_2.ptx:1829) ld.param.u64 %rd5, [__cudaparm__Z22setBoundaryInt2_kernelPiiiiP4int2_d_boundaryRange];
GPGPU-Sim PTX: ... end of reconvergence points for _Z22setBoundaryInt2_kernelPiiiiP4int2
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22setBoundaryInt2_kernelPiiiiP4int2'.
GPGPU-Sim PTX: instruction assembly for function '_Z20writeBoundary_kerneliiPiS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20writeBoundary_kerneliiPiS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z20writeBoundary_kerneliiPiS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4100 (_2.ptx:1869) @%p1 bra $Lt_16_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4188 (_2.ptx:1890) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4140 (_2.ptx:1877) @%p2 bra $Lt_16_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4188 (_2.ptx:1890) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z20writeBoundary_kerneliiPiS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20writeBoundary_kerneliiPiS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_3.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_FpHfe3"
Running: cat _ptx_FpHfe3 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_cFiYgz
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_cFiYgz --output-file  /dev/null 2> _ptx_FpHfe3info"
GPGPU-Sim PTX: Kernel '_Z20writeBoundary_kerneliiPiS_S_' : regs=8, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z22setBoundaryInt2_kernelPiiiiP4int2' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z23getChunkBoundary_kernelPviP4int4iPi' : regs=8, lmem=0, smem=0, cmem=76
GPGPU-Sim PTX: Kernel '_Z17copyChunks_kernelPviP4int2iPiS_' : regs=12, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z17setZWArray_kernelP4int4iiP4int2' : regs=8, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17setXYArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17getZWArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17getXYArray_kernelP4int4iiP4int2' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z19getIntYArray_kernelP4int2iiPi' : regs=8, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z17initialize_kernelP4int4iiS_' : regs=10, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_' : regs=23, lmem=0, smem=4108, cmem=84
GPGPU-Sim PTX: Kernel '_Z29bitonicSortSingleBlock_kernelPviP4int4iS1_' : regs=23, lmem=0, smem=4096, cmem=76
GPGPU-Sim PTX: Kernel '_Z13bitonicKernelPviP4int4jii' : regs=18, lmem=0, smem=0, cmem=72
GPGPU-Sim PTX: Kernel '_Z21unitBitonicSortKernelPviP4int4ji' : regs=21, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: Kernel '_Z21partBitonicSortKernelPviP4int4jii' : regs=19, lmem=0, smem=4096, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_FpHfe3 _ptx2_cFiYgz _ptx_FpHfe3info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22setBoundaryInt2_kernelPiiiiP4int2 : hostFun 0x0x405c35, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z23getChunkBoundary_kernelPviP4int4iPi : hostFun 0x0x405b12, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17copyChunks_kernelPviP4int2iPiS_ : hostFun 0x0x4059e3, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17setZWArray_kernelP4int4iiP4int2 : hostFun 0x0x4058a0, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17setXYArray_kernelP4int4iiP4int2 : hostFun 0x0x4057b1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17getZWArray_kernelP4int4iiP4int2 : hostFun 0x0x4056c2, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17getXYArray_kernelP4int4iiP4int2 : hostFun 0x0x4055d3, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z19getIntYArray_kernelP4int2iiPi : hostFun 0x0x4054e4, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17initialize_kernelP4int4iiS_ : hostFun 0x0x4053eb, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z32bitonicSortMultipleBlocks_kernelPviP4int4PiiiS1_ : hostFun 0x0x4052d1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z29bitonicSortSingleBlock_kernelPviP4int4iS1_ : hostFun 0x0x40515f, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z13bitonicKernelPviP4int4jii : hostFun 0x0x405032, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z21unitBitonicSortKernelPviP4int4ji : hostFun 0x0x404ee5, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z21partBitonicSortKernelPviP4int4jii : hostFun 0x0x404db8, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=MarsScan.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb0ELb1EEvPiPKiS0_iii : hostFun 0x0x402ffb, fat_cubin_handle = 3
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z8buildSumPi" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z8buildSumPi" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16scanRootToLeavesPij" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16scanRootToLeavesPij" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12prescanBlockILb1EEvPiiS0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12prescanBlockILb1EEvPiiS0_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12prescanBlockILb1EEvPiiS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16clearLastElementILb1EEvPiS0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16clearLastElementILb1EEvPiS0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16clearLastElementILb1EEvPiS0_i" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x20 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x20 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x28 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x30 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x14 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x18 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x1c to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x20 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12prescanBlockILb0EEvPiiS0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12prescanBlockILb0EEvPiiS0_" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12prescanBlockILb0EEvPiiS0_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16clearLastElementILb0EEvPiS0_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16clearLastElementILb0EEvPiS0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16clearLastElementILb0EEvPiS0_i" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Z8buildSumPi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8buildSumPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8buildSumPi'...
GPGPU-Sim PTX: reconvergence points for _Z8buildSumPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x41c0 (_3.ptx:85) @%p1 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d0 (_3.ptx:128) mov.s32 %r21, %r5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x41e8 (_3.ptx:92) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4298 (_3.ptx:117) mul.lo.u32 %r5, %r5, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x42b8 (_3.ptx:122) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42c0 (_3.ptx:123) bra.uni $Lt_0_2050;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x42c0 (_3.ptx:123) bra.uni $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d0 (_3.ptx:128) mov.s32 %r21, %r5;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8buildSumPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8buildSumPi'.
GPGPU-Sim PTX: instruction assembly for function '_Z16scanRootToLeavesPij'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding dominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding postdominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16scanRootToLeavesPij'...
GPGPU-Sim PTX: reconvergence points for _Z16scanRootToLeavesPij...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4320 (_3.ptx:148) @%p1 bra $Lt_1_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4428 (_3.ptx:192) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4350 (_3.ptx:158) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4410 (_3.ptx:187) mul.lo.s32 %r6, %r6, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4420 (_3.ptx:189) @%p3 bra $Lt_1_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4428 (_3.ptx:192) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16scanRootToLeavesPij
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16scanRootToLeavesPij'.
GPGPU-Sim PTX: instruction assembly for function '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22loadSharedChunkFromMemILb0EEvPiPKiiiRiS3_S3_S3_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12prescanBlockILb1EEvPiiS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12prescanBlockILb1EEvPiiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12prescanBlockILb1EEvPiiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4658 (_3.ptx:291) @%p1 bra $Lt_3_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4770 (_3.ptx:335) mov.u32 %r23, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4680 (_3.ptx:298) @%p2 bra $Lt_3_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4730 (_3.ptx:323) mul.lo.u32 %r7, %r7, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4750 (_3.ptx:328) @%p3 bra $Lt_3_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4758 (_3.ptx:329) bra.uni $Lt_3_6146;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4758 (_3.ptx:329) bra.uni $Lt_3_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4770 (_3.ptx:335) mov.u32 %r23, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4788 (_3.ptx:338) @%p4 bra $Lt_3_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4820 (_3.ptx:361) mov.s32 %r34, %r7;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4838 (_3.ptx:364) @%p6 bra $Lt_3_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4938 (_3.ptx:407) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4860 (_3.ptx:373) @%p7 bra $Lt_3_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4920 (_3.ptx:402) mul.lo.s32 %r36, %r36, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4930 (_3.ptx:404) @%p8 bra $Lt_3_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4938 (_3.ptx:407) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12prescanBlockILb1EEvPiiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12prescanBlockILb1EEvPiiS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16clearLastElementILb1EEvPiS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16clearLastElementILb1EEvPiS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16clearLastElementILb1EEvPiS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4988 (_3.ptx:427) @%p1 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a08 (_3.ptx:447) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16clearLastElementILb1EEvPiS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16clearLastElementILb1EEvPiS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21storeSharedChunkToMemILb0EEvPiPKiiiiiiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding dominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding postdominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'...
GPGPU-Sim PTX: reconvergence points for _Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4cb8 (_3.ptx:562) @%p1 bra $Lt_6_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cf8 (_3.ptx:573) ld.s32 %r23, [%rd16+0];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4ce8 (_3.ptx:569) bra.uni $Lt_6_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cf8 (_3.ptx:573) ld.s32 %r23, [%rd16+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22loadSharedChunkFromMemILb1EEvPiPKiiiRiS3_S3_S3_S3_S3_'.
GPGPU-Sim PTX: instruction assembly for function '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4e10 (_3.ptx:620) @%p1 bra $Lt_7_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e60 (_3.ptx:633) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21storeSharedChunkToMemILb1EEvPiPKiiiiiiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12prescanBlockILb0EEvPiiS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12prescanBlockILb0EEvPiiS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12prescanBlockILb0EEvPiiS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4e98 (_3.ptx:651) @%p1 bra $Lt_8_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fb0 (_3.ptx:695) mov.u32 %r21, %ntid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4ec0 (_3.ptx:658) @%p2 bra $Lt_8_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f70 (_3.ptx:683) mul.lo.u32 %r5, %r5, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4f90 (_3.ptx:688) @%p3 bra $Lt_8_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f98 (_3.ptx:689) bra.uni $Lt_8_6658;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4f98 (_3.ptx:689) bra.uni $Lt_8_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fb0 (_3.ptx:695) mov.u32 %r21, %ntid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4fc8 (_3.ptx:698) @%p4 bra $Lt_8_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5018 (_3.ptx:711) mov.s32 %r28, %r5;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5030 (_3.ptx:714) @%p5 bra $Lt_8_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5130 (_3.ptx:757) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5058 (_3.ptx:723) @%p6 bra $Lt_8_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5118 (_3.ptx:752) mul.lo.s32 %r30, %r30, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5128 (_3.ptx:754) @%p7 bra $Lt_8_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5130 (_3.ptx:757) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12prescanBlockILb0EEvPiiS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12prescanBlockILb0EEvPiiS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z16clearLastElementILb0EEvPiS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16clearLastElementILb0EEvPiS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16clearLastElementILb0EEvPiS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5160 (_3.ptx:773) @%p1 bra $Lt_9_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x51b8 (_3.ptx:787) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16clearLastElementILb0EEvPiS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16clearLastElementILb0EEvPiS0_i'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_45881_33_non_const_uni" from 0x0 to 0x4 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z10uniformAddPiS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10uniformAddPiS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z10uniformAddPiS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x51d8 (_3.ptx:807) @%p1 bra $Lt_10_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5228 (_3.ptx:820) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10uniformAddPiS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10uniformAddPiS_iii'.
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb1ELb0EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5328 (_3.ptx:873) @%p1 bra $Lt_11_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5358 (_3.ptx:881) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5348 (_3.ptx:877) bra.uni $Lt_11_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5358 (_3.ptx:881) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5450 (_3.ptx:915) @%p2 bra $Lt_11_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5558 (_3.ptx:957) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5470 (_3.ptx:921) @%p3 bra $Lt_11_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5520 (_3.ptx:946) mul.lo.u32 %r21, %r21, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5540 (_3.ptx:951) @%p4 bra $Lt_11_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5548 (_3.ptx:952) bra.uni $Lt_11_10498;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5548 (_3.ptx:952) bra.uni $Lt_11_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5558 (_3.ptx:957) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5568 (_3.ptx:959) @%p5 bra $Lt_11_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5610 (_3.ptx:984) mov.s32 %r48, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5628 (_3.ptx:987) @%p7 bra $Lt_11_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5728 (_3.ptx:1030) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5650 (_3.ptx:996) @%p8 bra $Lt_11_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5710 (_3.ptx:1025) mul.lo.s32 %r50, %r50, 2;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5720 (_3.ptx:1027) @%p9 bra $Lt_11_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5728 (_3.ptx:1030) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb1ELb0EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb1ELb0EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb1ELb1EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5790 (_3.ptx:1063) @%p1 bra $Lt_12_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57c0 (_3.ptx:1071) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x57b0 (_3.ptx:1067) bra.uni $Lt_12_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57c0 (_3.ptx:1071) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5850 (_3.ptx:1090) @!%p2 bra $Lt_12_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5890 (_3.ptx:1101) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5880 (_3.ptx:1097) bra.uni $Lt_12_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5890 (_3.ptx:1101) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x58e0 (_3.ptx:1112) @%p3 bra $Lt_12_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59e8 (_3.ptx:1154) mov.u32 %r38, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5900 (_3.ptx:1118) @%p4 bra $Lt_12_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59b0 (_3.ptx:1143) mul.lo.u32 %r22, %r22, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x59d0 (_3.ptx:1148) @%p5 bra $Lt_12_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59d8 (_3.ptx:1149) bra.uni $Lt_12_11010;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x59d8 (_3.ptx:1149) bra.uni $Lt_12_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x59e8 (_3.ptx:1154) mov.u32 %r38, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x59f8 (_3.ptx:1156) @%p6 bra $Lt_12_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5aa0 (_3.ptx:1181) mov.s32 %r49, %r22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5ab8 (_3.ptx:1184) @%p8 bra $Lt_12_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_3.ptx:1227) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x5ae0 (_3.ptx:1193) @%p9 bra $Lt_12_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ba0 (_3.ptx:1222) mul.lo.s32 %r51, %r51, 2;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5bb0 (_3.ptx:1224) @%p10 bra $Lt_12_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_3.ptx:1227) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5be0 (_3.ptx:1233) @!%p2 bra $Lt_12_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c18 (_3.ptx:1243) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb1ELb1EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb1ELb1EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb0ELb0EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5c40 (_3.ptx:1265) @%p1 bra $Lt_13_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c70 (_3.ptx:1273) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5c60 (_3.ptx:1269) bra.uni $Lt_13_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c70 (_3.ptx:1273) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5d68 (_3.ptx:1307) @%p2 bra $Lt_13_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e70 (_3.ptx:1349) mov.u32 %r37, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5d88 (_3.ptx:1313) @%p3 bra $Lt_13_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e38 (_3.ptx:1338) mul.lo.u32 %r21, %r21, 2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5e58 (_3.ptx:1343) @%p4 bra $Lt_13_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e60 (_3.ptx:1344) bra.uni $Lt_13_11010;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5e60 (_3.ptx:1344) bra.uni $Lt_13_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e70 (_3.ptx:1349) mov.u32 %r37, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5e80 (_3.ptx:1351) @%p5 bra $Lt_13_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ed0 (_3.ptx:1364) mov.s32 %r43, %r21;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5ee8 (_3.ptx:1367) @%p6 bra $Lt_13_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fe8 (_3.ptx:1410) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5f10 (_3.ptx:1376) @%p7 bra $Lt_13_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fd0 (_3.ptx:1405) mul.lo.s32 %r45, %r45, 2;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5fe0 (_3.ptx:1407) @%p8 bra $Lt_13_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fe8 (_3.ptx:1410) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb0ELb0EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb0ELb0EEvPiPKiS0_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'...
GPGPU-Sim PTX: reconvergence points for _Z7prescanILb0ELb1EEvPiPKiS0_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6050 (_3.ptx:1443) @%p1 bra $Lt_14_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6080 (_3.ptx:1451) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x6070 (_3.ptx:1447) bra.uni $Lt_14_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6080 (_3.ptx:1451) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6110 (_3.ptx:1470) @!%p2 bra $Lt_14_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6150 (_3.ptx:1481) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6140 (_3.ptx:1477) bra.uni $Lt_14_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6150 (_3.ptx:1481) shr.s32 %r17, %r13, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x61a0 (_3.ptx:1492) @%p3 bra $Lt_14_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62a8 (_3.ptx:1534) mov.u32 %r38, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x61c0 (_3.ptx:1498) @%p4 bra $Lt_14_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6270 (_3.ptx:1523) mul.lo.u32 %r22, %r22, 2;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6290 (_3.ptx:1528) @%p5 bra $Lt_14_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6298 (_3.ptx:1529) bra.uni $Lt_14_11522;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6298 (_3.ptx:1529) bra.uni $Lt_14_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62a8 (_3.ptx:1534) mov.u32 %r38, 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x62b8 (_3.ptx:1536) @%p6 bra $Lt_14_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6308 (_3.ptx:1549) mov.s32 %r44, %r22;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x6320 (_3.ptx:1552) @%p7 bra $Lt_14_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6420 (_3.ptx:1595) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x6348 (_3.ptx:1561) @%p8 bra $Lt_14_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6408 (_3.ptx:1590) mul.lo.s32 %r46, %r46, 2;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6418 (_3.ptx:1592) @%p9 bra $Lt_14_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6420 (_3.ptx:1595) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x6448 (_3.ptx:1601) @!%p2 bra $Lt_14_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_3.ptx:1611) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7prescanILb0ELb1EEvPiPKiS0_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7prescanILb0ELb1EEvPiPKiS0_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_2.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_HWFwEb"
Running: cat _ptx_HWFwEb | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_VZEHdP
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_VZEHdP --output-file  /dev/null 2> _ptx_HWFwEbinfo"
GPGPU-Sim PTX: Kernel '_Z7prescanILb0ELb1EEvPiPKiS0_iii' : regs=13, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb0ELb0EEvPiPKiS0_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb1ELb1EEvPiPKiS0_iii' : regs=13, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z10uniformAddPiS_iii' : regs=10, lmem=0, smem=16, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_HWFwEb _ptx2_VZEHdP _ptx_HWFwEbinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb0ELb0EEvPiPKiS0_iii : hostFun 0x0x402fab, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb1ELb1EEvPiPKiS0_iii : hostFun 0x0x402f5b, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z7prescanILb1ELb0EEvPiPKiS0_iii : hostFun 0x0x402f0b, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z10uniformAddPiS_iii : hostFun 0x0x402688, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=main.cu
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
 PCI-E I/O:		515.160000ms

GPGPU-Sim PTX: cudaLaunch for 0x0x408a33 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' to stream 0, gridDim= (2046,1,1) blockDim = (256,1,1) 
kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 69120 (ipc=138.2) sim_rate=4320 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:49:20 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 253440 (ipc=169.0) sim_rate=11520 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:49:26 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(22,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 311552 (ipc=124.6) sim_rate=13545 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:49:27 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(12,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2693,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2694,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2695,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2696,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2704,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2704,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(2705,0)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2705,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2716,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2717,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2724,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2725,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2728,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2729,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2735,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2735,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2736,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2736,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2743,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2744,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(44,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2758,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2759,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2766,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2767,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2773,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2774,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2787,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2788,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2794,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2795,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2796,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2797,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2800,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2800,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2801,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2801,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2830,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2830,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2831,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2831,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2832,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2833,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2838,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2839,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2843,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2844,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2847,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2848,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2852,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2853,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2855,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2856,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2873,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2874,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2880,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2881,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2886,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2887,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(41,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2904,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2905,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 597664 (ipc=199.2) sim_rate=24902 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:49:28 2016
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(73,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3839,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3840,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3855,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3856,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3877,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3878,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3886,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3887,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(63,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3904,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3905,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3938,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3939,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3944,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3945,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3955,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3956,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3972,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(3973,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3979,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3980,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3980,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3981,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3992,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3993,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3994,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(3995,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 848288 (ipc=212.1) sim_rate=33931 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:49:29 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4012,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4013,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(75,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4017,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4018,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4027,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4028,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4028,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4033,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4034,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4034,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4035,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4038,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4038,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4039,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4039,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4048,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4049,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4061,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4062,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4088,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4089,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4108,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4109,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4110,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4111,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4114,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4115,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4118,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4119,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4150,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4151,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4155,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4156,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(67,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 968832 (ipc=215.3) sim_rate=37262 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:49:30 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(103,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5016,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5017,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5027,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5028,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5028,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5033,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5034,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5045,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5046,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5051,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5052,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (5057,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5058,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(106,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5106,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5107,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5110,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5111,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5124,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (5124,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(5125,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5125,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5125,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5126,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5135,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5136,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5136,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5137,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5142,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5143,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5166,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5166,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5167,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(5167,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5169,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(5170,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5170,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5171,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5174,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5175,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5175,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(5176,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (5182,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(5183,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5187,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5188,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(105,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5259,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5260,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5273,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(5274,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5277,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5278,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5292,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5293,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5293,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5294,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5299,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(5300,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5315,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(5316,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1304768 (ipc=237.2) sim_rate=48324 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:49:31 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(91,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1374144 (ipc=229.0) sim_rate=49076 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:49:32 2016
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(131,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6110,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6111,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6128,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6129,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6153,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6153,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6154,0)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6154,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6164,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6165,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6184,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6185,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6188,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6189,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6207,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6208,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6224,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6225,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(145,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6248,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6249,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6251,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6252,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6257,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(6258,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6275,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(6276,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6280,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(6281,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6283,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6284,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6286,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6287,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6292,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6293,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6304,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6305,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6311,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6312,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6321,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(6322,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6324,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(6325,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6346,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(6347,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6363,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6364,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6383,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(6384,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6396,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(6397,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6411,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6412,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6425,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(6426,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(149,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6438,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(6439,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6474,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(6475,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6480,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(6481,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1638080 (ipc=252.0) sim_rate=56485 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:49:33 2016
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1689152 (ipc=241.3) sim_rate=56305 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:49:34 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(153,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7217,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(7218,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7225,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(7226,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(160,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7272,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(7273,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7276,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(7277,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7283,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7284,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7318,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(7319,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7321,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(7322,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7338,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(7339,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7341,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(7342,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7347,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(7348,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (7384,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(7385,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (7394,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7394,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(7395,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(7395,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7399,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(7400,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (7409,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(7410,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(173,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7418,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(7419,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (7426,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7426,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(7427,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(7427,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (7434,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(7435,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (7438,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(7439,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (7447,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(7448,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (7476,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(7477,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7492,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(7493,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (7499,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(7500,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 1954112 (ipc=260.5) sim_rate=63035 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:49:35 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (7520,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(7521,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (7536,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(7537,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (7545,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(7546,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (7560,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(7561,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (7580,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(7581,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (7637,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(7638,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(175,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(189,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (8319,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(8320,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (8353,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(8354,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (8360,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(8361,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (8394,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(8395,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (8420,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(8421,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (8422,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(8423,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (8434,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(8435,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (8436,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(8437,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(188,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (8477,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(8478,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (8482,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(8483,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (8497,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(8498,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 2231424 (ipc=262.5) sim_rate=69732 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:49:36 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (8504,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(8505,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (8514,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(8515,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (8520,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(8521,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (8551,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(8552,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (8562,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(8563,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (8582,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(8583,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (8594,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(8595,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (8609,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(8610,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (8614,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(8615,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(173,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (8620,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(8621,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (8626,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(8627,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (8632,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(8633,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (8646,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(8647,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (8649,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(8650,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (8655,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(8656,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (8723,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(8724,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (8731,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(8732,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (8755,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(8756,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (8779,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(8780,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 2353952 (ipc=261.6) sim_rate=71331 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:49:37 2016
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(214,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(194,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9473,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9474,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9494,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9495,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 2505632 (ipc=263.8) sim_rate=73695 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:49:38 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9524,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9524,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9525,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9525,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9537,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9538,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9539,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9540,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9551,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9552,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9584,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9585,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9586,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9587,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9591,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9592,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9605,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9606,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9619,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9620,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9625,0), 5 CTAs running
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(233,0,0) tid=(223,0,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(9626,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9638,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9639,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9659,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9660,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9685,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9686,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9699,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9700,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9710,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9711,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9717,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9718,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9719,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9720,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9725,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9726,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9727,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(9728,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9797,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9798,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9799,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9800,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9806,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9807,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9846,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9847,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9847,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9848,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9870,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9871,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9874,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(9875,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(239,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9930,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9931,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 2691520 (ipc=269.2) sim_rate=76900 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:49:39 2016
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(249,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 2794560 (ipc=266.1) sim_rate=77626 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:49:40 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10596,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(10597,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10611,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (10611,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(10612,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(10612,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10614,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(10615,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (10619,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(10620,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(242,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (10665,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(10666,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (10679,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(10680,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (10683,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(10684,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (10685,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(10686,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (10720,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(10721,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (10726,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(10727,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (10739,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(10740,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (10742,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(10743,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (10757,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(10758,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (10768,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(10769,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (10773,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(10774,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(256,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (10807,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(10808,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (10813,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(10814,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (10821,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(10822,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (10844,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(10845,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (10869,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(10870,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (10873,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(10874,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10875,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(10876,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (10908,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(10909,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (10932,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(10933,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (10957,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (10957,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(10958,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(10958,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (10969,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(10970,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 3023776 (ipc=274.9) sim_rate=81723 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:49:41 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (11020,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(11021,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (11029,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(11030,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(253,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(252,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (11685,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(11686,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (11727,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(11728,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (11747,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(11748,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (11753,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(11754,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (11765,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(11766,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (11781,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(11782,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (11790,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(11791,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (11863,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(11864,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (11867,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(11868,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (11871,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(11872,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (11880,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(11881,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(283,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (11893,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(11894,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (11961,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(11962,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (11964,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(11965,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (11969,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(11970,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (11987,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(11988,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 3301696 (ipc=275.1) sim_rate=86886 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:49:42 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (12007,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(12008,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (12009,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(12010,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (12015,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(12016,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (12046,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(12047,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(272,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (12149,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(12150,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (12150,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(12151,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (12185,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(12186,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (12196,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(12197,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (12207,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(12208,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (12226,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(12227,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (12229,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(12230,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (12240,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(12241,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (12260,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(12261,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (12268,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(12269,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 3401408 (ipc=272.1) sim_rate=87215 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 12:49:43 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(298,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12977,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12978,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 3530720 (ipc=271.6) sim_rate=88268 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:49:44 2016
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(313,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13018,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13019,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13102,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13103,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13107,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13108,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13114,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13115,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13124,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13125,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13126,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13127,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13141,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13142,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13151,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13152,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13167,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13168,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13183,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13184,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(328,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13259,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13260,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13261,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13262,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13265,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13266,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (13267,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(13268,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13272,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13273,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13273,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13274,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13274,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13275,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13281,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(13282,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13284,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(13285,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13291,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13292,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13294,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13295,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13407,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13408,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13408,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13409,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13432,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(13433,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (13436,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(13437,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13487,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(13488,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 3722208 (ipc=275.7) sim_rate=90785 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:49:45 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13509,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(13510,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13516,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(13517,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13523,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13524,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(333,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(329,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14139,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(14140,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14254,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(14255,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14297,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(14298,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14303,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(14304,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14364,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(14365,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(351,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14445,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(14446,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14449,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(14450,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14486,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(14487,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 3975808 (ipc=274.2) sim_rate=94662 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:49:46 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14504,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(14505,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14509,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(14510,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14529,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(14530,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14534,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(14535,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (14538,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(14539,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14576,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(14577,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14585,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(14586,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(355,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14595,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(14596,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (14616,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(14617,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (14639,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(14640,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (14642,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(14643,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (14656,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(14657,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14671,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(14672,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (14684,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(14685,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (14706,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(14707,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14709,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(14710,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (14717,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(14718,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (14743,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(14744,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14750,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(14751,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (14758,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(14759,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (14800,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(14801,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14874,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(14875,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 4105120 (ipc=273.7) sim_rate=95467 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:49:47 2016
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(372,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(347,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (15450,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(15451,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (15454,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(15455,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15496,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(15497,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 4230496 (ipc=272.9) sim_rate=96147 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:49:48 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (15541,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(15542,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (15545,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(15546,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (15612,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(15613,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (15619,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(15620,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(381,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (15740,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(15741,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (15794,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(15795,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15800,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(15801,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (15804,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (15804,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(15805,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(15805,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (15814,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(15815,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (15835,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(15836,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (15843,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(15844,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (15922,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(15923,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (15934,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(15935,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (15942,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(15943,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (15951,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(15952,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (15955,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(15956,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(387,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (15973,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(15974,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (15974,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(15975,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (15986,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(15987,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 4412288 (ipc=275.8) sim_rate=98050 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:49:49 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (16002,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(16003,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (16040,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(16041,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (16046,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(16047,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (16060,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (16060,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(16061,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(16061,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (16158,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(16159,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (16167,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(16168,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(393,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16639,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(16640,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16676,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(16677,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(385,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (16780,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(16781,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16784,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(16785,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16802,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(16803,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16895,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(16896,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16907,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16907,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16908,0)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16908,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16959,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(16960,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16977,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(16978,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16983,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(16984,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16984,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16985,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 4681152 (ipc=275.4) sim_rate=101764 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:49:50 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17003,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17004,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(410,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17023,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(17024,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17044,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17045,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17070,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(17071,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17089,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17090,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (17099,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(17100,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17128,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(17129,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (17130,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(17131,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (17196,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(17197,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17212,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17213,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (17216,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(17217,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (17224,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(17225,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (17263,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(17264,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (17275,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(17276,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17300,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(17301,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (17333,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(17334,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (17335,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(17336,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(399,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (17344,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(17345,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 4814752 (ipc=275.1) sim_rate=102441 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 12:49:51 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(438,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17818,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(17819,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (17942,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(17943,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (17950,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(17951,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (17983,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(17984,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 4947040 (ipc=274.8) sim_rate=103063 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 12:49:52 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (18008,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(18009,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(442,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (18080,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(18081,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (18112,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(18113,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (18142,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(18143,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (18160,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(18161,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (18171,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(18172,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18226,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(18227,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (18241,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(18242,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18245,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(18246,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (18265,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(18266,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (18273,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(18274,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (18301,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(18302,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18326,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(18327,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (18329,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(18330,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(451,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18375,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(18376,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (18376,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(18377,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (18380,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(18381,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (18434,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(18435,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (18463,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(18464,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (18483,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(18484,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 5118560 (ipc=276.7) sim_rate=104460 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 12:49:53 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (18508,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(18509,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (18516,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(18517,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (18522,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(18523,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (18523,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(18524,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (18585,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(18586,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (18609,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(18610,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(438,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 5225280 (ipc=275.0) sim_rate=104505 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 12:49:54 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (19001,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(19002,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(468,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (19134,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(19135,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (19136,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(19137,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (19144,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(19145,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (19176,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(19177,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (19265,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(19266,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (19279,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(19280,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (19381,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(19382,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(476,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (19414,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(19415,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (19424,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(19425,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (19441,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(19442,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (19449,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(19450,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (19457,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(19458,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (19465,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(19466,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 5396128 (ipc=276.7) sim_rate=105806 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 12:49:55 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (19510,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(19511,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19529,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(19530,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (19545,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(19546,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (19557,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(19558,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (19569,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(19570,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (19583,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(19584,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (19683,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(19684,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(478,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (19694,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(19695,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (19698,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(19699,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (19710,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(19711,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (19761,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(19762,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (19768,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(19769,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (19799,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(19800,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (19819,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(19820,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (19829,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(19830,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (19859,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(19860,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 5530464 (ipc=276.5) sim_rate=106355 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 12:49:56 2016
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(503,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20198,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(20199,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20315,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(20316,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20323,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(20324,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20416,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(20417,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20428,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(20429,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(496,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (20452,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(20453,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20493,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(20494,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20499,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(20500,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20552,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(20553,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20604,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(20605,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20624,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(20625,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20674,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(20675,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (20680,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(20681,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20684,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(20685,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(498,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20730,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(20731,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (20779,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(20780,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (20802,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(20803,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (20807,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(20808,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (20818,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(20819,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (20844,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(20845,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (20906,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(20907,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (20914,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(20915,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20916,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(20917,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (20934,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(20935,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (20940,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(20941,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (20952,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(20953,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 5829088 (ipc=277.6) sim_rate=109982 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 12:49:57 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21016,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(21017,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21020,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(21021,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21035,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(21036,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(500,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21052,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(21053,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (21391,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(21392,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (21450,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(21451,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(522,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 5937824 (ipc=276.2) sim_rate=109959 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 12:49:58 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (21508,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(21509,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (21613,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(21614,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21641,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(21642,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21679,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(21680,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(534,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (21794,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(21795,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (21831,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(21832,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21840,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(21841,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (21899,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(21900,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21904,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(21905,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21908,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(21909,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (21912,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(21913,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (21937,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(21938,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (21980,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(21981,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (21999,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(22000,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 6108352 (ipc=277.7) sim_rate=111060 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 12:49:59 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (22010,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(22011,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (22014,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(22015,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (22052,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(22053,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(543,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (22074,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(22075,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22075,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(22076,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (22092,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(22093,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22110,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(22111,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (22119,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(22120,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (22127,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(22128,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (22169,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(22170,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (22239,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(22240,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (22243,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(22244,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (22331,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(22332,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (22396,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(22397,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(550,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 6241024 (ipc=277.4) sim_rate=111446 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 12:50:00 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (22605,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(22606,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (22630,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(22631,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (22670,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(22671,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(536,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (22875,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(22876,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (22895,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(22896,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (22899,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(22900,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (22938,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(22939,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 6373696 (ipc=277.1) sim_rate=111819 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 12:50:01 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (23044,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(23045,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (23060,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(23061,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (23071,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (23071,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(23072,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(23072,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (23082,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(23083,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(567,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (23175,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(23176,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (23184,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(23185,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (23189,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(23190,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (23195,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(23196,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (23201,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (23201,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(23202,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(23202,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (23230,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(23231,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (23250,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(23251,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (23281,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(23282,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (23300,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(23301,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (23336,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(23337,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (23342,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(23343,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (23369,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(23370,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (23380,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(23381,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(570,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (23488,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(23489,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (23497,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(23498,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (23499,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(23500,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 6536480 (ipc=278.1) sim_rate=112697 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 12:50:02 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (23628,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(23629,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23749,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(23750,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(556,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23798,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(23799,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23819,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(23820,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23967,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23968,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 6656800 (ipc=277.4) sim_rate=112827 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 12:50:03 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (24128,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(24129,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24138,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(24139,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(560,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (24184,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(24185,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24247,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(24248,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24255,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(24256,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (24265,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(24266,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (24266,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(24267,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24320,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(24321,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24395,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(24396,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (24399,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(24400,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24406,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(24407,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(595,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24435,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(24436,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (24442,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(24443,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (24453,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(24454,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (24463,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(24464,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (24526,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(24527,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24539,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(24540,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (24543,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(24544,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (24547,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(24548,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24587,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (24587,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(24588,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(24588,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (24595,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(24596,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (24646,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(24647,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (24661,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(24662,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (24699,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(24700,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(580,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (24818,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(24819,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (24946,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(24947,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (24985,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(24986,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 6952352 (ipc=278.1) sim_rate=115872 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 12:50:04 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(573,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (25145,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(25146,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (25163,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(25164,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (25246,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(25247,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (25263,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(25264,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (25431,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (25431,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(25432,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(25432,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (25466,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(25467,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(617,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 7090656 (ipc=278.1) sim_rate=116240 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 12:50:05 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (25504,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(25505,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (25570,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(25571,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (25576,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(25577,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (25584,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(25585,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (25622,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(25623,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (25668,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(25669,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (25683,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(25684,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (25693,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(25694,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (25706,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(25707,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (25708,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(25709,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (25713,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(25714,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (25736,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(25737,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(601,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (25771,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(25772,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (25779,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(25780,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (25783,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(25784,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (25826,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(25827,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (25839,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(25840,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (25867,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(25868,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (25952,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(25953,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 7253504 (ipc=279.0) sim_rate=116992 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 12:50:06 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (26017,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(26018,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (26044,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(26045,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(629,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (26135,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(26136,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (26182,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(26183,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (26329,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(26330,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (26357,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(26358,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (26372,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(26373,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (26394,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(26395,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(649,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 7378080 (ipc=278.4) sim_rate=117112 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 12:50:07 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (26541,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(26542,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (26548,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(26549,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (26590,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(26591,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (26692,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(26693,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (26759,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(26760,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (26781,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(26782,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (26788,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(26789,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(643,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (26803,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(26804,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (26863,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(26864,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (26872,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(26873,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (26953,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(26954,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (26955,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(26956,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (26974,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(26975,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (26982,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(26983,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (26990,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(26991,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (26996,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(26997,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (26998,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(26999,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (27008,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(27009,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (27025,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(27026,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (27041,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(27042,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (27067,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(27068,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(651,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (27110,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(27111,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (27157,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(27158,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (27261,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(27262,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27289,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(27290,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27308,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27309,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(677,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (27461,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(27462,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (27492,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(27493,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 7674240 (ipc=279.1) sim_rate=119910 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 12:50:08 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (27566,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(27567,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27687,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(27688,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27747,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27748,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27783,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(27784,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(680,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27854,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(27855,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27863,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27864,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27929,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27930,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (27993,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(27994,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 7807136 (ipc=278.8) sim_rate=120109 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 12:50:09 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (28020,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(28021,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28033,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(28034,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (28045,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(28046,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (28123,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(28124,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(689,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (28148,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(28149,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (28151,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(28152,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (28194,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(28195,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (28213,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(28214,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (28255,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (28255,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(28256,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(28256,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28285,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(28286,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (28336,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(28337,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (28344,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(28345,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (28348,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(28349,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (28378,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(28379,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (28414,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(28415,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(701,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (28429,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(28430,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (28451,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(28452,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 7966624 (ipc=279.5) sim_rate=120706 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 12:50:10 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (28510,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(28511,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (28585,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(28586,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (28596,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(28597,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (28712,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(28713,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (28740,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(28741,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(696,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (28874,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(28875,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (28904,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(28905,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (28915,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(28916,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (28984,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(28985,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 8094336 (ipc=279.1) sim_rate=120810 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 12:50:11 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (29043,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(29044,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (29146,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(29147,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(718,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (29159,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(29160,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (29170,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(29171,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (29195,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(29196,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (29232,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(29233,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (29253,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(29254,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (29300,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(29301,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (29350,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(29351,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (29370,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(29371,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (29448,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(29449,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(689,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (29456,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(29457,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (29492,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(29493,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 8244896 (ipc=279.5) sim_rate=121248 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 12:50:12 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (29504,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(29505,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (29524,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(29525,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (29537,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(29538,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (29539,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(29540,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (29611,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(29612,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (29615,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(29616,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (29621,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(29622,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (29728,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(29729,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(724,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (29768,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(29769,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (29846,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(29847,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (29849,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(29850,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (29860,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(29861,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (29910,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(29911,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 8388416 (ipc=279.6) sim_rate=121571 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 12:50:13 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (30111,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(30112,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (30129,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(30130,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(711,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (30153,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(30154,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (30155,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(30156,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (30302,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(30303,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (30394,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(30395,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (30421,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(30422,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (30441,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(30442,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (30474,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(30475,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(753,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 8523296 (ipc=279.5) sim_rate=121761 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 12:50:14 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (30504,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(30505,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (30529,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(30530,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (30544,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(30545,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (30572,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(30573,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (30652,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(30653,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (30661,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(30662,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (30670,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(30671,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (30691,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(30692,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (30713,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(30714,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (30721,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(30722,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(763,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (30784,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(30785,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (30803,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(30804,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (30806,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(30807,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (30839,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(30840,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (30879,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(30880,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (30904,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(30905,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 8679264 (ipc=280.0) sim_rate=122243 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 12:50:15 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (31010,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(31011,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31014,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(31015,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (31054,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(31055,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (31090,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(31091,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(771,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (31141,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(31142,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (31273,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(31274,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (31278,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(31279,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31292,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(31293,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (31384,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(31385,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(778,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (31555,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(31556,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (31581,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(31582,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (31599,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(31600,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (31684,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(31685,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (31694,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(31695,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (31710,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(31711,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (31720,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(31721,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (31723,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(31724,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (31766,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(31767,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(785,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (31827,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(31828,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (31850,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(31851,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (31878,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(31879,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (31939,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(31940,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (31957,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(31958,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (31985,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(31986,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (31990,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(31991,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (31995,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(31996,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 8963040 (ipc=280.1) sim_rate=124486 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 12:50:16 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (32010,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(32011,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (32012,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(32013,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (32083,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(32084,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(786,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (32110,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(32111,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (32191,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(32192,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (32220,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(32221,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (32236,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(32237,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (32343,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(32344,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (32351,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(32352,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (32428,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(32429,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (32443,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(32444,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (32464,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(32465,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(781,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 9101024 (ipc=280.0) sim_rate=124671 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 12:50:17 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (32559,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(32560,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (32744,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(32745,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (32746,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(32747,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (32778,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(32779,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(779,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (32829,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(32830,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (32862,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(32863,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (32876,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(32877,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (32963,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(32964,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (32994,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(32995,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 9237984 (ipc=279.9) sim_rate=124837 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 12:50:18 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (33007,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(33008,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (33020,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(33021,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (33062,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(33063,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (33145,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(33146,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(806,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (33153,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(33154,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (33179,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(33180,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (33236,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(33237,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (33260,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(33261,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (33281,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(33282,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (33285,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(33286,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (33298,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(33299,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (33315,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(33316,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (33316,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(33317,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (33367,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(33368,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (33409,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(33410,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(810,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (33466,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(33467,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (33468,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(33469,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 9397344 (ipc=280.5) sim_rate=125297 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 12:50:19 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (33505,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(33506,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (33599,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(33600,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (33742,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(33743,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (33743,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(33744,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (33747,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(33748,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(832,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (33898,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(33899,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (33941,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(33942,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 9527968 (ipc=280.2) sim_rate=125368 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 12:50:20 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (34013,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(34014,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (34081,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(34082,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (34098,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(34099,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (34138,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(34139,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(835,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (34155,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(34156,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (34156,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(34157,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (34159,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(34160,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (34163,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(34164,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (34225,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(34226,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (34336,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(34337,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (34353,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(34354,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (34383,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(34384,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (34395,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(34396,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (34401,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(34402,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (34430,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(34431,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (34440,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(34441,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (34446,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(34447,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(846,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (34475,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(34476,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 9683008 (ipc=280.7) sim_rate=125753 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 12:50:21 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (34510,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(34511,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (34626,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(34627,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (34636,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(34637,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (34659,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(34660,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (34671,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(34672,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (34733,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(34734,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (34746,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(34747,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(863,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (34856,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(34857,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (34922,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(34923,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (34928,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(34929,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 9819136 (ipc=280.5) sim_rate=125886 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 12:50:22 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (35079,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(35080,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(851,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (35154,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(35155,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (35227,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(35228,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (35230,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (35230,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(35231,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(35231,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (35318,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(35319,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (35330,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(35331,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (35341,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(35342,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (35349,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(35350,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (35355,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(35356,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(873,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (35491,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (35491,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(35492,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(35492,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 9957344 (ipc=280.5) sim_rate=126042 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 12:50:23 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (35587,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(35588,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (35610,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(35611,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (35633,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(35634,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (35636,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(35637,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (35642,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(35643,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (35666,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(35667,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (35680,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(35681,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (35711,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(35712,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(882,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (35803,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(35804,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (35838,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(35839,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (35846,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(35847,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (35908,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(35909,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (35925,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(35926,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (35980,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(35981,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (35989,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(35990,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 10113056 (ipc=280.9) sim_rate=126413 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 12:50:24 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (36038,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(36039,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (36114,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(36115,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (36121,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(36122,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(896,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (36338,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(36339,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (36356,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(36357,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (36417,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(36418,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(874,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (36468,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(36469,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (36492,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(36493,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (36496,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(36497,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (36539,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(36540,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (36554,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(36555,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (36555,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(36556,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (36636,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(36637,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (36640,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(36641,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (36647,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(36648,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (36767,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(36768,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (36773,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(36774,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(903,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (36855,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(36856,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (36863,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(36864,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (36871,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(36872,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (36914,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(36915,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (36953,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(36954,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (36979,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(36980,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 10398656 (ipc=281.0) sim_rate=128378 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 12:50:25 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (37061,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(37062,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (37085,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(37086,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (37092,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(37093,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(912,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (37160,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(37161,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (37163,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(37164,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (37178,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(37179,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (37188,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(37189,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (37282,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(37283,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (37321,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(37322,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (37337,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(37338,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(923,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 10539424 (ipc=281.1) sim_rate=128529 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 12:50:26 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (37533,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(37534,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (37594,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(37595,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (37665,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(37666,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (37666,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(37667,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (37726,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(37727,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (37731,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(37732,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (37746,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(37747,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (37751,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(37752,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (37783,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(37784,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (37791,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(37792,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(914,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (37827,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(37828,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (37871,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(37872,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (37972,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(37973,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 10675168 (ipc=280.9) sim_rate=128616 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 12:50:27 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (38015,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(38016,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (38054,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(38055,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (38133,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(38134,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(923,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (38157,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(38158,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (38165,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(38166,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (38167,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(38168,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (38243,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(38244,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (38254,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(38255,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (38276,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(38277,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (38281,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(38282,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (38397,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(38398,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (38400,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(38401,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (38410,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(38411,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (38437,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(38438,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(905,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38469,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(38470,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 10828672 (ipc=281.3) sim_rate=128912 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 12:50:28 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (38504,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(38505,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (38601,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(38602,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (38744,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(38745,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (38778,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(38779,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(948,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (38860,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(38861,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (38866,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(38867,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (38873,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(38874,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (38906,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(38907,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (38932,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(38933,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (38974,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(38975,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 10970784 (ipc=281.3) sim_rate=129068 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 12:50:29 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (39010,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(39011,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (39016,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(39017,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (39018,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(39019,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (39027,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(39028,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (39138,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(39139,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(962,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (39267,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(39268,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (39273,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(39274,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (39293,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(39294,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (39311,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(39312,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (39330,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(39331,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (39346,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(39347,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (39431,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(39432,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (39448,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(39449,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(964,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 11113632 (ipc=281.4) sim_rate=129228 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 12:50:30 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (39562,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(39563,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (39612,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(39613,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (39616,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(39617,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (39619,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(39620,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (39628,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(39629,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (39634,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(39635,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (39682,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(39683,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (39688,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(39689,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(977,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (39823,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(39824,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 11256672 (ipc=281.4) sim_rate=129387 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 12:50:31 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (40003,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(40004,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (40016,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(40017,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (40057,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(40058,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (40060,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(40061,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (40063,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(40064,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (40099,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(40100,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (40123,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(40124,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(980,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (40146,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(40147,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (40264,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(40265,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (40282,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(40283,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (40310,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(40311,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (40330,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(40331,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (40343,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(40344,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (40398,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(40399,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (40481,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(40482,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (40487,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(40488,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(1000,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 11391904 (ipc=281.3) sim_rate=129453 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 12:50:32 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (40516,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(40517,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (40529,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(40530,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (40552,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(40553,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (40640,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(40641,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (40672,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(40673,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (40707,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(40708,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(995,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (40808,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(40809,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (40810,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(40811,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (40815,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(40816,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (40826,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(40827,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (40858,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(40859,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (40881,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(40882,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (40916,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(40917,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (40982,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(40983,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 11543936 (ipc=281.6) sim_rate=129707 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 12:50:33 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(1009,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (41201,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(41202,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (41219,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(41220,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (41230,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(41231,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (41317,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(41318,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (41341,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(41342,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (41343,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(41344,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (41358,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(41359,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (41385,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(41386,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (41435,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(41436,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(986,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (41463,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(41464,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (41489,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(41490,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 11689248 (ipc=281.7) sim_rate=129880 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 12:50:34 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (41517,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(41518,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (41549,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(41550,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (41610,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(41611,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (41641,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(41642,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (41648,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(41649,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (41655,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(41656,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (41708,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(41709,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (41734,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(41735,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (41819,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(41820,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(1026,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (41930,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(41931,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (41987,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(41988,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (42000,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(42001,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (42010,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(42011,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (42022,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(42023,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (42050,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(42051,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (42063,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(42064,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (42081,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(42082,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(1022,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (42170,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(42171,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (42277,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(42278,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (42410,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(42411,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (42428,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(42429,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (42440,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(42441,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(1029,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (42482,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(42483,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (42491,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(42492,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 11975360 (ipc=281.8) sim_rate=131597 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 12:50:35 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (42507,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(42508,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (42553,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(42554,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (42678,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(42679,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (42698,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(42699,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (42729,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(42730,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (42735,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(42736,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (42746,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(42747,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (42761,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(42762,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(1055,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (42816,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(42817,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (42822,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(42823,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (42851,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(42852,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (42872,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(42873,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (42874,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(42875,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 12113792 (ipc=281.7) sim_rate=131671 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 12:50:36 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (43001,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(43002,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (43013,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(43014,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (43146,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(43147,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(1063,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (43161,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(43162,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (43181,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(43182,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (43281,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(43282,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (43302,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(43303,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (43305,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(43306,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (43320,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(43321,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (43347,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(43348,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (43355,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(43356,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(1065,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 12262336 (ipc=281.9) sim_rate=131853 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 12:50:37 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (43561,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(43562,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (43573,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(43574,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (43601,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(43602,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (43652,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(43653,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (43693,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(43694,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (43761,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(43762,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (43787,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(43788,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (43791,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(43792,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (43798,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(43799,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(1071,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (43816,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(43817,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (43861,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(43862,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (43930,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(43931,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (43931,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(43932,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 12406176 (ipc=282.0) sim_rate=131980 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 12:50:38 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (44020,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(44021,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (44031,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(44032,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (44044,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(44045,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (44067,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(44068,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (44073,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(44074,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (44090,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(44091,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(1077,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (44203,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(44204,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (44205,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(44206,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (44328,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(44329,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (44390,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(44391,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (44420,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(44421,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (44440,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(44441,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(1092,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (44498,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(44499,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 12544672 (ipc=281.9) sim_rate=132049 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 12:50:39 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (44514,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(44515,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (44528,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (44528,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(44529,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(44529,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (44550,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(44551,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (44667,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(44668,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (44749,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(44750,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (44750,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(44751,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(1107,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (44825,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(44826,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (44868,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(44869,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (44951,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(44952,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (44979,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(44980,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (44998,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(44999,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 12688576 (ipc=282.0) sim_rate=132172 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 12:50:40 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (45030,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(45031,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (45044,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(45045,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (45066,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(45067,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (45080,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(45081,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(1107,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (45186,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(45187,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (45225,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(45226,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (45250,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(45251,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (45264,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(45265,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (45280,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(45281,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (45295,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(45296,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (45351,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(45352,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (45418,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(45419,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (45419,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(45420,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(1107,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 12833376 (ipc=282.1) sim_rate=132302 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 12:50:41 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (45560,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(45561,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (45582,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(45583,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (45646,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(45647,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (45654,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(45655,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (45660,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(45661,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (45687,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(45688,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (45722,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(45723,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (45763,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(45764,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(1118,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (45823,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(45824,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (45910,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(45911,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (45933,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(45934,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (45949,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(45950,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (45959,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(45960,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 12979328 (ipc=282.2) sim_rate=132442 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 12:50:42 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (46092,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(46093,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(1139,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (46151,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(46152,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (46163,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(46164,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (46170,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(46171,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (46222,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(46223,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (46282,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(46283,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (46314,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(46315,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (46321,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(46322,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (46411,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(46412,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (46422,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(46423,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (46454,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(46455,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (46479,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(46480,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (46483,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(46484,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(1107,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (46497,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(46498,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 13118336 (ipc=282.1) sim_rate=132508 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 12:50:43 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (46659,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(46660,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (46674,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(46675,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (46679,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(46680,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (46738,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(46739,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (46743,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(46744,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (46757,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(46758,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(1164,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (46831,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(46832,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (46837,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(46838,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (46851,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(46852,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (46873,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(46874,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (46894,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(46895,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 13255424 (ipc=282.0) sim_rate=132554 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 12:50:44 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (47062,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(47063,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (47117,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(47118,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (47121,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(47122,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(1172,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (47233,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(47234,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (47271,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(47272,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (47280,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(47281,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (47303,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(47304,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (47343,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(47344,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (47359,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(47360,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (47365,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(47366,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (47422,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(47423,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (47491,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(47492,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (47500,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(47501,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(1145,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (47678,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(47679,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (47697,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(47698,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (47709,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(47710,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (47711,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(47712,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (47738,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(47739,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (47746,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(47747,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (47753,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(47754,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (47758,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(47759,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(1168,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (47861,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(47862,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (47903,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(47904,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (47935,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(47936,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (47936,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(47937,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (47948,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(47949,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (47982,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(47983,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 13549056 (ipc=282.3) sim_rate=134149 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 12:50:45 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (48051,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(48052,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (48065,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(48066,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (48126,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(48127,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(1195,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (48233,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(48234,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (48257,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(48258,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (48341,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(48342,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (48374,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(48375,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (48391,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(48392,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (48473,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(48474,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (48486,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(48487,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(1191,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (48493,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(48494,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 13691520 (ipc=282.3) sim_rate=134230 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 12:50:46 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (48546,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(48547,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (48603,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(48604,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (48639,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(48640,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (48663,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(48664,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (48710,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(48711,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (48820,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(48821,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(1200,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (48859,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(48860,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (48865,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(48866,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (48927,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(48928,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (48973,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(48974,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (48987,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(48988,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (48991,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(48992,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 13840384 (ipc=282.5) sim_rate=134372 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 12:50:47 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (49005,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(49006,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (49012,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(49013,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (49071,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(49072,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (49116,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(49117,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(1202,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (49135,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(49136,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (49136,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(49137,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (49190,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(49191,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (49241,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(49242,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (49256,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(49257,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (49332,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(49333,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (49395,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(49396,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(1209,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 13976800 (ipc=282.4) sim_rate=134392 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 12:50:48 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (49523,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(49524,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (49556,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(49557,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (49562,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(49563,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (49608,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(49609,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (49659,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(49660,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (49683,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(49684,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (49688,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(49689,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (49746,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(49747,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (49761,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(49762,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (49789,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(49790,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(1230,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (49864,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(49865,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (49882,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(49883,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (49985,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(49986,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 14120000 (ipc=282.4) sim_rate=134476 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 12:50:49 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (50071,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(50072,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (50084,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(50085,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(1222,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (50165,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(50166,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (50188,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(50189,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (50198,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(50199,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (50212,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (50212,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(50213,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(50213,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (50303,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(50304,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (50353,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(50354,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (50375,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(50376,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (50417,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(50418,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (50424,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(50425,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (50442,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(50443,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (50465,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(50466,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(1250,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 14270400 (ipc=282.6) sim_rate=134626 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 12:50:50 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (50512,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(50513,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (50572,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(50573,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (50670,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(50671,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (50688,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(50689,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (50741,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(50742,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (50811,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(50812,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (50817,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(50818,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(1262,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (50861,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(50862,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (50873,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(50874,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (50894,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(50895,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (50901,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(50902,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (50927,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(50928,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (50997,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(50998,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 14410688 (ipc=282.6) sim_rate=134679 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 12:50:51 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (51083,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(51084,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(1234,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (51184,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(51185,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (51186,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(51187,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (51220,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(51221,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (51271,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(51272,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (51369,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(51370,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (51376,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(51377,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (51422,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(51423,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (51432,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(51433,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(1267,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 14553152 (ipc=282.6) sim_rate=134751 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 12:50:52 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (51500,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(51501,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (51514,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(51515,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (51526,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(51527,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (51603,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(51604,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (51642,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(51643,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (51692,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(51693,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (51694,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(51695,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (51754,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(51755,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (51776,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(51777,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(1239,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (51821,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(51822,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (51859,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(51860,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (51880,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(51881,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (51894,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(51895,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (51944,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(51945,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 14695488 (ipc=282.6) sim_rate=134820 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 12:50:53 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (52052,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(52053,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (52058,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(52059,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (52065,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(52066,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (52089,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(52090,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (52095,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(52096,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(1282,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (52209,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(52210,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (52215,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(52216,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (52221,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(52222,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (52352,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(52353,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (52362,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(52363,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (52376,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(52377,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (52459,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(52460,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(1275,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 14841344 (ipc=282.7) sim_rate=134921 (inst/sec) elapsed = 0:0:01:50 / Tue Mar 22 12:50:54 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (52570,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(52571,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (52584,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(52585,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (52585,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(52586,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (52601,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(52602,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (52614,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(52615,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (52655,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(52656,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (52787,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(52788,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (52795,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(52796,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (52796,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(52797,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(1279,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (52874,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(52875,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (52896,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(52897,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (52945,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(52946,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (52949,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(52950,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (52976,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(52977,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 14985184 (ipc=282.7) sim_rate=135001 (inst/sec) elapsed = 0:0:01:51 / Tue Mar 22 12:50:55 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (53080,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(53081,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (53088,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(53089,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (53107,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(53108,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (53115,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(53116,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(1315,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (53235,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(53236,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (53243,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(53244,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (53289,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(53290,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (53343,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(53344,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (53399,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(53400,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (53422,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(53423,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (53463,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(53464,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (53470,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(53471,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(1324,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (53505,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(53506,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (53569,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (53569,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(53570,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(53570,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (53691,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(53692,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (53720,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(53721,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (53753,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(53754,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (53775,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(53776,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (53789,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(53790,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (53791,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(53792,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(1313,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (53970,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(53971,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (53975,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(53976,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (53991,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(53992,0)
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 15273472 (ipc=282.8) sim_rate=136370 (inst/sec) elapsed = 0:0:01:52 / Tue Mar 22 12:50:56 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (54031,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(54032,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (54038,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(54039,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (54137,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(54138,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (54142,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(54143,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (54144,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(54145,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(1335,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (54175,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(54176,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (54274,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(54275,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (54286,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(54287,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (54288,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(54289,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (54293,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(54294,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (54474,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(54475,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (54488,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(54489,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(1335,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 15411968 (ipc=282.8) sim_rate=136389 (inst/sec) elapsed = 0:0:01:53 / Tue Mar 22 12:50:57 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (54527,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(54528,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (54553,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(54554,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (54557,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(54558,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (54642,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(54643,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (54665,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(54666,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (54679,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(54680,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (54728,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(54729,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (54808,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(54809,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(1361,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (54887,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(54888,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (54899,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(54900,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (54986,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(54987,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (54989,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(54990,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (54991,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(54992,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 15557664 (ipc=282.9) sim_rate=136470 (inst/sec) elapsed = 0:0:01:54 / Tue Mar 22 12:50:58 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (55000,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(55001,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (55011,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(55012,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (55057,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(55058,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (55147,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(55148,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(1350,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (55167,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(55168,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (55224,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(55225,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (55245,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(55246,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (55256,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(55257,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (55292,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(55293,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (55308,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(55309,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (55399,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(55400,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(1365,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 15699776 (ipc=282.9) sim_rate=136519 (inst/sec) elapsed = 0:0:01:55 / Tue Mar 22 12:50:59 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (55502,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(55503,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (55507,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(55508,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (55609,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(55610,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (55628,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(55629,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (55629,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(55630,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (55705,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(55706,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (55735,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(55736,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (55757,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(55758,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (55796,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(55797,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(1357,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (55893,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(55894,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (55908,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(55909,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (55919,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(55920,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 15844192 (ipc=282.9) sim_rate=136587 (inst/sec) elapsed = 0:0:01:56 / Tue Mar 22 12:51:00 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (56015,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(56016,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (56065,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(56066,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (56117,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(56118,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (56155,0), 5 CTAs running
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(1377,0,0) tid=(255,0,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(56156,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (56174,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(56175,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (56178,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(56179,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (56193,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(56194,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (56216,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(56217,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (56240,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(56241,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (56247,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(56248,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (56368,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(56369,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (56389,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(56390,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (56412,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(56413,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (56423,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(56424,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (56470,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(56471,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (56478,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(56479,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (56484,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(56485,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(1357,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 15989632 (ipc=283.0) sim_rate=136663 (inst/sec) elapsed = 0:0:01:57 / Tue Mar 22 12:51:01 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (56646,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(56647,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (56669,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(56670,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (56709,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(56710,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (56763,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(56764,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (56769,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(56770,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (56785,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(56786,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(1395,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (56854,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(56855,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (56947,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(56948,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (56957,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(56958,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (56996,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(56997,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 16128384 (ipc=283.0) sim_rate=136681 (inst/sec) elapsed = 0:0:01:58 / Tue Mar 22 12:51:02 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (57007,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(57008,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (57089,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(57090,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(1409,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (57218,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(57219,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (57260,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(57261,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (57304,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(57305,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (57306,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(57307,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (57329,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(57330,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (57335,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(57336,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (57348,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(57349,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (57415,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(57416,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (57421,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(57422,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (57441,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(57442,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (57443,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(57444,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(1413,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 16277312 (ipc=283.1) sim_rate=136784 (inst/sec) elapsed = 0:0:01:59 / Tue Mar 22 12:51:03 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (57550,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(57551,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (57551,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(57552,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (57626,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(57627,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (57631,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(57632,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (57698,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(57699,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (57727,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(57728,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (57733,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(57734,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(1438,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (57867,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(57868,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (57879,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(57880,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (57933,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(57934,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (57990,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(57991,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (57994,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(57995,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (57998,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(57999,0)
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 16417504 (ipc=283.1) sim_rate=136812 (inst/sec) elapsed = 0:0:02:00 / Tue Mar 22 12:51:04 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (58099,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(58100,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (58138,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(58139,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (58139,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(58140,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (58147,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(58148,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(1440,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (58247,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(58248,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (58266,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(58267,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (58286,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(58287,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (58446,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(58447,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (58460,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(58461,0)
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 16555936 (ipc=283.0) sim_rate=136825 (inst/sec) elapsed = 0:0:02:01 / Tue Mar 22 12:51:05 2016
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(1407,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (58611,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(58612,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (58612,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(58613,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (58639,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(58640,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (58642,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(58643,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (58650,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(58651,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (58653,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(58654,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (58656,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(58657,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (58724,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(58725,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (58740,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(58741,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (58767,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(58768,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (58801,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(58802,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(1439,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (58857,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(58858,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (58905,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(58906,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (58913,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(58914,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (58956,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(58957,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (58996,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(58997,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (59100,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(59101,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (59134,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(59135,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(1465,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (59170,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(59171,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (59265,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(59266,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (59286,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(59287,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (59320,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(59321,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (59336,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(59337,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (59342,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(59343,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (59357,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(59358,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (59381,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(59382,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (59453,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(59454,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(1472,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 16853184 (ipc=283.2) sim_rate=138140 (inst/sec) elapsed = 0:0:02:02 / Tue Mar 22 12:51:06 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (59512,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(59513,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (59588,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(59589,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (59629,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(59630,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (59668,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(59669,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (59737,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(59738,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (59780,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(59781,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (59825,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(59826,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(1453,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (59895,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(59896,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (59897,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(59898,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (59900,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(59901,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (59906,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(59907,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (59994,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(59995,0)
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 16997472 (ipc=283.3) sim_rate=138190 (inst/sec) elapsed = 0:0:02:03 / Tue Mar 22 12:51:07 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (60013,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(60014,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (60027,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(60028,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (60035,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(60036,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (60049,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(60050,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (60065,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(60066,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (60123,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(60124,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(1487,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (60209,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(60210,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (60243,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(60244,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (60351,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(60352,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (60399,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(60400,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (60406,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(60407,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (60469,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(60470,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(1501,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (60497,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(60498,0)
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 17136768 (ipc=283.3) sim_rate=138199 (inst/sec) elapsed = 0:0:02:04 / Tue Mar 22 12:51:08 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (60504,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(60505,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (60568,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(60569,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (60582,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(60583,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (60587,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(60588,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (60679,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(60680,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (60741,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(60742,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (60790,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(60791,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(1479,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (60872,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(60873,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (60895,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(60896,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (60909,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(60910,0)
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 17274880 (ipc=283.2) sim_rate=138199 (inst/sec) elapsed = 0:0:02:05 / Tue Mar 22 12:51:09 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (61019,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(61020,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (61020,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(61021,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (61077,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(61078,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (61097,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(61098,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (61124,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(61125,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (61146,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(61147,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (61151,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(61152,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(1508,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (61194,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(61195,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (61218,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(61219,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (61226,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(61227,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (61266,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(61267,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (61273,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(61274,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (61336,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(61337,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (61441,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(61442,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (61446,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(61447,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(1506,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (61499,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(61500,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 17425088 (ipc=283.3) sim_rate=138294 (inst/sec) elapsed = 0:0:02:06 / Tue Mar 22 12:51:10 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (61514,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(61515,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (61629,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(61630,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (61665,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(61666,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (61681,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(61682,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (61687,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(61688,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (61717,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(61718,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (61730,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(61731,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (61740,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(61741,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(1518,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (61874,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(61875,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (61947,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(61948,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (62016,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(62017,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (62018,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(62019,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (62050,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(62051,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (62138,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(62139,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(1539,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (62170,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(62171,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (62262,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(62263,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (62270,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(62271,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (62302,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(62303,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (62304,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(62305,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (62309,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(62310,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (62385,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(62386,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (62403,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(62404,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (62415,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(62416,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (62425,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(62426,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (62452,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(62453,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(1541,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 17713920 (ipc=283.4) sim_rate=139479 (inst/sec) elapsed = 0:0:02:07 / Tue Mar 22 12:51:11 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (62544,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(62545,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (62559,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(62560,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (62563,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(62564,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (62673,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(62674,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (62695,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(62696,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (62773,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(62774,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(1559,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (62829,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(62830,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (62847,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(62848,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (62855,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(62856,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (62951,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(62952,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (62954,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(62955,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (62974,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(62975,0)
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 17859424 (ipc=283.5) sim_rate=139526 (inst/sec) elapsed = 0:0:02:08 / Tue Mar 22 12:51:12 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (63032,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(63033,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (63101,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(63102,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (63120,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(63121,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (63134,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(63135,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (63136,0), 5 CTAs running
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(1552,0,0) tid=(255,0,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(63137,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (63253,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(63254,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (63283,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(63284,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (63346,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(63347,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (63395,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(63396,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (63420,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(63421,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (63490,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(63491,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(1542,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 17997760 (ipc=283.4) sim_rate=139517 (inst/sec) elapsed = 0:0:02:09 / Tue Mar 22 12:51:13 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (63501,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(63502,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (63504,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(63505,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (63544,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(63545,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (63610,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(63611,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (63644,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(63645,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (63668,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(63669,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (63669,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(63670,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (63714,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(63715,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (63789,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(63790,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (63815,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(63816,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(1574,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (63876,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(63877,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (63915,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(63916,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (63992,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(63993,0)
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 18145728 (ipc=283.5) sim_rate=139582 (inst/sec) elapsed = 0:0:02:10 / Tue Mar 22 12:51:14 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (64027,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(64028,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (64053,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(64054,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (64118,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(64119,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (64131,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(64132,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(1589,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (64187,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(64188,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (64202,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(64203,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (64244,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(64245,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (64252,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(64253,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (64258,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(64259,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (64354,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(64355,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (64406,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(64407,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(1583,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (64471,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(64472,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (64485,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(64486,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (64535,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(64536,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (64547,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(64548,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (64591,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(64592,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (64637,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(64638,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (64662,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(64663,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (64708,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(64709,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (64759,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(64760,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(1578,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (64835,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(64836,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (64841,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(64842,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (64858,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(64859,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (64877,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(64878,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (64938,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(64939,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (64985,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(64986,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (64996,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(64997,0)
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 18431776 (ipc=283.6) sim_rate=140700 (inst/sec) elapsed = 0:0:02:11 / Tue Mar 22 12:51:15 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (65057,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(65058,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (65071,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(65072,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (65149,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(65150,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(1571,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (65214,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(65215,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (65223,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(65224,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (65279,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(65280,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (65319,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(65320,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (65369,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(65370,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (65436,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(65437,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (65447,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(65448,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(1613,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 18578688 (ipc=283.6) sim_rate=140747 (inst/sec) elapsed = 0:0:02:12 / Tue Mar 22 12:51:16 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (65515,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(65516,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (65536,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(65537,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (65537,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(65538,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (65645,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(65646,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (65701,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(65702,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (65707,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(65708,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (65741,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(65742,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (65750,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(65751,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(1627,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (65812,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(65813,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (65814,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(65815,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (65815,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(65816,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (65913,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(65914,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (65950,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(65951,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (65968,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(65969,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (65999,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(66000,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 18716864 (ipc=283.6) sim_rate=140728 (inst/sec) elapsed = 0:0:02:13 / Tue Mar 22 12:51:17 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (66098,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(66099,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (66132,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(66133,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (66139,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(66140,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(1633,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (66223,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(66224,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (66275,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(66276,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (66291,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(66292,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (66322,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(66323,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (66363,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(66364,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (66447,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(66448,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (66457,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(66458,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (66472,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(66473,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(1643,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 18863744 (ipc=283.7) sim_rate=140774 (inst/sec) elapsed = 0:0:02:14 / Tue Mar 22 12:51:18 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (66562,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(66563,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (66585,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(66586,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (66597,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(66598,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (66680,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(66681,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (66686,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(66687,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (66696,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(66697,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (66710,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(66711,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(1656,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (66853,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(66854,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (66938,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(66939,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (66943,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(66944,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (66948,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(66949,0)
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 19006080 (ipc=283.7) sim_rate=140785 (inst/sec) elapsed = 0:0:02:15 / Tue Mar 22 12:51:19 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (67001,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(67002,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (67011,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(67012,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (67030,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(67031,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (67044,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(67045,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (67092,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(67093,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (67125,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(67126,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (67144,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(67145,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(1661,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (67220,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(67221,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (67299,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(67300,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (67331,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(67332,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (67350,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(67351,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (67376,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(67377,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (67480,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(67481,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (67494,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(67495,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(1670,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 19145472 (ipc=283.6) sim_rate=140775 (inst/sec) elapsed = 0:0:02:16 / Tue Mar 22 12:51:20 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (67524,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(67525,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (67577,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(67578,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (67627,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(67628,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (67633,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(67634,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (67732,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(67733,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (67790,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(67791,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(1671,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (67823,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(67824,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (67829,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(67830,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (67862,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(67863,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (67878,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(67879,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (67933,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(67934,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (67935,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(67936,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (68050,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(68051,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (68134,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(68135,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (68140,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(68141,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(1679,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (68159,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(68160,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (68201,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(68202,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (68205,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(68206,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (68213,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(68214,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (68220,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(68221,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (68282,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(68283,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (68319,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(68320,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (68384,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(68385,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (68446,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(68447,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (68448,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(68449,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (68485,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(68486,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(1689,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (68494,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(68495,0)
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 19435808 (ipc=283.7) sim_rate=141867 (inst/sec) elapsed = 0:0:02:17 / Tue Mar 22 12:51:21 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (68600,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(68601,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (68602,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(68603,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (68722,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(68723,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (68754,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(68755,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (68765,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(68766,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (68776,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(68777,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(1704,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (68836,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(68837,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (68910,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(68911,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (68942,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(68943,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (68953,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(68954,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (68979,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(68980,0)
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 19578400 (ipc=283.7) sim_rate=141872 (inst/sec) elapsed = 0:0:02:18 / Tue Mar 22 12:51:22 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (69080,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(69081,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (69086,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(69087,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (69119,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(69120,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(1709,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (69159,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(69160,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (69272,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(69273,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (69282,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(69283,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (69401,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (69401,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(69402,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(69402,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (69423,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(69424,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (69438,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(69439,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (69468,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(69469,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (69486,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(69487,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(1701,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 19723296 (ipc=283.8) sim_rate=141894 (inst/sec) elapsed = 0:0:02:19 / Tue Mar 22 12:51:23 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (69507,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(69508,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (69524,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(69525,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (69552,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(69553,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (69558,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(69559,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (69585,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(69586,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (69694,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(69695,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (69704,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(69705,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (69752,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(69753,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(1724,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (69838,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(69839,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (69872,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(69873,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (69935,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(69936,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (69958,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(69959,0)
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 19869472 (ipc=283.8) sim_rate=141924 (inst/sec) elapsed = 0:0:02:20 / Tue Mar 22 12:51:24 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (70065,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(70066,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (70067,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(70068,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (70090,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(70091,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(1724,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (70165,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(70166,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (70177,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(70178,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (70225,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(70226,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (70298,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(70299,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (70349,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(70350,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (70365,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(70366,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (70386,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(70387,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (70450,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(70451,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(1741,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 20016800 (ipc=283.9) sim_rate=141963 (inst/sec) elapsed = 0:0:02:21 / Tue Mar 22 12:51:25 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (70509,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(70510,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (70545,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(70546,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (70578,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(70579,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (70602,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(70603,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (70651,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(70652,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (70655,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(70656,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (70680,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(70681,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (70684,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(70685,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (70761,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(70762,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (70767,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(70768,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(1757,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (70817,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(70818,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (70828,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(70829,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (70866,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(70867,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (70872,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(70873,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (70958,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(70959,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (70969,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(70970,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (71025,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(71026,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (71113,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(71114,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(1770,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (71181,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(71182,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (71258,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(71259,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (71295,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(71296,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (71300,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(71301,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (71338,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(71339,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (71433,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(71434,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (71463,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(71464,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(1777,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 20301248 (ipc=283.9) sim_rate=142966 (inst/sec) elapsed = 0:0:02:22 / Tue Mar 22 12:51:26 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (71507,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(71508,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (71509,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(71510,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (71563,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(71564,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (71624,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(71625,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (71638,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(71639,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (71722,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(71723,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (71775,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(71776,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (71779,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(71780,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (71788,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(71789,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (71791,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(71792,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(1769,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (71817,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(71818,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (71855,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(71856,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (71907,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(71908,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (71918,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(71919,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (71930,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(71931,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (71993,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(71994,0)
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 20443168 (ipc=283.9) sim_rate=142959 (inst/sec) elapsed = 0:0:02:23 / Tue Mar 22 12:51:27 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (72031,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(72032,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (72035,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(72036,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (72111,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(72112,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (72124,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(72125,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(1783,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (72184,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(72185,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (72222,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(72223,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (72281,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(72282,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (72410,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(72411,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (72443,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(72444,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (72451,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(72452,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(1798,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (72489,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(72490,0)
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 20590560 (ipc=284.0) sim_rate=142990 (inst/sec) elapsed = 0:0:02:24 / Tue Mar 22 12:51:28 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (72619,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(72620,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (72641,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(72642,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (72656,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(72657,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (72698,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(72699,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (72712,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(72713,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (72764,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(72765,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (72774,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(72775,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(1793,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (72947,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(72948,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (72950,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(72951,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (72980,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(72981,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (72996,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(72997,0)
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 20730496 (ipc=284.0) sim_rate=142968 (inst/sec) elapsed = 0:0:02:25 / Tue Mar 22 12:51:29 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (73000,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(73001,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (73009,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(73010,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (73091,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(73092,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (73095,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(73096,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (73116,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(73117,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (73119,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(73120,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(1800,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (73188,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(73189,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (73197,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(73198,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (73200,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(73201,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (73217,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(73218,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (73320,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(73321,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (73353,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(73354,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (73384,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(73385,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (73478,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(73479,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(1822,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 73500  inst.: 20869984 (ipc=283.9) sim_rate=142945 (inst/sec) elapsed = 0:0:02:26 / Tue Mar 22 12:51:30 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (73500,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(73501,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (73585,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(73586,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (73605,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(73606,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (73642,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(73643,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (73713,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(73714,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (73818,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(73819,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(1829,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (73839,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(73840,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (73841,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(73842,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (73873,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(73874,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (73907,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(73908,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (73919,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(73920,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (73943,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(73944,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (74087,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(74088,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (74154,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(74155,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(1828,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (74163,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(74164,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (74168,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(74169,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (74203,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(74204,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (74247,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(74248,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (74254,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(74255,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (74278,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(74279,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (74284,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(74285,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (74331,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(74332,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (74349,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(74350,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (74390,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(74391,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (74411,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(74412,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (74484,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(74485,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (74490,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(74491,0)
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 21153024 (ipc=283.9) sim_rate=143898 (inst/sec) elapsed = 0:0:02:27 / Tue Mar 22 12:51:31 2016
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(1812,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (74528,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(74529,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (74562,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(74563,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (74671,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(74672,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (74705,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(74706,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (74770,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(74771,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (74791,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(74792,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(1846,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (74869,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(74870,0)
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 21297824 (ipc=284.0) sim_rate=143904 (inst/sec) elapsed = 0:0:02:28 / Tue Mar 22 12:51:32 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (75018,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(75019,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (75026,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(75027,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (75064,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (75064,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(75065,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(75065,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (75091,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(75092,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (75143,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(75144,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (75152,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(75153,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(1858,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (75237,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(75238,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (75255,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(75256,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (75335,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(75336,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (75346,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(75347,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (75353,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(75354,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (75415,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(75416,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (75423,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(75424,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (75428,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(75429,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (75472,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(75473,0)
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 21443104 (ipc=284.0) sim_rate=143913 (inst/sec) elapsed = 0:0:02:29 / Tue Mar 22 12:51:33 2016
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(1862,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (75515,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(75516,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (75573,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(75574,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (75623,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(75624,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (75629,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(75630,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (75707,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(75708,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (75724,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(75725,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (75731,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(75732,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (75732,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(75733,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (75760,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(75761,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(1852,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (75823,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(75824,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (75860,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(75861,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (75990,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(75991,0)
GPGPU-Sim uArch: cycles simulated: 76000  inst.: 21589728 (ipc=284.1) sim_rate=143931 (inst/sec) elapsed = 0:0:02:30 / Tue Mar 22 12:51:34 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (76005,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(76006,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (76029,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(76030,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (76167,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(76168,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(1888,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (76204,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(76205,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (76209,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(76210,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (76227,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(76228,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (76268,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(76269,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (76366,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(76367,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (76385,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(76386,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (76394,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(76395,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(1862,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (76490,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(76491,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (76498,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(76499,0)
GPGPU-Sim uArch: cycles simulated: 76500  inst.: 21736000 (ipc=284.1) sim_rate=143947 (inst/sec) elapsed = 0:0:02:31 / Tue Mar 22 12:51:35 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (76516,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(76517,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (76522,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(76523,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (76594,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(76595,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (76617,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(76618,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (76625,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(76626,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (76644,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(76645,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (76737,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(76738,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (76747,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(76748,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (76779,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(76780,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (76808,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(76809,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(1901,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (76862,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(76863,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (76886,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(76887,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (76896,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(76897,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (76929,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(76930,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (76936,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(76937,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (77024,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(77025,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (77100,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(77101,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (77111,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(77112,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(1906,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (77213,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(77214,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (77310,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(77311,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (77399,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(77400,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (77421,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(77422,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (77429,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(77430,0)
GPGPU-Sim uArch: cycles simulated: 77500  inst.: 22015200 (ipc=284.1) sim_rate=144836 (inst/sec) elapsed = 0:0:02:32 / Tue Mar 22 12:51:36 2016
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(1917,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (77542,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(77543,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (77555,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(77556,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (77588,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (77588,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(77589,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(77589,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (77594,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(77595,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (77740,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(77741,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (77756,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(77757,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (77773,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(77774,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (77799,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(77800,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (77814,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(77815,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(1926,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (77815,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(77816,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (77833,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(77834,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (77845,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(77846,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (77922,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(77923,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (77927,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(77928,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (77942,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(77943,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (77995,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(77996,0)
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 22165600 (ipc=284.2) sim_rate=144873 (inst/sec) elapsed = 0:0:02:33 / Tue Mar 22 12:51:37 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (78017,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(78018,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (78021,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(78022,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (78081,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(78082,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (78134,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(78135,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(1923,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (78220,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(78221,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (78278,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(78279,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (78286,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(78287,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (78327,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(78328,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (78398,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(78399,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (78453,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(78454,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(1936,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 22311264 (ipc=284.2) sim_rate=144878 (inst/sec) elapsed = 0:0:02:34 / Tue Mar 22 12:51:38 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (78607,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(78608,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (78642,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(78643,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (78675,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(78676,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (78678,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(78679,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (78684,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(78685,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (78722,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(78723,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (78804,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(78805,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (78809,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(78810,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(1940,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (78910,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(78911,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (78961,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(78962,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (78978,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(78979,0)
GPGPU-Sim uArch: cycles simulated: 79000  inst.: 22453696 (ipc=284.2) sim_rate=144862 (inst/sec) elapsed = 0:0:02:35 / Tue Mar 22 12:51:39 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (79015,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(79016,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (79029,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(79030,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (79056,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(79057,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (79074,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(79075,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (79075,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(79076,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (79116,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(79117,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(1959,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (79163,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(79164,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (79178,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(79179,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (79192,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(79193,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (79252,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(79253,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (79265,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(79266,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (79303,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(79304,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (79316,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(79317,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (79492,0), 5 CTAs running
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(1978,0,0) tid=(31,0,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(79493,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (79494,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(79495,0)
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 22594208 (ipc=284.2) sim_rate=144834 (inst/sec) elapsed = 0:0:02:36 / Tue Mar 22 12:51:40 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (79518,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(79519,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (79545,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(79546,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (79688,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(79689,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (79777,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(79778,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (79820,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(79821,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(1953,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (79828,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(79829,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (79854,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(79855,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (79897,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(79898,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (79923,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(79924,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (79925,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(79926,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (80031,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(80032,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (80040,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(80041,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (80054,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(80055,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(1996,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (80194,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(80195,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (80198,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(80199,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (80199,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(80200,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (80205,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(80206,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (80249,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(80250,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (80256,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(80257,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (80279,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(80280,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (80338,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(80339,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (80353,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(80354,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (80358,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(80359,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (80401,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(80402,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(1992,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (80496,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(80497,0)
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 22882368 (ipc=284.3) sim_rate=145747 (inst/sec) elapsed = 0:0:02:37 / Tue Mar 22 12:51:41 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (80508,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(80509,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (80514,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(80515,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (80532,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(80533,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (80698,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (80769,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (80773,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (80803,0), 5 CTAs running
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(2013,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (80935,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (80976,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 23022208 (ipc=284.2) sim_rate=145710 (inst/sec) elapsed = 0:0:02:38 / Tue Mar 22 12:51:42 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (81016,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (81039,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (81047,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (81106,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (81128,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (81142,0), 5 CTAs running
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(2008,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (81188,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (81217,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (81259,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (81328,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (81328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (81384,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (81444,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (81455,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (81476,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (81484,0), 4 CTAs running
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(2009,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 81500  inst.: 23170656 (ipc=284.3) sim_rate=145727 (inst/sec) elapsed = 0:0:02:39 / Tue Mar 22 12:51:43 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (81592,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (81596,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (81616,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (81617,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (81641,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (81705,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (81735,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (81755,0), 4 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(2038,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (81872,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (81916,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (81963,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (82002,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (82124,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (82138,0), 3 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(2001,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (82185,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (82198,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (82264,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (82303,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (82375,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (82385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (82391,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (82444,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (82468,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (82499,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 23443744 (ipc=284.2) sim_rate=146523 (inst/sec) elapsed = 0:0:02:40 / Tue Mar 22 12:51:44 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (82525,0), 2 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(2037,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (82583,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (82634,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (82677,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (82687,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (82710,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (82776,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (82836,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (82855,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (82870,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (82889,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (82913,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (82932,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (82938,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (83034,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (83119,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (83167,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (83229,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (83311,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (83326,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (83337,0), 1 CTAs running
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(2040,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (83380,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (83445,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (83473,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 83500  inst.: 23559712 (ipc=282.2) sim_rate=146333 (inst/sec) elapsed = 0:0:02:41 / Tue Mar 22 12:51:45 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (83527,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (83553,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (83574,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (83580,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (83656,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (83665,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (83673,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (83757,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (83797,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (83803,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (83824,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (83867,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (83902,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (83915,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (83928,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (83942,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (83997,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (84018,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (84024,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (84034,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z11MapperCountPcS_P4int4PiS2_S2_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11MapperCountPcS_P4int4PiS2_S2_iii' finished on shader 11.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z11MapperCountPcS_P4int4PiS2_S2_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 84035
gpu_sim_insn = 23569920
gpu_ipc =     280.4774
gpu_tot_sim_cycle = 84035
gpu_tot_sim_insn = 23569920
gpu_tot_ipc =     280.4774
gpu_tot_issued_cta = 2046
gpu_stall_dramfull = 367
gpu_stall_icnt2sh    = 16257
gpu_total_sim_rate=146397

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 409200
	L1I_total_cache_misses = 1175
	L1I_total_cache_miss_rate = 0.0029
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[1]: Access = 6576, Miss = 3288, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[2]: Access = 6576, Miss = 3288, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 18
	L1D_cache_core[3]: Access = 6576, Miss = 3288, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 14
	L1D_cache_core[4]: Access = 6576, Miss = 3288, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 76
	L1D_cache_core[5]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[6]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 39
	L1D_cache_core[7]: Access = 6576, Miss = 3288, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 78
	L1D_cache_core[8]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 15
	L1D_cache_core[9]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 80
	L1D_cache_core[10]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 68
	L1D_cache_core[11]: Access = 6576, Miss = 3288, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 32
	L1D_cache_core[12]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[13]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 79
	L1D_cache_core[14]: Access = 6528, Miss = 3264, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 98208
	L1D_total_cache_misses = 49104
	L1D_total_cache_miss_rate = 0.5000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 646
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.039
L1C_cache:
	L1C_total_cache_accesses = 81840
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0059
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 397
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 81360
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 249
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 408025
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1175
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1081, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 1034, 
gpgpu_n_tot_thrd_icount = 24617472
gpgpu_n_tot_w_icount = 769296
gpgpu_n_stall_shd_mem = 646
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 49104
gpgpu_n_mem_write_global = 49104
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1571328
gpgpu_n_store_insn = 1571328
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2618880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 646
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8115	W0_Idle:32075	W0_Scoreboard:1706078	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:769296
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 392832 {8:49104,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6678144 {136:49104,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6678144 {136:49104,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392832 {8:49104,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 200 
maxdqlatency = 0 
maxmflatency = 484 
averagemflatency = 231 
max_icnt2mem_latency = 134 
max_icnt2sh_latency = 84034 
mrq_lat_table:23806 	3146 	4164 	7381 	19732 	23636 	9907 	297 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	49109 	49114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	51142 	38672 	7880 	586 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	26189 	21924 	1006 	0 	0 	0 	0 	187 	1241 	2564 	4955 	9772 	19601 	10784 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	165 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      5097      5182      4806      4843      5181      5368      5087      5151      5747      6039      5364      5368      5308      5286      4291      4289 
dram[1]:      5144      5241      4828      4886      5294      5394      5186      5262      5901      6052      5304      5322      5463      5544      4259      4335 
dram[2]:      5173      5225      4846      4693      5324      5200      5236      5218      5919      5943      5332      5442      5439      5450      4240      4286 
dram[3]:      5382      5261      4891      4710      5375      5242      5250      5345      5984      5971      5365      5266      5462      5593      4333      4274 
dram[4]:      5259      5420      4757      4753      5174      5266      4981      5346      5850      6056      5353      5268      5273      5529      4114      4261 
dram[5]:      5304      5438      4809      4760      5262      5306      5078      5387      5975      6111      5344      5271      5201      5453      4197      4273 
average row accesses per activate:
dram[0]:  2.112088  2.176471  2.077922  2.206897  2.074074  2.272076  2.086957  2.181818  2.091503  2.274882  2.114537  2.191781  2.077922  2.237762  2.105263  2.269504 
dram[1]:  2.064516  2.237762  2.038217  2.222222  2.025532  2.168565  2.128603  2.232558  2.046908  2.157303  2.060086  2.237762  2.105263  2.269504  2.157303  2.162162 
dram[2]:  2.147651  2.176871  2.082429  2.186788  2.083151  2.193548  2.114537  2.091503  2.021053  2.105263  2.077922  2.138085  2.147651  2.186788  2.147651  2.109890 
dram[3]:  2.091503  2.201835  2.082429  2.232558  2.129754  2.245283  2.264151  2.313253  2.012579  2.091503  2.128603  2.232558  2.114537  2.248244  2.128603  2.147651 
dram[4]:  2.008368  2.211982  2.167043  2.196796  2.083151  2.288461  2.181818  2.171946  2.033898  2.227378  2.114537  2.217090  2.176871  2.242991  2.222222  2.222222 
dram[5]:  2.073276  2.242991  2.206897  2.171946  2.183486  2.299517  2.133333  2.269504  2.073434  2.248244  2.046908  2.242991  2.073434  2.248244  2.222222  2.285714 
average row locality = 92069/42684 = 2.156991
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       513       514       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[1]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[2]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[3]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[4]:       512       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
dram[5]:       514       512       512       512       508       508       512       512       512       512       512       512       512       512       512       512 
total reads: 49109
bank skew: 514/508 = 1.01
chip skew: 8187/8184 = 1.00
number of total write accesses:
dram[0]:       448       448       448       448       444       444       448       448       448       448       448       448       448       448       448       448 
dram[1]:       448       448       448       448       444       444       448       448       448       448       448       448       448       448       448       448 
dram[2]:       448       448       448       448       444       444       448       448       448       448       448       448       448       448       448       448 
dram[3]:       448       448       448       448       444       444       448       448       448       448       448       448       448       448       448       448 
dram[4]:       448       448       448       448       444       444       448       448       448       448       448       448       448       448       448       448 
dram[5]:       448       448       448       448       444       444       448       448       448       448       448       448       448       448       448       448 
total reads: 42960
bank skew: 448/444 = 1.01
chip skew: 7160/7160 = 1.00
average mf latency per bank:
dram[0]:        249       245       244       244       247       250       246       248       245       249       247       247       245       247       247       249
dram[1]:        245       248       244       245       247       250       248       249       243       245       245       247       245       247       248       248
dram[2]:        245       245       243       245       247       250       246       245       242       244       244       245       245       246       247       248
dram[3]:        246       247       243       245       247       250       248       248       243       246       246       247       246       247       247       248
dram[4]:        244       247       246       245       247       250       246       248       244       245       246       247       244       246       246       247
dram[5]:        243       248       245       246       247       249       245       248       243       247       245       246       245       246       247       248
maximum mf latency per bank:
dram[0]:        432       431       415       437       443       439       462       422       424       425       415       404       434       446       441       458
dram[1]:        408       422       424       417       414       426       448       423       413       418       411       420       470       440       422       433
dram[2]:        424       432       415       445       415       462       409       428       394       440       387       443       433       446       444       467
dram[3]:        409       435       408       445       436       460       466       466       420       463       484       423       450       439       410       420
dram[4]:        427       418       430       414       447       440       456       433       409       434       434       440       419       473       427       430
dram[5]:        405       425       434       440       436       424       453       442       436       447       456       411       428       428       480       422

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=110925 n_nop=66015 n_act=7116 n_pre=7100 n_req=15347 n_rd=16374 n_write=14320 bw_util=0.5534
n_activity=105037 dram_eff=0.5844
bk0: 1026a 83428i bk1: 1028a 83803i bk2: 1024a 83017i bk3: 1024a 84617i bk4: 1016a 83335i bk5: 1016a 83430i bk6: 1024a 82262i bk7: 1024a 81884i bk8: 1024a 83436i bk9: 1024a 83169i bk10: 1024a 83199i bk11: 1024a 83645i bk12: 1024a 82526i bk13: 1024a 82963i bk14: 1024a 82518i bk15: 1024a 83277i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.88821
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=110925 n_nop=65925 n_act=7164 n_pre=7148 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.5533
n_activity=105178 dram_eff=0.5835
bk0: 1024a 83250i bk1: 1024a 84087i bk2: 1024a 82907i bk3: 1024a 84118i bk4: 1016a 82702i bk5: 1016a 83034i bk6: 1024a 81523i bk7: 1024a 83117i bk8: 1024a 83906i bk9: 1024a 83390i bk10: 1024a 83538i bk11: 1024a 84739i bk12: 1024a 82793i bk13: 1024a 83347i bk14: 1024a 82523i bk15: 1024a 82510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.7767
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=110925 n_nop=65809 n_act=7222 n_pre=7206 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.5533
n_activity=105142 dram_eff=0.5837
bk0: 1024a 83743i bk1: 1024a 84200i bk2: 1024a 84075i bk3: 1024a 83954i bk4: 1016a 83929i bk5: 1016a 84137i bk6: 1024a 83054i bk7: 1024a 81793i bk8: 1024a 83227i bk9: 1024a 83825i bk10: 1024a 84165i bk11: 1024a 83426i bk12: 1024a 83911i bk13: 1024a 82532i bk14: 1024a 82759i bk15: 1024a 81549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.75168
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=110925 n_nop=66069 n_act=7092 n_pre=7076 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.5533
n_activity=104929 dram_eff=0.5849
bk0: 1024a 83085i bk1: 1024a 83429i bk2: 1024a 83517i bk3: 1024a 85014i bk4: 1016a 83912i bk5: 1016a 83686i bk6: 1024a 82739i bk7: 1024a 82999i bk8: 1024a 83351i bk9: 1024a 83323i bk10: 1024a 84500i bk11: 1024a 84098i bk12: 1024a 83538i bk13: 1024a 84214i bk14: 1024a 82140i bk15: 1024a 81927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.99405
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=110925 n_nop=66113 n_act=7070 n_pre=7054 n_req=15344 n_rd=16368 n_write=14320 bw_util=0.5533
n_activity=104951 dram_eff=0.5848
bk0: 1024a 83756i bk1: 1024a 83782i bk2: 1024a 83726i bk3: 1024a 84045i bk4: 1016a 83459i bk5: 1016a 83847i bk6: 1024a 82526i bk7: 1024a 81816i bk8: 1024a 82829i bk9: 1024a 84156i bk10: 1024a 83551i bk11: 1024a 83699i bk12: 1024a 83870i bk13: 1024a 83583i bk14: 1024a 83261i bk15: 1024a 83098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.88228
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=110925 n_nop=66207 n_act=7021 n_pre=7005 n_req=15346 n_rd=16372 n_write=14320 bw_util=0.5534
n_activity=105159 dram_eff=0.5837
bk0: 1028a 83389i bk1: 1024a 83824i bk2: 1024a 84550i bk3: 1024a 83664i bk4: 1016a 83540i bk5: 1016a 84808i bk6: 1024a 82400i bk7: 1024a 81773i bk8: 1024a 83542i bk9: 1024a 83846i bk10: 1024a 83355i bk11: 1024a 84176i bk12: 1024a 83272i bk13: 1024a 83370i bk14: 1024a 82446i bk15: 1024a 82887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=5.03968

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8199, Miss = 4093, Miss_rate = 0.499, Pending_hits = 3, Reservation_fails = 100
L2_cache_bank[1]: Access = 8214, Miss = 4094, Miss_rate = 0.498, Pending_hits = 6, Reservation_fails = 159
L2_cache_bank[2]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 8214, Miss = 4094, Miss_rate = 0.498, Pending_hits = 6, Reservation_fails = 215
L2_cache_bank[11]: Access = 8184, Miss = 4092, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 98283
L2_total_cache_misses = 49109
L2_total_cache_miss_rate = 0.4997
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 474
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 49104
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49104
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 374
L2_cache_data_port_util = 0.365
L2_cache_fill_port_util = 0.195

icnt_total_pkts_mem_to_simt=294969
icnt_total_pkts_simt_to_mem=294699
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.6523
	minimum = 6
	maximum = 84
Network latency average = 12.1869
	minimum = 6
	maximum = 67
Slowest packet = 1521
Flit latency average = 9.8557
	minimum = 6
	maximum = 63
Slowest flit = 4388
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0866332
	minimum = 0.0777414 (at node 0)
	maximum = 0.097745 (at node 16)
Accepted packet rate average = 0.0866332
	minimum = 0.0777414 (at node 0)
	maximum = 0.097745 (at node 16)
Injected flit rate average = 0.259886
	minimum = 0.233105 (at node 0)
	maximum = 0.293949 (at node 16)
Accepted flit rate average= 0.259886
	minimum = 0.233319 (at node 0)
	maximum = 0.292521 (at node 16)
Injected packet length average = 2.99985
Accepted packet length average = 2.99985
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.6523 (1 samples)
	minimum = 6 (1 samples)
	maximum = 84 (1 samples)
Network latency average = 12.1869 (1 samples)
	minimum = 6 (1 samples)
	maximum = 67 (1 samples)
Flit latency average = 9.8557 (1 samples)
	minimum = 6 (1 samples)
	maximum = 63 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0866332 (1 samples)
	minimum = 0.0777414 (1 samples)
	maximum = 0.097745 (1 samples)
Accepted packet rate average = 0.0866332 (1 samples)
	minimum = 0.0777414 (1 samples)
	maximum = 0.097745 (1 samples)
Injected flit rate average = 0.259886 (1 samples)
	minimum = 0.233105 (1 samples)
	maximum = 0.293949 (1 samples)
Accepted flit rate average = 0.259886 (1 samples)
	minimum = 0.233319 (1 samples)
	maximum = 0.292521 (1 samples)
Injected packet size average = 2.99985 (1 samples)
Accepted packet size average = 2.99985 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 41 sec (161 sec)
gpgpu_simulation_rate = 146397 (inst/sec)
gpgpu_simulation_rate = 521 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402f0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' to stream 0, gridDim= (1023,1,1) blockDim = (256,1,1) 
kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,84035)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,84035)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,84035)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,84035)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,84035)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,84035)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,84035)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,84035)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,84035)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,84035)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,84035)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,84035)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,84035)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,84035)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,84035)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,84035)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,84035)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,84035)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,84035)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,84035)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,84035)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,84035)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,84035)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,84035)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,84035)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,84035)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,84035)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,84035)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,84035)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,84035)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,84035)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,84035)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,84035)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,84035)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,84035)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,84035)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,84035)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,84035)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,84035)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,84035)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,84035)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,84035)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,84035)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,84035)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,84035)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,84035)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,84035)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,84035)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,84035)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,84035)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,84035)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,84035)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,84035)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,84035)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,84035)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,84035)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,84035)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,84035)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,84035)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,84035)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,84035)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,84035)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,84035)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,84035)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,84035)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,84035)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,84035)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,84035)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,84035)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,84035)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,84035)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,84035)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,84035)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,84035)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,84035)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,84035)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,84035)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,84035)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,84035)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,84035)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,84035)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,84035)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,84035)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,84035)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,84035)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,84035)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,84035)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,84035)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,84035)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,84035)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(26,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 84535  inst.: 23670272 (ipc=200.7) sim_rate=146112 (inst/sec) elapsed = 0:0:02:42 / Tue Mar 22 12:51:46 2016
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(16,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 85535  inst.: 23820544 (ipc=167.1) sim_rate=146138 (inst/sec) elapsed = 0:0:02:43 / Tue Mar 22 12:51:47 2016
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(34,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(43,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(28,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 86535  inst.: 24096800 (ipc=210.8) sim_rate=146931 (inst/sec) elapsed = 0:0:02:44 / Tue Mar 22 12:51:48 2016
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(8,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(34,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(44,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(24,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(20,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(60,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(16,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 87535  inst.: 24754400 (ipc=338.4) sim_rate=150026 (inst/sec) elapsed = 0:0:02:45 / Tue Mar 22 12:51:49 2016
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(34,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(56,0,0) tid=(235,0,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(42,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(4,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 88035  inst.: 25108280 (ipc=384.6) sim_rate=151254 (inst/sec) elapsed = 0:0:02:46 / Tue Mar 22 12:51:50 2016
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(42,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(13,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 88535  inst.: 25380895 (ipc=402.4) sim_rate=151981 (inst/sec) elapsed = 0:0:02:47 / Tue Mar 22 12:51:51 2016
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(19,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(45,0,0) tid=(193,0,0)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(59,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 89035  inst.: 25619160 (ipc=409.8) sim_rate=152495 (inst/sec) elapsed = 0:0:02:48 / Tue Mar 22 12:51:52 2016
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(32,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(18,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(37,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(79,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(44,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 90035  inst.: 26145278 (ipc=429.2) sim_rate=154705 (inst/sec) elapsed = 0:0:02:49 / Tue Mar 22 12:51:53 2016
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(42,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(15,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(7,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 90535  inst.: 26441877 (ipc=441.8) sim_rate=155540 (inst/sec) elapsed = 0:0:02:50 / Tue Mar 22 12:51:54 2016
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(31,0,0) tid=(198,0,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(22,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(2,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(21,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 91035  inst.: 26769283 (ipc=457.1) sim_rate=156545 (inst/sec) elapsed = 0:0:02:51 / Tue Mar 22 12:51:55 2016
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(5,0,0) tid=(116,0,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(15,0,0) tid=(30,0,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(9,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(30,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 91535  inst.: 27129968 (ipc=474.7) sim_rate=157732 (inst/sec) elapsed = 0:0:02:52 / Tue Mar 22 12:51:56 2016
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(72,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(43,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7947,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7948,84035)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(49,0,0) tid=(193,0,0)
GPGPU-Sim uArch: cycles simulated: 92035  inst.: 27431057 (ipc=482.6) sim_rate=158561 (inst/sec) elapsed = 0:0:02:53 / Tue Mar 22 12:51:57 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8046,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8047,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8062,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8063,84035)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(66,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8189,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8190,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8192,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8193,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8208,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8209,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8233,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8234,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8291,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8292,84035)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(96,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8381,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8382,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8415,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8416,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8461,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8462,84035)
GPGPU-Sim uArch: cycles simulated: 92535  inst.: 27700347 (ipc=485.9) sim_rate=159197 (inst/sec) elapsed = 0:0:02:54 / Tue Mar 22 12:51:58 2016
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(71,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8555,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8556,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8597,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8598,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8687,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8688,84035)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(31,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8705,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8706,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8720,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8721,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8763,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8764,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8767,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8768,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8796,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8797,84035)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(104,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8906,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(8907,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8947,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8948,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8954,84035), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8954,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(8955,84035)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(8955,84035)
GPGPU-Sim uArch: cycles simulated: 93035  inst.: 27979428 (ipc=489.9) sim_rate=159882 (inst/sec) elapsed = 0:0:02:55 / Tue Mar 22 12:51:59 2016
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(37,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9029,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9030,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9031,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9032,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9048,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9049,84035)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(107,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9206,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9207,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9214,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9215,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9227,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9228,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9241,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(9242,84035)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(109,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(68,0,0) tid=(125,0,0)
GPGPU-Sim uArch: cycles simulated: 93535  inst.: 28319246 (ipc=499.9) sim_rate=160904 (inst/sec) elapsed = 0:0:02:56 / Tue Mar 22 12:52:00 2016
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(93,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9665,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9666,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9706,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(9707,84035)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(45,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9874,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9875,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9898,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(9899,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9902,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(9903,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9931,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9932,84035)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(48,0,0) tid=(73,0,0)
GPGPU-Sim uArch: cycles simulated: 94035  inst.: 28599577 (ipc=503.0) sim_rate=161579 (inst/sec) elapsed = 0:0:02:57 / Tue Mar 22 12:52:01 2016
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(76,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (10114,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(10115,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10175,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(10176,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10177,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(10178,84035)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(58,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (10323,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(10324,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (10341,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(10342,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10376,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(10377,84035)
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(53,0,0) tid=(26,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (10455,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(10456,84035)
GPGPU-Sim uArch: cycles simulated: 94535  inst.: 28945563 (ipc=512.0) sim_rate=162615 (inst/sec) elapsed = 0:0:02:58 / Tue Mar 22 12:52:02 2016
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(81,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (10547,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(10548,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (10554,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(10555,84035)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(46,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (10789,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(10790,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (10802,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(10803,84035)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(77,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (10866,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(10867,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10870,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(10871,84035)
GPGPU-Sim uArch: cycles simulated: 95035  inst.: 29242059 (ipc=515.6) sim_rate=163363 (inst/sec) elapsed = 0:0:02:59 / Tue Mar 22 12:52:03 2016
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(123,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (11109,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(11110,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (11115,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(11116,84035)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(68,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (11350,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(11351,84035)
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(123,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (11443,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(11444,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (11475,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(11476,84035)
GPGPU-Sim uArch: cycles simulated: 95535  inst.: 29502067 (ipc=515.8) sim_rate=163900 (inst/sec) elapsed = 0:0:03:00 / Tue Mar 22 12:52:04 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (11506,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(11507,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (11536,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(11537,84035)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(94,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (11568,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(11569,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (11685,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(11686,84035)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(61,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (11710,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(11711,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (11760,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(11761,84035)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(107,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(66,0,0) tid=(100,0,0)
GPGPU-Sim uArch: cycles simulated: 96035  inst.: 29859986 (ipc=524.2) sim_rate=164972 (inst/sec) elapsed = 0:0:03:01 / Tue Mar 22 12:52:05 2016
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(80,0,0) tid=(102,0,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(61,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(63,0,0) tid=(186,0,0)
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(119,0,0) tid=(241,0,0)
GPGPU-Sim uArch: cycles simulated: 96535  inst.: 30231768 (ipc=532.9) sim_rate=166108 (inst/sec) elapsed = 0:0:03:02 / Tue Mar 22 12:52:06 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (12592,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(12593,84035)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(100,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (12681,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(12682,84035)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(97,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (12822,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(12823,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (12825,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(12826,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (12842,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(12843,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (12888,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(12889,84035)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(112,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (12946,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(12947,84035)
GPGPU-Sim uArch: cycles simulated: 97035  inst.: 30548000 (ipc=536.8) sim_rate=166928 (inst/sec) elapsed = 0:0:03:03 / Tue Mar 22 12:52:07 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (13022,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(13023,84035)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(104,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (13106,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(13107,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (13197,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(13198,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (13245,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(13246,84035)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(119,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (13252,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(13253,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (13316,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(13317,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (13321,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(13322,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (13349,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(13350,84035)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(95,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 97535  inst.: 30863016 (ipc=540.2) sim_rate=167733 (inst/sec) elapsed = 0:0:03:04 / Tue Mar 22 12:52:08 2016
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(85,0,0) tid=(131,0,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(106,0,0) tid=(169,0,0)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(123,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 98035  inst.: 31170872 (ipc=542.9) sim_rate=168491 (inst/sec) elapsed = 0:0:03:05 / Tue Mar 22 12:52:09 2016
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(121,0,0) tid=(102,0,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(131,0,0) tid=(92,0,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(123,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(81,0,0) tid=(121,0,0)
GPGPU-Sim uArch: cycles simulated: 98535  inst.: 31510016 (ipc=547.6) sim_rate=169408 (inst/sec) elapsed = 0:0:03:06 / Tue Mar 22 12:52:10 2016
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(104,0,0) tid=(32,0,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(94,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(161,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (14906,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(14907,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (14975,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(14976,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (14976,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(14977,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (14978,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(14979,84035)
GPGPU-Sim uArch: cycles simulated: 99035  inst.: 31826056 (ipc=550.4) sim_rate=170192 (inst/sec) elapsed = 0:0:03:07 / Tue Mar 22 12:52:11 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (15057,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(15058,84035)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(105,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (15101,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(15102,84035)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(131,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (15256,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(15257,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (15273,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(15274,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (15352,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(15353,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (15397,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(15398,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (15403,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(15404,84035)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(171,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (15476,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(15477,84035)
GPGPU-Sim uArch: cycles simulated: 99535  inst.: 32110098 (ipc=551.0) sim_rate=170798 (inst/sec) elapsed = 0:0:03:08 / Tue Mar 22 12:52:12 2016
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(99,0,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (15666,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(15667,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (15667,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(15668,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (15716,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(15717,84035)
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(99,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(123,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 100035  inst.: 32442544 (ipc=554.5) sim_rate=171653 (inst/sec) elapsed = 0:0:03:09 / Tue Mar 22 12:52:13 2016
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(130,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16144,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(16145,84035)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(137,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16273,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(16274,84035)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(132,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16427,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(16428,84035)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(136,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16466,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16467,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16473,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(16474,84035)
GPGPU-Sim uArch: cycles simulated: 100535  inst.: 32789672 (ipc=558.8) sim_rate=172577 (inst/sec) elapsed = 0:0:03:10 / Tue Mar 22 12:52:14 2016
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(130,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(110,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16739,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(16740,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16826,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(16827,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16835,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16836,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (16836,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(16837,84035)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(136,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16865,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(16866,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16887,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(16888,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16990,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16991,84035)
GPGPU-Sim uArch: cycles simulated: 101035  inst.: 33121534 (ipc=561.9) sim_rate=173411 (inst/sec) elapsed = 0:0:03:11 / Tue Mar 22 12:52:15 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17000,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17001,84035)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(108,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17103,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17104,84035)
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(144,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17189,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17190,84035)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(108,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(162,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 101535  inst.: 33481731 (ipc=566.4) sim_rate=174384 (inst/sec) elapsed = 0:0:03:12 / Tue Mar 22 12:52:16 2016
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(126,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17654,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(17655,84035)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(148,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(153,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (17905,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(17906,84035)
GPGPU-Sim uArch: cycles simulated: 102035  inst.: 33784793 (ipc=567.5) sim_rate=175050 (inst/sec) elapsed = 0:0:03:13 / Tue Mar 22 12:52:17 2016
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(141,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18058,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(18059,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18090,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(18091,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18162,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(18163,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18180,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(18181,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18204,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(18205,84035)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(132,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18223,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(18224,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18274,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(18275,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18330,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(18331,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (18350,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(18351,84035)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(189,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18375,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(18376,84035)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(141,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 102535  inst.: 34096824 (ipc=569.0) sim_rate=175756 (inst/sec) elapsed = 0:0:03:14 / Tue Mar 22 12:52:18 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18505,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(18506,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18578,84035), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18578,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(18579,84035)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(18579,84035)
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(141,0,0) tid=(70,0,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(126,0,0) tid=(215,0,0)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(133,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(152,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(162,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(121,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (19460,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(19461,84035)
GPGPU-Sim uArch: cycles simulated: 103535  inst.: 34769222 (ipc=574.3) sim_rate=178303 (inst/sec) elapsed = 0:0:03:15 / Tue Mar 22 12:52:19 2016
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(158,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (19554,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(19555,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (19574,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(19575,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19654,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(19655,84035)
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(174,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19737,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(19738,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19791,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(19792,84035)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(158,0,0) tid=(219,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (19864,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(19865,84035)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(153,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (19998,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(19999,84035)
GPGPU-Sim uArch: cycles simulated: 104035  inst.: 35065980 (ipc=574.8) sim_rate=178908 (inst/sec) elapsed = 0:0:03:16 / Tue Mar 22 12:52:20 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (20027,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(20028,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (20066,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(20067,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (20102,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(20103,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (20131,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(20132,84035)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(154,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20196,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(20197,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (20223,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(20224,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (20254,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(20255,84035)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(164,0,0) tid=(154,0,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(158,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 104535  inst.: 35375266 (ipc=575.9) sim_rate=179569 (inst/sec) elapsed = 0:0:03:17 / Tue Mar 22 12:52:21 2016
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(190,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(146,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(176,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 105035  inst.: 35737309 (ipc=579.4) sim_rate=180491 (inst/sec) elapsed = 0:0:03:18 / Tue Mar 22 12:52:22 2016
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(192,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (21091,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(21092,84035)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(218,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (21204,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(21205,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (21273,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(21274,84035)
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(207,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (21393,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(21394,84035)
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(160,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (21524,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(21525,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (21562,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(21563,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (21570,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(21571,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (21581,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(21582,84035)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(211,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (21596,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(21597,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (21650,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(21651,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (21685,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(21686,84035)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(216,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (21740,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(21741,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (21818,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(21819,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (21840,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(21841,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (21858,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(21859,84035)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(176,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 106035  inst.: 36396217 (ipc=583.0) sim_rate=182895 (inst/sec) elapsed = 0:0:03:19 / Tue Mar 22 12:52:23 2016
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(154,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(158,0,0) tid=(82,0,0)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(199,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (22391,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(22392,84035)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(226,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 106535  inst.: 36748616 (ipc=585.7) sim_rate=183743 (inst/sec) elapsed = 0:0:03:20 / Tue Mar 22 12:52:24 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (22526,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(22527,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (22567,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(22568,84035)
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(192,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (22614,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(22615,84035)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(177,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (22829,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(22830,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (22865,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(22866,84035)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(196,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (22907,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(22908,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (22926,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(22927,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (22947,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(22948,84035)
GPGPU-Sim uArch: cycles simulated: 107035  inst.: 37067839 (ipc=586.9) sim_rate=184417 (inst/sec) elapsed = 0:0:03:21 / Tue Mar 22 12:52:25 2016
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(229,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (23053,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(23054,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (23065,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(23066,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (23108,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(23109,84035)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(247,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (23198,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(23199,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (23223,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(23224,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (23241,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(23242,84035)
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(216,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(167,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 107535  inst.: 37387433 (ipc=588.0) sim_rate=185086 (inst/sec) elapsed = 0:0:03:22 / Tue Mar 22 12:52:26 2016
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(203,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(215,0,0) tid=(194,0,0)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(220,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(170,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(183,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (24270,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(24271,84035)
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(207,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (24456,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(24457,84035)
GPGPU-Sim uArch: cycles simulated: 108535  inst.: 38060640 (ipc=591.5) sim_rate=187490 (inst/sec) elapsed = 0:0:03:23 / Tue Mar 22 12:52:27 2016
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(204,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (24512,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(24513,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (24514,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(24515,84035)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(223,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (24675,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(24676,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (24683,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(24684,84035)
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(180,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (24842,84035), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (24842,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(24843,84035)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(24843,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (24852,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(24853,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (24872,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(24873,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (24944,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(24945,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (24979,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(24980,84035)
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(185,0,0) tid=(178,0,0)
GPGPU-Sim uArch: cycles simulated: 109035  inst.: 38364355 (ipc=591.8) sim_rate=188060 (inst/sec) elapsed = 0:0:03:24 / Tue Mar 22 12:52:28 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (25001,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(25002,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (25056,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(25057,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (25080,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(25081,84035)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(212,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(222,0,0) tid=(100,0,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(184,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 109535  inst.: 38705900 (ipc=593.6) sim_rate=188809 (inst/sec) elapsed = 0:0:03:25 / Tue Mar 22 12:52:29 2016
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(189,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(180,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(211,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(207,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 110035  inst.: 39056345 (ipc=595.6) sim_rate=189593 (inst/sec) elapsed = 0:0:03:26 / Tue Mar 22 12:52:30 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (26003,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(26004,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (26027,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(26028,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (26033,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(26034,84035)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(249,0,0) tid=(153,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (26137,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(26138,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (26184,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(26185,84035)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(209,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (26274,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(26275,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (26333,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(26334,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (26365,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(26366,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (26369,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(26370,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (26389,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(26390,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (26393,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(26394,84035)
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(205,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (26430,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(26431,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (26478,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(26479,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (26501,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(26502,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (26526,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(26527,84035)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(210,0,0) tid=(96,0,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(267,0,0) tid=(150,0,0)
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(227,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 111035  inst.: 39699788 (ipc=597.4) sim_rate=191786 (inst/sec) elapsed = 0:0:03:27 / Tue Mar 22 12:52:31 2016
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(197,0,0) tid=(49,0,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(244,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (27227,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(27228,84035)
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(229,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (27409,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(27410,84035)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(208,0,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 111535  inst.: 40047111 (ipc=599.2) sim_rate=192534 (inst/sec) elapsed = 0:0:03:28 / Tue Mar 22 12:52:32 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (27523,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(27524,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (27572,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(27573,84035)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(201,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (27643,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(27644,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (27720,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(27721,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (27732,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(27733,84035)
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(234,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (27803,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(27804,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (27850,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(27851,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (27873,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(27874,84035)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(211,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (27913,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(27914,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (27990,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(27991,84035)
GPGPU-Sim uArch: cycles simulated: 112035  inst.: 40366562 (ipc=599.9) sim_rate=193141 (inst/sec) elapsed = 0:0:03:29 / Tue Mar 22 12:52:33 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (28008,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(28009,84035)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(282,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (28031,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(28032,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (28081,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(28082,84035)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(255,0,0) tid=(40,0,0)
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(217,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(293,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 112535  inst.: 40704316 (ipc=601.2) sim_rate=193830 (inst/sec) elapsed = 0:0:03:30 / Tue Mar 22 12:52:34 2016
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(216,0,0) tid=(94,0,0)
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(268,0,0) tid=(108,0,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(242,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 113035  inst.: 41057252 (ipc=603.0) sim_rate=194584 (inst/sec) elapsed = 0:0:03:31 / Tue Mar 22 12:52:35 2016
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(213,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (29120,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(29121,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (29147,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(29148,84035)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(261,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (29291,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(29292,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (29293,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(29294,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (29308,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(29309,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (29332,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(29333,84035)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(286,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (29428,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(29429,84035)
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(298,0,0) tid=(170,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (29494,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(29495,84035)
GPGPU-Sim uArch: cycles simulated: 113535  inst.: 41368367 (ipc=603.3) sim_rate=195133 (inst/sec) elapsed = 0:0:03:32 / Tue Mar 22 12:52:36 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (29512,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(29513,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (29547,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(29548,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (29559,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(29560,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (29569,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(29570,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (29590,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(29591,84035)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(257,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (29634,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(29635,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (29683,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(29684,84035)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(226,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(230,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 114035  inst.: 41693003 (ipc=604.1) sim_rate=195741 (inst/sec) elapsed = 0:0:03:33 / Tue Mar 22 12:52:37 2016
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(256,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(289,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(303,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (30383,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(30384,84035)
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(294,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 114535  inst.: 42047843 (ipc=605.8) sim_rate=196485 (inst/sec) elapsed = 0:0:03:34 / Tue Mar 22 12:52:38 2016
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(242,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(281,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (30804,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(30805,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (30808,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(30809,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (30829,84035), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (30829,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(30830,84035)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(30830,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (30864,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(30865,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (30880,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(30881,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (30926,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(30927,84035)
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(298,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 115035  inst.: 42373096 (ipc=606.6) sim_rate=197084 (inst/sec) elapsed = 0:0:03:35 / Tue Mar 22 12:52:39 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (31009,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(31010,84035)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(299,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (31075,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(31076,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (31118,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(31119,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (31126,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(31127,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (31142,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(31143,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (31144,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(31145,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (31207,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(31208,84035)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(275,0,0) tid=(190,0,0)
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(326,0,0) tid=(190,0,0)
GPGPU-Sim uArch: cycles simulated: 115535  inst.: 42693483 (ipc=607.1) sim_rate=197655 (inst/sec) elapsed = 0:0:03:36 / Tue Mar 22 12:52:40 2016
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(244,0,0) tid=(20,0,0)
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(274,0,0) tid=(116,0,0)
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(290,0,0) tid=(90,0,0)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(243,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (31951,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(31952,84035)
GPGPU-Sim uArch: cycles simulated: 116035  inst.: 43037894 (ipc=608.4) sim_rate=197421 (inst/sec) elapsed = 0:0:03:38 / Tue Mar 22 12:52:42 2016
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(258,0,0) tid=(150,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (32093,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(32094,84035)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(243,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (32254,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(32255,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (32362,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(32363,84035)
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(258,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 116535  inst.: 43371436 (ipc=609.3) sim_rate=198043 (inst/sec) elapsed = 0:0:03:39 / Tue Mar 22 12:52:43 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (32520,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(32521,84035)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(294,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (32539,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(32540,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (32564,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(32565,84035)
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(273,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (32712,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(32713,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (32739,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(32740,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (32768,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(32769,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (32804,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(32805,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (32813,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(32814,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (32819,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(32820,84035)
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(292,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (32933,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(32934,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (32955,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(32956,84035)
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(343,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 117035  inst.: 43686587 (ipc=609.6) sim_rate=198575 (inst/sec) elapsed = 0:0:03:40 / Tue Mar 22 12:52:44 2016
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(259,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(304,0,0) tid=(218,0,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(314,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 117535  inst.: 44037435 (ipc=611.0) sim_rate=199264 (inst/sec) elapsed = 0:0:03:41 / Tue Mar 22 12:52:45 2016
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(262,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(299,0,0) tid=(161,0,0)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(300,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (33893,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(33894,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (33908,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(33909,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (33943,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(33944,84035)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(342,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (33994,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(33995,84035)
GPGPU-Sim uArch: cycles simulated: 118035  inst.: 44365836 (ipc=611.6) sim_rate=199846 (inst/sec) elapsed = 0:0:03:42 / Tue Mar 22 12:52:46 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (34025,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(34026,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (34048,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(34049,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (34139,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(34140,84035)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(276,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (34197,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(34198,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (34200,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(34201,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (34231,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(34232,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (34241,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(34242,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (34272,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(34273,84035)
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(314,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (34319,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(34320,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (34337,84035), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (34337,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(34338,84035)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(34338,84035)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(306,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 118535  inst.: 44681334 (ipc=611.9) sim_rate=200364 (inst/sec) elapsed = 0:0:03:43 / Tue Mar 22 12:52:47 2016
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(276,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(319,0,0) tid=(89,0,0)
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(310,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 119035  inst.: 45025346 (ipc=613.0) sim_rate=201006 (inst/sec) elapsed = 0:0:03:44 / Tue Mar 22 12:52:48 2016
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(292,0,0) tid=(226,0,0)
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(317,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (35245,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(35246,84035)
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(323,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(360,0,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (35447,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(35448,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (35477,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(35478,84035)
GPGPU-Sim uArch: cycles simulated: 119535  inst.: 45367459 (ipc=614.0) sim_rate=201633 (inst/sec) elapsed = 0:0:03:45 / Tue Mar 22 12:52:49 2016
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(312,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (35645,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(35646,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (35684,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(35685,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (35709,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(35710,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (35716,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(35717,84035)
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(316,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (35850,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(35851,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (35875,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(35876,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (35888,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(35889,84035)
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(309,0,0) tid=(154,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (35906,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(35907,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (35934,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(35935,84035)
GPGPU-Sim uArch: cycles simulated: 120035  inst.: 45675870 (ipc=614.1) sim_rate=202105 (inst/sec) elapsed = 0:0:03:46 / Tue Mar 22 12:52:50 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (36027,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(36028,84035)
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(335,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (36061,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(36062,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (36108,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(36109,84035)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(302,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(339,0,0) tid=(248,0,0)
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(292,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 120535  inst.: 46006139 (ipc=614.7) sim_rate=202670 (inst/sec) elapsed = 0:0:03:47 / Tue Mar 22 12:52:51 2016
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(325,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(288,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (36890,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(36891,84035)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(373,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (36933,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(36934,84035)
GPGPU-Sim uArch: cycles simulated: 121035  inst.: 46354800 (ipc=615.8) sim_rate=203310 (inst/sec) elapsed = 0:0:03:48 / Tue Mar 22 12:52:52 2016
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(335,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (37174,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(37175,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (37197,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(37198,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (37205,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(37206,84035)
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(317,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (37257,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(37258,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (37310,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(37311,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (37324,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(37325,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (37358,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(37359,84035)
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(332,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (37490,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(37491,84035)
GPGPU-Sim uArch: cycles simulated: 121535  inst.: 46670927 (ipc=616.0) sim_rate=203803 (inst/sec) elapsed = 0:0:03:49 / Tue Mar 22 12:52:53 2016
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(325,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (37518,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(37519,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (37524,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(37525,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (37557,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(37558,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (37566,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(37567,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (37642,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(37643,84035)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(319,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(310,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(350,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 122035  inst.: 47004181 (ipc=616.7) sim_rate=203481 (inst/sec) elapsed = 0:0:03:51 / Tue Mar 22 12:52:55 2016
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(328,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(326,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(351,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (38481,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(38482,84035)
GPGPU-Sim uArch: cycles simulated: 122535  inst.: 47349286 (ipc=617.6) sim_rate=204091 (inst/sec) elapsed = 0:0:03:52 / Tue Mar 22 12:52:56 2016
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(322,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (38563,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(38564,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (38587,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(38588,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38623,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(38624,84035)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(330,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (38734,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(38735,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (38737,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(38738,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (38759,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(38760,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (38797,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(38798,84035)
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(330,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (38814,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(38815,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (38858,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(38859,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (38942,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(38943,84035)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(343,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 123035  inst.: 47677854 (ipc=618.2) sim_rate=204625 (inst/sec) elapsed = 0:0:03:53 / Tue Mar 22 12:52:57 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (39005,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(39006,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (39029,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(39030,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (39097,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(39098,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (39102,84035), 5 CTAs running
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(388,0,0) tid=(1,0,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(39103,84035)
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(367,0,0) tid=(86,0,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(352,0,0) tid=(194,0,0)
GPGPU-Sim uArch: cycles simulated: 123535  inst.: 48002730 (ipc=618.6) sim_rate=205139 (inst/sec) elapsed = 0:0:03:54 / Tue Mar 22 12:52:58 2016
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(317,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(364,0,0) tid=(142,0,0)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(323,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(364,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (39991,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(39992,84035)
GPGPU-Sim uArch: cycles simulated: 124035  inst.: 48356148 (ipc=619.7) sim_rate=205770 (inst/sec) elapsed = 0:0:03:55 / Tue Mar 22 12:52:59 2016
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(368,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (40187,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(40188,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (40206,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(40207,84035)
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(363,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (40345,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(40346,84035)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(367,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (40425,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(40426,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (40457,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(40458,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (40478,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(40479,84035)
GPGPU-Sim uArch: cycles simulated: 124535  inst.: 48669886 (ipc=619.8) sim_rate=206228 (inst/sec) elapsed = 0:0:03:56 / Tue Mar 22 12:53:00 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (40518,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(40519,84035)
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(412,0,0) tid=(105,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (40602,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(40603,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (40625,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(40626,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (40663,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(40664,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (40695,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(40696,84035)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(362,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (40736,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(40737,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (40757,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(40758,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (40798,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(40799,84035)
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(365,0,0) tid=(236,0,0)
GPGPU-Sim uArch: cycles simulated: 125035  inst.: 48990157 (ipc=620.0) sim_rate=206709 (inst/sec) elapsed = 0:0:03:57 / Tue Mar 22 12:53:01 2016
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(332,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(360,0,0) tid=(96,0,0)
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(379,0,0) tid=(173,0,0)
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(343,0,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 125535  inst.: 49336452 (ipc=620.9) sim_rate=207296 (inst/sec) elapsed = 0:0:03:58 / Tue Mar 22 12:53:02 2016
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(343,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(375,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (41788,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(41789,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (41868,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(41869,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (41874,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(41875,84035)
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(389,0,0) tid=(146,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (41909,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(41910,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (41929,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(41930,84035)
GPGPU-Sim uArch: cycles simulated: 126035  inst.: 49664539 (ipc=621.3) sim_rate=207801 (inst/sec) elapsed = 0:0:03:59 / Tue Mar 22 12:53:03 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (42004,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(42005,84035)
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(418,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (42039,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(42040,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (42104,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(42105,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (42143,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(42144,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (42151,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(42152,84035)
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(407,0,0) tid=(146,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (42222,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(42223,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (42236,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(42237,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (42319,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(42320,84035)
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(388,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (42333,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(42334,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (42349,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(42350,84035)
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(396,0,0) tid=(182,0,0)
GPGPU-Sim uArch: cycles simulated: 126535  inst.: 49987248 (ipc=621.6) sim_rate=208280 (inst/sec) elapsed = 0:0:04:00 / Tue Mar 22 12:53:04 2016
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(399,0,0) tid=(166,0,0)
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(353,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(392,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 127035  inst.: 50336673 (ipc=622.5) sim_rate=208865 (inst/sec) elapsed = 0:0:04:01 / Tue Mar 22 12:53:05 2016
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(357,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (43070,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(43071,84035)
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(394,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (43238,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(43239,84035)
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(392,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (43375,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(43376,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (43392,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(43393,84035)
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(356,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 127535  inst.: 50668840 (ipc=623.0) sim_rate=209375 (inst/sec) elapsed = 0:0:04:02 / Tue Mar 22 12:53:06 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (43527,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(43528,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (43581,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(43582,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (43599,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(43600,84035)
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(364,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (43644,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(43645,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (43664,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(43665,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (43690,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(43691,84035)
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(376,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (43773,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(43774,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (43778,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(43779,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (43856,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(43857,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (43869,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(43870,84035)
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(365,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (43959,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(43960,84035)
GPGPU-Sim uArch: cycles simulated: 128035  inst.: 50988551 (ipc=623.2) sim_rate=208969 (inst/sec) elapsed = 0:0:04:04 / Tue Mar 22 12:53:08 2016
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(387,0,0) tid=(254,0,0)
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(361,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(367,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 128535  inst.: 51321686 (ipc=623.6) sim_rate=209476 (inst/sec) elapsed = 0:0:04:05 / Tue Mar 22 12:53:09 2016
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(364,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(444,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(441,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(413,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (44944,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(44945,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (44975,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(44976,84035)
GPGPU-Sim uArch: cycles simulated: 129035  inst.: 51660451 (ipc=624.2) sim_rate=210001 (inst/sec) elapsed = 0:0:04:06 / Tue Mar 22 12:53:10 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (45010,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(45011,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (45038,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(45039,84035)
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(407,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (45110,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(45111,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (45142,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(45143,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (45241,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(45242,84035)
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(442,0,0) tid=(133,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (45291,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(45292,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (45300,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(45301,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (45341,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(45342,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (45349,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(45350,84035)
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(410,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (45448,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(45449,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (45457,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(45458,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (45462,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(45463,84035)
GPGPU-Sim uArch: cycles simulated: 129535  inst.: 51976344 (ipc=624.3) sim_rate=210430 (inst/sec) elapsed = 0:0:04:07 / Tue Mar 22 12:53:11 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (45509,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(45510,84035)
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(447,0,0) tid=(152,0,0)
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(417,0,0) tid=(4,0,0)
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(417,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(384,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 130035  inst.: 52317456 (ipc=624.9) sim_rate=210957 (inst/sec) elapsed = 0:0:04:08 / Tue Mar 22 12:53:12 2016
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(402,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(418,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (46367,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(46368,84035)
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(422,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (46465,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(46466,84035)
GPGPU-Sim uArch: cycles simulated: 130535  inst.: 52663185 (ipc=625.7) sim_rate=211498 (inst/sec) elapsed = 0:0:04:09 / Tue Mar 22 12:53:13 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (46533,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(46534,84035)
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(424,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (46660,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(46661,84035)
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(422,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (46737,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(46738,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (46787,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(46788,84035)
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(407,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (46876,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(46877,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (46916,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(46917,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (46918,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(46919,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (46953,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(46954,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (46959,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(46960,84035)
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(452,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (46999,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(47000,84035)
GPGPU-Sim uArch: cycles simulated: 131035  inst.: 52983377 (ipc=625.8) sim_rate=211933 (inst/sec) elapsed = 0:0:04:10 / Tue Mar 22 12:53:14 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (47038,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(47039,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (47071,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(47072,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (47072,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(47073,84035)
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(478,0,0) tid=(238,0,0)
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(448,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(408,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 131535  inst.: 53314115 (ipc=626.2) sim_rate=212406 (inst/sec) elapsed = 0:0:04:11 / Tue Mar 22 12:53:15 2016
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(401,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(401,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(399,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(403,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (47999,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(48000,84035)
GPGPU-Sim uArch: cycles simulated: 132035  inst.: 53665339 (ipc=627.0) sim_rate=212957 (inst/sec) elapsed = 0:0:04:12 / Tue Mar 22 12:53:16 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (48050,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(48051,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (48116,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(48117,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (48136,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(48137,84035)
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(479,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (48219,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(48220,84035)
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(440,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (48349,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(48350,84035)
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(468,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (48436,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(48437,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (48444,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(48445,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (48474,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(48475,84035)
GPGPU-Sim uArch: cycles simulated: 132535  inst.: 53984164 (ipc=627.1) sim_rate=213376 (inst/sec) elapsed = 0:0:04:13 / Tue Mar 22 12:53:17 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (48509,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(48510,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (48528,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(48529,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (48565,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(48566,84035)
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(411,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (48597,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(48598,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (48641,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(48642,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (48667,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(48668,84035)
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(493,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(486,0,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 133035  inst.: 54314080 (ipc=627.4) sim_rate=213834 (inst/sec) elapsed = 0:0:04:14 / Tue Mar 22 12:53:18 2016
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(407,0,0) tid=(252,0,0)
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(415,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(433,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(486,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 133535  inst.: 54669027 (ipc=628.3) sim_rate=214388 (inst/sec) elapsed = 0:0:04:15 / Tue Mar 22 12:53:19 2016
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(431,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (49646,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(49647,84035)
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(432,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (49769,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(49770,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (49789,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(49790,84035)
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(431,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (49901,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(49902,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (49903,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(49904,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (49962,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(49963,84035)
GPGPU-Sim uArch: cycles simulated: 134035  inst.: 54994420 (ipc=628.5) sim_rate=214821 (inst/sec) elapsed = 0:0:04:16 / Tue Mar 22 12:53:20 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (50003,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(50004,84035)
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(440,0,0) tid=(211,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (50062,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(50063,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (50120,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(50121,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (50134,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(50135,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (50178,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(50179,84035)
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(449,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (50185,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(50186,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (50236,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(50237,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (50242,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(50243,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (50328,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(50329,84035)
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(453,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(450,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 134535  inst.: 55303284 (ipc=628.4) sim_rate=215187 (inst/sec) elapsed = 0:0:04:17 / Tue Mar 22 12:53:21 2016
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(467,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(462,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(433,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 135035  inst.: 55644906 (ipc=628.9) sim_rate=215677 (inst/sec) elapsed = 0:0:04:18 / Tue Mar 22 12:53:22 2016
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(464,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (51122,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(51123,84035)
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(475,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (51313,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(51314,84035)
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(509,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (51454,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(51455,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (51456,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(51457,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (51493,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(51494,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (51499,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(51500,84035)
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(438,0,0) tid=(233,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (51586,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(51587,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (51590,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(51591,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (51598,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(51599,84035)
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(472,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (51655,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(51656,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (51662,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(51663,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (51704,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(51705,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (51725,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(51726,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (51728,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(51729,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (51775,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(51776,84035)
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(470,0,0) tid=(44,0,0)
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(468,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 136035  inst.: 56291524 (ipc=629.3) sim_rate=216505 (inst/sec) elapsed = 0:0:04:20 / Tue Mar 22 12:53:24 2016
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(462,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(518,0,0) tid=(116,0,0)
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(440,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 136535  inst.: 56642433 (ipc=630.0) sim_rate=217020 (inst/sec) elapsed = 0:0:04:21 / Tue Mar 22 12:53:25 2016
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(484,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(447,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(457,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(472,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (52989,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(52990,84035)
GPGPU-Sim uArch: cycles simulated: 137035  inst.: 56972166 (ipc=630.2) sim_rate=217451 (inst/sec) elapsed = 0:0:04:22 / Tue Mar 22 12:53:26 2016
GPGPU-Sim uArch: Shader 4 finished CTA #5 (53056,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(53057,84035)
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(454,0,0) tid=(250,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (53128,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(53129,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (53148,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(53149,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (53200,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(53201,84035)
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(526,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (53275,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(53276,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (53311,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(53312,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (53326,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(53327,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (53393,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(53394,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (53397,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(53398,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (53416,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(53417,84035)
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(451,0,0) tid=(130,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (53449,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(53450,84035)
GPGPU-Sim uArch: cycles simulated: 137535  inst.: 57286506 (ipc=630.2) sim_rate=217819 (inst/sec) elapsed = 0:0:04:23 / Tue Mar 22 12:53:27 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (53501,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(53502,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (53531,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(53532,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (53551,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(53552,84035)
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(539,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(538,0,0) tid=(110,0,0)
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(506,0,0) tid=(80,0,0)
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(458,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 138035  inst.: 57624751 (ipc=630.6) sim_rate=218275 (inst/sec) elapsed = 0:0:04:24 / Tue Mar 22 12:53:28 2016
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(536,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(484,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (54273,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(54274,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (54401,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(54402,84035)
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(471,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (54435,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(54436,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (54453,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(54454,84035)
GPGPU-Sim uArch: cycles simulated: 138535  inst.: 57965248 (ipc=631.1) sim_rate=218736 (inst/sec) elapsed = 0:0:04:25 / Tue Mar 22 12:53:29 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (54521,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(54522,84035)
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(502,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (54618,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(54619,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (54704,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(54705,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (54720,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(54721,84035)
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(487,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (54737,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(54738,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (54814,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(54815,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (54838,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(54839,84035)
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(509,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (54869,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(54870,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (54921,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(54922,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (54946,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(54947,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (54975,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(54976,84035)
GPGPU-Sim uArch: cycles simulated: 139035  inst.: 58286989 (ipc=631.2) sim_rate=219124 (inst/sec) elapsed = 0:0:04:26 / Tue Mar 22 12:53:30 2016
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(504,0,0) tid=(254,0,0)
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(466,0,0) tid=(24,0,0)
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(497,0,0) tid=(8,0,0)
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(518,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 139535  inst.: 58606913 (ipc=631.3) sim_rate=219501 (inst/sec) elapsed = 0:0:04:27 / Tue Mar 22 12:53:31 2016
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(469,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(523,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (55863,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(55864,84035)
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(494,0,0) tid=(24,0,0)
GPGPU-Sim uArch: cycles simulated: 140035  inst.: 58954504 (ipc=631.9) sim_rate=219979 (inst/sec) elapsed = 0:0:04:28 / Tue Mar 22 12:53:32 2016
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(535,0,0) tid=(144,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (56161,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(56162,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (56167,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(56168,84035)
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(518,0,0) tid=(66,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (56198,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(56199,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (56207,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(56208,84035)
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(492,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (56343,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(56344,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (56372,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(56373,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (56412,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(56413,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (56453,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(56454,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (56459,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(56460,84035)
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(491,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (56489,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(56490,84035)
GPGPU-Sim uArch: cycles simulated: 140535  inst.: 59274558 (ipc=631.9) sim_rate=220351 (inst/sec) elapsed = 0:0:04:29 / Tue Mar 22 12:53:33 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (56534,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(56535,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (56567,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(56568,84035)
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(484,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (56631,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(56632,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (56658,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(56659,84035)
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(526,0,0) tid=(124,0,0)
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(492,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 141035  inst.: 59614488 (ipc=632.4) sim_rate=220794 (inst/sec) elapsed = 0:0:04:30 / Tue Mar 22 12:53:34 2016
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(525,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(508,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(487,0,0) tid=(193,0,0)
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(539,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (57486,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(57487,84035)
GPGPU-Sim uArch: cycles simulated: 141535  inst.: 59972534 (ipc=633.1) sim_rate=221300 (inst/sec) elapsed = 0:0:04:31 / Tue Mar 22 12:53:35 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (57601,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(57602,84035)
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(481,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(519,0,0) tid=(202,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (57849,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(57850,84035)
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(544,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (57971,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(57972,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (57975,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(57976,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (57987,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(57988,84035)
GPGPU-Sim uArch: cycles simulated: 142035  inst.: 60282962 (ipc=633.0) sim_rate=221628 (inst/sec) elapsed = 0:0:04:32 / Tue Mar 22 12:53:36 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (58004,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(58005,84035)
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(512,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (58082,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(58083,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (58098,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(58099,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (58152,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(58153,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (58206,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(58207,84035)
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(546,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (58238,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(58239,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (58239,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(58240,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (58243,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(58244,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (58292,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(58293,84035)
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(533,0,0) tid=(172,0,0)
GPGPU-Sim uArch: cycles simulated: 142535  inst.: 60600935 (ipc=633.0) sim_rate=221981 (inst/sec) elapsed = 0:0:04:33 / Tue Mar 22 12:53:37 2016
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(546,0,0) tid=(232,0,0)
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(501,0,0) tid=(154,0,0)
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(518,0,0) tid=(166,0,0)
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(503,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (58953,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(58954,84035)
GPGPU-Sim uArch: cycles simulated: 143035  inst.: 60954145 (ipc=633.6) sim_rate=222460 (inst/sec) elapsed = 0:0:04:34 / Tue Mar 22 12:53:38 2016
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(508,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (59191,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(59192,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (59219,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(59220,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (59239,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(59240,84035)
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(582,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (59319,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(59320,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (59331,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(59332,84035)
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(550,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (59404,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(59405,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (59412,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(59413,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (59456,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(59457,84035)
GPGPU-Sim uArch: cycles simulated: 143535  inst.: 61276898 (ipc=633.7) sim_rate=222017 (inst/sec) elapsed = 0:0:04:36 / Tue Mar 22 12:53:40 2016
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(587,0,0) tid=(182,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (59644,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(59645,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (59681,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(59682,84035)
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(550,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (59711,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(59712,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (59735,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(59736,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (59748,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(59749,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (59757,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(59758,84035)
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(599,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(551,0,0) tid=(136,0,0)
GPGPU-Sim uArch: cycles simulated: 144035  inst.: 61600378 (ipc=633.8) sim_rate=222384 (inst/sec) elapsed = 0:0:04:37 / Tue Mar 22 12:53:41 2016
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(537,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(563,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(550,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 144535  inst.: 61955136 (ipc=634.5) sim_rate=222860 (inst/sec) elapsed = 0:0:04:38 / Tue Mar 22 12:53:42 2016
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(520,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(544,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (60765,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(60766,84035)
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(597,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (60871,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(60872,84035)
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(560,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (60985,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(60986,84035)
GPGPU-Sim uArch: cycles simulated: 145035  inst.: 62284297 (ipc=634.7) sim_rate=223241 (inst/sec) elapsed = 0:0:04:39 / Tue Mar 22 12:53:43 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (61078,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(61079,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (61096,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(61097,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (61099,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(61100,84035)
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(556,0,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (61154,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(61155,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (61156,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(61157,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (61200,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(61201,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (61222,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(61223,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (61258,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(61259,84035)
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(581,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (61358,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(61359,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (61391,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(61392,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (61395,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(61396,84035)
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(551,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (61453,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(61454,84035)
GPGPU-Sim uArch: cycles simulated: 145535  inst.: 62600584 (ipc=634.6) sim_rate=223573 (inst/sec) elapsed = 0:0:04:40 / Tue Mar 22 12:53:44 2016
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(532,0,0) tid=(44,0,0)
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(564,0,0) tid=(174,0,0)
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(568,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 146035  inst.: 62947355 (ipc=635.1) sim_rate=224011 (inst/sec) elapsed = 0:0:04:41 / Tue Mar 22 12:53:45 2016
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(534,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(584,0,0) tid=(145,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (62286,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(62287,84035)
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(583,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (62324,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(62325,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (62351,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(62352,84035)
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(577,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (62471,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(62472,84035)
GPGPU-Sim uArch: cycles simulated: 146535  inst.: 63273281 (ipc=635.3) sim_rate=224373 (inst/sec) elapsed = 0:0:04:42 / Tue Mar 22 12:53:46 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (62520,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(62521,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (62527,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(62528,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (62568,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(62569,84035)
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(566,0,0) tid=(154,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (62610,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(62611,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (62695,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(62696,84035)
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(606,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (62776,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(62777,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (62824,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(62825,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (62863,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(62864,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (62872,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(62873,84035)
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(624,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (62908,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(62909,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (62937,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(62938,84035)
GPGPU-Sim uArch: cycles simulated: 147035  inst.: 63590277 (ipc=635.2) sim_rate=224700 (inst/sec) elapsed = 0:0:04:43 / Tue Mar 22 12:53:47 2016
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(546,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(550,0,0) tid=(86,0,0)
GPGPU-Sim PTX: 66200000 instructions simulated : ctaid=(542,0,0) tid=(104,0,0)
GPGPU-Sim PTX: 66300000 instructions simulated : ctaid=(587,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 147535  inst.: 63934030 (ipc=635.7) sim_rate=225119 (inst/sec) elapsed = 0:0:04:44 / Tue Mar 22 12:53:48 2016
GPGPU-Sim PTX: 66400000 instructions simulated : ctaid=(598,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 66500000 instructions simulated : ctaid=(607,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 66600000 instructions simulated : ctaid=(571,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (63898,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(63899,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (63932,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(63933,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (63994,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(63995,84035)
GPGPU-Sim uArch: cycles simulated: 148035  inst.: 64273046 (ipc=636.0) sim_rate=225519 (inst/sec) elapsed = 0:0:04:45 / Tue Mar 22 12:53:49 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (64023,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(64024,84035)
GPGPU-Sim PTX: 66700000 instructions simulated : ctaid=(556,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (64137,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(64138,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (64176,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(64177,84035)
GPGPU-Sim PTX: 66800000 instructions simulated : ctaid=(557,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (64240,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(64241,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (64300,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(64301,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (64301,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(64302,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (64337,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(64338,84035)
GPGPU-Sim PTX: 66900000 instructions simulated : ctaid=(598,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (64356,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(64357,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (64417,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(64418,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (64450,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(64451,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (64451,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(64452,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (64477,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(64478,84035)
GPGPU-Sim PTX: 67000000 instructions simulated : ctaid=(586,0,0) tid=(74,0,0)
GPGPU-Sim uArch: cycles simulated: 148535  inst.: 64591624 (ipc=636.0) sim_rate=225844 (inst/sec) elapsed = 0:0:04:46 / Tue Mar 22 12:53:50 2016
GPGPU-Sim PTX: 67100000 instructions simulated : ctaid=(575,0,0) tid=(76,0,0)
GPGPU-Sim PTX: 67200000 instructions simulated : ctaid=(556,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 67300000 instructions simulated : ctaid=(631,0,0) tid=(114,0,0)
GPGPU-Sim uArch: cycles simulated: 149035  inst.: 64929735 (ipc=636.3) sim_rate=226236 (inst/sec) elapsed = 0:0:04:47 / Tue Mar 22 12:53:51 2016
GPGPU-Sim PTX: 67400000 instructions simulated : ctaid=(603,0,0) tid=(208,0,0)
GPGPU-Sim PTX: 67500000 instructions simulated : ctaid=(556,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (65333,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(65334,84035)
GPGPU-Sim PTX: 67600000 instructions simulated : ctaid=(601,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 67700000 instructions simulated : ctaid=(601,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 149535  inst.: 65278156 (ipc=636.8) sim_rate=225875 (inst/sec) elapsed = 0:0:04:49 / Tue Mar 22 12:53:53 2016
GPGPU-Sim PTX: 67800000 instructions simulated : ctaid=(594,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (65748,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(65749,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (65750,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(65751,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (65775,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(65776,84035)
GPGPU-Sim PTX: 67900000 instructions simulated : ctaid=(591,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (65832,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(65833,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (65865,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(65866,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (65908,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(65909,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (65943,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(65944,84035)
GPGPU-Sim PTX: 68000000 instructions simulated : ctaid=(649,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 150035  inst.: 65584030 (ipc=636.6) sim_rate=226151 (inst/sec) elapsed = 0:0:04:50 / Tue Mar 22 12:53:54 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (66020,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(66021,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (66069,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(66070,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (66102,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(66103,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (66106,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(66107,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (66114,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(66115,84035)
GPGPU-Sim PTX: 68100000 instructions simulated : ctaid=(604,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (66134,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(66135,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (66187,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(66188,84035)
GPGPU-Sim PTX: 68200000 instructions simulated : ctaid=(582,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 68300000 instructions simulated : ctaid=(574,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 150535  inst.: 65915159 (ipc=636.8) sim_rate=226512 (inst/sec) elapsed = 0:0:04:51 / Tue Mar 22 12:53:55 2016
GPGPU-Sim PTX: 68400000 instructions simulated : ctaid=(572,0,0) tid=(123,0,0)
GPGPU-Sim PTX: 68500000 instructions simulated : ctaid=(617,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 68600000 instructions simulated : ctaid=(624,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 68700000 instructions simulated : ctaid=(633,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 151035  inst.: 66269870 (ipc=637.3) sim_rate=226951 (inst/sec) elapsed = 0:0:04:52 / Tue Mar 22 12:53:56 2016
GPGPU-Sim PTX: 68800000 instructions simulated : ctaid=(627,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (67207,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(67208,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (67222,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(67223,84035)
GPGPU-Sim PTX: 68900000 instructions simulated : ctaid=(596,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (67279,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(67280,84035)
GPGPU-Sim PTX: 69000000 instructions simulated : ctaid=(588,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (67452,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(67453,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (67480,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(67481,84035)
GPGPU-Sim uArch: cycles simulated: 151535  inst.: 66584327 (ipc=637.3) sim_rate=227250 (inst/sec) elapsed = 0:0:04:53 / Tue Mar 22 12:53:57 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (67518,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(67519,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (67521,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(67522,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (67557,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(67558,84035)
GPGPU-Sim PTX: 69100000 instructions simulated : ctaid=(642,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (67605,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(67606,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (67660,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(67661,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (67663,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(67664,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (67674,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(67675,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (67693,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(67694,84035)
GPGPU-Sim PTX: 69200000 instructions simulated : ctaid=(671,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (67734,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(67735,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (67772,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(67773,84035)
GPGPU-Sim PTX: 69300000 instructions simulated : ctaid=(604,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 152035  inst.: 66907987 (ipc=637.3) sim_rate=227578 (inst/sec) elapsed = 0:0:04:54 / Tue Mar 22 12:53:58 2016
GPGPU-Sim PTX: 69400000 instructions simulated : ctaid=(591,0,0) tid=(4,0,0)
GPGPU-Sim PTX: 69500000 instructions simulated : ctaid=(644,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 69600000 instructions simulated : ctaid=(620,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 69700000 instructions simulated : ctaid=(615,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 152535  inst.: 67259371 (ipc=637.8) sim_rate=227997 (inst/sec) elapsed = 0:0:04:55 / Tue Mar 22 12:53:59 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (68511,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(68512,84035)
GPGPU-Sim PTX: 69800000 instructions simulated : ctaid=(590,0,0) tid=(145,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (68710,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(68711,84035)
GPGPU-Sim PTX: 69900000 instructions simulated : ctaid=(675,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (68807,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(68808,84035)
GPGPU-Sim PTX: 70000000 instructions simulated : ctaid=(637,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (68874,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(68875,84035)
GPGPU-Sim uArch: cycles simulated: 153035  inst.: 67581816 (ipc=637.9) sim_rate=228316 (inst/sec) elapsed = 0:0:04:56 / Tue Mar 22 12:54:00 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (69020,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(69021,84035)
GPGPU-Sim PTX: 70100000 instructions simulated : ctaid=(610,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (69042,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(69043,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (69064,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(69065,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (69082,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(69083,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (69085,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(69086,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (69129,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(69130,84035)
GPGPU-Sim PTX: 70200000 instructions simulated : ctaid=(600,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (69220,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(69221,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (69237,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(69238,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (69286,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(69287,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (69290,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(69291,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (69294,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(69295,84035)
GPGPU-Sim PTX: 70300000 instructions simulated : ctaid=(662,0,0) tid=(24,0,0)
GPGPU-Sim PTX: 70400000 instructions simulated : ctaid=(619,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 153535  inst.: 67902748 (ipc=637.9) sim_rate=228628 (inst/sec) elapsed = 0:0:04:57 / Tue Mar 22 12:54:01 2016
GPGPU-Sim PTX: 70500000 instructions simulated : ctaid=(615,0,0) tid=(10,0,0)
GPGPU-Sim PTX: 70600000 instructions simulated : ctaid=(635,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 70700000 instructions simulated : ctaid=(641,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 154035  inst.: 68257840 (ipc=638.4) sim_rate=229053 (inst/sec) elapsed = 0:0:04:58 / Tue Mar 22 12:54:02 2016
GPGPU-Sim PTX: 70800000 instructions simulated : ctaid=(612,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 70900000 instructions simulated : ctaid=(633,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (70229,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(70230,84035)
GPGPU-Sim PTX: 71000000 instructions simulated : ctaid=(658,0,0) tid=(200,0,0)
GPGPU-Sim PTX: 71100000 instructions simulated : ctaid=(622,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (70467,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(70468,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (70498,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(70499,84035)
GPGPU-Sim uArch: cycles simulated: 154535  inst.: 68584237 (ipc=638.5) sim_rate=229378 (inst/sec) elapsed = 0:0:04:59 / Tue Mar 22 12:54:03 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (70503,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(70504,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (70533,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(70534,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (70602,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(70603,84035)
GPGPU-Sim PTX: 71200000 instructions simulated : ctaid=(626,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (70670,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(70671,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (70696,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(70697,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (70716,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(70717,84035)
GPGPU-Sim PTX: 71300000 instructions simulated : ctaid=(657,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (70801,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(70802,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (70845,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(70846,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (70861,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(70862,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (70891,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(70892,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (70903,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(70904,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (70907,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(70908,84035)
GPGPU-Sim PTX: 71400000 instructions simulated : ctaid=(650,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 155035  inst.: 68903488 (ipc=638.5) sim_rate=229678 (inst/sec) elapsed = 0:0:05:00 / Tue Mar 22 12:54:04 2016
GPGPU-Sim PTX: 71500000 instructions simulated : ctaid=(629,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 71600000 instructions simulated : ctaid=(666,0,0) tid=(252,0,0)
GPGPU-Sim PTX: 71700000 instructions simulated : ctaid=(652,0,0) tid=(206,0,0)
GPGPU-Sim PTX: 71800000 instructions simulated : ctaid=(655,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 155535  inst.: 69250617 (ipc=638.9) sim_rate=230068 (inst/sec) elapsed = 0:0:05:01 / Tue Mar 22 12:54:05 2016
GPGPU-Sim PTX: 71900000 instructions simulated : ctaid=(641,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 72000000 instructions simulated : ctaid=(619,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (71816,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(71817,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (71823,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(71824,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (71854,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(71855,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (71905,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(71906,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (71922,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(71923,84035)
GPGPU-Sim PTX: 72100000 instructions simulated : ctaid=(689,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (71937,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(71938,84035)
GPGPU-Sim uArch: cycles simulated: 156035  inst.: 69580799 (ipc=639.0) sim_rate=229639 (inst/sec) elapsed = 0:0:05:03 / Tue Mar 22 12:54:07 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (72025,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(72026,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (72027,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(72028,84035)
GPGPU-Sim PTX: 72200000 instructions simulated : ctaid=(667,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (72081,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(72082,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (72214,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(72215,84035)
GPGPU-Sim PTX: 72300000 instructions simulated : ctaid=(673,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (72217,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(72218,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (72272,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(72273,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (72287,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(72288,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (72341,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(72342,84035)
GPGPU-Sim PTX: 72400000 instructions simulated : ctaid=(673,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (72393,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(72394,84035)
GPGPU-Sim uArch: cycles simulated: 156535  inst.: 69906920 (ipc=639.1) sim_rate=229956 (inst/sec) elapsed = 0:0:05:04 / Tue Mar 22 12:54:08 2016
GPGPU-Sim PTX: 72500000 instructions simulated : ctaid=(704,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 72600000 instructions simulated : ctaid=(682,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 72700000 instructions simulated : ctaid=(667,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 72800000 instructions simulated : ctaid=(676,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 157035  inst.: 70250836 (ipc=639.5) sim_rate=230330 (inst/sec) elapsed = 0:0:05:05 / Tue Mar 22 12:54:09 2016
GPGPU-Sim PTX: 72900000 instructions simulated : ctaid=(637,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 73000000 instructions simulated : ctaid=(638,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (73319,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(73320,84035)
GPGPU-Sim PTX: 73100000 instructions simulated : ctaid=(644,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (73464,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(73465,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (73468,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(73469,84035)
GPGPU-Sim uArch: cycles simulated: 157535  inst.: 70592225 (ipc=639.8) sim_rate=230693 (inst/sec) elapsed = 0:0:05:06 / Tue Mar 22 12:54:10 2016
GPGPU-Sim PTX: 73200000 instructions simulated : ctaid=(636,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (73567,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(73568,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (73658,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(73659,84035)
GPGPU-Sim PTX: 73300000 instructions simulated : ctaid=(669,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (73697,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(73698,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (73722,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(73723,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (73754,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(73755,84035)
GPGPU-Sim PTX: 73400000 instructions simulated : ctaid=(707,0,0) tid=(153,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (73904,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(73905,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (73925,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(73926,84035)
GPGPU-Sim PTX: 73500000 instructions simulated : ctaid=(707,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (73972,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(73973,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (73973,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(73974,84035)
GPGPU-Sim uArch: cycles simulated: 158035  inst.: 70903949 (ipc=639.6) sim_rate=230957 (inst/sec) elapsed = 0:0:05:07 / Tue Mar 22 12:54:11 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (74010,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(74011,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (74048,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(74049,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (74093,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(74094,84035)
GPGPU-Sim PTX: 73600000 instructions simulated : ctaid=(709,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 73700000 instructions simulated : ctaid=(652,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 73800000 instructions simulated : ctaid=(670,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 158535  inst.: 71232276 (ipc=639.8) sim_rate=231273 (inst/sec) elapsed = 0:0:05:08 / Tue Mar 22 12:54:12 2016
GPGPU-Sim PTX: 73900000 instructions simulated : ctaid=(688,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 74000000 instructions simulated : ctaid=(662,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 74100000 instructions simulated : ctaid=(689,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (74972,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(74973,84035)
GPGPU-Sim PTX: 74200000 instructions simulated : ctaid=(735,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 159035  inst.: 71579173 (ipc=640.1) sim_rate=231647 (inst/sec) elapsed = 0:0:05:09 / Tue Mar 22 12:54:13 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (75039,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(75040,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (75113,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(75114,84035)
GPGPU-Sim PTX: 74300000 instructions simulated : ctaid=(676,0,0) tid=(142,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (75133,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(75134,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (75245,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(75246,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (75266,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(75267,84035)
GPGPU-Sim PTX: 74400000 instructions simulated : ctaid=(696,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (75289,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(75290,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (75391,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(75392,84035)
GPGPU-Sim PTX: 74500000 instructions simulated : ctaid=(676,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (75484,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(75485,84035)
GPGPU-Sim uArch: cycles simulated: 159535  inst.: 71897602 (ipc=640.1) sim_rate=231927 (inst/sec) elapsed = 0:0:05:10 / Tue Mar 22 12:54:14 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (75505,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(75506,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (75518,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(75519,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (75546,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(75547,84035)
GPGPU-Sim PTX: 74600000 instructions simulated : ctaid=(679,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (75598,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(75599,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (75627,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(75628,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (75632,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(75633,84035)
GPGPU-Sim PTX: 74700000 instructions simulated : ctaid=(693,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 74800000 instructions simulated : ctaid=(688,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 160035  inst.: 72224522 (ipc=640.2) sim_rate=232233 (inst/sec) elapsed = 0:0:05:11 / Tue Mar 22 12:54:15 2016
GPGPU-Sim PTX: 74900000 instructions simulated : ctaid=(704,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 75000000 instructions simulated : ctaid=(690,0,0) tid=(130,0,0)
GPGPU-Sim PTX: 75100000 instructions simulated : ctaid=(707,0,0) tid=(40,0,0)
GPGPU-Sim PTX: 75200000 instructions simulated : ctaid=(667,0,0) tid=(215,0,0)
GPGPU-Sim uArch: cycles simulated: 160535  inst.: 72574524 (ipc=640.6) sim_rate=232610 (inst/sec) elapsed = 0:0:05:12 / Tue Mar 22 12:54:16 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (76528,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(76529,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (76579,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(76580,84035)
GPGPU-Sim PTX: 75300000 instructions simulated : ctaid=(728,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 75400000 instructions simulated : ctaid=(676,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (76875,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(76876,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (76887,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(76888,84035)
GPGPU-Sim PTX: 75500000 instructions simulated : ctaid=(679,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (76914,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(76915,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (76940,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(76941,84035)
GPGPU-Sim uArch: cycles simulated: 161035  inst.: 72893110 (ipc=640.6) sim_rate=232885 (inst/sec) elapsed = 0:0:05:13 / Tue Mar 22 12:54:17 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (77002,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(77003,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (77042,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(77043,84035)
GPGPU-Sim PTX: 75600000 instructions simulated : ctaid=(756,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (77055,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(77056,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (77083,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(77084,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (77093,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(77094,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (77117,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(77118,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (77138,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(77139,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (77157,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(77158,84035)
GPGPU-Sim PTX: 75700000 instructions simulated : ctaid=(724,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (77222,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(77223,84035)
GPGPU-Sim PTX: 75800000 instructions simulated : ctaid=(729,0,0) tid=(233,0,0)
GPGPU-Sim PTX: 75900000 instructions simulated : ctaid=(696,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 161535  inst.: 73216814 (ipc=640.6) sim_rate=233174 (inst/sec) elapsed = 0:0:05:14 / Tue Mar 22 12:54:18 2016
GPGPU-Sim PTX: 76000000 instructions simulated : ctaid=(688,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 76100000 instructions simulated : ctaid=(723,0,0) tid=(166,0,0)
GPGPU-Sim PTX: 76200000 instructions simulated : ctaid=(733,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (77906,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(77907,84035)
GPGPU-Sim uArch: cycles simulated: 162035  inst.: 73569055 (ipc=641.0) sim_rate=233552 (inst/sec) elapsed = 0:0:05:15 / Tue Mar 22 12:54:19 2016
GPGPU-Sim PTX: 76300000 instructions simulated : ctaid=(713,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (78150,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(78151,84035)
GPGPU-Sim PTX: 76400000 instructions simulated : ctaid=(693,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (78222,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(78223,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (78307,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(78308,84035)
GPGPU-Sim PTX: 76500000 instructions simulated : ctaid=(683,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (78372,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(78373,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (78383,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(78384,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (78431,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(78432,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (78464,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(78465,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (78480,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(78481,84035)
GPGPU-Sim uArch: cycles simulated: 162535  inst.: 73887013 (ipc=641.0) sim_rate=233082 (inst/sec) elapsed = 0:0:05:17 / Tue Mar 22 12:54:21 2016
GPGPU-Sim PTX: 76600000 instructions simulated : ctaid=(711,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (78554,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(78555,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (78625,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(78626,84035)
GPGPU-Sim PTX: 76700000 instructions simulated : ctaid=(708,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (78654,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(78655,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (78655,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(78656,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (78696,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(78697,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (78787,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(78788,84035)
GPGPU-Sim PTX: 76800000 instructions simulated : ctaid=(692,0,0) tid=(254,0,0)
GPGPU-Sim PTX: 76900000 instructions simulated : ctaid=(690,0,0) tid=(74,0,0)
GPGPU-Sim uArch: cycles simulated: 163035  inst.: 74212329 (ipc=641.0) sim_rate=233372 (inst/sec) elapsed = 0:0:05:18 / Tue Mar 22 12:54:22 2016
GPGPU-Sim PTX: 77000000 instructions simulated : ctaid=(733,0,0) tid=(74,0,0)
GPGPU-Sim PTX: 77100000 instructions simulated : ctaid=(695,0,0) tid=(78,0,0)
GPGPU-Sim PTX: 77200000 instructions simulated : ctaid=(698,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 77300000 instructions simulated : ctaid=(693,0,0) tid=(19,0,0)
GPGPU-Sim uArch: cycles simulated: 163535  inst.: 74569912 (ipc=641.5) sim_rate=233761 (inst/sec) elapsed = 0:0:05:19 / Tue Mar 22 12:54:23 2016
GPGPU-Sim PTX: 77400000 instructions simulated : ctaid=(714,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (79753,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(79754,84035)
GPGPU-Sim PTX: 77500000 instructions simulated : ctaid=(743,0,0) tid=(86,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (79898,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(79899,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (79901,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(79902,84035)
GPGPU-Sim PTX: 77600000 instructions simulated : ctaid=(714,0,0) tid=(228,0,0)
GPGPU-Sim uArch: cycles simulated: 164035  inst.: 74895163 (ipc=641.6) sim_rate=234047 (inst/sec) elapsed = 0:0:05:20 / Tue Mar 22 12:54:24 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (80016,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(80017,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (80039,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(80040,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (80092,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(80093,84035)
GPGPU-Sim PTX: 77700000 instructions simulated : ctaid=(727,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (80123,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(80124,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (80173,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(80174,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (80241,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(80242,84035)
GPGPU-Sim PTX: 77800000 instructions simulated : ctaid=(763,0,0) tid=(144,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (80315,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(80316,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (80327,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(80328,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (80365,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(80366,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (80373,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(80374,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (80378,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(80379,84035)
GPGPU-Sim PTX: 77900000 instructions simulated : ctaid=(758,0,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (80430,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(80431,84035)
GPGPU-Sim uArch: cycles simulated: 164535  inst.: 75208318 (ipc=641.5) sim_rate=234293 (inst/sec) elapsed = 0:0:05:21 / Tue Mar 22 12:54:25 2016
GPGPU-Sim PTX: 78000000 instructions simulated : ctaid=(715,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 78100000 instructions simulated : ctaid=(743,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 78200000 instructions simulated : ctaid=(727,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 78300000 instructions simulated : ctaid=(705,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 165035  inst.: 75547709 (ipc=641.7) sim_rate=234620 (inst/sec) elapsed = 0:0:05:22 / Tue Mar 22 12:54:26 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (81113,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(81114,84035)
GPGPU-Sim PTX: 78400000 instructions simulated : ctaid=(755,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 78500000 instructions simulated : ctaid=(773,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (81330,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(81331,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (81368,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(81369,84035)
GPGPU-Sim PTX: 78600000 instructions simulated : ctaid=(737,0,0) tid=(114,0,0)
GPGPU-Sim uArch: cycles simulated: 165535  inst.: 75889080 (ipc=642.0) sim_rate=234950 (inst/sec) elapsed = 0:0:05:23 / Tue Mar 22 12:54:27 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (81551,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(81552,84035)
GPGPU-Sim PTX: 78700000 instructions simulated : ctaid=(760,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (81592,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(81593,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (81609,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(81610,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (81698,84035), 5 CTAs running
GPGPU-Sim PTX: 78800000 instructions simulated : ctaid=(786,0,0) tid=(26,0,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(81699,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (81722,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(81723,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (81776,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(81777,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (81809,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(81810,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (81840,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(81841,84035)
GPGPU-Sim PTX: 78900000 instructions simulated : ctaid=(734,0,0) tid=(136,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (81912,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(81913,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (81931,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(81932,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (81964,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(81965,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (81997,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(81998,84035)
GPGPU-Sim uArch: cycles simulated: 166035  inst.: 76207936 (ipc=641.9) sim_rate=235209 (inst/sec) elapsed = 0:0:05:24 / Tue Mar 22 12:54:28 2016
GPGPU-Sim PTX: 79000000 instructions simulated : ctaid=(805,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 79100000 instructions simulated : ctaid=(734,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 79200000 instructions simulated : ctaid=(721,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 79300000 instructions simulated : ctaid=(771,0,0) tid=(121,0,0)
GPGPU-Sim uArch: cycles simulated: 166535  inst.: 76536612 (ipc=642.0) sim_rate=235497 (inst/sec) elapsed = 0:0:05:25 / Tue Mar 22 12:54:29 2016
GPGPU-Sim PTX: 79400000 instructions simulated : ctaid=(733,0,0) tid=(133,0,0)
GPGPU-Sim PTX: 79500000 instructions simulated : ctaid=(772,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 79600000 instructions simulated : ctaid=(721,0,0) tid=(131,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (82870,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(82871,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (82929,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(82930,84035)
GPGPU-Sim uArch: cycles simulated: 167035  inst.: 76882643 (ipc=642.3) sim_rate=235836 (inst/sec) elapsed = 0:0:05:26 / Tue Mar 22 12:54:30 2016
GPGPU-Sim PTX: 79700000 instructions simulated : ctaid=(744,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (83103,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(83104,84035)
GPGPU-Sim PTX: 79800000 instructions simulated : ctaid=(765,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (83184,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(83185,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (83196,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(83197,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (83224,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(83225,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (83291,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(83292,84035)
GPGPU-Sim PTX: 79900000 instructions simulated : ctaid=(766,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (83413,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(83414,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (83438,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(83439,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (83440,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(83441,84035)
GPGPU-Sim PTX: 80000000 instructions simulated : ctaid=(735,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 167535  inst.: 77196701 (ipc=642.2) sim_rate=236075 (inst/sec) elapsed = 0:0:05:27 / Tue Mar 22 12:54:31 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (83548,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(83549,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (83584,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(83585,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (83586,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(83587,84035)
GPGPU-Sim PTX: 80100000 instructions simulated : ctaid=(775,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (83637,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(83638,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (83657,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(83658,84035)
GPGPU-Sim PTX: 80200000 instructions simulated : ctaid=(738,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 80300000 instructions simulated : ctaid=(772,0,0) tid=(252,0,0)
GPGPU-Sim uArch: cycles simulated: 168035  inst.: 77531004 (ipc=642.4) sim_rate=236375 (inst/sec) elapsed = 0:0:05:28 / Tue Mar 22 12:54:32 2016
GPGPU-Sim PTX: 80400000 instructions simulated : ctaid=(793,0,0) tid=(8,0,0)
GPGPU-Sim PTX: 80500000 instructions simulated : ctaid=(813,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 80600000 instructions simulated : ctaid=(779,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (84448,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(84449,84035)
GPGPU-Sim PTX: 80700000 instructions simulated : ctaid=(809,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 168535  inst.: 77883142 (ipc=642.8) sim_rate=236726 (inst/sec) elapsed = 0:0:05:29 / Tue Mar 22 12:54:33 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (84528,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(84529,84035)
GPGPU-Sim PTX: 80800000 instructions simulated : ctaid=(774,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (84678,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(84679,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (84707,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(84708,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (84721,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(84722,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (84746,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(84747,84035)
GPGPU-Sim PTX: 80900000 instructions simulated : ctaid=(783,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (84774,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(84775,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (84818,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(84819,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (84902,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(84903,84035)
GPGPU-Sim PTX: 81000000 instructions simulated : ctaid=(780,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (84928,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(84929,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (84961,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(84962,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (84962,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(84963,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (84977,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(84978,84035)
GPGPU-Sim uArch: cycles simulated: 169035  inst.: 78203871 (ipc=642.8) sim_rate=236265 (inst/sec) elapsed = 0:0:05:31 / Tue Mar 22 12:54:35 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (85038,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(85039,84035)
GPGPU-Sim PTX: 81100000 instructions simulated : ctaid=(794,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (85080,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(85081,84035)
GPGPU-Sim PTX: 81200000 instructions simulated : ctaid=(758,0,0) tid=(230,0,0)
GPGPU-Sim PTX: 81300000 instructions simulated : ctaid=(764,0,0) tid=(61,0,0)
GPGPU-Sim PTX: 81400000 instructions simulated : ctaid=(763,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 169535  inst.: 78540542 (ipc=642.9) sim_rate=236567 (inst/sec) elapsed = 0:0:05:32 / Tue Mar 22 12:54:36 2016
GPGPU-Sim PTX: 81500000 instructions simulated : ctaid=(758,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 81600000 instructions simulated : ctaid=(830,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 81700000 instructions simulated : ctaid=(778,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 170035  inst.: 78889164 (ipc=643.2) sim_rate=236904 (inst/sec) elapsed = 0:0:05:33 / Tue Mar 22 12:54:37 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (86011,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(86012,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (86044,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(86045,84035)
GPGPU-Sim PTX: 81800000 instructions simulated : ctaid=(792,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (86132,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(86133,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (86152,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(86153,84035)
GPGPU-Sim PTX: 81900000 instructions simulated : ctaid=(775,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (86274,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(86275,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (86303,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(86304,84035)
GPGPU-Sim PTX: 82000000 instructions simulated : ctaid=(793,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (86390,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(86391,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (86410,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(86411,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (86431,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(86432,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (86476,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(86477,84035)
GPGPU-Sim uArch: cycles simulated: 170535  inst.: 79209732 (ipc=643.2) sim_rate=237154 (inst/sec) elapsed = 0:0:05:34 / Tue Mar 22 12:54:38 2016
GPGPU-Sim PTX: 82100000 instructions simulated : ctaid=(803,0,0) tid=(38,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (86600,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(86601,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (86622,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(86623,84035)
GPGPU-Sim PTX: 82200000 instructions simulated : ctaid=(794,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (86673,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(86674,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (86698,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(86699,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (86741,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(86742,84035)
GPGPU-Sim PTX: 82300000 instructions simulated : ctaid=(783,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 82400000 instructions simulated : ctaid=(771,0,0) tid=(248,0,0)
GPGPU-Sim uArch: cycles simulated: 171035  inst.: 79527797 (ipc=643.2) sim_rate=237396 (inst/sec) elapsed = 0:0:05:35 / Tue Mar 22 12:54:39 2016
GPGPU-Sim PTX: 82500000 instructions simulated : ctaid=(797,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 82600000 instructions simulated : ctaid=(767,0,0) tid=(78,0,0)
GPGPU-Sim PTX: 82700000 instructions simulated : ctaid=(852,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 171535  inst.: 79880779 (ipc=643.6) sim_rate=237740 (inst/sec) elapsed = 0:0:05:36 / Tue Mar 22 12:54:40 2016
GPGPU-Sim PTX: 82800000 instructions simulated : ctaid=(802,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 82900000 instructions simulated : ctaid=(804,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (87656,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(87657,84035)
GPGPU-Sim PTX: 83000000 instructions simulated : ctaid=(799,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (87861,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(87862,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (87913,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(87914,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (87915,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(87916,84035)
GPGPU-Sim PTX: 83100000 instructions simulated : ctaid=(846,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 172035  inst.: 80204454 (ipc=643.6) sim_rate=237995 (inst/sec) elapsed = 0:0:05:37 / Tue Mar 22 12:54:41 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (88002,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(88003,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (88063,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(88064,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (88072,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(88073,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (88104,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(88105,84035)
GPGPU-Sim PTX: 83200000 instructions simulated : ctaid=(807,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (88227,84035), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (88227,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(88228,84035)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(88228,84035)
GPGPU-Sim PTX: 83300000 instructions simulated : ctaid=(795,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (88325,84035), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (88325,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(88326,84035)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(88326,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (88329,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(88330,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (88360,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(88361,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (88389,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(88390,84035)
GPGPU-Sim PTX: 83400000 instructions simulated : ctaid=(823,0,0) tid=(134,0,0)
GPGPU-Sim uArch: cycles simulated: 172535  inst.: 80516191 (ipc=643.5) sim_rate=238213 (inst/sec) elapsed = 0:0:05:38 / Tue Mar 22 12:54:42 2016
GPGPU-Sim PTX: 83500000 instructions simulated : ctaid=(799,0,0) tid=(195,0,0)
GPGPU-Sim PTX: 83600000 instructions simulated : ctaid=(821,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 83700000 instructions simulated : ctaid=(788,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 173035  inst.: 80857312 (ipc=643.7) sim_rate=238517 (inst/sec) elapsed = 0:0:05:39 / Tue Mar 22 12:54:43 2016
GPGPU-Sim PTX: 83800000 instructions simulated : ctaid=(790,0,0) tid=(143,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (89054,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(89055,84035)
GPGPU-Sim PTX: 83900000 instructions simulated : ctaid=(816,0,0) tid=(218,0,0)
GPGPU-Sim PTX: 84000000 instructions simulated : ctaid=(842,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (89298,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(89299,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (89402,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(89403,84035)
GPGPU-Sim PTX: 84100000 instructions simulated : ctaid=(797,0,0) tid=(68,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (89458,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(89459,84035)
GPGPU-Sim uArch: cycles simulated: 173535  inst.: 81191841 (ipc=643.8) sim_rate=238799 (inst/sec) elapsed = 0:0:05:40 / Tue Mar 22 12:54:44 2016
GPGPU-Sim PTX: 84200000 instructions simulated : ctaid=(795,0,0) tid=(112,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (89584,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(89585,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (89617,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(89618,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (89642,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(89643,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (89666,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(89667,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (89713,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(89714,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (89727,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(89728,84035)
GPGPU-Sim PTX: 84300000 instructions simulated : ctaid=(804,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (89772,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(89773,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (89788,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(89789,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (89807,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(89808,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (89811,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(89812,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (89847,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(89848,84035)
GPGPU-Sim PTX: 84400000 instructions simulated : ctaid=(824,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 174035  inst.: 81516058 (ipc=643.8) sim_rate=239050 (inst/sec) elapsed = 0:0:05:41 / Tue Mar 22 12:54:45 2016
GPGPU-Sim PTX: 84500000 instructions simulated : ctaid=(850,0,0) tid=(30,0,0)
GPGPU-Sim PTX: 84600000 instructions simulated : ctaid=(823,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 84700000 instructions simulated : ctaid=(816,0,0) tid=(4,0,0)
GPGPU-Sim PTX: 84800000 instructions simulated : ctaid=(846,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 174535  inst.: 81862153 (ipc=644.1) sim_rate=239363 (inst/sec) elapsed = 0:0:05:42 / Tue Mar 22 12:54:46 2016
GPGPU-Sim PTX: 84900000 instructions simulated : ctaid=(814,0,0) tid=(131,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (90709,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(90710,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (90712,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(90713,84035)
GPGPU-Sim PTX: 85000000 instructions simulated : ctaid=(876,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (90853,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(90854,84035)
GPGPU-Sim PTX: 85100000 instructions simulated : ctaid=(820,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (90885,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(90886,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (90987,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(90988,84035)
GPGPU-Sim uArch: cycles simulated: 175035  inst.: 82194603 (ipc=644.2) sim_rate=239634 (inst/sec) elapsed = 0:0:05:43 / Tue Mar 22 12:54:47 2016
GPGPU-Sim PTX: 85200000 instructions simulated : ctaid=(851,0,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (91038,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(91039,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (91040,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(91041,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (91093,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(91094,84035)
GPGPU-Sim PTX: 85300000 instructions simulated : ctaid=(823,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (91205,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(91206,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (91215,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(91216,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (91238,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(91239,84035)
GPGPU-Sim PTX: 85400000 instructions simulated : ctaid=(848,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (91332,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(91333,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (91364,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(91365,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (91367,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(91368,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (91428,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(91429,84035)
GPGPU-Sim PTX: 85500000 instructions simulated : ctaid=(811,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 175535  inst.: 82518414 (ipc=644.2) sim_rate=239183 (inst/sec) elapsed = 0:0:05:45 / Tue Mar 22 12:54:49 2016
GPGPU-Sim PTX: 85600000 instructions simulated : ctaid=(864,0,0) tid=(116,0,0)
GPGPU-Sim PTX: 85700000 instructions simulated : ctaid=(822,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 85800000 instructions simulated : ctaid=(822,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 176035  inst.: 82871370 (ipc=644.6) sim_rate=239512 (inst/sec) elapsed = 0:0:05:46 / Tue Mar 22 12:54:50 2016
GPGPU-Sim PTX: 85900000 instructions simulated : ctaid=(814,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 86000000 instructions simulated : ctaid=(811,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (92204,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(92205,84035)
GPGPU-Sim PTX: 86100000 instructions simulated : ctaid=(856,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (92447,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(92448,84035)
GPGPU-Sim PTX: 86200000 instructions simulated : ctaid=(825,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (92462,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(92463,84035)
GPGPU-Sim uArch: cycles simulated: 176535  inst.: 83212317 (ipc=644.8) sim_rate=239804 (inst/sec) elapsed = 0:0:05:47 / Tue Mar 22 12:54:51 2016
GPGPU-Sim PTX: 86300000 instructions simulated : ctaid=(826,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (92650,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(92651,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (92696,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(92697,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (92698,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(92699,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (92725,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(92726,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (92731,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(92732,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (92737,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(92738,84035)
GPGPU-Sim PTX: 86400000 instructions simulated : ctaid=(903,0,0) tid=(125,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (92796,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(92797,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (92868,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(92869,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (92869,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(92870,84035)
GPGPU-Sim PTX: 86500000 instructions simulated : ctaid=(857,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (92927,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(92928,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (92967,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(92968,84035)
GPGPU-Sim uArch: cycles simulated: 177035  inst.: 83531813 (ipc=644.8) sim_rate=240033 (inst/sec) elapsed = 0:0:05:48 / Tue Mar 22 12:54:52 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (93059,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(93060,84035)
GPGPU-Sim PTX: 86600000 instructions simulated : ctaid=(912,0,0) tid=(189,0,0)
GPGPU-Sim PTX: 86700000 instructions simulated : ctaid=(870,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 86800000 instructions simulated : ctaid=(881,0,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 177535  inst.: 83853888 (ipc=644.7) sim_rate=240269 (inst/sec) elapsed = 0:0:05:49 / Tue Mar 22 12:54:53 2016
GPGPU-Sim PTX: 86900000 instructions simulated : ctaid=(829,0,0) tid=(216,0,0)
GPGPU-Sim PTX: 87000000 instructions simulated : ctaid=(827,0,0) tid=(114,0,0)
GPGPU-Sim PTX: 87100000 instructions simulated : ctaid=(876,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 87200000 instructions simulated : ctaid=(909,0,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (94034,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(94035,84035)
GPGPU-Sim PTX: 87300000 instructions simulated : ctaid=(912,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (94142,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(94143,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (94204,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(94205,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (94229,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(94230,84035)
GPGPU-Sim PTX: 87400000 instructions simulated : ctaid=(878,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (94267,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(94268,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (94299,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(94300,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (94336,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(94337,84035)
GPGPU-Sim PTX: 87500000 instructions simulated : ctaid=(842,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (94419,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(94420,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (94449,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(94450,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (94462,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(94463,84035)
GPGPU-Sim uArch: cycles simulated: 178535  inst.: 84507017 (ipc=644.8) sim_rate=241448 (inst/sec) elapsed = 0:0:05:50 / Tue Mar 22 12:54:54 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (94528,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(94529,84035)
GPGPU-Sim PTX: 87600000 instructions simulated : ctaid=(843,0,0) tid=(132,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (94556,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(94557,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (94604,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(94605,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (94618,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(94619,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (94650,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(94651,84035)
GPGPU-Sim PTX: 87700000 instructions simulated : ctaid=(844,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 87800000 instructions simulated : ctaid=(889,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 87900000 instructions simulated : ctaid=(907,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 179035  inst.: 84834267 (ipc=644.9) sim_rate=241693 (inst/sec) elapsed = 0:0:05:51 / Tue Mar 22 12:54:55 2016
GPGPU-Sim PTX: 88000000 instructions simulated : ctaid=(854,0,0) tid=(205,0,0)
GPGPU-Sim PTX: 88100000 instructions simulated : ctaid=(859,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 88200000 instructions simulated : ctaid=(840,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 179535  inst.: 85190481 (ipc=645.2) sim_rate=242018 (inst/sec) elapsed = 0:0:05:52 / Tue Mar 22 12:54:56 2016
GPGPU-Sim PTX: 88300000 instructions simulated : ctaid=(893,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (95595,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(95596,84035)
GPGPU-Sim PTX: 88400000 instructions simulated : ctaid=(885,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (95728,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(95729,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (95732,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(95733,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (95819,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(95820,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (95845,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(95846,84035)
GPGPU-Sim PTX: 88500000 instructions simulated : ctaid=(880,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (95934,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(95935,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (95971,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(95972,84035)
GPGPU-Sim PTX: 88600000 instructions simulated : ctaid=(910,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (95996,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(95997,84035)
GPGPU-Sim uArch: cycles simulated: 180035  inst.: 85509850 (ipc=645.2) sim_rate=242237 (inst/sec) elapsed = 0:0:05:53 / Tue Mar 22 12:54:57 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (96035,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(96036,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (96065,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(96066,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (96120,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(96121,84035)
GPGPU-Sim PTX: 88700000 instructions simulated : ctaid=(898,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (96194,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(96195,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (96212,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(96213,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (96224,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(96225,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (96282,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(96283,84035)
GPGPU-Sim PTX: 88800000 instructions simulated : ctaid=(870,0,0) tid=(102,0,0)
GPGPU-Sim PTX: 88900000 instructions simulated : ctaid=(858,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 180535  inst.: 85834602 (ipc=645.2) sim_rate=242470 (inst/sec) elapsed = 0:0:05:54 / Tue Mar 22 12:54:58 2016
GPGPU-Sim PTX: 89000000 instructions simulated : ctaid=(864,0,0) tid=(89,0,0)
GPGPU-Sim PTX: 89100000 instructions simulated : ctaid=(877,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 89200000 instructions simulated : ctaid=(914,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 89300000 instructions simulated : ctaid=(914,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 181035  inst.: 86193951 (ipc=645.6) sim_rate=242799 (inst/sec) elapsed = 0:0:05:55 / Tue Mar 22 12:54:59 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (97067,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(97068,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (97126,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(97127,84035)
GPGPU-Sim PTX: 89400000 instructions simulated : ctaid=(883,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (97253,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(97254,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (97260,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(97261,84035)
GPGPU-Sim PTX: 89500000 instructions simulated : ctaid=(890,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (97341,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(97342,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (97386,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(97387,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (97427,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(97428,84035)
GPGPU-Sim PTX: 89600000 instructions simulated : ctaid=(900,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (97447,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(97448,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (97476,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(97477,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (97491,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(97492,84035)
GPGPU-Sim uArch: cycles simulated: 181535  inst.: 86512400 (ipc=645.6) sim_rate=243012 (inst/sec) elapsed = 0:0:05:56 / Tue Mar 22 12:55:00 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (97546,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(97547,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (97548,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(97549,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (97577,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(97578,84035)
GPGPU-Sim PTX: 89700000 instructions simulated : ctaid=(900,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (97656,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(97657,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (97671,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(97672,84035)
GPGPU-Sim PTX: 89800000 instructions simulated : ctaid=(881,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 89900000 instructions simulated : ctaid=(896,0,0) tid=(161,0,0)
GPGPU-Sim uArch: cycles simulated: 182035  inst.: 86841005 (ipc=645.6) sim_rate=242572 (inst/sec) elapsed = 0:0:05:58 / Tue Mar 22 12:55:02 2016
GPGPU-Sim PTX: 90000000 instructions simulated : ctaid=(926,0,0) tid=(106,0,0)
GPGPU-Sim PTX: 90100000 instructions simulated : ctaid=(879,0,0) tid=(242,0,0)
GPGPU-Sim PTX: 90200000 instructions simulated : ctaid=(875,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 90300000 instructions simulated : ctaid=(950,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 182535  inst.: 87190317 (ipc=645.9) sim_rate=242869 (inst/sec) elapsed = 0:0:05:59 / Tue Mar 22 12:55:03 2016
GPGPU-Sim PTX: 90400000 instructions simulated : ctaid=(918,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (98635,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(98636,84035)
GPGPU-Sim PTX: 90500000 instructions simulated : ctaid=(951,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (98871,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(98872,84035)
GPGPU-Sim PTX: 90600000 instructions simulated : ctaid=(902,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (98920,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(98921,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (98978,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(98979,84035)
GPGPU-Sim uArch: cycles simulated: 183035  inst.: 87519344 (ipc=646.0) sim_rate=243109 (inst/sec) elapsed = 0:0:06:00 / Tue Mar 22 12:55:04 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (99001,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(99002,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (99008,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(99009,84035)
GPGPU-Sim PTX: 90700000 instructions simulated : ctaid=(908,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (99069,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(99070,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (99163,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(99164,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (99174,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(99175,84035)
GPGPU-Sim PTX: 90800000 instructions simulated : ctaid=(910,0,0) tid=(146,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (99248,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(99249,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (99305,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(99306,84035)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (99327,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(99328,84035)
GPGPU-Sim PTX: 90900000 instructions simulated : ctaid=(894,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (99357,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(99358,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (99412,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(99413,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (99447,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(99448,84035)
GPGPU-Sim uArch: cycles simulated: 183535  inst.: 87826335 (ipc=645.8) sim_rate=243286 (inst/sec) elapsed = 0:0:06:01 / Tue Mar 22 12:55:05 2016
GPGPU-Sim PTX: 91000000 instructions simulated : ctaid=(903,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 91100000 instructions simulated : ctaid=(887,0,0) tid=(18,0,0)
GPGPU-Sim PTX: 91200000 instructions simulated : ctaid=(964,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 91300000 instructions simulated : ctaid=(904,0,0) tid=(145,0,0)
GPGPU-Sim uArch: cycles simulated: 184035  inst.: 88167411 (ipc=646.0) sim_rate=243556 (inst/sec) elapsed = 0:0:06:02 / Tue Mar 22 12:55:06 2016
GPGPU-Sim PTX: 91400000 instructions simulated : ctaid=(885,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 91500000 instructions simulated : ctaid=(897,0,0) tid=(89,0,0)
GPGPU-Sim PTX: 91600000 instructions simulated : ctaid=(940,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (100432,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(100433,84035)
GPGPU-Sim uArch: cycles simulated: 184535  inst.: 88504328 (ipc=646.1) sim_rate=243813 (inst/sec) elapsed = 0:0:06:03 / Tue Mar 22 12:55:07 2016
GPGPU-Sim PTX: 91700000 instructions simulated : ctaid=(965,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (100597,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(100598,84035)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (100662,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(100663,84035)
GPGPU-Sim PTX: 91800000 instructions simulated : ctaid=(934,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (100683,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(100684,84035)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (100696,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(100697,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (100758,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(100759,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (100769,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(100770,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (100781,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(100782,84035)
GPGPU-Sim PTX: 91900000 instructions simulated : ctaid=(977,0,0) tid=(176,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (100881,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(100882,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (100910,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(100911,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (100911,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(100912,84035)
GPGPU-Sim PTX: 92000000 instructions simulated : ctaid=(981,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (100976,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(100977,84035)
GPGPU-Sim uArch: cycles simulated: 185035  inst.: 88814309 (ipc=646.0) sim_rate=243995 (inst/sec) elapsed = 0:0:06:04 / Tue Mar 22 12:55:08 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (101014,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(101015,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (101024,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(101025,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (101074,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(101075,84035)
GPGPU-Sim PTX: 92100000 instructions simulated : ctaid=(959,0,0) tid=(153,0,0)
GPGPU-Sim PTX: 92200000 instructions simulated : ctaid=(948,0,0) tid=(226,0,0)
GPGPU-Sim PTX: 92300000 instructions simulated : ctaid=(901,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 185535  inst.: 89158344 (ipc=646.2) sim_rate=244269 (inst/sec) elapsed = 0:0:06:05 / Tue Mar 22 12:55:09 2016
GPGPU-Sim PTX: 92400000 instructions simulated : ctaid=(933,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 92500000 instructions simulated : ctaid=(939,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 92600000 instructions simulated : ctaid=(944,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (101818,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(101819,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (101922,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(101923,84035)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (101960,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(101961,84035)
GPGPU-Sim PTX: 92700000 instructions simulated : ctaid=(985,0,0) tid=(163,0,0)
GPGPU-Sim uArch: cycles simulated: 186035  inst.: 89502583 (ipc=646.4) sim_rate=244542 (inst/sec) elapsed = 0:0:06:06 / Tue Mar 22 12:55:10 2016
GPGPU-Sim PTX: 92800000 instructions simulated : ctaid=(915,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (102207,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(102208,84035)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (102239,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(102240,84035)
GPGPU-Sim PTX: 92900000 instructions simulated : ctaid=(956,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (102288,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(102289,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (102309,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(102310,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (102312,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(102313,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (102350,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(102351,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (102356,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(102357,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (102376,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(102377,84035)
GPGPU-Sim PTX: 93000000 instructions simulated : ctaid=(915,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (102419,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(102420,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (102439,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(102440,84035)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (102456,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(102457,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (102458,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(102459,84035)
GPGPU-Sim uArch: cycles simulated: 186535  inst.: 89828952 (ipc=646.4) sim_rate=244765 (inst/sec) elapsed = 0:0:06:07 / Tue Mar 22 12:55:11 2016
GPGPU-Sim PTX: 93100000 instructions simulated : ctaid=(941,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 93200000 instructions simulated : ctaid=(919,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 93300000 instructions simulated : ctaid=(952,0,0) tid=(4,0,0)
GPGPU-Sim PTX: 93400000 instructions simulated : ctaid=(958,0,0) tid=(251,0,0)
GPGPU-Sim uArch: cycles simulated: 187035  inst.: 90164318 (ipc=646.5) sim_rate=245011 (inst/sec) elapsed = 0:0:06:08 / Tue Mar 22 12:55:12 2016
GPGPU-Sim PTX: 93500000 instructions simulated : ctaid=(969,0,0) tid=(12,0,0)
GPGPU-Sim PTX: 93600000 instructions simulated : ctaid=(962,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 93700000 instructions simulated : ctaid=(925,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (103446,84035), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(103447,84035)
GPGPU-Sim uArch: cycles simulated: 187535  inst.: 90511215 (ipc=646.8) sim_rate=245287 (inst/sec) elapsed = 0:0:06:09 / Tue Mar 22 12:55:13 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (103511,84035), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(103512,84035)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (103535,84035), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(103536,84035)
GPGPU-Sim PTX: 93800000 instructions simulated : ctaid=(958,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (103554,84035), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(103555,84035)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (103655,84035), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(103656,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (103688,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(103689,84035)
GPGPU-Sim PTX: 93900000 instructions simulated : ctaid=(959,0,0) tid=(176,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (103735,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(103736,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (103832,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(103833,84035)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (103852,84035), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(103853,84035)
GPGPU-Sim PTX: 94000000 instructions simulated : ctaid=(955,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (103878,84035), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(103879,84035)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (103885,84035), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(103886,84035)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (103965,84035), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(103966,84035)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (103978,84035), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(103979,84035)
GPGPU-Sim uArch: cycles simulated: 188035  inst.: 90826276 (ipc=646.7) sim_rate=245476 (inst/sec) elapsed = 0:0:06:10 / Tue Mar 22 12:55:14 2016
GPGPU-Sim PTX: 94100000 instructions simulated : ctaid=(995,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (104034,84035), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(104035,84035)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (104050,84035), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(104051,84035)
GPGPU-Sim PTX: 94200000 instructions simulated : ctaid=(967,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 94300000 instructions simulated : ctaid=(964,0,0) tid=(244,0,0)
GPGPU-Sim PTX: 94400000 instructions simulated : ctaid=(958,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 188535  inst.: 91151892 (ipc=646.7) sim_rate=245692 (inst/sec) elapsed = 0:0:06:11 / Tue Mar 22 12:55:15 2016
GPGPU-Sim PTX: 94500000 instructions simulated : ctaid=(987,0,0) tid=(216,0,0)
GPGPU-Sim PTX: 94600000 instructions simulated : ctaid=(951,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 94700000 instructions simulated : ctaid=(1014,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 189035  inst.: 91503807 (ipc=647.0) sim_rate=245977 (inst/sec) elapsed = 0:0:06:12 / Tue Mar 22 12:55:16 2016
GPGPU-Sim PTX: 94800000 instructions simulated : ctaid=(967,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (105119,84035), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(105120,84035)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (105123,84035), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(105124,84035)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (105150,84035), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(105151,84035)
GPGPU-Sim PTX: 94900000 instructions simulated : ctaid=(942,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (105212,84035), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (105266,84035), 5 CTAs running
GPGPU-Sim PTX: 95000000 instructions simulated : ctaid=(975,0,0) tid=(20,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (105315,84035), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (105366,84035), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (105399,84035), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (105437,84035), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (105444,84035), 5 CTAs running
GPGPU-Sim PTX: 95100000 instructions simulated : ctaid=(956,0,0) tid=(144,0,0)
GPGPU-Sim uArch: cycles simulated: 189535  inst.: 91815148 (ipc=646.9) sim_rate=246153 (inst/sec) elapsed = 0:0:06:13 / Tue Mar 22 12:55:17 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (105570,84035), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (105597,84035), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (105626,84035), 5 CTAs running
GPGPU-Sim PTX: 95200000 instructions simulated : ctaid=(945,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (105643,84035), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (105687,84035), 5 CTAs running
GPGPU-Sim PTX: 95300000 instructions simulated : ctaid=(988,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 95400000 instructions simulated : ctaid=(999,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 190035  inst.: 92118452 (ipc=646.7) sim_rate=246306 (inst/sec) elapsed = 0:0:06:14 / Tue Mar 22 12:55:18 2016
GPGPU-Sim PTX: 95500000 instructions simulated : ctaid=(955,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 95600000 instructions simulated : ctaid=(961,0,0) tid=(225,0,0)
GPGPU-Sim PTX: 95700000 instructions simulated : ctaid=(983,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 190535  inst.: 92463339 (ipc=646.9) sim_rate=246568 (inst/sec) elapsed = 0:0:06:15 / Tue Mar 22 12:55:19 2016
GPGPU-Sim PTX: 95800000 instructions simulated : ctaid=(997,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 95900000 instructions simulated : ctaid=(968,0,0) tid=(202,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (106744,84035), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (106770,84035), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (106848,84035), 4 CTAs running
GPGPU-Sim PTX: 96000000 instructions simulated : ctaid=(946,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (106868,84035), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (106912,84035), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (106972,84035), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (107016,84035), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (107017,84035), 4 CTAs running
GPGPU-Sim PTX: 96100000 instructions simulated : ctaid=(969,0,0) tid=(238,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (107047,84035), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (107085,84035), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (107206,84035), 5 CTAs running
GPGPU-Sim PTX: 96200000 instructions simulated : ctaid=(978,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (107223,84035), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (107255,84035), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (107258,84035), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (107289,84035), 4 CTAs running
GPGPU-Sim PTX: 96300000 instructions simulated : ctaid=(961,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 191535  inst.: 93028747 (ipc=646.1) sim_rate=247416 (inst/sec) elapsed = 0:0:06:16 / Tue Mar 22 12:55:20 2016
GPGPU-Sim PTX: 96400000 instructions simulated : ctaid=(993,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 96500000 instructions simulated : ctaid=(979,0,0) tid=(34,0,0)
GPGPU-Sim PTX: 96600000 instructions simulated : ctaid=(967,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (107963,84035), 4 CTAs running
GPGPU-Sim PTX: 96700000 instructions simulated : ctaid=(969,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 192035  inst.: 93354120 (ipc=646.1) sim_rate=247623 (inst/sec) elapsed = 0:0:06:17 / Tue Mar 22 12:55:21 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (108013,84035), 3 CTAs running
GPGPU-Sim PTX: 96800000 instructions simulated : ctaid=(965,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (108290,84035), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (108306,84035), 3 CTAs running
GPGPU-Sim PTX: 96900000 instructions simulated : ctaid=(994,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (108400,84035), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (108456,84035), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (108473,84035), 3 CTAs running
GPGPU-Sim PTX: 97000000 instructions simulated : ctaid=(991,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (108572,84035), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (108674,84035), 3 CTAs running
GPGPU-Sim PTX: 97100000 instructions simulated : ctaid=(1010,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (108738,84035), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (108756,84035), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (108771,84035), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (108777,84035), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (108838,84035), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (108839,84035), 4 CTAs running
GPGPU-Sim PTX: 97200000 instructions simulated : ctaid=(989,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 193035  inst.: 93894385 (ipc=645.2) sim_rate=248397 (inst/sec) elapsed = 0:0:06:18 / Tue Mar 22 12:55:22 2016
GPGPU-Sim PTX: 97300000 instructions simulated : ctaid=(989,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 97400000 instructions simulated : ctaid=(1011,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 97500000 instructions simulated : ctaid=(975,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 193535  inst.: 94167491 (ipc=644.7) sim_rate=248463 (inst/sec) elapsed = 0:0:06:19 / Tue Mar 22 12:55:23 2016
GPGPU-Sim PTX: 97600000 instructions simulated : ctaid=(1007,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (109760,84035), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (109775,84035), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (109803,84035), 2 CTAs running
GPGPU-Sim PTX: 97700000 instructions simulated : ctaid=(1007,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (109879,84035), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (109922,84035), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (109937,84035), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (109981,84035), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (110031,84035), 3 CTAs running
GPGPU-Sim PTX: 97800000 instructions simulated : ctaid=(997,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (110114,84035), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (110116,84035), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (110131,84035), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (110148,84035), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (110214,84035), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (110239,84035), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (110259,84035), 2 CTAs running
GPGPU-Sim PTX: 97900000 instructions simulated : ctaid=(1021,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 194535  inst.: 94565334 (ipc=642.5) sim_rate=248856 (inst/sec) elapsed = 0:0:06:20 / Tue Mar 22 12:55:24 2016
GPGPU-Sim PTX: 98000000 instructions simulated : ctaid=(1005,0,0) tid=(56,0,0)
GPGPU-Sim PTX: 98100000 instructions simulated : ctaid=(1001,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 195035  inst.: 94787600 (ipc=641.6) sim_rate=248786 (inst/sec) elapsed = 0:0:06:21 / Tue Mar 22 12:55:25 2016
GPGPU-Sim PTX: 98200000 instructions simulated : ctaid=(995,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (111236,84035), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (111240,84035), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (111305,84035), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (111306,84035), 1 CTAs running
GPGPU-Sim PTX: 98300000 instructions simulated : ctaid=(1008,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (111457,84035), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (111492,84035), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (111498,84035), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (111524,84035), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (111555,84035), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (111581,84035), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (111618,84035), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (111638,84035), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (111742,84035), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (111742,84035), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (111750,84035), 1 CTAs running
GPGPU-Sim PTX: 98400000 instructions simulated : ctaid=(1005,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 98500000 instructions simulated : ctaid=(1006,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 98600000 instructions simulated : ctaid=(1015,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 196535  inst.: 95200647 (ipc=636.7) sim_rate=249216 (inst/sec) elapsed = 0:0:06:22 / Tue Mar 22 12:55:26 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (112631,84035), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (112653,84035), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (112680,84035), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (112844,84035), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (112858,84035), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (112889,84035), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (112920,84035), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (112951,84035), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (113047,84035), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (113080,84035), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (113135,84035), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (113141,84035), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (113162,84035), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (113186,84035), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (113194,84035), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim PTX: 98700000 instructions simulated : ctaid=(1022,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (114222,84035), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (114421,84035), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (114424,84035), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7prescanILb1ELb0EEvPiPKiS0_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' finished on shader 7.

GPGPU-Sim PTX: cudaLaunch for 0x0x402f0b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7prescanILb1ELb0EEvPiPKiS0_iii' to stream 0, gridDim= (1,1,1) blockDim = (256,1,1) 
kernel_name = _Z7prescanILb1ELb0EEvPiPKiS0_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 114425
gpu_sim_insn = 71733783
gpu_ipc =     626.9066
gpu_tot_sim_cycle = 198460
gpu_tot_sim_insn = 95303703
gpu_tot_ipc =     480.2162
gpu_tot_issued_cta = 3069
gpu_stall_dramfull = 8268
gpu_stall_icnt2sh    = 18057
gpu_total_sim_rate=248834

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1839354
	L1I_total_cache_misses = 3095
	L1I_total_cache_miss_rate = 0.0017
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 8415
L1D_cache:
	L1D_cache_core[0]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[1]: Access = 8820, Miss = 5532, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 150
	L1D_cache_core[2]: Access = 8853, Miss = 5565, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[3]: Access = 8820, Miss = 5532, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 118
	L1D_cache_core[4]: Access = 8820, Miss = 5532, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 142
	L1D_cache_core[5]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[6]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 96
	L1D_cache_core[7]: Access = 8853, Miss = 5565, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 149
	L1D_cache_core[8]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 95
	L1D_cache_core[9]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 124
	L1D_cache_core[10]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 100
	L1D_cache_core[11]: Access = 8820, Miss = 5532, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 64
	L1D_cache_core[12]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 76
	L1D_cache_core[13]: Access = 8805, Miss = 5541, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 81
	L1D_cache_core[14]: Access = 8772, Miss = 5508, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 90
	L1D_total_cache_accesses = 131967
	L1D_total_cache_misses = 82863
	L1D_total_cache_miss_rate = 0.6279
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1403
	L1D_cache_data_port_util = 0.017
	L1D_cache_fill_port_util = 0.022
L1C_cache:
	L1C_total_cache_accesses = 108438
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0044
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 755
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107958
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17391
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 648
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1836259
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3095
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 8415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
8413, 5005, 4477, 4477, 3949, 3949, 3949, 3949, 8413, 5005, 4477, 4477, 3949, 3949, 3949, 3949, 7802, 4678, 4194, 4194, 3710, 3710, 3710, 3710, 7802, 4678, 4194, 4194, 3710, 3710, 3710, 3710, 7755, 4631, 4147, 4147, 3663, 3663, 3663, 3663, 7755, 4631, 4147, 4147, 3663, 3663, 3663, 3663, 
gpgpu_n_tot_thrd_icount = 105148032
gpgpu_n_tot_w_icount = 3285876
gpgpu_n_stall_shd_mem = 148715
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65472
gpgpu_n_mem_write_global = 66495
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2095104
gpgpu_n_store_insn = 2096127
gpgpu_n_shmem_insn = 5231622
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3406590
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 147312
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1403
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:83431	W0_Idle:141210	W0_Scoreboard:2401671	W1:65472	W2:45012	W3:0	W4:45012	W5:0	W6:0	W7:0	W8:45012	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:45012	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3040356
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 523776 {8:65472,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8945112 {40:1023,136:65472,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8904192 {136:65472,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 531960 {8:66495,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 939 
maxdqlatency = 0 
maxmflatency = 1480 
averagemflatency = 256 
max_icnt2mem_latency = 546 
max_icnt2sh_latency = 198459 
mrq_lat_table:46858 	5511 	5689 	9892 	24514 	29678 	18610 	6063 	523 	125 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	50410 	79396 	1997 	179 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	68556 	44195 	17392 	1984 	27 	22 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	40900 	23456 	1130 	1 	0 	0 	0 	187 	1241 	2564 	4955 	9772 	19601 	17420 	10755 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	200 	185 	6 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     11370     11560     11797     11900     11572     11688     11709     11794     11800     11962     11603     11985     11977     12072     11693     11808 
dram[1]:     11406     11699     11905     11955     11595     11793     11701     11906     11784     12128     11610     12068     11972     12099     11699     11873 
dram[2]:     11465     11394     11942     11859     11592     11652     11770     11725     11828     11934     11636     11645     12000     12069     11724     11703 
dram[3]:     11599     11491     11959     11912     11605     11684     11812     11722     11854     11925     11655     11651     12053     12067     11749     11715 
dram[4]:     11562     11553     11893     11911     11694     11700     11788     11731     11952     11928     11809     11802     12071     12082     11805     11722 
dram[5]:     11588     11575     11888     11995     11694     11759     11793     11843     11965     11909     11908     11815     12068     12053     11809     11776 
average row accesses per activate:
dram[0]:  3.007984  3.098765  3.133333  3.220557  3.283333  3.598174  3.285421  3.440860  3.265306  3.536748  2.996016  3.133333  3.038384  3.227468  3.056911  3.248380 
dram[1]:  2.958743  3.166316  3.050710  3.283843  3.209776  3.441048  3.361345  3.516484  3.192000  3.353065  2.943249  3.179704  3.044534  3.255411  3.113872  3.081967 
dram[2]:  3.012000  3.075665  3.101031  3.276688  3.297071  3.463736  3.298969  3.319502  3.152174  3.337526  2.966470  3.032258  3.044534  3.166316  3.101031  3.113872 
dram[3]:  2.962598  3.146444  3.075665  3.283843  3.367521  3.541573  3.532009  3.661327  3.111111  3.302905  3.026157  3.166316  2.996016  3.248380  3.075665  3.101031 
dram[4]:  2.892308  3.120332  3.291028  3.262473  3.297071  3.606407  3.411514  3.411514  3.199195  3.465065  2.990060  3.146444  3.153040  3.227468  3.200000  3.213675 
dram[5]:  2.976285  3.177215  3.291028  3.241379  3.448578  3.622988  3.382664  3.524229  3.265432  3.497797  2.903475  3.172996  2.990060  3.255411  3.193206  3.283843 
average row locality = 147463/45874 = 3.214522
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       835       834       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[1]:       834       832       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[2]:       834       832       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[3]:       833       832       832       832       880       880       896       896       888       886       832       832       832       832       832       832 
dram[4]:       832       832       832       832       880       880       896       896       886       886       832       832       832       832       832       832 
dram[5]:       834       834       832       832       880       880       896       896       886       886       832       832       832       832       832       832 
total reads: 81886
bank skew: 896/832 = 1.08
chip skew: 13651/13644 = 1.00
number of total write accesses:
dram[0]:       672       672       672       672       696       696       704       704       712       702       672       672       672       672       672       672 
dram[1]:       672       672       672       672       696       696       704       704       708       700       672       672       672       672       672       672 
dram[2]:       672       672       672       672       696       696       704       704       707       706       672       672       672       672       672       672 
dram[3]:       672       672       672       672       696       696       704       704       708       706       672       672       672       672       672       672 
dram[4]:       672       672       672       672       696       696       704       704       704       701       672       672       672       672       672       672 
dram[5]:       672       672       672       672       696       696       704       704       701       702       672       672       672       672       672       672 
total reads: 65577
bank skew: 712/672 = 1.06
chip skew: 10934/10923 = 1.00
average mf latency per bank:
dram[0]:        223       224       221       224       229       235       228       234       235       231       225       229       228       231       227       233
dram[1]:        223       226       224       225       231       236       229       235       234       230       227       230       228       231       230       232
dram[2]:        223       223       224       224       231       232       231       229       232       229       227       226       230       228       230       230
dram[3]:        225       225       225       226       231       235       234       233       233       231       228       229       232       230       230       230
dram[4]:        219       225       221       226       230       236       229       233       226       233       225       229       226       232       229       229
dram[5]:        221       226       222       227       231       236       230       235       226       236       225       230       227       234       231       231
maximum mf latency per bank:
dram[0]:        604       612       698       638      1350      1282      1298      1458       848       842      1165      1059       884       868       740       837
dram[1]:        604       567       716       642      1336      1242      1387      1480       837       938      1236       996       945       852       722       835
dram[2]:        635       586       833       673      1374      1292      1424      1380       807       857      1209      1192       917       967       886       911
dram[3]:        657       667       738       875      1280      1305      1460      1367       797       849      1049      1166       856       987       774       924
dram[4]:        563       607       717       761      1244      1331      1346      1433       734      1023      1095      1135       771       955       758       822
dram[5]:        599       603       702       737      1210      1319      1416      1458       715      1056      1057      1018       748       934       747       863

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=261965 n_nop=197544 n_act=7642 n_pre=7626 n_req=24585 n_rd=27302 n_write=21851 bw_util=0.3753
n_activity=200045 dram_eff=0.4914
bk0: 1670a 224244i bk1: 1668a 224211i bk2: 1664a 224205i bk3: 1664a 225852i bk4: 1760a 222837i bk5: 1760a 222622i bk6: 1792a 221044i bk7: 1792a 220057i bk8: 1776a 223306i bk9: 1772a 222775i bk10: 1664a 223632i bk11: 1664a 223685i bk12: 1664a 223395i bk13: 1664a 223387i bk14: 1664a 223144i bk15: 1664a 223433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.08099
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=261965 n_nop=197443 n_act=7699 n_pre=7683 n_req=24576 n_rd=27296 n_write=21844 bw_util=0.3752
n_activity=199007 dram_eff=0.4939
bk0: 1668a 223961i bk1: 1664a 224496i bk2: 1664a 223760i bk3: 1664a 225245i bk4: 1760a 221707i bk5: 1760a 221831i bk6: 1792a 220478i bk7: 1792a 221338i bk8: 1776a 223358i bk9: 1772a 222811i bk10: 1664a 223776i bk11: 1664a 224363i bk12: 1664a 223639i bk13: 1664a 223739i bk14: 1664a 222607i bk15: 1664a 222425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.06454
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x81cf8680, atomic=0 1 entries : 0x7fdc04e6f0c0 :  mf: uid=2155154, sid07:w21, part=2, addr=0x81cf8680, load , size=128, unknown  status = IN_PARTITION_DRAM (198457), 

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=261965 n_nop=197324 n_act=7756 n_pre=7740 n_req=24581 n_rd=27296 n_write=21849 bw_util=0.3752
n_activity=199747 dram_eff=0.4921
bk0: 1668a 224230i bk1: 1664a 224624i bk2: 1664a 225057i bk3: 1664a 225079i bk4: 1760a 223045i bk5: 1760a 223484i bk6: 1792a 221625i bk7: 1792a 220569i bk8: 1776a 222708i bk9: 1772a 223055i bk10: 1664a 224377i bk11: 1664a 223248i bk12: 1664a 224466i bk13: 1664a 223585i bk14: 1664a 223174i bk15: 1664a 222144i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.0586
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x81cf8780, atomic=0 1 entries : 0x7fdc04176440 :  mf: uid=2155151, sid07:w23, part=3, addr=0x81cf8780, load , size=128, unknown  status = IN_PARTITION_DRAM (198451), 

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x81cf8d80, atomic=0 1 entries : 0x7fdc04e6c7d0 :  mf: uid=2155149, sid02:w19, part=3, addr=0x81cf8d80, load , size=128, unknown  status = IN_PARTITION_DRAM (198455), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=261965 n_nop=197553 n_act=7642 n_pre=7626 n_req=24581 n_rd=27294 n_write=21850 bw_util=0.3752
n_activity=198575 dram_eff=0.495
bk0: 1666a 223308i bk1: 1664a 224024i bk2: 1664a 224315i bk3: 1664a 225548i bk4: 1760a 223242i bk5: 1760a 222626i bk6: 1792a 221458i bk7: 1792a 221260i bk8: 1776a 222889i bk9: 1772a 222685i bk10: 1664a 224574i bk11: 1664a 223950i bk12: 1664a 224059i bk13: 1664a 224845i bk14: 1664a 222430i bk15: 1664a 221891i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.19829
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x81cf8e80, atomic=0 1 entries : 0x7fdc04e6ce00 :  mf: uid=2155152, sid02:w21, part=4, addr=0x81cf8e80, load , size=128, unknown  status = IN_PARTITION_DRAM (198454), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=261965 n_nop=197672 n_act=7590 n_pre=7574 n_req=24569 n_rd=27288 n_write=21841 bw_util=0.3751
n_activity=200019 dram_eff=0.4912
bk0: 1664a 224916i bk1: 1664a 224157i bk2: 1664a 225867i bk3: 1664a 225094i bk4: 1760a 223031i bk5: 1760a 222681i bk6: 1792a 221258i bk7: 1792a 220382i bk8: 1772a 223103i bk9: 1772a 223634i bk10: 1664a 223707i bk11: 1664a 223855i bk12: 1664a 225224i bk13: 1664a 223984i bk14: 1664a 224214i bk15: 1664a 223796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.12752
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x81cf8f80, atomic=0 1 entries : 0x7fdc04126760 :  mf: uid=2155147, sid02:w23, part=5, addr=0x81cf8f80, load , size=128, unknown  status = IN_PARTITION_MC_RETURNQ (198459), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=261965 n_nop=197754 n_act=7546 n_pre=7530 n_req=24571 n_rd=27296 n_write=21839 bw_util=0.3751
n_activity=199672 dram_eff=0.4922
bk0: 1668a 224223i bk1: 1668a 223970i bk2: 1664a 226415i bk3: 1664a 224773i bk4: 1760a 222890i bk5: 1760a 223610i bk6: 1792a 221259i bk7: 1792a 220044i bk8: 1772a 223847i bk9: 1772a 222753i bk10: 1664a 223463i bk11: 1664a 223802i bk12: 1664a 224569i bk13: 1664a 224047i bk14: 1664a 223105i bk15: 1664a 223438i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=4.21631

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11085, Miss = 6827, Miss_rate = 0.616, Pending_hits = 18, Reservation_fails = 443
L2_cache_bank[1]: Access = 11006, Miss = 6824, Miss_rate = 0.620, Pending_hits = 8, Reservation_fails = 159
L2_cache_bank[2]: Access = 11070, Miss = 6826, Miss_rate = 0.617, Pending_hits = 12, Reservation_fails = 442
L2_cache_bank[3]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 1
L2_cache_bank[4]: Access = 11070, Miss = 6826, Miss_rate = 0.617, Pending_hits = 11, Reservation_fails = 208
L2_cache_bank[5]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 6, Reservation_fails = 102
L2_cache_bank[6]: Access = 11054, Miss = 6825, Miss_rate = 0.617, Pending_hits = 9, Reservation_fails = 168
L2_cache_bank[7]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 6, Reservation_fails = 80
L2_cache_bank[8]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 4, Reservation_fails = 83
L2_cache_bank[9]: Access = 10976, Miss = 6822, Miss_rate = 0.622, Pending_hits = 1, Reservation_fails = 1
L2_cache_bank[10]: Access = 11006, Miss = 6824, Miss_rate = 0.620, Pending_hits = 7, Reservation_fails = 218
L2_cache_bank[11]: Access = 11006, Miss = 6824, Miss_rate = 0.620, Pending_hits = 8, Reservation_fails = 206
L2_total_cache_accesses = 132177
L2_total_cache_misses = 81886
L2_total_cache_miss_rate = 0.6195
L2_total_cache_pending_hits = 90
L2_total_cache_reservation_fails = 2111
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50047
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 810
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 143
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 39
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1200
L2_cache_data_port_util = 0.162
L2_cache_fill_port_util = 0.138

icnt_total_pkts_mem_to_simt=394875
icnt_total_pkts_simt_to_mem=395088
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.2399
	minimum = 6
	maximum = 99
Network latency average = 9.85906
	minimum = 6
	maximum = 99
Slowest packet = 200293
Flit latency average = 8.50431
	minimum = 6
	maximum = 98
Slowest flit = 601279
Fragmentation average = 0.00135717
	minimum = 0
	maximum = 92
Injected packet rate average = 0.0219416
	minimum = 0.0196898 (at node 0)
	maximum = 0.0252218 (at node 15)
Accepted packet rate average = 0.0219416
	minimum = 0.0196898 (at node 0)
	maximum = 0.0252218 (at node 15)
Injected flit rate average = 0.0648314
	minimum = 0.0583177 (at node 0)
	maximum = 0.0739524 (at node 15)
Accepted flit rate average= 0.0648314
	minimum = 0.058038 (at node 0)
	maximum = 0.0740223 (at node 15)
Injected packet length average = 2.95473
Accepted packet length average = 2.95473
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.4461 (2 samples)
	minimum = 6 (2 samples)
	maximum = 91.5 (2 samples)
Network latency average = 11.023 (2 samples)
	minimum = 6 (2 samples)
	maximum = 83 (2 samples)
Flit latency average = 9.18 (2 samples)
	minimum = 6 (2 samples)
	maximum = 80.5 (2 samples)
Fragmentation average = 0.000678586 (2 samples)
	minimum = 0 (2 samples)
	maximum = 46 (2 samples)
Injected packet rate average = 0.0542874 (2 samples)
	minimum = 0.0487156 (2 samples)
	maximum = 0.0614834 (2 samples)
Accepted packet rate average = 0.0542874 (2 samples)
	minimum = 0.0487156 (2 samples)
	maximum = 0.0614834 (2 samples)
Injected flit rate average = 0.162359 (2 samples)
	minimum = 0.145711 (2 samples)
	maximum = 0.183951 (2 samples)
Accepted flit rate average = 0.162359 (2 samples)
	minimum = 0.145679 (2 samples)
	maximum = 0.183272 (2 samples)
Injected packet size average = 2.99073 (2 samples)
Accepted packet size average = 2.99073 (2 samples)
Hops average = 1 (2 samples)
