// Seed: 8743303
`timescale 1ps / 1ps
module module_0 ();
  logic id_0;
  tri1  id_2;
  logic id_3;
  reg   id_4;
  initial begin
    wait (!id_2[1 : 1]);
    #1;
    id_4 = id_1;
    id_4 <= id_3 == 1;
  end
endmodule
