<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Clock management tile &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/custom.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="PowerPC cores" href="ppc.html" />
    <link rel="prev" title="Clock interconnect" href="clock.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../xc2000/index.html">XC2000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000/index.html">XC3000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000a/index.html">XC3000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000/index.html">XC4000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000a/index.html">XC4000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000h/index.html">XC4000H</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000e/index.html">XC4000E</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000ex/index.html">XC4000EX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xla/index.html">XC4000XLA</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xv/index.html">XC4000XV</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartanxl/index.html">Spartan XL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc5200/index.html">XC5200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Virtex</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex2/index.html">Virtex 2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan3/index.html">Spartan 3</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fpgacore/index.html">FPGAcore</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan6/index.html">Spartan 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex4/index.html">Virtex 4</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Virtex 5</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="geometry.html">Device geometry</a></li>
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">Interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="bram.html">Block RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="dsp.html">DSP</a></li>
<li class="toctree-l3"><a class="reference internal" href="io.html">Input/Output</a></li>
<li class="toctree-l3"><a class="reference internal" href="center.html">Configuration Center</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock.html">Clock interconnect</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Clock management tile</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#cmt"><code class="docutils literal notranslate"><span class="pre">CMT</span></code></a></li>
<li class="toctree-l4"><a class="reference internal" href="#tables">Tables</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="ppc.html">PowerPC cores</a></li>
<li class="toctree-l3"><a class="reference internal" href="emac.html">Ethernet MACs</a></li>
<li class="toctree-l3"><a class="reference internal" href="pcie.html">PCI Express cores</a></li>
<li class="toctree-l3"><a class="reference internal" href="gtp.html">GTP transceivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="gtx.html">GTX transceivers</a></li>
<li class="toctree-l3"><a class="reference internal" href="config.html">Configuration registers</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../virtex6/index.html">Virtex 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex7/index.html">Virtex 7</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../siliconblue/index.html">SiliconBlue FPGAs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc2c/index.html">Xilinx Coolrunner II CPLDs</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">Virtex 5</a></li>
      <li class="breadcrumb-item active">Clock management tile</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/virtex5/cmt.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="clock-management-tile">
<span id="virtex5-cmt"></span><h1>Clock management tile<a class="headerlink" href="#clock-management-tile" title="Link to this heading"></a></h1>
<div class="admonition-todo admonition" id="id1">
<p class="admonition-title">Todo</p>
<p>describe this madness</p>
</div>
<section id="cmt">
<h2><code class="docutils literal notranslate"><span class="pre">CMT</span></code><a class="headerlink" href="#cmt" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">CMT bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP40" title="DCM0:DRP40[1]">DCM0:DRP40[1]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP40" title="DCM0:DRP40[0]">DCM0:DRP40[0]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP40" title="DCM0:DRP40[2]">DCM0:DRP40[2]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP40" title="DCM0:DRP40[3]">DCM0:DRP40[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP40" title="DCM0:DRP40[5]">DCM0:DRP40[5]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP40" title="DCM0:DRP40[4]">DCM0:DRP40[4]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP40" title="DCM0:DRP40[6]">DCM0:DRP40[6]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP40" title="DCM0:DRP40[7]">DCM0:DRP40[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP40" title="DCM0:DRP40[9]">DCM0:DRP40[9]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP40" title="DCM0:DRP40[8]">DCM0:DRP40[8]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP40" title="DCM0:DRP40[10]">DCM0:DRP40[10]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP40" title="DCM0:DRP40[11]">DCM0:DRP40[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP40" title="DCM0:DRP40[13]">DCM0:DRP40[13]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP40" title="DCM0:DRP40[12]">DCM0:DRP40[12]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP40" title="DCM0:DRP40[14]">DCM0:DRP40[14]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP40" title="DCM0:DRP40[15]">DCM0:DRP40[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_OSCILLATOR_MODE" title="DCM0:DFS_OSCILLATOR_MODE">DCM0:DFS_OSCILLATOR_MODE</a><br><a href="#bits-xc5v-CMT-DCM0:DRP41" title="DCM0:DRP41[1]">DCM0:DRP41[1]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP41" title="DCM0:DRP41[0]">DCM0:DRP41[0]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_FREQUENCY_MODE" title="DCM0:DFS_FREQUENCY_MODE">DCM0:DFS_FREQUENCY_MODE</a><br><a href="#bits-xc5v-CMT-DCM0:DRP41" title="DCM0:DRP41[2]">DCM0:DRP41[2]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_CFG_BYPASS" title="DCM0:DFS_CFG_BYPASS">DCM0:DFS_CFG_BYPASS</a><br><a href="#bits-xc5v-CMT-DCM0:DRP41" title="DCM0:DRP41[3]">DCM0:DRP41[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_SYNTH_FAST_SYNCH" title="DCM0:DFS_SYNTH_FAST_SYNCH[1]">DCM0:DFS_SYNTH_FAST_SYNCH[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP41" title="DCM0:DRP41[5]">DCM0:DRP41[5]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_SYNTH_FAST_SYNCH" title="DCM0:DFS_SYNTH_FAST_SYNCH[0]">DCM0:DFS_SYNTH_FAST_SYNCH[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP41" title="DCM0:DRP41[4]">DCM0:DRP41[4]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_AVE_FREQ_GAIN" title="DCM0:DFS_AVE_FREQ_GAIN[0]">DCM0:DFS_AVE_FREQ_GAIN[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP41" title="DCM0:DRP41[6]">DCM0:DRP41[6]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_AVE_FREQ_GAIN" title="DCM0:DFS_AVE_FREQ_GAIN[1]">DCM0:DFS_AVE_FREQ_GAIN[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP41" title="DCM0:DRP41[7]">DCM0:DRP41[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_EARLY_LOCK" title="DCM0:DFS_EARLY_LOCK">DCM0:DFS_EARLY_LOCK</a><br><a href="#bits-xc5v-CMT-DCM0:DRP41" title="DCM0:DRP41[9]">DCM0:DRP41[9]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_AVE_FREQ_GAIN" title="DCM0:DFS_AVE_FREQ_GAIN[2]">DCM0:DFS_AVE_FREQ_GAIN[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP41" title="DCM0:DRP41[8]">DCM0:DRP41[8]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP41" title="DCM0:DRP41[10]">DCM0:DRP41[10]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP41" title="DCM0:DRP41[11]">DCM0:DRP41[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP41" title="DCM0:DRP41[13]">DCM0:DRP41[13]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP41" title="DCM0:DRP41[12]">DCM0:DRP41[12]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_HARDSYNC_B" title="DCM0:DFS_HARDSYNC_B[0]">DCM0:DFS_HARDSYNC_B[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP41" title="DCM0:DRP41[14]">DCM0:DRP41[14]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_HARDSYNC_B" title="DCM0:DFS_HARDSYNC_B[1]">DCM0:DFS_HARDSYNC_B[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP41" title="DCM0:DRP41[15]">DCM0:DRP41[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP42" title="DCM0:DRP42[1]">DCM0:DRP42[1]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP42" title="DCM0:DRP42[0]">DCM0:DRP42[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP42" title="DCM0:DRP42[2]">DCM0:DRP42[2]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_JF_LOWER_LIMIT" title="DCM0:DFS_JF_LOWER_LIMIT[0]">DCM0:DFS_JF_LOWER_LIMIT[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP42" title="DCM0:DRP42[3]">DCM0:DRP42[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_JF_LOWER_LIMIT" title="DCM0:DFS_JF_LOWER_LIMIT[2]">DCM0:DFS_JF_LOWER_LIMIT[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP42" title="DCM0:DRP42[5]">DCM0:DRP42[5]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_JF_LOWER_LIMIT" title="DCM0:DFS_JF_LOWER_LIMIT[1]">DCM0:DFS_JF_LOWER_LIMIT[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP42" title="DCM0:DRP42[4]">DCM0:DRP42[4]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_JF_LOWER_LIMIT" title="DCM0:DFS_JF_LOWER_LIMIT[3]">DCM0:DFS_JF_LOWER_LIMIT[3]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP42" title="DCM0:DRP42[6]">DCM0:DRP42[6]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_OSC_ON_FX" title="DCM0:DFS_OSC_ON_FX">DCM0:DFS_OSC_ON_FX</a><br><a href="#bits-xc5v-CMT-DCM0:DRP42" title="DCM0:DRP42[7]">DCM0:DRP42[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_HF_TRIM_CAL" title="DCM0:DFS_HF_TRIM_CAL[0]">DCM0:DFS_HF_TRIM_CAL[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP42" title="DCM0:DRP42[9]">DCM0:DRP42[9]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_REF_ON_FX" title="DCM0:DFS_REF_ON_FX">DCM0:DFS_REF_ON_FX</a><br><a href="#bits-xc5v-CMT-DCM0:DRP42" title="DCM0:DRP42[8]">DCM0:DRP42[8]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_HF_TRIM_CAL" title="DCM0:DFS_HF_TRIM_CAL[1]">DCM0:DFS_HF_TRIM_CAL[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP42" title="DCM0:DRP42[10]">DCM0:DRP42[10]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_HF_TRIM_CAL" title="DCM0:DFS_HF_TRIM_CAL[2]">DCM0:DFS_HF_TRIM_CAL[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP42" title="DCM0:DRP42[11]">DCM0:DRP42[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_PWRD_REPLY_TIMES_OUT_B" title="~DCM0:DFS_PWRD_REPLY_TIMES_OUT_B">~DCM0:DFS_PWRD_REPLY_TIMES_OUT_B</a><br><a href="#bits-xc5v-CMT-DCM0:DRP42" title="DCM0:DRP42[13]">DCM0:DRP42[13]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP42" title="DCM0:DRP42[12]">DCM0:DRP42[12]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_PWRD_CLKIN_STOP_STICKY_B" title="~DCM0:DFS_PWRD_CLKIN_STOP_STICKY_B">~DCM0:DFS_PWRD_CLKIN_STOP_STICKY_B</a><br><a href="#bits-xc5v-CMT-DCM0:DRP42" title="DCM0:DRP42[14]">DCM0:DRP42[14]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_PWRD_CLKIN_STOP_B" title="~DCM0:DFS_PWRD_CLKIN_STOP_B">~DCM0:DFS_PWRD_CLKIN_STOP_B</a><br><a href="#bits-xc5v-CMT-DCM0:DRP42" title="DCM0:DRP42[15]">DCM0:DRP42[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DCM_CLKIN_IODLY_MUXOUT_SEL" title="DCM0:DCM_CLKIN_IODLY_MUXOUT_SEL">DCM0:DCM_CLKIN_IODLY_MUXOUT_SEL</a><br><a href="#bits-xc5v-CMT-DCM0:DRP43" title="DCM0:DRP43[1]">DCM0:DRP43[1]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DCM_CLKFB_IODLY_MUXOUT_SEL" title="DCM0:DCM_CLKFB_IODLY_MUXOUT_SEL">DCM0:DCM_CLKFB_IODLY_MUXOUT_SEL</a><br><a href="#bits-xc5v-CMT-DCM0:DRP43" title="DCM0:DRP43[0]">DCM0:DRP43[0]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP43" title="DCM0:DRP43[2]">DCM0:DRP43[2]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DESKEW_ADJUST" title="DCM0:DESKEW_ADJUST[0]">DCM0:DESKEW_ADJUST[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP43" title="DCM0:DRP43[3]">DCM0:DRP43[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DESKEW_ADJUST" title="DCM0:DESKEW_ADJUST[2]">DCM0:DESKEW_ADJUST[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP43" title="DCM0:DRP43[5]">DCM0:DRP43[5]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DESKEW_ADJUST" title="DCM0:DESKEW_ADJUST[1]">DCM0:DESKEW_ADJUST[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP43" title="DCM0:DRP43[4]">DCM0:DRP43[4]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DESKEW_ADJUST" title="DCM0:DESKEW_ADJUST[3]">DCM0:DESKEW_ADJUST[3]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP43" title="DCM0:DRP43[6]">DCM0:DRP43[6]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DESKEW_ADJUST" title="DCM0:DESKEW_ADJUST[4]">DCM0:DESKEW_ADJUST[4]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP43" title="DCM0:DRP43[7]">DCM0:DRP43[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DCM_PLL_RST_DCM" title="DCM0:DCM_PLL_RST_DCM">DCM0:DCM_PLL_RST_DCM</a><br><a href="#bits-xc5v-CMT-DCM0:DRP43" title="DCM0:DRP43[9]">DCM0:DRP43[9]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP43" title="DCM0:DRP43[8]">DCM0:DRP43[8]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DCM_COM_PWC_REF_TAP" title="DCM0:DCM_COM_PWC_REF_TAP[0]">DCM0:DCM_COM_PWC_REF_TAP[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP43" title="DCM0:DRP43[10]">DCM0:DRP43[10]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DCM_COM_PWC_REF_TAP" title="DCM0:DCM_COM_PWC_REF_TAP[1]">DCM0:DCM_COM_PWC_REF_TAP[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP43" title="DCM0:DRP43[11]">DCM0:DRP43[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DCM_COM_PWC_FB_TAP" title="DCM0:DCM_COM_PWC_FB_TAP[0]">DCM0:DCM_COM_PWC_FB_TAP[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP43" title="DCM0:DRP43[13]">DCM0:DRP43[13]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DCM_COM_PWC_REF_TAP" title="DCM0:DCM_COM_PWC_REF_TAP[2]">DCM0:DCM_COM_PWC_REF_TAP[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP43" title="DCM0:DRP43[12]">DCM0:DRP43[12]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DCM_COM_PWC_FB_TAP" title="DCM0:DCM_COM_PWC_FB_TAP[1]">DCM0:DCM_COM_PWC_FB_TAP[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP43" title="DCM0:DRP43[14]">DCM0:DRP43[14]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DCM_COM_PWC_FB_TAP" title="DCM0:DCM_COM_PWC_FB_TAP[2]">DCM0:DCM_COM_PWC_FB_TAP[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP43" title="DCM0:DRP43[15]">DCM0:DRP43[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DCM_COM_PWC_FB_EN" title="DCM0:DCM_COM_PWC_FB_EN">DCM0:DCM_COM_PWC_FB_EN</a><br><a href="#bits-xc5v-CMT-DCM0:DRP44" title="DCM0:DRP44[1]">DCM0:DRP44[1]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DCM_COM_PWC_REF_EN" title="DCM0:DCM_COM_PWC_REF_EN">DCM0:DCM_COM_PWC_REF_EN</a><br><a href="#bits-xc5v-CMT-DCM0:DRP44" title="DCM0:DRP44[0]">DCM0:DRP44[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DCM_EXT_FB_EN" title="DCM0:DCM_EXT_FB_EN">DCM0:DCM_EXT_FB_EN</a><br><a href="#bits-xc5v-CMT-DCM0:DRP44" title="DCM0:DRP44[2]">DCM0:DRP44[2]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DCM_USE_REG_READY" title="DCM0:DCM_USE_REG_READY">DCM0:DCM_USE_REG_READY</a><br><a href="#bits-xc5v-CMT-DCM0:DRP44" title="DCM0:DRP44[3]">DCM0:DRP44[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_SYNTH_CLOCK_SPEED" title="DCM0:DLL_SYNTH_CLOCK_SPEED[1]">DCM0:DLL_SYNTH_CLOCK_SPEED[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP44" title="DCM0:DRP44[5]">DCM0:DRP44[5]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_SYNTH_CLOCK_SPEED" title="DCM0:DLL_SYNTH_CLOCK_SPEED[0]">DCM0:DLL_SYNTH_CLOCK_SPEED[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP44" title="DCM0:DRP44[4]">DCM0:DRP44[4]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_SYNTH_CLOCK_SPEED" title="DCM0:DFS_SYNTH_CLOCK_SPEED[0]">DCM0:DFS_SYNTH_CLOCK_SPEED[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP44" title="DCM0:DRP44[6]">DCM0:DRP44[6]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_SYNTH_CLOCK_SPEED" title="DCM0:DFS_SYNTH_CLOCK_SPEED[1]">DCM0:DFS_SYNTH_CLOCK_SPEED[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP44" title="DCM0:DRP44[7]">DCM0:DRP44[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DCM_WAIT_PLL" title="DCM0:DCM_WAIT_PLL">DCM0:DCM_WAIT_PLL</a><br><a href="#bits-xc5v-CMT-DCM0:DRP44" title="DCM0:DRP44[9]">DCM0:DRP44[9]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_SYNTH_CLOCK_SPEED" title="DCM0:DFS_SYNTH_CLOCK_SPEED[2]">DCM0:DFS_SYNTH_CLOCK_SPEED[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP44" title="DCM0:DRP44[8]">DCM0:DRP44[8]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:CLKIN_DIVIDE_BY_2" title="DCM0:CLKIN_DIVIDE_BY_2">DCM0:CLKIN_DIVIDE_BY_2</a><br><a href="#bits-xc5v-CMT-DCM0:DRP44" title="DCM0:DRP44[10]">DCM0:DRP44[10]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DCM_CLKIN_IODLY_MUXINSEL" title="DCM0:DCM_CLKIN_IODLY_MUXINSEL">DCM0:DCM_CLKIN_IODLY_MUXINSEL</a><br><a href="#bits-xc5v-CMT-DCM0:DRP44" title="DCM0:DRP44[11]">DCM0:DRP44[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_SYNC_TO_DLL" title="DCM0:DFS_SYNC_TO_DLL">DCM0:DFS_SYNC_TO_DLL</a><br><a href="#bits-xc5v-CMT-DCM0:DRP44" title="DCM0:DRP44[13]">DCM0:DRP44[13]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DCM_CLKFB_IODLY_MUXINSEL" title="DCM0:DCM_CLKFB_IODLY_MUXINSEL">DCM0:DCM_CLKFB_IODLY_MUXINSEL</a><br><a href="#bits-xc5v-CMT-DCM0:DRP44" title="DCM0:DRP44[12]">DCM0:DRP44[12]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_EN" title="DCM0:DFS_EN">DCM0:DFS_EN</a><br><a href="#bits-xc5v-CMT-DCM0:DRP44" title="DCM0:DRP44[14]">DCM0:DRP44[14]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_FAST_UPDATE" title="DCM0:DFS_FAST_UPDATE">DCM0:DFS_FAST_UPDATE</a><br><a href="#bits-xc5v-CMT-DCM0:DRP44" title="DCM0:DRP44[15]">DCM0:DRP44[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_TAPTRIM" title="DCM0:DFS_TAPTRIM[1]">DCM0:DFS_TAPTRIM[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP45" title="DCM0:DRP45[1]">DCM0:DRP45[1]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_TAPTRIM" title="DCM0:DFS_TAPTRIM[0]">DCM0:DFS_TAPTRIM[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP45" title="DCM0:DRP45[0]">DCM0:DRP45[0]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_TAPTRIM" title="DCM0:DFS_TAPTRIM[2]">DCM0:DFS_TAPTRIM[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP45" title="DCM0:DRP45[2]">DCM0:DRP45[2]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_TAPTRIM" title="DCM0:DFS_TAPTRIM[3]">DCM0:DFS_TAPTRIM[3]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP45" title="DCM0:DRP45[3]">DCM0:DRP45[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_TAPTRIM" title="DCM0:DFS_TAPTRIM[5]">DCM0:DFS_TAPTRIM[5]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP45" title="DCM0:DRP45[5]">DCM0:DRP45[5]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_TAPTRIM" title="DCM0:DFS_TAPTRIM[4]">DCM0:DFS_TAPTRIM[4]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP45" title="DCM0:DRP45[4]">DCM0:DRP45[4]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_TAPTRIM" title="DCM0:DFS_TAPTRIM[6]">DCM0:DFS_TAPTRIM[6]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP45" title="DCM0:DRP45[6]">DCM0:DRP45[6]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_TAPTRIM" title="DCM0:DFS_TAPTRIM[7]">DCM0:DFS_TAPTRIM[7]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP45" title="DCM0:DRP45[7]">DCM0:DRP45[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_TAPTRIM" title="DCM0:DFS_TAPTRIM[9]">DCM0:DFS_TAPTRIM[9]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP45" title="DCM0:DRP45[9]">DCM0:DRP45[9]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_TAPTRIM" title="DCM0:DFS_TAPTRIM[8]">DCM0:DFS_TAPTRIM[8]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP45" title="DCM0:DRP45[8]">DCM0:DRP45[8]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_TAPTRIM" title="DCM0:DFS_TAPTRIM[10]">DCM0:DFS_TAPTRIM[10]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP45" title="DCM0:DRP45[10]">DCM0:DRP45[10]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP45" title="DCM0:DRP45[11]">DCM0:DRP45[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP45" title="DCM0:DRP45[13]">DCM0:DRP45[13]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP45" title="DCM0:DRP45[12]">DCM0:DRP45[12]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP45" title="DCM0:DRP45[14]">DCM0:DRP45[14]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP45" title="DCM0:DRP45[15]">DCM0:DRP45[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_TWEAK" title="DCM0:DFS_TWEAK[1]">DCM0:DFS_TWEAK[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP46" title="DCM0:DRP46[1]">DCM0:DRP46[1]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_TWEAK" title="DCM0:DFS_TWEAK[0]">DCM0:DFS_TWEAK[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP46" title="DCM0:DRP46[0]">DCM0:DRP46[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_TWEAK" title="DCM0:DFS_TWEAK[2]">DCM0:DFS_TWEAK[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP46" title="DCM0:DRP46[2]">DCM0:DRP46[2]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_TWEAK" title="DCM0:DFS_TWEAK[3]">DCM0:DFS_TWEAK[3]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP46" title="DCM0:DRP46[3]">DCM0:DRP46[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_TWEAK" title="DCM0:DFS_TWEAK[5]">DCM0:DFS_TWEAK[5]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP46" title="DCM0:DRP46[5]">DCM0:DRP46[5]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_TWEAK" title="DCM0:DFS_TWEAK[4]">DCM0:DFS_TWEAK[4]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP46" title="DCM0:DRP46[4]">DCM0:DRP46[4]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_TWEAK" title="DCM0:DFS_TWEAK[6]">DCM0:DFS_TWEAK[6]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP46" title="DCM0:DRP46[6]">DCM0:DRP46[6]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_TWEAK" title="DCM0:DFS_TWEAK[7]">DCM0:DFS_TWEAK[7]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP46" title="DCM0:DRP46[7]">DCM0:DRP46[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP46" title="DCM0:DRP46[9]">DCM0:DRP46[9]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP46" title="DCM0:DRP46[8]">DCM0:DRP46[8]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP46" title="DCM0:DRP46[10]">DCM0:DRP46[10]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP46" title="DCM0:DRP46[11]">DCM0:DRP46[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP46" title="DCM0:DRP46[13]">DCM0:DRP46[13]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP46" title="DCM0:DRP46[12]">DCM0:DRP46[12]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP46" title="DCM0:DRP46[14]">DCM0:DRP46[14]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP46" title="DCM0:DRP46[15]">DCM0:DRP46[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP47" title="DCM0:DRP47[1]">DCM0:DRP47[1]</a><br><a href="#bits-xc5v-CMT-DCM0:ENABLE.CLKFX180" title="DCM0:ENABLE.CLKFX180">DCM0:ENABLE.CLKFX180</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP47" title="DCM0:DRP47[0]">DCM0:DRP47[0]</a><br><a href="#bits-xc5v-CMT-DCM0:ENABLE.CLKFX" title="DCM0:ENABLE.CLKFX">DCM0:ENABLE.CLKFX</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP47" title="DCM0:DRP47[2]">DCM0:DRP47[2]</a><br><a href="#bits-xc5v-CMT-DCM0:ENABLE.CONCUR" title="DCM0:ENABLE.CONCUR">DCM0:ENABLE.CONCUR</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_OUTPUT_PSDLY_ON_CONCUR" title="DCM0:DFS_OUTPUT_PSDLY_ON_CONCUR">DCM0:DFS_OUTPUT_PSDLY_ON_CONCUR</a><br><a href="#bits-xc5v-CMT-DCM0:DRP47" title="DCM0:DRP47[3]">DCM0:DRP47[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DCM_UNUSED_TAPS_POWERDOWN" title="DCM0:DCM_UNUSED_TAPS_POWERDOWN[0]">DCM0:DCM_UNUSED_TAPS_POWERDOWN[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP47" title="DCM0:DRP47[5]">DCM0:DRP47[5]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_EN_RELRST_B" title="~DCM0:DFS_EN_RELRST_B">~DCM0:DFS_EN_RELRST_B</a><br><a href="#bits-xc5v-CMT-DCM0:DRP47" title="DCM0:DRP47[4]">DCM0:DRP47[4]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_MPW_LOW" title="DCM0:DFS_MPW_LOW">DCM0:DFS_MPW_LOW</a><br><a href="#bits-xc5v-CMT-DCM0:DRP47" title="DCM0:DRP47[6]">DCM0:DRP47[6]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_MPW_HIGH" title="DCM0:DFS_MPW_HIGH">DCM0:DFS_MPW_HIGH</a><br><a href="#bits-xc5v-CMT-DCM0:DRP47" title="DCM0:DRP47[7]">DCM0:DRP47[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_CUSTOM_FAST_SYNC" title="DCM0:DFS_CUSTOM_FAST_SYNC[0]">DCM0:DFS_CUSTOM_FAST_SYNC[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP47" title="DCM0:DRP47[9]">DCM0:DRP47[9]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DCM_CLKDV_CLKFX_ALIGNMENT" title="DCM0:DCM_CLKDV_CLKFX_ALIGNMENT">DCM0:DCM_CLKDV_CLKFX_ALIGNMENT</a><br><a href="#bits-xc5v-CMT-DCM0:DRP47" title="DCM0:DRP47[8]">DCM0:DRP47[8]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_CUSTOM_FAST_SYNC" title="DCM0:DFS_CUSTOM_FAST_SYNC[1]">DCM0:DFS_CUSTOM_FAST_SYNC[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP47" title="DCM0:DRP47[10]">DCM0:DRP47[10]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_CUSTOM_FAST_SYNC" title="DCM0:DFS_CUSTOM_FAST_SYNC[2]">DCM0:DFS_CUSTOM_FAST_SYNC[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP47" title="DCM0:DRP47[11]">DCM0:DRP47[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL" title="DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL[0]">DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP47" title="DCM0:DRP47[13]">DCM0:DRP47[13]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_CUSTOM_FAST_SYNC" title="DCM0:DFS_CUSTOM_FAST_SYNC[3]">DCM0:DFS_CUSTOM_FAST_SYNC[3]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP47" title="DCM0:DRP47[12]">DCM0:DRP47[12]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL" title="DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL[1]">DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP47" title="DCM0:DRP47[14]">DCM0:DRP47[14]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL" title="DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL[2]">DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP47" title="DCM0:DRP47[15]">DCM0:DRP47[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">CMT bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP48" title="DCM0:DRP48[1]">DCM0:DRP48[1]</a><br><a href="#bits-xc5v-CMT-DCM0:MUX.CLKIN" title="DCM0:MUX.CLKIN[1]">DCM0:MUX.CLKIN[1]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP48" title="DCM0:DRP48[0]">DCM0:DRP48[0]</a><br><a href="#bits-xc5v-CMT-DCM0:MUX.CLKIN" title="DCM0:MUX.CLKIN[0]">DCM0:MUX.CLKIN[0]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP48" title="DCM0:DRP48[2]">DCM0:DRP48[2]</a><br><a href="#bits-xc5v-CMT-DCM0:MUX.CLKIN" title="DCM0:MUX.CLKIN[2]">DCM0:MUX.CLKIN[2]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP48" title="DCM0:DRP48[3]">DCM0:DRP48[3]</a><br><a href="#bits-xc5v-CMT-DCM0:MUX.CLKIN" title="DCM0:MUX.CLKIN[3]">DCM0:MUX.CLKIN[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP48" title="DCM0:DRP48[5]">DCM0:DRP48[5]</a><br><a href="#bits-xc5v-CMT-DCM0:MUX.CLKFB" title="DCM0:MUX.CLKFB[0]">DCM0:MUX.CLKFB[0]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP48" title="DCM0:DRP48[4]">DCM0:DRP48[4]</a><br><a href="#bits-xc5v-CMT-DCM0:MUX.CLKIN" title="DCM0:MUX.CLKIN[4]">DCM0:MUX.CLKIN[4]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP48" title="DCM0:DRP48[6]">DCM0:DRP48[6]</a><br><a href="#bits-xc5v-CMT-DCM0:MUX.CLKFB" title="DCM0:MUX.CLKFB[1]">DCM0:MUX.CLKFB[1]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP48" title="DCM0:DRP48[7]">DCM0:DRP48[7]</a><br><a href="#bits-xc5v-CMT-DCM0:MUX.CLKFB" title="DCM0:MUX.CLKFB[2]">DCM0:MUX.CLKFB[2]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP48" title="DCM0:DRP48[9]">DCM0:DRP48[9]</a><br><a href="#bits-xc5v-CMT-DCM0:MUX.CLKFB" title="DCM0:MUX.CLKFB[4]">DCM0:MUX.CLKFB[4]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP48" title="DCM0:DRP48[8]">DCM0:DRP48[8]</a><br><a href="#bits-xc5v-CMT-DCM0:MUX.CLKFB" title="DCM0:MUX.CLKFB[3]">DCM0:MUX.CLKFB[3]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP48" title="DCM0:DRP48[10]">DCM0:DRP48[10]</a><br><a href="#bits-xc5v-CMT-DCM0:MUX.CLK_TO_PLL" title="DCM0:MUX.CLK_TO_PLL[0]">DCM0:MUX.CLK_TO_PLL[0]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP48" title="DCM0:DRP48[11]">DCM0:DRP48[11]</a><br><a href="#bits-xc5v-CMT-DCM0:MUX.CLK_TO_PLL" title="DCM0:MUX.CLK_TO_PLL[1]">DCM0:MUX.CLK_TO_PLL[1]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP48" title="DCM0:DRP48[13]">DCM0:DRP48[13]</a><br><a href="#bits-xc5v-CMT-DCM0:MUX.CLK_TO_PLL" title="DCM0:MUX.CLK_TO_PLL[3]">DCM0:MUX.CLK_TO_PLL[3]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP48" title="DCM0:DRP48[12]">DCM0:DRP48[12]</a><br><a href="#bits-xc5v-CMT-DCM0:MUX.CLK_TO_PLL" title="DCM0:MUX.CLK_TO_PLL[2]">DCM0:MUX.CLK_TO_PLL[2]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP48" title="DCM0:DRP48[14]">DCM0:DRP48[14]</a><br><a href="#bits-xc5v-CMT-DCM0:INV.SKEWCLKIN1" title="DCM0:INV.SKEWCLKIN1">DCM0:INV.SKEWCLKIN1</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP48" title="DCM0:DRP48[15]">DCM0:DRP48[15]</a><br><a href="#bits-xc5v-CMT-DCM0:INV.SKEWCLKIN2" title="DCM0:INV.SKEWCLKIN2">DCM0:INV.SKEWCLKIN2</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP49" title="DCM0:DRP49[1]">DCM0:DRP49[1]</a><br><a href="#bits-xc5v-CMT-DCM0:MUX.SKEWCLKIN2" title="DCM0:MUX.SKEWCLKIN2[1]">DCM0:MUX.SKEWCLKIN2[1]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP49" title="DCM0:DRP49[0]">DCM0:DRP49[0]</a><br><a href="#bits-xc5v-CMT-DCM0:MUX.SKEWCLKIN2" title="DCM0:MUX.SKEWCLKIN2[0]">DCM0:MUX.SKEWCLKIN2[0]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP49" title="DCM0:DRP49[2]">DCM0:DRP49[2]</a><br><a href="#bits-xc5v-CMT-DCM0:MUX.SKEWCLKIN2" title="DCM0:MUX.SKEWCLKIN2[2]">DCM0:MUX.SKEWCLKIN2[2]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP49" title="DCM0:DRP49[3]">DCM0:DRP49[3]</a><br><a href="#bits-xc5v-CMT-DCM0:MUX.SKEWCLKIN2" title="DCM0:MUX.SKEWCLKIN2[3]">DCM0:MUX.SKEWCLKIN2[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP49" title="DCM0:DRP49[5]">DCM0:DRP49[5]</a><br><a href="#bits-xc5v-CMT-DCM0:INV.SKEWRST" title="DCM0:INV.SKEWRST">DCM0:INV.SKEWRST</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP49" title="DCM0:DRP49[4]">DCM0:DRP49[4]</a><br><a href="#bits-xc5v-CMT-DCM0:INV.SKEWIN" title="DCM0:INV.SKEWIN">DCM0:INV.SKEWIN</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:CLKIN_CLKFB_ENABLE" title="DCM0:CLKIN_CLKFB_ENABLE">DCM0:CLKIN_CLKFB_ENABLE</a><br><a href="#bits-xc5v-CMT-DCM0:DRP49" title="DCM0:DRP49[6]">DCM0:DRP49[6]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP49" title="DCM0:DRP49[7]">DCM0:DRP49[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP49" title="DCM0:DRP49[9]">DCM0:DRP49[9]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP49" title="DCM0:DRP49[8]">DCM0:DRP49[8]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP49" title="DCM0:DRP49[10]">DCM0:DRP49[10]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP49" title="DCM0:DRP49[11]">DCM0:DRP49[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP49" title="DCM0:DRP49[13]">DCM0:DRP49[13]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP49" title="DCM0:DRP49[12]">DCM0:DRP49[12]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP49" title="DCM0:DRP49[14]">DCM0:DRP49[14]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DCM_REG_PWRD_CFG" title="DCM0:DCM_REG_PWRD_CFG">DCM0:DCM_REG_PWRD_CFG</a><br><a href="#bits-xc5v-CMT-DCM0:DRP49" title="DCM0:DRP49[15]">DCM0:DRP49[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP4A" title="DCM0:DRP4A[1]">DCM0:DRP4A[1]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP4A" title="DCM0:DRP4A[0]">DCM0:DRP4A[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP4A" title="DCM0:DRP4A[2]">DCM0:DRP4A[2]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP4A" title="DCM0:DRP4A[3]">DCM0:DRP4A[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP4A" title="DCM0:DRP4A[5]">DCM0:DRP4A[5]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP4A" title="DCM0:DRP4A[4]">DCM0:DRP4A[4]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP4A" title="DCM0:DRP4A[6]">DCM0:DRP4A[6]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP4A" title="DCM0:DRP4A[7]">DCM0:DRP4A[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP4A" title="DCM0:DRP4A[9]">DCM0:DRP4A[9]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP4A" title="DCM0:DRP4A[8]">DCM0:DRP4A[8]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP4A" title="DCM0:DRP4A[10]">DCM0:DRP4A[10]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP4A" title="DCM0:DRP4A[11]">DCM0:DRP4A[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP4A" title="DCM0:DRP4A[13]">DCM0:DRP4A[13]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP4A" title="DCM0:DRP4A[12]">DCM0:DRP4A[12]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP4A" title="DCM0:DRP4A[14]">DCM0:DRP4A[14]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP4A" title="DCM0:DRP4A[15]">DCM0:DRP4A[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_PHASE_SHIFT_CALIBRATION" title="DCM0:DLL_PHASE_SHIFT_CALIBRATION[1]">DCM0:DLL_PHASE_SHIFT_CALIBRATION[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4B" title="DCM0:DRP4B[1]">DCM0:DRP4B[1]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_PHASE_SHIFT_CALIBRATION" title="DCM0:DLL_PHASE_SHIFT_CALIBRATION[0]">DCM0:DLL_PHASE_SHIFT_CALIBRATION[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4B" title="DCM0:DRP4B[0]">DCM0:DRP4B[0]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP4B" title="DCM0:DRP4B[2]">DCM0:DRP4B[2]</a><br><a href="#bits-xc5v-CMT-DCM0:PS_CENTERED" title="DCM0:PS_CENTERED">DCM0:PS_CENTERED</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP4B" title="DCM0:DRP4B[3]">DCM0:DRP4B[3]</a><br><a href="#bits-xc5v-CMT-DCM0:PS_DIRECT" title="DCM0:PS_DIRECT">DCM0:PS_DIRECT</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP4B" title="DCM0:DRP4B[5]">DCM0:DRP4B[5]</a><br><a href="#bits-xc5v-CMT-DCM0:INV.RST" title="DCM0:INV.RST">DCM0:INV.RST</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_PHASE_SHIFT_LOCK_BY1" title="DCM0:DLL_PHASE_SHIFT_LOCK_BY1">DCM0:DLL_PHASE_SHIFT_LOCK_BY1</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4B" title="DCM0:DRP4B[4]">DCM0:DRP4B[4]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP4B" title="DCM0:DRP4B[6]">DCM0:DRP4B[6]</a><br><a href="#bits-xc5v-CMT-DCM0:INV.PSINCDEC" title="DCM0:INV.PSINCDEC">DCM0:INV.PSINCDEC</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP4B" title="DCM0:DRP4B[7]">DCM0:DRP4B[7]</a><br><a href="#bits-xc5v-CMT-DCM0:INV.PSEN" title="DCM0:INV.PSEN">DCM0:INV.PSEN</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP4B" title="DCM0:DRP4B[9]">DCM0:DRP4B[9]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP4B" title="DCM0:DRP4B[8]">DCM0:DRP4B[8]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP4B" title="DCM0:DRP4B[10]">DCM0:DRP4B[10]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP4B" title="DCM0:DRP4B[11]">DCM0:DRP4B[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP4B" title="DCM0:DRP4B[13]">DCM0:DRP4B[13]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP4B" title="DCM0:DRP4B[12]">DCM0:DRP4B[12]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP4B" title="DCM0:DRP4B[14]">DCM0:DRP4B[14]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP4B" title="DCM0:DRP4B[15]">DCM0:DRP4B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DCM_SCANMODE" title="DCM0:DCM_SCANMODE">DCM0:DCM_SCANMODE</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4C" title="DCM0:DRP4C[1]">DCM0:DRP4C[1]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DCM_UNUSED_TAPS_POWERDOWN" title="DCM0:DCM_UNUSED_TAPS_POWERDOWN[2]">DCM0:DCM_UNUSED_TAPS_POWERDOWN[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4C" title="DCM0:DRP4C[0]">DCM0:DRP4C[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_TAPINIT_CTL" title="DCM0:DLL_TAPINIT_CTL[0]">DCM0:DLL_TAPINIT_CTL[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4C" title="DCM0:DRP4C[2]">DCM0:DRP4C[2]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_TAPINIT_CTL" title="DCM0:DLL_TAPINIT_CTL[1]">DCM0:DLL_TAPINIT_CTL[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4C" title="DCM0:DRP4C[3]">DCM0:DRP4C[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP4C" title="DCM0:DRP4C[5]">DCM0:DRP4C[5]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_TAPINIT_CTL" title="DCM0:DLL_TAPINIT_CTL[2]">DCM0:DLL_TAPINIT_CTL[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4C" title="DCM0:DRP4C[4]">DCM0:DRP4C[4]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_PWRD_ON_SCANMODE_B" title="~DCM0:DLL_PWRD_ON_SCANMODE_B">~DCM0:DLL_PWRD_ON_SCANMODE_B</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4C" title="DCM0:DRP4C[6]">DCM0:DRP4C[6]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD1_PHASE_SEL_INIT" title="DCM0:DLL_ZD1_PHASE_SEL_INIT[0]">DCM0:DLL_ZD1_PHASE_SEL_INIT[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4C" title="DCM0:DRP4C[7]">DCM0:DRP4C[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_PERIOD_LOCK_BY1" title="DCM0:DLL_PERIOD_LOCK_BY1">DCM0:DLL_PERIOD_LOCK_BY1</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4C" title="DCM0:DRP4C[9]">DCM0:DRP4C[9]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD1_PHASE_SEL_INIT" title="DCM0:DLL_ZD1_PHASE_SEL_INIT[1]">DCM0:DLL_ZD1_PHASE_SEL_INIT[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4C" title="DCM0:DRP4C[8]">DCM0:DRP4C[8]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_DESKEW_LOCK_BY1" title="DCM0:DLL_DESKEW_LOCK_BY1">DCM0:DLL_DESKEW_LOCK_BY1</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4C" title="DCM0:DRP4C[10]">DCM0:DRP4C[10]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD2_JF_OVERFLOW_HOLD" title="DCM0:DLL_ZD2_JF_OVERFLOW_HOLD">DCM0:DLL_ZD2_JF_OVERFLOW_HOLD</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4C" title="DCM0:DRP4C[11]">DCM0:DRP4C[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD1_JF_OVERFLOW_HOLD" title="DCM0:DLL_ZD1_JF_OVERFLOW_HOLD">DCM0:DLL_ZD1_JF_OVERFLOW_HOLD</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4C" title="DCM0:DRP4C[13]">DCM0:DRP4C[13]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DCM_UNUSED_TAPS_POWERDOWN" title="DCM0:DCM_UNUSED_TAPS_POWERDOWN[3]">DCM0:DCM_UNUSED_TAPS_POWERDOWN[3]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4C" title="DCM0:DRP4C[12]">DCM0:DRP4C[12]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DCM_UNUSED_TAPS_POWERDOWN" title="DCM0:DCM_UNUSED_TAPS_POWERDOWN[1]">DCM0:DCM_UNUSED_TAPS_POWERDOWN[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4C" title="DCM0:DRP4C[14]">DCM0:DRP4C[14]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP4C" title="DCM0:DRP4C[15]">DCM0:DRP4C[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD2_TAP_INIT" title="DCM0:DLL_ZD2_TAP_INIT[1]">DCM0:DLL_ZD2_TAP_INIT[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4D" title="DCM0:DRP4D[1]">DCM0:DRP4D[1]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD2_TAP_INIT" title="DCM0:DLL_ZD2_TAP_INIT[0]">DCM0:DLL_ZD2_TAP_INIT[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4D" title="DCM0:DRP4D[0]">DCM0:DRP4D[0]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD2_TAP_INIT" title="DCM0:DLL_ZD2_TAP_INIT[2]">DCM0:DLL_ZD2_TAP_INIT[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4D" title="DCM0:DRP4D[2]">DCM0:DRP4D[2]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD2_TAP_INIT" title="DCM0:DLL_ZD2_TAP_INIT[3]">DCM0:DLL_ZD2_TAP_INIT[3]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4D" title="DCM0:DRP4D[3]">DCM0:DRP4D[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD2_TAP_INIT" title="DCM0:DLL_ZD2_TAP_INIT[5]">DCM0:DLL_ZD2_TAP_INIT[5]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4D" title="DCM0:DRP4D[5]">DCM0:DRP4D[5]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD2_TAP_INIT" title="DCM0:DLL_ZD2_TAP_INIT[4]">DCM0:DLL_ZD2_TAP_INIT[4]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4D" title="DCM0:DRP4D[4]">DCM0:DRP4D[4]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD2_TAP_INIT" title="DCM0:DLL_ZD2_TAP_INIT[6]">DCM0:DLL_ZD2_TAP_INIT[6]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4D" title="DCM0:DRP4D[6]">DCM0:DRP4D[6]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP4D" title="DCM0:DRP4D[7]">DCM0:DRP4D[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD1_TAP_INIT" title="DCM0:DLL_ZD1_TAP_INIT[1]">DCM0:DLL_ZD1_TAP_INIT[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4D" title="DCM0:DRP4D[9]">DCM0:DRP4D[9]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD1_TAP_INIT" title="DCM0:DLL_ZD1_TAP_INIT[0]">DCM0:DLL_ZD1_TAP_INIT[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4D" title="DCM0:DRP4D[8]">DCM0:DRP4D[8]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD1_TAP_INIT" title="DCM0:DLL_ZD1_TAP_INIT[2]">DCM0:DLL_ZD1_TAP_INIT[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4D" title="DCM0:DRP4D[10]">DCM0:DRP4D[10]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD1_TAP_INIT" title="DCM0:DLL_ZD1_TAP_INIT[3]">DCM0:DLL_ZD1_TAP_INIT[3]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4D" title="DCM0:DRP4D[11]">DCM0:DRP4D[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD1_TAP_INIT" title="DCM0:DLL_ZD1_TAP_INIT[5]">DCM0:DLL_ZD1_TAP_INIT[5]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4D" title="DCM0:DRP4D[13]">DCM0:DRP4D[13]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD1_TAP_INIT" title="DCM0:DLL_ZD1_TAP_INIT[4]">DCM0:DLL_ZD1_TAP_INIT[4]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4D" title="DCM0:DRP4D[12]">DCM0:DRP4D[12]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD1_TAP_INIT" title="DCM0:DLL_ZD1_TAP_INIT[6]">DCM0:DLL_ZD1_TAP_INIT[6]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4D" title="DCM0:DRP4D[14]">DCM0:DRP4D[14]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD1_TAP_INIT" title="DCM0:DLL_ZD1_TAP_INIT[7]">DCM0:DLL_ZD1_TAP_INIT[7]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4D" title="DCM0:DRP4D[15]">DCM0:DRP4D[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_DESKEW_MINTAP" title="DCM0:DLL_DESKEW_MINTAP[1]">DCM0:DLL_DESKEW_MINTAP[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4E" title="DCM0:DRP4E[1]">DCM0:DRP4E[1]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_DESKEW_MINTAP" title="DCM0:DLL_DESKEW_MINTAP[0]">DCM0:DLL_DESKEW_MINTAP[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4E" title="DCM0:DRP4E[0]">DCM0:DRP4E[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_DESKEW_MINTAP" title="DCM0:DLL_DESKEW_MINTAP[2]">DCM0:DLL_DESKEW_MINTAP[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4E" title="DCM0:DRP4E[2]">DCM0:DRP4E[2]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_DESKEW_MINTAP" title="DCM0:DLL_DESKEW_MINTAP[3]">DCM0:DLL_DESKEW_MINTAP[3]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4E" title="DCM0:DRP4E[3]">DCM0:DRP4E[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_DESKEW_MINTAP" title="DCM0:DLL_DESKEW_MINTAP[5]">DCM0:DLL_DESKEW_MINTAP[5]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4E" title="DCM0:DRP4E[5]">DCM0:DRP4E[5]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_DESKEW_MINTAP" title="DCM0:DLL_DESKEW_MINTAP[4]">DCM0:DLL_DESKEW_MINTAP[4]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4E" title="DCM0:DRP4E[4]">DCM0:DRP4E[4]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_DESKEW_MINTAP" title="DCM0:DLL_DESKEW_MINTAP[6]">DCM0:DLL_DESKEW_MINTAP[6]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4E" title="DCM0:DRP4E[6]">DCM0:DRP4E[6]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_DESKEW_MINTAP" title="DCM0:DLL_DESKEW_MINTAP[7]">DCM0:DLL_DESKEW_MINTAP[7]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4E" title="DCM0:DRP4E[7]">DCM0:DRP4E[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_DESKEW_MAXTAP" title="DCM0:DLL_DESKEW_MAXTAP[1]">DCM0:DLL_DESKEW_MAXTAP[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4E" title="DCM0:DRP4E[9]">DCM0:DRP4E[9]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_DESKEW_MAXTAP" title="DCM0:DLL_DESKEW_MAXTAP[0]">DCM0:DLL_DESKEW_MAXTAP[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4E" title="DCM0:DRP4E[8]">DCM0:DRP4E[8]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_DESKEW_MAXTAP" title="DCM0:DLL_DESKEW_MAXTAP[2]">DCM0:DLL_DESKEW_MAXTAP[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4E" title="DCM0:DRP4E[10]">DCM0:DRP4E[10]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_DESKEW_MAXTAP" title="DCM0:DLL_DESKEW_MAXTAP[3]">DCM0:DLL_DESKEW_MAXTAP[3]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4E" title="DCM0:DRP4E[11]">DCM0:DRP4E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_DESKEW_MAXTAP" title="DCM0:DLL_DESKEW_MAXTAP[5]">DCM0:DLL_DESKEW_MAXTAP[5]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4E" title="DCM0:DRP4E[13]">DCM0:DRP4E[13]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_DESKEW_MAXTAP" title="DCM0:DLL_DESKEW_MAXTAP[4]">DCM0:DLL_DESKEW_MAXTAP[4]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4E" title="DCM0:DRP4E[12]">DCM0:DRP4E[12]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_DESKEW_MAXTAP" title="DCM0:DLL_DESKEW_MAXTAP[6]">DCM0:DLL_DESKEW_MAXTAP[6]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4E" title="DCM0:DRP4E[14]">DCM0:DRP4E[14]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_DESKEW_MAXTAP" title="DCM0:DLL_DESKEW_MAXTAP[7]">DCM0:DLL_DESKEW_MAXTAP[7]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP4E" title="DCM0:DRP4E[15]">DCM0:DRP4E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP4F" title="DCM0:DRP4F[1]">DCM0:DRP4F[1]</a><br><a href="#bits-xc5v-CMT-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[1]">DCM0:FACTORY_JF[1]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP4F" title="DCM0:DRP4F[0]">DCM0:DRP4F[0]</a><br><a href="#bits-xc5v-CMT-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[0]">DCM0:FACTORY_JF[0]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP4F" title="DCM0:DRP4F[2]">DCM0:DRP4F[2]</a><br><a href="#bits-xc5v-CMT-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[2]">DCM0:FACTORY_JF[2]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP4F" title="DCM0:DRP4F[3]">DCM0:DRP4F[3]</a><br><a href="#bits-xc5v-CMT-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[3]">DCM0:FACTORY_JF[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP4F" title="DCM0:DRP4F[5]">DCM0:DRP4F[5]</a><br><a href="#bits-xc5v-CMT-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[5]">DCM0:FACTORY_JF[5]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP4F" title="DCM0:DRP4F[4]">DCM0:DRP4F[4]</a><br><a href="#bits-xc5v-CMT-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[4]">DCM0:FACTORY_JF[4]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP4F" title="DCM0:DRP4F[6]">DCM0:DRP4F[6]</a><br><a href="#bits-xc5v-CMT-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[6]">DCM0:FACTORY_JF[6]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP4F" title="DCM0:DRP4F[7]">DCM0:DRP4F[7]</a><br><a href="#bits-xc5v-CMT-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[7]">DCM0:FACTORY_JF[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP4F" title="DCM0:DRP4F[9]">DCM0:DRP4F[9]</a><br><a href="#bits-xc5v-CMT-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[9]">DCM0:FACTORY_JF[9]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP4F" title="DCM0:DRP4F[8]">DCM0:DRP4F[8]</a><br><a href="#bits-xc5v-CMT-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[8]">DCM0:FACTORY_JF[8]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP4F" title="DCM0:DRP4F[10]">DCM0:DRP4F[10]</a><br><a href="#bits-xc5v-CMT-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[10]">DCM0:FACTORY_JF[10]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP4F" title="DCM0:DRP4F[11]">DCM0:DRP4F[11]</a><br><a href="#bits-xc5v-CMT-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[11]">DCM0:FACTORY_JF[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP4F" title="DCM0:DRP4F[13]">DCM0:DRP4F[13]</a><br><a href="#bits-xc5v-CMT-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[13]">DCM0:FACTORY_JF[13]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP4F" title="DCM0:DRP4F[12]">DCM0:DRP4F[12]</a><br><a href="#bits-xc5v-CMT-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[12]">DCM0:FACTORY_JF[12]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP4F" title="DCM0:DRP4F[14]">DCM0:DRP4F[14]</a><br><a href="#bits-xc5v-CMT-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[14]">DCM0:FACTORY_JF[14]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP4F" title="DCM0:DRP4F[15]">DCM0:DRP4F[15]</a><br><a href="#bits-xc5v-CMT-DCM0:FACTORY_JF" title="DCM0:FACTORY_JF[15]">DCM0:FACTORY_JF[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">CMT bittile 2</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:CLKFX_DIVIDE" title="DCM0:CLKFX_DIVIDE[1]">DCM0:CLKFX_DIVIDE[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP50" title="DCM0:DRP50[1]">DCM0:DRP50[1]</a></td><td><a href="#bits-xc5v-CMT-DCM0:CLKFX_DIVIDE" title="DCM0:CLKFX_DIVIDE[0]">DCM0:CLKFX_DIVIDE[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP50" title="DCM0:DRP50[0]">DCM0:DRP50[0]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:CLKFX_DIVIDE" title="DCM0:CLKFX_DIVIDE[2]">DCM0:CLKFX_DIVIDE[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP50" title="DCM0:DRP50[2]">DCM0:DRP50[2]</a></td><td><a href="#bits-xc5v-CMT-DCM0:CLKFX_DIVIDE" title="DCM0:CLKFX_DIVIDE[3]">DCM0:CLKFX_DIVIDE[3]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP50" title="DCM0:DRP50[3]">DCM0:DRP50[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:CLKFX_DIVIDE" title="DCM0:CLKFX_DIVIDE[5]">DCM0:CLKFX_DIVIDE[5]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP50" title="DCM0:DRP50[5]">DCM0:DRP50[5]</a></td><td><a href="#bits-xc5v-CMT-DCM0:CLKFX_DIVIDE" title="DCM0:CLKFX_DIVIDE[4]">DCM0:CLKFX_DIVIDE[4]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP50" title="DCM0:DRP50[4]">DCM0:DRP50[4]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:CLKFX_DIVIDE" title="DCM0:CLKFX_DIVIDE[6]">DCM0:CLKFX_DIVIDE[6]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP50" title="DCM0:DRP50[6]">DCM0:DRP50[6]</a></td><td><a href="#bits-xc5v-CMT-DCM0:CLKFX_DIVIDE" title="DCM0:CLKFX_DIVIDE[7]">DCM0:CLKFX_DIVIDE[7]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP50" title="DCM0:DRP50[7]">DCM0:DRP50[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:CLKFX_MULTIPLY" title="DCM0:CLKFX_MULTIPLY[1]">DCM0:CLKFX_MULTIPLY[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP50" title="DCM0:DRP50[9]">DCM0:DRP50[9]</a></td><td><a href="#bits-xc5v-CMT-DCM0:CLKFX_MULTIPLY" title="DCM0:CLKFX_MULTIPLY[0]">DCM0:CLKFX_MULTIPLY[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP50" title="DCM0:DRP50[8]">DCM0:DRP50[8]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:CLKFX_MULTIPLY" title="DCM0:CLKFX_MULTIPLY[2]">DCM0:CLKFX_MULTIPLY[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP50" title="DCM0:DRP50[10]">DCM0:DRP50[10]</a></td><td><a href="#bits-xc5v-CMT-DCM0:CLKFX_MULTIPLY" title="DCM0:CLKFX_MULTIPLY[3]">DCM0:CLKFX_MULTIPLY[3]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP50" title="DCM0:DRP50[11]">DCM0:DRP50[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:CLKFX_MULTIPLY" title="DCM0:CLKFX_MULTIPLY[5]">DCM0:CLKFX_MULTIPLY[5]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP50" title="DCM0:DRP50[13]">DCM0:DRP50[13]</a></td><td><a href="#bits-xc5v-CMT-DCM0:CLKFX_MULTIPLY" title="DCM0:CLKFX_MULTIPLY[4]">DCM0:CLKFX_MULTIPLY[4]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP50" title="DCM0:DRP50[12]">DCM0:DRP50[12]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:CLKFX_MULTIPLY" title="DCM0:CLKFX_MULTIPLY[6]">DCM0:CLKFX_MULTIPLY[6]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP50" title="DCM0:DRP50[14]">DCM0:DRP50[14]</a></td><td><a href="#bits-xc5v-CMT-DCM0:CLKFX_MULTIPLY" title="DCM0:CLKFX_MULTIPLY[7]">DCM0:CLKFX_MULTIPLY[7]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP50" title="DCM0:DRP50[15]">DCM0:DRP50[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_CLKIN_STOPPED_PWRD_EN_B" title="~DCM0:DLL_CLKIN_STOPPED_PWRD_EN_B">~DCM0:DLL_CLKIN_STOPPED_PWRD_EN_B</a><br><a href="#bits-xc5v-CMT-DCM0:DRP51" title="DCM0:DRP51[1]">DCM0:DRP51[1]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_CLKFB_STOPPED_PWRD_EN_B" title="~DCM0:DLL_CLKFB_STOPPED_PWRD_EN_B">~DCM0:DLL_CLKFB_STOPPED_PWRD_EN_B</a><br><a href="#bits-xc5v-CMT-DCM0:DRP51" title="DCM0:DRP51[0]">DCM0:DRP51[0]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_FREQUENCY_MODE" title="DCM0:DLL_FREQUENCY_MODE[0]">DCM0:DLL_FREQUENCY_MODE[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP51" title="DCM0:DRP51[2]">DCM0:DRP51[2]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_FREQUENCY_MODE" title="DCM0:DLL_FREQUENCY_MODE[1]">DCM0:DLL_FREQUENCY_MODE[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP51" title="DCM0:DRP51[3]">DCM0:DRP51[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD2_EN" title="DCM0:DLL_ZD2_EN">DCM0:DLL_ZD2_EN</a><br><a href="#bits-xc5v-CMT-DCM0:DRP51" title="DCM0:DRP51[5]">DCM0:DRP51[5]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP51" title="DCM0:DRP51[4]">DCM0:DRP51[4]</a><br><a href="#bits-xc5v-CMT-DCM0:PS_MODE" title="DCM0:PS_MODE">DCM0:PS_MODE</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD1_EN" title="DCM0:DLL_ZD1_EN">DCM0:DLL_ZD1_EN</a><br><a href="#bits-xc5v-CMT-DCM0:DRP51" title="DCM0:DRP51[6]">DCM0:DRP51[6]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP51" title="DCM0:DRP51[7]">DCM0:DRP51[7]</a><br><a href="#bits-xc5v-CMT-DCM0:PS_ENABLE" title="DCM0:PS_ENABLE">DCM0:PS_ENABLE</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_SETTLE_TIME" title="DCM0:DLL_SETTLE_TIME[1]">DCM0:DLL_SETTLE_TIME[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP51" title="DCM0:DRP51[9]">DCM0:DRP51[9]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_SETTLE_TIME" title="DCM0:DLL_SETTLE_TIME[0]">DCM0:DLL_SETTLE_TIME[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP51" title="DCM0:DRP51[8]">DCM0:DRP51[8]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_SETTLE_TIME" title="DCM0:DLL_SETTLE_TIME[2]">DCM0:DLL_SETTLE_TIME[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP51" title="DCM0:DRP51[10]">DCM0:DRP51[10]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_SETTLE_TIME" title="DCM0:DLL_SETTLE_TIME[3]">DCM0:DLL_SETTLE_TIME[3]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP51" title="DCM0:DRP51[11]">DCM0:DRP51[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_SETTLE_TIME" title="DCM0:DLL_SETTLE_TIME[5]">DCM0:DLL_SETTLE_TIME[5]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP51" title="DCM0:DRP51[13]">DCM0:DRP51[13]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_SETTLE_TIME" title="DCM0:DLL_SETTLE_TIME[4]">DCM0:DLL_SETTLE_TIME[4]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP51" title="DCM0:DRP51[12]">DCM0:DRP51[12]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_SETTLE_TIME" title="DCM0:DLL_SETTLE_TIME[6]">DCM0:DLL_SETTLE_TIME[6]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP51" title="DCM0:DRP51[14]">DCM0:DRP51[14]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_SETTLE_TIME" title="DCM0:DLL_SETTLE_TIME[7]">DCM0:DLL_SETTLE_TIME[7]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP51" title="DCM0:DRP51[15]">DCM0:DRP51[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_LIVE_TIME" title="DCM0:DLL_LIVE_TIME[1]">DCM0:DLL_LIVE_TIME[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP52" title="DCM0:DRP52[1]">DCM0:DRP52[1]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_LIVE_TIME" title="DCM0:DLL_LIVE_TIME[0]">DCM0:DLL_LIVE_TIME[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP52" title="DCM0:DRP52[0]">DCM0:DRP52[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_LIVE_TIME" title="DCM0:DLL_LIVE_TIME[2]">DCM0:DLL_LIVE_TIME[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP52" title="DCM0:DRP52[2]">DCM0:DRP52[2]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_LIVE_TIME" title="DCM0:DLL_LIVE_TIME[3]">DCM0:DLL_LIVE_TIME[3]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP52" title="DCM0:DRP52[3]">DCM0:DRP52[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_LIVE_TIME" title="DCM0:DLL_LIVE_TIME[5]">DCM0:DLL_LIVE_TIME[5]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP52" title="DCM0:DRP52[5]">DCM0:DRP52[5]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_LIVE_TIME" title="DCM0:DLL_LIVE_TIME[4]">DCM0:DLL_LIVE_TIME[4]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP52" title="DCM0:DRP52[4]">DCM0:DRP52[4]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_LIVE_TIME" title="DCM0:DLL_LIVE_TIME[6]">DCM0:DLL_LIVE_TIME[6]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP52" title="DCM0:DRP52[6]">DCM0:DRP52[6]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_LIVE_TIME" title="DCM0:DLL_LIVE_TIME[7]">DCM0:DLL_LIVE_TIME[7]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP52" title="DCM0:DRP52[7]">DCM0:DRP52[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_DEAD_TIME" title="DCM0:DLL_DEAD_TIME[1]">DCM0:DLL_DEAD_TIME[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP52" title="DCM0:DRP52[9]">DCM0:DRP52[9]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_DEAD_TIME" title="DCM0:DLL_DEAD_TIME[0]">DCM0:DLL_DEAD_TIME[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP52" title="DCM0:DRP52[8]">DCM0:DRP52[8]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_DEAD_TIME" title="DCM0:DLL_DEAD_TIME[2]">DCM0:DLL_DEAD_TIME[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP52" title="DCM0:DRP52[10]">DCM0:DRP52[10]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_DEAD_TIME" title="DCM0:DLL_DEAD_TIME[3]">DCM0:DLL_DEAD_TIME[3]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP52" title="DCM0:DRP52[11]">DCM0:DRP52[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_DEAD_TIME" title="DCM0:DLL_DEAD_TIME[5]">DCM0:DLL_DEAD_TIME[5]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP52" title="DCM0:DRP52[13]">DCM0:DRP52[13]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_DEAD_TIME" title="DCM0:DLL_DEAD_TIME[4]">DCM0:DLL_DEAD_TIME[4]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP52" title="DCM0:DRP52[12]">DCM0:DRP52[12]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_DEAD_TIME" title="DCM0:DLL_DEAD_TIME[6]">DCM0:DLL_DEAD_TIME[6]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP52" title="DCM0:DRP52[14]">DCM0:DRP52[14]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_DEAD_TIME" title="DCM0:DLL_DEAD_TIME[7]">DCM0:DLL_DEAD_TIME[7]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP52" title="DCM0:DRP52[15]">DCM0:DRP52[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:CLKDV_COUNT_MAX" title="DCM0:CLKDV_COUNT_MAX[1]">DCM0:CLKDV_COUNT_MAX[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP53" title="DCM0:DRP53[1]">DCM0:DRP53[1]</a></td><td><a href="#bits-xc5v-CMT-DCM0:CLKDV_COUNT_MAX" title="DCM0:CLKDV_COUNT_MAX[0]">DCM0:CLKDV_COUNT_MAX[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP53" title="DCM0:DRP53[0]">DCM0:DRP53[0]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:CLKDV_COUNT_MAX" title="DCM0:CLKDV_COUNT_MAX[2]">DCM0:CLKDV_COUNT_MAX[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP53" title="DCM0:DRP53[2]">DCM0:DRP53[2]</a></td><td><a href="#bits-xc5v-CMT-DCM0:CLKDV_COUNT_MAX" title="DCM0:CLKDV_COUNT_MAX[3]">DCM0:CLKDV_COUNT_MAX[3]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP53" title="DCM0:DRP53[3]">DCM0:DRP53[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:CLKDV_COUNT_FALL" title="DCM0:CLKDV_COUNT_FALL[1]">DCM0:CLKDV_COUNT_FALL[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP53" title="DCM0:DRP53[5]">DCM0:DRP53[5]</a></td><td><a href="#bits-xc5v-CMT-DCM0:CLKDV_COUNT_FALL" title="DCM0:CLKDV_COUNT_FALL[0]">DCM0:CLKDV_COUNT_FALL[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP53" title="DCM0:DRP53[4]">DCM0:DRP53[4]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:CLKDV_COUNT_FALL" title="DCM0:CLKDV_COUNT_FALL[2]">DCM0:CLKDV_COUNT_FALL[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP53" title="DCM0:DRP53[6]">DCM0:DRP53[6]</a></td><td><a href="#bits-xc5v-CMT-DCM0:CLKDV_COUNT_FALL" title="DCM0:CLKDV_COUNT_FALL[3]">DCM0:CLKDV_COUNT_FALL[3]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP53" title="DCM0:DRP53[7]">DCM0:DRP53[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:CLKDV_COUNT_FALL_2" title="DCM0:CLKDV_COUNT_FALL_2[1]">DCM0:CLKDV_COUNT_FALL_2[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP53" title="DCM0:DRP53[9]">DCM0:DRP53[9]</a></td><td><a href="#bits-xc5v-CMT-DCM0:CLKDV_COUNT_FALL_2" title="DCM0:CLKDV_COUNT_FALL_2[0]">DCM0:CLKDV_COUNT_FALL_2[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP53" title="DCM0:DRP53[8]">DCM0:DRP53[8]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:CLKDV_COUNT_FALL_2" title="DCM0:CLKDV_COUNT_FALL_2[2]">DCM0:CLKDV_COUNT_FALL_2[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP53" title="DCM0:DRP53[10]">DCM0:DRP53[10]</a></td><td><a href="#bits-xc5v-CMT-DCM0:CLKDV_COUNT_FALL_2" title="DCM0:CLKDV_COUNT_FALL_2[3]">DCM0:CLKDV_COUNT_FALL_2[3]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP53" title="DCM0:DRP53[11]">DCM0:DRP53[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:CLKDV_PHASE_RISE" title="DCM0:CLKDV_PHASE_RISE[1]">DCM0:CLKDV_PHASE_RISE[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP53" title="DCM0:DRP53[13]">DCM0:DRP53[13]</a></td><td><a href="#bits-xc5v-CMT-DCM0:CLKDV_PHASE_RISE" title="DCM0:CLKDV_PHASE_RISE[0]">DCM0:CLKDV_PHASE_RISE[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP53" title="DCM0:DRP53[12]">DCM0:DRP53[12]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:CLKDV_PHASE_FALL" title="DCM0:CLKDV_PHASE_FALL[0]">DCM0:CLKDV_PHASE_FALL[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP53" title="DCM0:DRP53[14]">DCM0:DRP53[14]</a></td><td><a href="#bits-xc5v-CMT-DCM0:CLKDV_PHASE_FALL" title="DCM0:CLKDV_PHASE_FALL[1]">DCM0:CLKDV_PHASE_FALL[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP53" title="DCM0:DRP53[15]">DCM0:DRP53[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_FDBKLOST_EN" title="DCM0:DLL_FDBKLOST_EN">DCM0:DLL_FDBKLOST_EN</a><br><a href="#bits-xc5v-CMT-DCM0:DRP54" title="DCM0:DRP54[1]">DCM0:DRP54[1]</a></td><td><a href="#bits-xc5v-CMT-DCM0:CLKDV_MODE" title="DCM0:CLKDV_MODE">DCM0:CLKDV_MODE</a><br><a href="#bits-xc5v-CMT-DCM0:DRP54" title="DCM0:DRP54[0]">DCM0:DRP54[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DCM_CLKLOST_EN" title="DCM0:DCM_CLKLOST_EN">DCM0:DCM_CLKLOST_EN</a><br><a href="#bits-xc5v-CMT-DCM0:DRP54" title="DCM0:DRP54[2]">DCM0:DRP54[2]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DCM_LOCK_HIGH_B" title="~DCM0:DCM_LOCK_HIGH_B">~DCM0:DCM_LOCK_HIGH_B</a><br><a href="#bits-xc5v-CMT-DCM0:DRP54" title="DCM0:DRP54[3]">DCM0:DRP54[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP54" title="DCM0:DRP54[5]">DCM0:DRP54[5]</a><br><a href="#bits-xc5v-CMT-DCM0:ENABLE.CLK90" title="DCM0:ENABLE.CLK90">DCM0:ENABLE.CLK90</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP54" title="DCM0:DRP54[4]">DCM0:DRP54[4]</a><br><a href="#bits-xc5v-CMT-DCM0:ENABLE.CLK0" title="DCM0:ENABLE.CLK0">DCM0:ENABLE.CLK0</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP54" title="DCM0:DRP54[6]">DCM0:DRP54[6]</a><br><a href="#bits-xc5v-CMT-DCM0:ENABLE.CLK180" title="DCM0:ENABLE.CLK180">DCM0:ENABLE.CLK180</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP54" title="DCM0:DRP54[7]">DCM0:DRP54[7]</a><br><a href="#bits-xc5v-CMT-DCM0:ENABLE.CLK270" title="DCM0:ENABLE.CLK270">DCM0:ENABLE.CLK270</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP54" title="DCM0:DRP54[9]">DCM0:DRP54[9]</a><br><a href="#bits-xc5v-CMT-DCM0:ENABLE.CLK2X180" title="DCM0:ENABLE.CLK2X180">DCM0:ENABLE.CLK2X180</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP54" title="DCM0:DRP54[8]">DCM0:DRP54[8]</a><br><a href="#bits-xc5v-CMT-DCM0:ENABLE.CLK2X" title="DCM0:ENABLE.CLK2X">DCM0:ENABLE.CLK2X</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP54" title="DCM0:DRP54[10]">DCM0:DRP54[10]</a><br><a href="#bits-xc5v-CMT-DCM0:ENABLE.CLKDV" title="DCM0:ENABLE.CLKDV">DCM0:ENABLE.CLKDV</a></td><td><a href="#bits-xc5v-CMT-DCM0:DCM_TRIM_CAL" title="DCM0:DCM_TRIM_CAL[0]">DCM0:DCM_TRIM_CAL[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP54" title="DCM0:DRP54[11]">DCM0:DRP54[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DCM_TRIM_CAL" title="DCM0:DCM_TRIM_CAL[2]">DCM0:DCM_TRIM_CAL[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP54" title="DCM0:DRP54[13]">DCM0:DRP54[13]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DCM_TRIM_CAL" title="DCM0:DCM_TRIM_CAL[1]">DCM0:DCM_TRIM_CAL[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP54" title="DCM0:DRP54[12]">DCM0:DRP54[12]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_TEST_MUX_SEL" title="DCM0:DLL_TEST_MUX_SEL[0]">DCM0:DLL_TEST_MUX_SEL[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP54" title="DCM0:DRP54[14]">DCM0:DRP54[14]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_TEST_MUX_SEL" title="DCM0:DLL_TEST_MUX_SEL[1]">DCM0:DLL_TEST_MUX_SEL[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP54" title="DCM0:DRP54[15]">DCM0:DRP54[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP55" title="DCM0:DRP55[1]">DCM0:DRP55[1]</a><br><a href="#bits-xc5v-CMT-DCM0:PHASE_SHIFT" title="DCM0:PHASE_SHIFT[1]">DCM0:PHASE_SHIFT[1]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP55" title="DCM0:DRP55[0]">DCM0:DRP55[0]</a><br><a href="#bits-xc5v-CMT-DCM0:PHASE_SHIFT" title="DCM0:PHASE_SHIFT[0]">DCM0:PHASE_SHIFT[0]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP55" title="DCM0:DRP55[2]">DCM0:DRP55[2]</a><br><a href="#bits-xc5v-CMT-DCM0:PHASE_SHIFT" title="DCM0:PHASE_SHIFT[2]">DCM0:PHASE_SHIFT[2]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP55" title="DCM0:DRP55[3]">DCM0:DRP55[3]</a><br><a href="#bits-xc5v-CMT-DCM0:PHASE_SHIFT" title="DCM0:PHASE_SHIFT[3]">DCM0:PHASE_SHIFT[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP55" title="DCM0:DRP55[5]">DCM0:DRP55[5]</a><br><a href="#bits-xc5v-CMT-DCM0:PHASE_SHIFT" title="DCM0:PHASE_SHIFT[5]">DCM0:PHASE_SHIFT[5]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP55" title="DCM0:DRP55[4]">DCM0:DRP55[4]</a><br><a href="#bits-xc5v-CMT-DCM0:PHASE_SHIFT" title="DCM0:PHASE_SHIFT[4]">DCM0:PHASE_SHIFT[4]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP55" title="DCM0:DRP55[6]">DCM0:DRP55[6]</a><br><a href="#bits-xc5v-CMT-DCM0:PHASE_SHIFT" title="DCM0:PHASE_SHIFT[6]">DCM0:PHASE_SHIFT[6]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP55" title="DCM0:DRP55[7]">DCM0:DRP55[7]</a><br><a href="#bits-xc5v-CMT-DCM0:PHASE_SHIFT" title="DCM0:PHASE_SHIFT[7]">DCM0:PHASE_SHIFT[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP55" title="DCM0:DRP55[9]">DCM0:DRP55[9]</a><br><a href="#bits-xc5v-CMT-DCM0:PHASE_SHIFT" title="DCM0:PHASE_SHIFT[9]">DCM0:PHASE_SHIFT[9]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP55" title="DCM0:DRP55[8]">DCM0:DRP55[8]</a><br><a href="#bits-xc5v-CMT-DCM0:PHASE_SHIFT" title="DCM0:PHASE_SHIFT[8]">DCM0:PHASE_SHIFT[8]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP55" title="DCM0:DRP55[10]">DCM0:DRP55[10]</a><br><a href="#bits-xc5v-CMT-DCM0:PHASE_SHIFT_NEGATIVE" title="DCM0:PHASE_SHIFT_NEGATIVE">DCM0:PHASE_SHIFT_NEGATIVE</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP55" title="DCM0:DRP55[11]">DCM0:DRP55[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP55" title="DCM0:DRP55[13]">DCM0:DRP55[13]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP55" title="DCM0:DRP55[12]">DCM0:DRP55[12]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP55" title="DCM0:DRP55[14]">DCM0:DRP55[14]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DRP55" title="DCM0:DRP55[15]">DCM0:DRP55[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_PHASE_SHIFT_LFC" title="DCM0:DLL_PHASE_SHIFT_LFC[1]">DCM0:DLL_PHASE_SHIFT_LFC[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP56" title="DCM0:DRP56[1]">DCM0:DRP56[1]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_PHASE_SHIFT_LFC" title="DCM0:DLL_PHASE_SHIFT_LFC[0]">DCM0:DLL_PHASE_SHIFT_LFC[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP56" title="DCM0:DRP56[0]">DCM0:DRP56[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_PHASE_SHIFT_LFC" title="DCM0:DLL_PHASE_SHIFT_LFC[2]">DCM0:DLL_PHASE_SHIFT_LFC[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP56" title="DCM0:DRP56[2]">DCM0:DRP56[2]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_PHASE_SHIFT_LFC" title="DCM0:DLL_PHASE_SHIFT_LFC[3]">DCM0:DLL_PHASE_SHIFT_LFC[3]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP56" title="DCM0:DRP56[3]">DCM0:DRP56[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_PHASE_SHIFT_LFC" title="DCM0:DLL_PHASE_SHIFT_LFC[5]">DCM0:DLL_PHASE_SHIFT_LFC[5]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP56" title="DCM0:DRP56[5]">DCM0:DRP56[5]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_PHASE_SHIFT_LFC" title="DCM0:DLL_PHASE_SHIFT_LFC[4]">DCM0:DLL_PHASE_SHIFT_LFC[4]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP56" title="DCM0:DRP56[4]">DCM0:DRP56[4]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_PHASE_SHIFT_LFC" title="DCM0:DLL_PHASE_SHIFT_LFC[6]">DCM0:DLL_PHASE_SHIFT_LFC[6]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP56" title="DCM0:DRP56[6]">DCM0:DRP56[6]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_PHASE_SHIFT_LFC" title="DCM0:DLL_PHASE_SHIFT_LFC[7]">DCM0:DLL_PHASE_SHIFT_LFC[7]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP56" title="DCM0:DRP56[7]">DCM0:DRP56[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD2_PWC_TAP" title="DCM0:DLL_ZD2_PWC_TAP[0]">DCM0:DLL_ZD2_PWC_TAP[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP56" title="DCM0:DRP56[9]">DCM0:DRP56[9]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_PHASE_SHIFT_LFC" title="DCM0:DLL_PHASE_SHIFT_LFC[8]">DCM0:DLL_PHASE_SHIFT_LFC[8]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP56" title="DCM0:DRP56[8]">DCM0:DRP56[8]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD2_PWC_TAP" title="DCM0:DLL_ZD2_PWC_TAP[1]">DCM0:DLL_ZD2_PWC_TAP[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP56" title="DCM0:DRP56[10]">DCM0:DRP56[10]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD2_PWC_TAP" title="DCM0:DLL_ZD2_PWC_TAP[2]">DCM0:DLL_ZD2_PWC_TAP[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP56" title="DCM0:DRP56[11]">DCM0:DRP56[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD1_PWC_TAP" title="DCM0:DLL_ZD1_PWC_TAP[1]">DCM0:DLL_ZD1_PWC_TAP[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP56" title="DCM0:DRP56[13]">DCM0:DRP56[13]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD1_PWC_TAP" title="DCM0:DLL_ZD1_PWC_TAP[0]">DCM0:DLL_ZD1_PWC_TAP[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP56" title="DCM0:DRP56[12]">DCM0:DRP56[12]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD1_PWC_TAP" title="DCM0:DLL_ZD1_PWC_TAP[2]">DCM0:DLL_ZD1_PWC_TAP[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP56" title="DCM0:DRP56[14]">DCM0:DRP56[14]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DCM_VREG_ENABLE" title="DCM0:DCM_VREG_ENABLE">DCM0:DCM_VREG_ENABLE</a><br><a href="#bits-xc5v-CMT-DCM0:DRP56" title="DCM0:DRP56[15]">DCM0:DRP56[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD1_PWC_EN" title="DCM0:DLL_ZD1_PWC_EN">DCM0:DLL_ZD1_PWC_EN</a><br><a href="#bits-xc5v-CMT-DCM0:DRP57" title="DCM0:DRP57[1]">DCM0:DRP57[1]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DCM_VSPLY_VALID_ACC" title="DCM0:DCM_VSPLY_VALID_ACC[0]">DCM0:DCM_VSPLY_VALID_ACC[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP57" title="DCM0:DRP57[0]">DCM0:DRP57[0]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DRP57" title="DCM0:DRP57[2]">DCM0:DRP57[2]</a><br><a href="#bits-xc5v-CMT-DCM0:STARTUP_WAIT" title="DCM0:STARTUP_WAIT">DCM0:STARTUP_WAIT</a></td><td><a href="#bits-xc5v-CMT-DCM0:DCM_VBG_SEL" title="DCM0:DCM_VBG_SEL[0]">DCM0:DCM_VBG_SEL[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP57" title="DCM0:DRP57[3]">DCM0:DRP57[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ETPP_HOLD" title="DCM0:DLL_ETPP_HOLD">DCM0:DLL_ETPP_HOLD</a><br><a href="#bits-xc5v-CMT-DCM0:DRP57" title="DCM0:DRP57[5]">DCM0:DRP57[5]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DCM_VBG_SEL" title="DCM0:DCM_VBG_SEL[1]">DCM0:DCM_VBG_SEL[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP57" title="DCM0:DRP57[4]">DCM0:DRP57[4]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_PWRD_STICKY_B" title="~DCM0:DLL_PWRD_STICKY_B">~DCM0:DLL_PWRD_STICKY_B</a><br><a href="#bits-xc5v-CMT-DCM0:DRP57" title="DCM0:DRP57[6]">DCM0:DRP57[6]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DCM_VBG_SEL" title="DCM0:DCM_VBG_SEL[2]">DCM0:DCM_VBG_SEL[2]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP57" title="DCM0:DRP57[7]">DCM0:DRP57[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DLL_ZD2_PWC_EN" title="DCM0:DLL_ZD2_PWC_EN">DCM0:DLL_ZD2_PWC_EN</a><br><a href="#bits-xc5v-CMT-DCM0:DRP57" title="DCM0:DRP57[9]">DCM0:DRP57[9]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DCM_VBG_SEL" title="DCM0:DCM_VBG_SEL[3]">DCM0:DCM_VBG_SEL[3]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP57" title="DCM0:DRP57[8]">DCM0:DRP57[8]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DCM_POWERDOWN_COMMON_EN_B" title="~DCM0:DCM_POWERDOWN_COMMON_EN_B">~DCM0:DCM_POWERDOWN_COMMON_EN_B</a><br><a href="#bits-xc5v-CMT-DCM0:DRP57" title="DCM0:DRP57[10]">DCM0:DRP57[10]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DCM_VBG_PD" title="DCM0:DCM_VBG_PD[0]">DCM0:DCM_VBG_PD[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP57" title="DCM0:DRP57[11]">DCM0:DRP57[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DCM_COMMON_MSB_SEL" title="DCM0:DCM_COMMON_MSB_SEL[0]">DCM0:DCM_COMMON_MSB_SEL[0]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP57" title="DCM0:DRP57[13]">DCM0:DRP57[13]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DCM_VBG_PD" title="DCM0:DCM_VBG_PD[1]">DCM0:DCM_VBG_PD[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP57" title="DCM0:DRP57[12]">DCM0:DRP57[12]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM0:DCM_COMMON_MSB_SEL" title="DCM0:DCM_COMMON_MSB_SEL[1]">DCM0:DCM_COMMON_MSB_SEL[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP57" title="DCM0:DRP57[14]">DCM0:DRP57[14]</a></td><td><a href="#bits-xc5v-CMT-DCM0:DCM_VSPLY_VALID_ACC" title="DCM0:DCM_VSPLY_VALID_ACC[1]">DCM0:DCM_VSPLY_VALID_ACC[1]</a><br><a href="#bits-xc5v-CMT-DCM0:DRP57" title="DCM0:DRP57[15]">DCM0:DRP57[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">CMT bittile 3</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP00" title="PLL:DRP00[1]">PLL:DRP00[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LF_PEN" title="PLL:PLL_LF_PEN[0]">PLL:PLL_LF_PEN[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP00" title="PLL:DRP00[0]">PLL:DRP00[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_MAN_LF_EN" title="PLL:PLL_MAN_LF_EN">PLL:PLL_MAN_LF_EN</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP00" title="PLL:DRP00[2]">PLL:DRP00[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LF_PEN" title="PLL:PLL_LF_PEN[1]">PLL:PLL_LF_PEN[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP00" title="PLL:DRP00[3]">PLL:DRP00[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LF_NEN" title="PLL:PLL_LF_NEN[0]">PLL:PLL_LF_NEN[0]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP00" title="PLL:DRP00[5]">PLL:DRP00[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_VLFHIGH_DIS" title="PLL:PLL_VLFHIGH_DIS">PLL:PLL_VLFHIGH_DIS</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP00" title="PLL:DRP00[4]">PLL:DRP00[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LF_NEN" title="PLL:PLL_LF_NEN[1]">PLL:PLL_LF_NEN[1]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP00" title="PLL:DRP00[6]">PLL:DRP00[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_RES" title="PLL:PLL_RES[0]">PLL:PLL_RES[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP00" title="PLL:DRP00[7]">PLL:DRP00[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_RES" title="PLL:PLL_RES[1]">PLL:PLL_RES[1]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP00" title="PLL:DRP00[9]">PLL:DRP00[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_RES" title="PLL:PLL_RES[3]">PLL:PLL_RES[3]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP00" title="PLL:DRP00[8]">PLL:DRP00[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_RES" title="PLL:PLL_RES[2]">PLL:PLL_RES[2]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP00" title="PLL:DRP00[10]">PLL:DRP00[10]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_MISC" title="PLL:PLL_MISC[0]">PLL:PLL_MISC[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP00" title="PLL:DRP00[11]">PLL:DRP00[11]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_MISC" title="PLL:PLL_MISC[1]">PLL:PLL_MISC[1]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP00" title="PLL:DRP00[13]">PLL:DRP00[13]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_MISC" title="PLL:PLL_MISC[3]">PLL:PLL_MISC[3]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP00" title="PLL:DRP00[12]">PLL:DRP00[12]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_MISC" title="PLL:PLL_MISC[2]">PLL:PLL_MISC[2]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP00" title="PLL:DRP00[14]">PLL:DRP00[14]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CP_BIAS_TRIP_SHIFT" title="PLL:PLL_CP_BIAS_TRIP_SHIFT">PLL:PLL_CP_BIAS_TRIP_SHIFT</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP00" title="PLL:DRP00[15]">PLL:DRP00[15]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_SEL_SLIPD" title="PLL:PLL_SEL_SLIPD">PLL:PLL_SEL_SLIPD</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP01" title="PLL:DRP01[1]">PLL:DRP01[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CP" title="PLL:PLL_CP[1]">PLL:PLL_CP[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP01" title="PLL:DRP01[0]">PLL:DRP01[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CP" title="PLL:PLL_CP[0]">PLL:PLL_CP[0]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP01" title="PLL:DRP01[2]">PLL:DRP01[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CP" title="PLL:PLL_CP[2]">PLL:PLL_CP[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP01" title="PLL:DRP01[3]">PLL:DRP01[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CP" title="PLL:PLL_CP[3]">PLL:PLL_CP[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP01" title="PLL:DRP01[5]">PLL:DRP01[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CP_RES" title="PLL:PLL_CP_RES[1]">PLL:PLL_CP_RES[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP01" title="PLL:DRP01[4]">PLL:DRP01[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CP_RES" title="PLL:PLL_CP_RES[0]">PLL:PLL_CP_RES[0]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP01" title="PLL:DRP01[6]">PLL:DRP01[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LFHF" title="PLL:PLL_LFHF[0]">PLL:PLL_LFHF[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP01" title="PLL:DRP01[7]">PLL:DRP01[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LFHF" title="PLL:PLL_LFHF[1]">PLL:PLL_LFHF[1]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP01" title="PLL:DRP01[9]">PLL:DRP01[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_PFD_DLY" title="PLL:PLL_PFD_DLY[1]">PLL:PLL_PFD_DLY[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP01" title="PLL:DRP01[8]">PLL:DRP01[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_PFD_DLY" title="PLL:PLL_PFD_DLY[0]">PLL:PLL_PFD_DLY[0]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP01" title="PLL:DRP01[10]">PLL:DRP01[10]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_PFD_CNTRL" title="PLL:PLL_PFD_CNTRL[0]">PLL:PLL_PFD_CNTRL[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP01" title="PLL:DRP01[11]">PLL:DRP01[11]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_PFD_CNTRL" title="PLL:PLL_PFD_CNTRL[1]">PLL:PLL_PFD_CNTRL[1]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP01" title="PLL:DRP01[13]">PLL:DRP01[13]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_PFD_CNTRL" title="PLL:PLL_PFD_CNTRL[3]">PLL:PLL_PFD_CNTRL[3]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP01" title="PLL:DRP01[12]">PLL:DRP01[12]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_PFD_CNTRL" title="PLL:PLL_PFD_CNTRL[2]">PLL:PLL_PFD_CNTRL[2]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP01" title="PLL:DRP01[14]">PLL:DRP01[14]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP01" title="PLL:DRP01[15]">PLL:DRP01[15]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_PWRD_CFG" title="PLL:PLL_PWRD_CFG">PLL:PLL_PWRD_CFG</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP02" title="PLL:DRP02[1]">PLL:DRP02[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_CNT" title="PLL:PLL_LOCK_CNT[1]">PLL:PLL_LOCK_CNT[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP02" title="PLL:DRP02[0]">PLL:DRP02[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_CNT" title="PLL:PLL_LOCK_CNT[0]">PLL:PLL_LOCK_CNT[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP02" title="PLL:DRP02[2]">PLL:DRP02[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_CNT" title="PLL:PLL_LOCK_CNT[2]">PLL:PLL_LOCK_CNT[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP02" title="PLL:DRP02[3]">PLL:DRP02[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_CNT" title="PLL:PLL_LOCK_CNT[3]">PLL:PLL_LOCK_CNT[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP02" title="PLL:DRP02[5]">PLL:DRP02[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_CNT" title="PLL:PLL_LOCK_CNT[5]">PLL:PLL_LOCK_CNT[5]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP02" title="PLL:DRP02[4]">PLL:DRP02[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_CNT" title="PLL:PLL_LOCK_CNT[4]">PLL:PLL_LOCK_CNT[4]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP02" title="PLL:DRP02[6]">PLL:DRP02[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_REF_P1" title="PLL:PLL_LOCK_REF_P1[0]">PLL:PLL_LOCK_REF_P1[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP02" title="PLL:DRP02[7]">PLL:DRP02[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_REF_P1" title="PLL:PLL_LOCK_REF_P1[1]">PLL:PLL_LOCK_REF_P1[1]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP02" title="PLL:DRP02[9]">PLL:DRP02[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_REF_P1" title="PLL:PLL_LOCK_REF_P1[3]">PLL:PLL_LOCK_REF_P1[3]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP02" title="PLL:DRP02[8]">PLL:DRP02[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_REF_P1" title="PLL:PLL_LOCK_REF_P1[2]">PLL:PLL_LOCK_REF_P1[2]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP02" title="PLL:DRP02[10]">PLL:DRP02[10]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_REF_P1" title="PLL:PLL_LOCK_REF_P1[4]">PLL:PLL_LOCK_REF_P1[4]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP02" title="PLL:DRP02[11]">PLL:DRP02[11]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_REF_P2" title="PLL:PLL_LOCK_REF_P2[0]">PLL:PLL_LOCK_REF_P2[0]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP02" title="PLL:DRP02[13]">PLL:DRP02[13]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_REF_P2" title="PLL:PLL_LOCK_REF_P2[2]">PLL:PLL_LOCK_REF_P2[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP02" title="PLL:DRP02[12]">PLL:DRP02[12]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_REF_P2" title="PLL:PLL_LOCK_REF_P2[1]">PLL:PLL_LOCK_REF_P2[1]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP02" title="PLL:DRP02[14]">PLL:DRP02[14]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_REF_P2" title="PLL:PLL_LOCK_REF_P2[3]">PLL:PLL_LOCK_REF_P2[3]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP02" title="PLL:DRP02[15]">PLL:DRP02[15]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_REF_P2" title="PLL:PLL_LOCK_REF_P2[4]">PLL:PLL_LOCK_REF_P2[4]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP03" title="PLL:DRP03[1]">PLL:DRP03[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_FB_P1" title="PLL:PLL_LOCK_FB_P1[1]">PLL:PLL_LOCK_FB_P1[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP03" title="PLL:DRP03[0]">PLL:DRP03[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_FB_P1" title="PLL:PLL_LOCK_FB_P1[0]">PLL:PLL_LOCK_FB_P1[0]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP03" title="PLL:DRP03[2]">PLL:DRP03[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_FB_P1" title="PLL:PLL_LOCK_FB_P1[2]">PLL:PLL_LOCK_FB_P1[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP03" title="PLL:DRP03[3]">PLL:DRP03[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_FB_P1" title="PLL:PLL_LOCK_FB_P1[3]">PLL:PLL_LOCK_FB_P1[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP03" title="PLL:DRP03[5]">PLL:DRP03[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_FB_P2" title="PLL:PLL_LOCK_FB_P2[0]">PLL:PLL_LOCK_FB_P2[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP03" title="PLL:DRP03[4]">PLL:DRP03[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_FB_P1" title="PLL:PLL_LOCK_FB_P1[4]">PLL:PLL_LOCK_FB_P1[4]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP03" title="PLL:DRP03[6]">PLL:DRP03[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_FB_P2" title="PLL:PLL_LOCK_FB_P2[1]">PLL:PLL_LOCK_FB_P2[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP03" title="PLL:DRP03[7]">PLL:DRP03[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_FB_P2" title="PLL:PLL_LOCK_FB_P2[2]">PLL:PLL_LOCK_FB_P2[2]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP03" title="PLL:DRP03[9]">PLL:DRP03[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_FB_P2" title="PLL:PLL_LOCK_FB_P2[4]">PLL:PLL_LOCK_FB_P2[4]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP03" title="PLL:DRP03[8]">PLL:DRP03[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_FB_P2" title="PLL:PLL_LOCK_FB_P2[3]">PLL:PLL_LOCK_FB_P2[3]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP03" title="PLL:DRP03[10]">PLL:DRP03[10]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_INC_SLOCK" title="PLL:PLL_INC_SLOCK">PLL:PLL_INC_SLOCK</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP03" title="PLL:DRP03[11]">PLL:DRP03[11]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_INC_FLOCK" title="PLL:PLL_INC_FLOCK">PLL:PLL_INC_FLOCK</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP03" title="PLL:DRP03[13]">PLL:DRP03[13]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_UNLOCK_CNT" title="PLL:PLL_UNLOCK_CNT[1]">PLL:PLL_UNLOCK_CNT[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP03" title="PLL:DRP03[12]">PLL:DRP03[12]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_UNLOCK_CNT" title="PLL:PLL_UNLOCK_CNT[0]">PLL:PLL_UNLOCK_CNT[0]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP03" title="PLL:DRP03[14]">PLL:DRP03[14]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_UNLOCK_CNT" title="PLL:PLL_UNLOCK_CNT[2]">PLL:PLL_UNLOCK_CNT[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP03" title="PLL:DRP03[15]">PLL:DRP03[15]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_UNLOCK_CNT" title="PLL:PLL_UNLOCK_CNT[3]">PLL:PLL_UNLOCK_CNT[3]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP04" title="PLL:DRP04[1]">PLL:DRP04[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_UNLOCK_CNT_RST_FAST" title="PLL:PLL_UNLOCK_CNT_RST_FAST">PLL:PLL_UNLOCK_CNT_RST_FAST</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP04" title="PLL:DRP04[0]">PLL:DRP04[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_LOCK_CNT_RST_FAST" title="PLL:PLL_LOCK_CNT_RST_FAST">PLL:PLL_LOCK_CNT_RST_FAST</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP04" title="PLL:DRP04[2]">PLL:DRP04[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_FLOCK" title="PLL:PLL_FLOCK[0]">PLL:PLL_FLOCK[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP04" title="PLL:DRP04[3]">PLL:DRP04[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_FLOCK" title="PLL:PLL_FLOCK[1]">PLL:PLL_FLOCK[1]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP04" title="PLL:DRP04[5]">PLL:DRP04[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_FLOCK" title="PLL:PLL_FLOCK[3]">PLL:PLL_FLOCK[3]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP04" title="PLL:DRP04[4]">PLL:DRP04[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_FLOCK" title="PLL:PLL_FLOCK[2]">PLL:PLL_FLOCK[2]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP04" title="PLL:DRP04[6]">PLL:DRP04[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_FLOCK" title="PLL:PLL_FLOCK[4]">PLL:PLL_FLOCK[4]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP04" title="PLL:DRP04[7]">PLL:DRP04[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_FLOCK" title="PLL:PLL_FLOCK[5]">PLL:PLL_FLOCK[5]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP04" title="PLL:DRP04[9]">PLL:DRP04[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_INTFB" title="PLL:PLL_INTFB[1]">PLL:PLL_INTFB[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP04" title="PLL:DRP04[8]">PLL:DRP04[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_INTFB" title="PLL:PLL_INTFB[0]">PLL:PLL_INTFB[0]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP04" title="PLL:DRP04[10]">PLL:DRP04[10]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_TCLK0" title="PLL:PLL_EN_TCLK0">PLL:PLL_EN_TCLK0</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP04" title="PLL:DRP04[11]">PLL:DRP04[11]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_TCLK1" title="PLL:PLL_EN_TCLK1">PLL:PLL_EN_TCLK1</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP04" title="PLL:DRP04[13]">PLL:DRP04[13]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_TCLK3" title="PLL:PLL_EN_TCLK3">PLL:PLL_EN_TCLK3</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP04" title="PLL:DRP04[12]">PLL:DRP04[12]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_TCLK2" title="PLL:PLL_EN_TCLK2">PLL:PLL_EN_TCLK2</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP04" title="PLL:DRP04[14]">PLL:DRP04[14]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_TCLK4" title="PLL:PLL_EN_TCLK4">PLL:PLL_EN_TCLK4</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP04" title="PLL:DRP04[15]">PLL:DRP04[15]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_TCK4_SEL" title="~PLL:PLL_TCK4_SEL">~PLL:PLL_TCK4_SEL</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP05" title="PLL:DRP05[1]">PLL:DRP05[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[1]">PLL:PLL_EN_CNTRL[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP05" title="PLL:DRP05[0]">PLL:DRP05[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[0]">PLL:PLL_EN_CNTRL[0]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP05" title="PLL:DRP05[2]">PLL:DRP05[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[2]">PLL:PLL_EN_CNTRL[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP05" title="PLL:DRP05[3]">PLL:DRP05[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[3]">PLL:PLL_EN_CNTRL[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP05" title="PLL:DRP05[5]">PLL:DRP05[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[5]">PLL:PLL_EN_CNTRL[5]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP05" title="PLL:DRP05[4]">PLL:DRP05[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[4]">PLL:PLL_EN_CNTRL[4]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP05" title="PLL:DRP05[6]">PLL:DRP05[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[6]">PLL:PLL_EN_CNTRL[6]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP05" title="PLL:DRP05[7]">PLL:DRP05[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[7]">PLL:PLL_EN_CNTRL[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP05" title="PLL:DRP05[9]">PLL:DRP05[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[9]">PLL:PLL_EN_CNTRL[9]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP05" title="PLL:DRP05[8]">PLL:DRP05[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[8]">PLL:PLL_EN_CNTRL[8]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP05" title="PLL:DRP05[10]">PLL:DRP05[10]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[10]">PLL:PLL_EN_CNTRL[10]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP05" title="PLL:DRP05[11]">PLL:DRP05[11]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[11]">PLL:PLL_EN_CNTRL[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP05" title="PLL:DRP05[13]">PLL:DRP05[13]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[13]">PLL:PLL_EN_CNTRL[13]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP05" title="PLL:DRP05[12]">PLL:DRP05[12]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[12]">PLL:PLL_EN_CNTRL[12]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP05" title="PLL:DRP05[14]">PLL:DRP05[14]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[14]">PLL:PLL_EN_CNTRL[14]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP05" title="PLL:DRP05[15]">PLL:DRP05[15]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[15]">PLL:PLL_EN_CNTRL[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP06" title="PLL:DRP06[1]">PLL:DRP06[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DIVCLK_LT" title="PLL:PLL_DIVCLK_LT[1]">PLL:PLL_DIVCLK_LT[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP06" title="PLL:DRP06[0]">PLL:DRP06[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DIVCLK_LT" title="PLL:PLL_DIVCLK_LT[0]">PLL:PLL_DIVCLK_LT[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP06" title="PLL:DRP06[2]">PLL:DRP06[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DIVCLK_LT" title="PLL:PLL_DIVCLK_LT[2]">PLL:PLL_DIVCLK_LT[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP06" title="PLL:DRP06[3]">PLL:DRP06[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DIVCLK_LT" title="PLL:PLL_DIVCLK_LT[3]">PLL:PLL_DIVCLK_LT[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP06" title="PLL:DRP06[5]">PLL:DRP06[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DIVCLK_LT" title="PLL:PLL_DIVCLK_LT[5]">PLL:PLL_DIVCLK_LT[5]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP06" title="PLL:DRP06[4]">PLL:DRP06[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DIVCLK_LT" title="PLL:PLL_DIVCLK_LT[4]">PLL:PLL_DIVCLK_LT[4]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP06" title="PLL:DRP06[6]">PLL:DRP06[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DIVCLK_HT" title="PLL:PLL_DIVCLK_HT[0]">PLL:PLL_DIVCLK_HT[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP06" title="PLL:DRP06[7]">PLL:DRP06[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DIVCLK_HT" title="PLL:PLL_DIVCLK_HT[1]">PLL:PLL_DIVCLK_HT[1]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP06" title="PLL:DRP06[9]">PLL:DRP06[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DIVCLK_HT" title="PLL:PLL_DIVCLK_HT[3]">PLL:PLL_DIVCLK_HT[3]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP06" title="PLL:DRP06[8]">PLL:DRP06[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DIVCLK_HT" title="PLL:PLL_DIVCLK_HT[2]">PLL:PLL_DIVCLK_HT[2]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP06" title="PLL:DRP06[10]">PLL:DRP06[10]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DIVCLK_HT" title="PLL:PLL_DIVCLK_HT[4]">PLL:PLL_DIVCLK_HT[4]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP06" title="PLL:DRP06[11]">PLL:DRP06[11]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DIVCLK_HT" title="PLL:PLL_DIVCLK_HT[5]">PLL:PLL_DIVCLK_HT[5]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP06" title="PLL:DRP06[13]">PLL:DRP06[13]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DIVCLK_EDGE" title="PLL:PLL_DIVCLK_EDGE">PLL:PLL_DIVCLK_EDGE</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP06" title="PLL:DRP06[12]">PLL:DRP06[12]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DIVCLK_NOCOUNT" title="PLL:PLL_DIVCLK_NOCOUNT">PLL:PLL_DIVCLK_NOCOUNT</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP06" title="PLL:DRP06[14]">PLL:DRP06[14]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP06" title="PLL:DRP06[15]">PLL:DRP06[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP07" title="PLL:DRP07[1]">PLL:DRP07[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_IN_DLY_SET" title="PLL:PLL_IN_DLY_SET[1]">PLL:PLL_IN_DLY_SET[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP07" title="PLL:DRP07[0]">PLL:DRP07[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_IN_DLY_SET" title="PLL:PLL_IN_DLY_SET[0]">PLL:PLL_IN_DLY_SET[0]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP07" title="PLL:DRP07[2]">PLL:DRP07[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_IN_DLY_SET" title="PLL:PLL_IN_DLY_SET[2]">PLL:PLL_IN_DLY_SET[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP07" title="PLL:DRP07[3]">PLL:DRP07[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_IN_DLY_SET" title="PLL:PLL_IN_DLY_SET[3]">PLL:PLL_IN_DLY_SET[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP07" title="PLL:DRP07[5]">PLL:DRP07[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_IN_DLY_SET" title="PLL:PLL_IN_DLY_SET[5]">PLL:PLL_IN_DLY_SET[5]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP07" title="PLL:DRP07[4]">PLL:DRP07[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_IN_DLY_SET" title="PLL:PLL_IN_DLY_SET[4]">PLL:PLL_IN_DLY_SET[4]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP07" title="PLL:DRP07[6]">PLL:DRP07[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_IN_DLY_SET" title="PLL:PLL_IN_DLY_SET[6]">PLL:PLL_IN_DLY_SET[6]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP07" title="PLL:DRP07[7]">PLL:DRP07[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_IN_DLY_SET" title="PLL:PLL_IN_DLY_SET[7]">PLL:PLL_IN_DLY_SET[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP07" title="PLL:DRP07[9]">PLL:DRP07[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_DLY" title="PLL:PLL_EN_DLY">PLL:PLL_EN_DLY</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP07" title="PLL:DRP07[8]">PLL:DRP07[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_IN_DLY_SET" title="PLL:PLL_IN_DLY_SET[8]">PLL:PLL_IN_DLY_SET[8]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP07" title="PLL:DRP07[10]">PLL:DRP07[10]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_IN_DLY_MX_SEL" title="PLL:PLL_IN_DLY_MX_SEL[0]">PLL:PLL_IN_DLY_MX_SEL[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP07" title="PLL:DRP07[11]">PLL:DRP07[11]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_IN_DLY_MX_SEL" title="PLL:PLL_IN_DLY_MX_SEL[1]">PLL:PLL_IN_DLY_MX_SEL[1]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP07" title="PLL:DRP07[13]">PLL:DRP07[13]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_IN_DLY_MX_SEL" title="PLL:PLL_IN_DLY_MX_SEL[3]">PLL:PLL_IN_DLY_MX_SEL[3]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP07" title="PLL:DRP07[12]">PLL:DRP07[12]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_IN_DLY_MX_SEL" title="PLL:PLL_IN_DLY_MX_SEL[2]">PLL:PLL_IN_DLY_MX_SEL[2]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP07" title="PLL:DRP07[14]">PLL:DRP07[14]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_IN_DLY_MX_SEL" title="PLL:PLL_IN_DLY_MX_SEL[4]">PLL:PLL_IN_DLY_MX_SEL[4]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP07" title="PLL:DRP07[15]">PLL:DRP07[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">CMT bittile 4</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP08" title="PLL:DRP08[1]">PLL:DRP08[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[17]">PLL:PLL_EN_CNTRL[17]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP08" title="PLL:DRP08[0]">PLL:DRP08[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[16]">PLL:PLL_EN_CNTRL[16]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP08" title="PLL:DRP08[2]">PLL:DRP08[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[18]">PLL:PLL_EN_CNTRL[18]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP08" title="PLL:DRP08[3]">PLL:DRP08[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[19]">PLL:PLL_EN_CNTRL[19]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP08" title="PLL:DRP08[5]">PLL:DRP08[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[21]">PLL:PLL_EN_CNTRL[21]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP08" title="PLL:DRP08[4]">PLL:DRP08[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[20]">PLL:PLL_EN_CNTRL[20]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP08" title="PLL:DRP08[6]">PLL:DRP08[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[22]">PLL:PLL_EN_CNTRL[22]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP08" title="PLL:DRP08[7]">PLL:DRP08[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[23]">PLL:PLL_EN_CNTRL[23]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP08" title="PLL:DRP08[9]">PLL:DRP08[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[25]">PLL:PLL_EN_CNTRL[25]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP08" title="PLL:DRP08[8]">PLL:DRP08[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[24]">PLL:PLL_EN_CNTRL[24]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP08" title="PLL:DRP08[10]">PLL:DRP08[10]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[26]">PLL:PLL_EN_CNTRL[26]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP08" title="PLL:DRP08[11]">PLL:DRP08[11]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[27]">PLL:PLL_EN_CNTRL[27]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP08" title="PLL:DRP08[13]">PLL:DRP08[13]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[29]">PLL:PLL_EN_CNTRL[29]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP08" title="PLL:DRP08[12]">PLL:DRP08[12]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[28]">PLL:PLL_EN_CNTRL[28]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP08" title="PLL:DRP08[14]">PLL:DRP08[14]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[30]">PLL:PLL_EN_CNTRL[30]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP08" title="PLL:DRP08[15]">PLL:DRP08[15]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[31]">PLL:PLL_EN_CNTRL[31]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP09" title="PLL:DRP09[1]">PLL:DRP09[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT2_LT" title="PLL:PLL_CLKFBOUT2_LT[1]">PLL:PLL_CLKFBOUT2_LT[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP09" title="PLL:DRP09[0]">PLL:DRP09[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT2_LT" title="PLL:PLL_CLKFBOUT2_LT[0]">PLL:PLL_CLKFBOUT2_LT[0]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP09" title="PLL:DRP09[2]">PLL:DRP09[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT2_LT" title="PLL:PLL_CLKFBOUT2_LT[2]">PLL:PLL_CLKFBOUT2_LT[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP09" title="PLL:DRP09[3]">PLL:DRP09[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT2_LT" title="PLL:PLL_CLKFBOUT2_LT[3]">PLL:PLL_CLKFBOUT2_LT[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP09" title="PLL:DRP09[5]">PLL:DRP09[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT2_LT" title="PLL:PLL_CLKFBOUT2_LT[5]">PLL:PLL_CLKFBOUT2_LT[5]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP09" title="PLL:DRP09[4]">PLL:DRP09[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT2_LT" title="PLL:PLL_CLKFBOUT2_LT[4]">PLL:PLL_CLKFBOUT2_LT[4]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP09" title="PLL:DRP09[6]">PLL:DRP09[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT2_HT" title="PLL:PLL_CLKFBOUT2_HT[0]">PLL:PLL_CLKFBOUT2_HT[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP09" title="PLL:DRP09[7]">PLL:DRP09[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT2_HT" title="PLL:PLL_CLKFBOUT2_HT[1]">PLL:PLL_CLKFBOUT2_HT[1]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP09" title="PLL:DRP09[9]">PLL:DRP09[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT2_HT" title="PLL:PLL_CLKFBOUT2_HT[3]">PLL:PLL_CLKFBOUT2_HT[3]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP09" title="PLL:DRP09[8]">PLL:DRP09[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT2_HT" title="PLL:PLL_CLKFBOUT2_HT[2]">PLL:PLL_CLKFBOUT2_HT[2]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP09" title="PLL:DRP09[10]">PLL:DRP09[10]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT2_HT" title="PLL:PLL_CLKFBOUT2_HT[4]">PLL:PLL_CLKFBOUT2_HT[4]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP09" title="PLL:DRP09[11]">PLL:DRP09[11]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT2_HT" title="PLL:PLL_CLKFBOUT2_HT[5]">PLL:PLL_CLKFBOUT2_HT[5]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP09" title="PLL:DRP09[13]">PLL:DRP09[13]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP09" title="PLL:DRP09[12]">PLL:DRP09[12]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP09" title="PLL:DRP09[14]">PLL:DRP09[14]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP09" title="PLL:DRP09[15]">PLL:DRP09[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0A" title="PLL:DRP0A[1]">PLL:DRP0A[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT2_DT" title="PLL:PLL_CLKFBOUT2_DT[1]">PLL:PLL_CLKFBOUT2_DT[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0A" title="PLL:DRP0A[0]">PLL:DRP0A[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT2_DT" title="PLL:PLL_CLKFBOUT2_DT[0]">PLL:PLL_CLKFBOUT2_DT[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0A" title="PLL:DRP0A[2]">PLL:DRP0A[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT2_DT" title="PLL:PLL_CLKFBOUT2_DT[2]">PLL:PLL_CLKFBOUT2_DT[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0A" title="PLL:DRP0A[3]">PLL:DRP0A[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT2_DT" title="PLL:PLL_CLKFBOUT2_DT[3]">PLL:PLL_CLKFBOUT2_DT[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0A" title="PLL:DRP0A[5]">PLL:DRP0A[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT2_DT" title="PLL:PLL_CLKFBOUT2_DT[5]">PLL:PLL_CLKFBOUT2_DT[5]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0A" title="PLL:DRP0A[4]">PLL:DRP0A[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT2_DT" title="PLL:PLL_CLKFBOUT2_DT[4]">PLL:PLL_CLKFBOUT2_DT[4]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0A" title="PLL:DRP0A[6]">PLL:DRP0A[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT2_NOCOUNT" title="PLL:PLL_CLKFBOUT2_NOCOUNT">PLL:PLL_CLKFBOUT2_NOCOUNT</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0A" title="PLL:DRP0A[7]">PLL:DRP0A[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT2_EDGE" title="PLL:PLL_CLKFBOUT2_EDGE">PLL:PLL_CLKFBOUT2_EDGE</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0A" title="PLL:DRP0A[9]">PLL:DRP0A[9]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0A" title="PLL:DRP0A[8]">PLL:DRP0A[8]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0A" title="PLL:DRP0A[10]">PLL:DRP0A[10]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DIVCLK_DT" title="PLL:PLL_DIVCLK_DT[0]">PLL:PLL_DIVCLK_DT[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0A" title="PLL:DRP0A[11]">PLL:DRP0A[11]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DIVCLK_DT" title="PLL:PLL_DIVCLK_DT[1]">PLL:PLL_DIVCLK_DT[1]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0A" title="PLL:DRP0A[13]">PLL:DRP0A[13]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DIVCLK_DT" title="PLL:PLL_DIVCLK_DT[3]">PLL:PLL_DIVCLK_DT[3]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0A" title="PLL:DRP0A[12]">PLL:DRP0A[12]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DIVCLK_DT" title="PLL:PLL_DIVCLK_DT[2]">PLL:PLL_DIVCLK_DT[2]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0A" title="PLL:DRP0A[14]">PLL:DRP0A[14]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DIVCLK_DT" title="PLL:PLL_DIVCLK_DT[4]">PLL:PLL_DIVCLK_DT[4]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0A" title="PLL:DRP0A[15]">PLL:DRP0A[15]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DIVCLK_DT" title="PLL:PLL_DIVCLK_DT[5]">PLL:PLL_DIVCLK_DT[5]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0B" title="PLL:DRP0B[1]">PLL:DRP0B[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[33]">PLL:PLL_EN_CNTRL[33]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0B" title="PLL:DRP0B[0]">PLL:DRP0B[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[32]">PLL:PLL_EN_CNTRL[32]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0B" title="PLL:DRP0B[2]">PLL:DRP0B[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[34]">PLL:PLL_EN_CNTRL[34]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0B" title="PLL:DRP0B[3]">PLL:DRP0B[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[35]">PLL:PLL_EN_CNTRL[35]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0B" title="PLL:DRP0B[5]">PLL:DRP0B[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[37]">PLL:PLL_EN_CNTRL[37]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0B" title="PLL:DRP0B[4]">PLL:DRP0B[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[36]">PLL:PLL_EN_CNTRL[36]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0B" title="PLL:DRP0B[6]">PLL:DRP0B[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[38]">PLL:PLL_EN_CNTRL[38]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0B" title="PLL:DRP0B[7]">PLL:DRP0B[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[39]">PLL:PLL_EN_CNTRL[39]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0B" title="PLL:DRP0B[9]">PLL:DRP0B[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[41]">PLL:PLL_EN_CNTRL[41]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0B" title="PLL:DRP0B[8]">PLL:DRP0B[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[40]">PLL:PLL_EN_CNTRL[40]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0B" title="PLL:DRP0B[10]">PLL:DRP0B[10]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[42]">PLL:PLL_EN_CNTRL[42]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0B" title="PLL:DRP0B[11]">PLL:DRP0B[11]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[43]">PLL:PLL_EN_CNTRL[43]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0B" title="PLL:DRP0B[13]">PLL:DRP0B[13]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[45]">PLL:PLL_EN_CNTRL[45]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0B" title="PLL:DRP0B[12]">PLL:DRP0B[12]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[44]">PLL:PLL_EN_CNTRL[44]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0B" title="PLL:DRP0B[14]">PLL:DRP0B[14]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[46]">PLL:PLL_EN_CNTRL[46]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0B" title="PLL:DRP0B[15]">PLL:DRP0B[15]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[47]">PLL:PLL_EN_CNTRL[47]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0C" title="PLL:DRP0C[1]">PLL:DRP0C[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT_LT" title="PLL:PLL_CLKFBOUT_LT[1]">PLL:PLL_CLKFBOUT_LT[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0C" title="PLL:DRP0C[0]">PLL:DRP0C[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT_LT" title="PLL:PLL_CLKFBOUT_LT[0]">PLL:PLL_CLKFBOUT_LT[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0C" title="PLL:DRP0C[2]">PLL:DRP0C[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT_LT" title="PLL:PLL_CLKFBOUT_LT[2]">PLL:PLL_CLKFBOUT_LT[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0C" title="PLL:DRP0C[3]">PLL:DRP0C[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT_LT" title="PLL:PLL_CLKFBOUT_LT[3]">PLL:PLL_CLKFBOUT_LT[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0C" title="PLL:DRP0C[5]">PLL:DRP0C[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT_LT" title="PLL:PLL_CLKFBOUT_LT[5]">PLL:PLL_CLKFBOUT_LT[5]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0C" title="PLL:DRP0C[4]">PLL:DRP0C[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT_LT" title="PLL:PLL_CLKFBOUT_LT[4]">PLL:PLL_CLKFBOUT_LT[4]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0C" title="PLL:DRP0C[6]">PLL:DRP0C[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT_HT" title="PLL:PLL_CLKFBOUT_HT[0]">PLL:PLL_CLKFBOUT_HT[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0C" title="PLL:DRP0C[7]">PLL:DRP0C[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT_HT" title="PLL:PLL_CLKFBOUT_HT[1]">PLL:PLL_CLKFBOUT_HT[1]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0C" title="PLL:DRP0C[9]">PLL:DRP0C[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT_HT" title="PLL:PLL_CLKFBOUT_HT[3]">PLL:PLL_CLKFBOUT_HT[3]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0C" title="PLL:DRP0C[8]">PLL:DRP0C[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT_HT" title="PLL:PLL_CLKFBOUT_HT[2]">PLL:PLL_CLKFBOUT_HT[2]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0C" title="PLL:DRP0C[10]">PLL:DRP0C[10]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT_HT" title="PLL:PLL_CLKFBOUT_HT[4]">PLL:PLL_CLKFBOUT_HT[4]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0C" title="PLL:DRP0C[11]">PLL:DRP0C[11]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT_HT" title="PLL:PLL_CLKFBOUT_HT[5]">PLL:PLL_CLKFBOUT_HT[5]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0C" title="PLL:DRP0C[13]">PLL:DRP0C[13]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT_PM" title="PLL:PLL_CLKFBOUT_PM[0]">PLL:PLL_CLKFBOUT_PM[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0C" title="PLL:DRP0C[12]">PLL:DRP0C[12]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT_EN" title="PLL:PLL_CLKFBOUT_EN">PLL:PLL_CLKFBOUT_EN</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0C" title="PLL:DRP0C[14]">PLL:DRP0C[14]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT_PM" title="PLL:PLL_CLKFBOUT_PM[1]">PLL:PLL_CLKFBOUT_PM[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0C" title="PLL:DRP0C[15]">PLL:DRP0C[15]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT_PM" title="PLL:PLL_CLKFBOUT_PM[2]">PLL:PLL_CLKFBOUT_PM[2]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0D" title="PLL:DRP0D[1]">PLL:DRP0D[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT_DT" title="PLL:PLL_CLKFBOUT_DT[1]">PLL:PLL_CLKFBOUT_DT[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0D" title="PLL:DRP0D[0]">PLL:DRP0D[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT_DT" title="PLL:PLL_CLKFBOUT_DT[0]">PLL:PLL_CLKFBOUT_DT[0]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0D" title="PLL:DRP0D[2]">PLL:DRP0D[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT_DT" title="PLL:PLL_CLKFBOUT_DT[2]">PLL:PLL_CLKFBOUT_DT[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0D" title="PLL:DRP0D[3]">PLL:DRP0D[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT_DT" title="PLL:PLL_CLKFBOUT_DT[3]">PLL:PLL_CLKFBOUT_DT[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0D" title="PLL:DRP0D[5]">PLL:DRP0D[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT_DT" title="PLL:PLL_CLKFBOUT_DT[5]">PLL:PLL_CLKFBOUT_DT[5]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0D" title="PLL:DRP0D[4]">PLL:DRP0D[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT_DT" title="PLL:PLL_CLKFBOUT_DT[4]">PLL:PLL_CLKFBOUT_DT[4]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0D" title="PLL:DRP0D[6]">PLL:DRP0D[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT_NOCOUNT" title="PLL:PLL_CLKFBOUT_NOCOUNT">PLL:PLL_CLKFBOUT_NOCOUNT</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0D" title="PLL:DRP0D[7]">PLL:DRP0D[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBOUT_EDGE" title="PLL:PLL_CLKFBOUT_EDGE">PLL:PLL_CLKFBOUT_EDGE</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0D" title="PLL:DRP0D[9]">PLL:DRP0D[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBMX" title="PLL:PLL_CLKFBMX[1]">PLL:PLL_CLKFBMX[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0D" title="PLL:DRP0D[8]">PLL:DRP0D[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKFBMX" title="PLL:PLL_CLKFBMX[0]">PLL:PLL_CLKFBMX[0]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0D" title="PLL:DRP0D[10]">PLL:DRP0D[10]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_NBTI_EN" title="PLL:PLL_NBTI_EN">PLL:PLL_NBTI_EN</a></td><td><a href="#bits-xc5v-CMT-PLL:CLKFBOUT_DESKEW_ADJUST" title="PLL:CLKFBOUT_DESKEW_ADJUST[0]">PLL:CLKFBOUT_DESKEW_ADJUST[0]</a><br><a href="#bits-xc5v-CMT-PLL:DRP0D" title="PLL:DRP0D[11]">PLL:DRP0D[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:CLKFBOUT_DESKEW_ADJUST" title="PLL:CLKFBOUT_DESKEW_ADJUST[2]">PLL:CLKFBOUT_DESKEW_ADJUST[2]</a><br><a href="#bits-xc5v-CMT-PLL:DRP0D" title="PLL:DRP0D[13]">PLL:DRP0D[13]</a></td><td><a href="#bits-xc5v-CMT-PLL:CLKFBOUT_DESKEW_ADJUST" title="PLL:CLKFBOUT_DESKEW_ADJUST[1]">PLL:CLKFBOUT_DESKEW_ADJUST[1]</a><br><a href="#bits-xc5v-CMT-PLL:DRP0D" title="PLL:DRP0D[12]">PLL:DRP0D[12]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:CLKFBOUT_DESKEW_ADJUST" title="PLL:CLKFBOUT_DESKEW_ADJUST[3]">PLL:CLKFBOUT_DESKEW_ADJUST[3]</a><br><a href="#bits-xc5v-CMT-PLL:DRP0D" title="PLL:DRP0D[14]">PLL:DRP0D[14]</a></td><td><a href="#bits-xc5v-CMT-PLL:CLKFBOUT_DESKEW_ADJUST" title="PLL:CLKFBOUT_DESKEW_ADJUST[4]">PLL:CLKFBOUT_DESKEW_ADJUST[4]</a><br><a href="#bits-xc5v-CMT-PLL:DRP0D" title="PLL:DRP0D[15]">PLL:DRP0D[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0E" title="PLL:DRP0E[1]">PLL:DRP0E[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT5_LT" title="PLL:PLL_CLKOUT5_LT[1]">PLL:PLL_CLKOUT5_LT[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0E" title="PLL:DRP0E[0]">PLL:DRP0E[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT5_LT" title="PLL:PLL_CLKOUT5_LT[0]">PLL:PLL_CLKOUT5_LT[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0E" title="PLL:DRP0E[2]">PLL:DRP0E[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT5_LT" title="PLL:PLL_CLKOUT5_LT[2]">PLL:PLL_CLKOUT5_LT[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0E" title="PLL:DRP0E[3]">PLL:DRP0E[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT5_LT" title="PLL:PLL_CLKOUT5_LT[3]">PLL:PLL_CLKOUT5_LT[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0E" title="PLL:DRP0E[5]">PLL:DRP0E[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT5_LT" title="PLL:PLL_CLKOUT5_LT[5]">PLL:PLL_CLKOUT5_LT[5]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0E" title="PLL:DRP0E[4]">PLL:DRP0E[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT5_LT" title="PLL:PLL_CLKOUT5_LT[4]">PLL:PLL_CLKOUT5_LT[4]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0E" title="PLL:DRP0E[6]">PLL:DRP0E[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT5_HT" title="PLL:PLL_CLKOUT5_HT[0]">PLL:PLL_CLKOUT5_HT[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0E" title="PLL:DRP0E[7]">PLL:DRP0E[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT5_HT" title="PLL:PLL_CLKOUT5_HT[1]">PLL:PLL_CLKOUT5_HT[1]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0E" title="PLL:DRP0E[9]">PLL:DRP0E[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT5_HT" title="PLL:PLL_CLKOUT5_HT[3]">PLL:PLL_CLKOUT5_HT[3]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0E" title="PLL:DRP0E[8]">PLL:DRP0E[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT5_HT" title="PLL:PLL_CLKOUT5_HT[2]">PLL:PLL_CLKOUT5_HT[2]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0E" title="PLL:DRP0E[10]">PLL:DRP0E[10]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT5_HT" title="PLL:PLL_CLKOUT5_HT[4]">PLL:PLL_CLKOUT5_HT[4]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0E" title="PLL:DRP0E[11]">PLL:DRP0E[11]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT5_HT" title="PLL:PLL_CLKOUT5_HT[5]">PLL:PLL_CLKOUT5_HT[5]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0E" title="PLL:DRP0E[13]">PLL:DRP0E[13]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT5_PM" title="PLL:PLL_CLKOUT5_PM[0]">PLL:PLL_CLKOUT5_PM[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0E" title="PLL:DRP0E[12]">PLL:DRP0E[12]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT5_EN" title="PLL:PLL_CLKOUT5_EN">PLL:PLL_CLKOUT5_EN</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0E" title="PLL:DRP0E[14]">PLL:DRP0E[14]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT5_PM" title="PLL:PLL_CLKOUT5_PM[1]">PLL:PLL_CLKOUT5_PM[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0E" title="PLL:DRP0E[15]">PLL:DRP0E[15]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT5_PM" title="PLL:PLL_CLKOUT5_PM[2]">PLL:PLL_CLKOUT5_PM[2]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0F" title="PLL:DRP0F[1]">PLL:DRP0F[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT5_DT" title="PLL:PLL_CLKOUT5_DT[1]">PLL:PLL_CLKOUT5_DT[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0F" title="PLL:DRP0F[0]">PLL:DRP0F[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT5_DT" title="PLL:PLL_CLKOUT5_DT[0]">PLL:PLL_CLKOUT5_DT[0]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0F" title="PLL:DRP0F[2]">PLL:DRP0F[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT5_DT" title="PLL:PLL_CLKOUT5_DT[2]">PLL:PLL_CLKOUT5_DT[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0F" title="PLL:DRP0F[3]">PLL:DRP0F[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT5_DT" title="PLL:PLL_CLKOUT5_DT[3]">PLL:PLL_CLKOUT5_DT[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0F" title="PLL:DRP0F[5]">PLL:DRP0F[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT5_DT" title="PLL:PLL_CLKOUT5_DT[5]">PLL:PLL_CLKOUT5_DT[5]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0F" title="PLL:DRP0F[4]">PLL:DRP0F[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT5_DT" title="PLL:PLL_CLKOUT5_DT[4]">PLL:PLL_CLKOUT5_DT[4]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0F" title="PLL:DRP0F[6]">PLL:DRP0F[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT5_NOCOUNT" title="PLL:PLL_CLKOUT5_NOCOUNT">PLL:PLL_CLKOUT5_NOCOUNT</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0F" title="PLL:DRP0F[7]">PLL:DRP0F[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT5_EDGE" title="PLL:PLL_CLKOUT5_EDGE">PLL:PLL_CLKOUT5_EDGE</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0F" title="PLL:DRP0F[9]">PLL:DRP0F[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLK5MX" title="PLL:PLL_CLK5MX[1]">PLL:PLL_CLK5MX[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP0F" title="PLL:DRP0F[8]">PLL:DRP0F[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLK5MX" title="PLL:PLL_CLK5MX[0]">PLL:PLL_CLK5MX[0]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP0F" title="PLL:DRP0F[10]">PLL:DRP0F[10]</a></td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT5_DESKEW_ADJUST" title="PLL:CLKOUT5_DESKEW_ADJUST[0]">PLL:CLKOUT5_DESKEW_ADJUST[0]</a><br><a href="#bits-xc5v-CMT-PLL:DRP0F" title="PLL:DRP0F[11]">PLL:DRP0F[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT5_DESKEW_ADJUST" title="PLL:CLKOUT5_DESKEW_ADJUST[2]">PLL:CLKOUT5_DESKEW_ADJUST[2]</a><br><a href="#bits-xc5v-CMT-PLL:DRP0F" title="PLL:DRP0F[13]">PLL:DRP0F[13]</a></td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT5_DESKEW_ADJUST" title="PLL:CLKOUT5_DESKEW_ADJUST[1]">PLL:CLKOUT5_DESKEW_ADJUST[1]</a><br><a href="#bits-xc5v-CMT-PLL:DRP0F" title="PLL:DRP0F[12]">PLL:DRP0F[12]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT5_DESKEW_ADJUST" title="PLL:CLKOUT5_DESKEW_ADJUST[3]">PLL:CLKOUT5_DESKEW_ADJUST[3]</a><br><a href="#bits-xc5v-CMT-PLL:DRP0F" title="PLL:DRP0F[14]">PLL:DRP0F[14]</a></td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT5_DESKEW_ADJUST" title="PLL:CLKOUT5_DESKEW_ADJUST[4]">PLL:CLKOUT5_DESKEW_ADJUST[4]</a><br><a href="#bits-xc5v-CMT-PLL:DRP0F" title="PLL:DRP0F[15]">PLL:DRP0F[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">CMT bittile 5</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP10" title="PLL:DRP10[1]">PLL:DRP10[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[49]">PLL:PLL_EN_CNTRL[49]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP10" title="PLL:DRP10[0]">PLL:DRP10[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[48]">PLL:PLL_EN_CNTRL[48]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP10" title="PLL:DRP10[2]">PLL:DRP10[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[50]">PLL:PLL_EN_CNTRL[50]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP10" title="PLL:DRP10[3]">PLL:DRP10[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[51]">PLL:PLL_EN_CNTRL[51]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP10" title="PLL:DRP10[5]">PLL:DRP10[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[53]">PLL:PLL_EN_CNTRL[53]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP10" title="PLL:DRP10[4]">PLL:DRP10[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[52]">PLL:PLL_EN_CNTRL[52]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP10" title="PLL:DRP10[6]">PLL:DRP10[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[54]">PLL:PLL_EN_CNTRL[54]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP10" title="PLL:DRP10[7]">PLL:DRP10[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[55]">PLL:PLL_EN_CNTRL[55]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP10" title="PLL:DRP10[9]">PLL:DRP10[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[57]">PLL:PLL_EN_CNTRL[57]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP10" title="PLL:DRP10[8]">PLL:DRP10[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[56]">PLL:PLL_EN_CNTRL[56]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP10" title="PLL:DRP10[10]">PLL:DRP10[10]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[58]">PLL:PLL_EN_CNTRL[58]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP10" title="PLL:DRP10[11]">PLL:DRP10[11]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[59]">PLL:PLL_EN_CNTRL[59]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP10" title="PLL:DRP10[13]">PLL:DRP10[13]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[61]">PLL:PLL_EN_CNTRL[61]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP10" title="PLL:DRP10[12]">PLL:DRP10[12]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[60]">PLL:PLL_EN_CNTRL[60]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP10" title="PLL:DRP10[14]">PLL:DRP10[14]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[62]">PLL:PLL_EN_CNTRL[62]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP10" title="PLL:DRP10[15]">PLL:DRP10[15]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[63]">PLL:PLL_EN_CNTRL[63]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP11" title="PLL:DRP11[1]">PLL:DRP11[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[65]">PLL:PLL_EN_CNTRL[65]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP11" title="PLL:DRP11[0]">PLL:DRP11[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[64]">PLL:PLL_EN_CNTRL[64]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP11" title="PLL:DRP11[2]">PLL:DRP11[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[66]">PLL:PLL_EN_CNTRL[66]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP11" title="PLL:DRP11[3]">PLL:DRP11[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[67]">PLL:PLL_EN_CNTRL[67]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP11" title="PLL:DRP11[5]">PLL:DRP11[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[69]">PLL:PLL_EN_CNTRL[69]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP11" title="PLL:DRP11[4]">PLL:DRP11[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[68]">PLL:PLL_EN_CNTRL[68]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP11" title="PLL:DRP11[6]">PLL:DRP11[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[70]">PLL:PLL_EN_CNTRL[70]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP11" title="PLL:DRP11[7]">PLL:DRP11[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[71]">PLL:PLL_EN_CNTRL[71]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP11" title="PLL:DRP11[9]">PLL:DRP11[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[73]">PLL:PLL_EN_CNTRL[73]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP11" title="PLL:DRP11[8]">PLL:DRP11[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[72]">PLL:PLL_EN_CNTRL[72]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP11" title="PLL:DRP11[10]">PLL:DRP11[10]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[74]">PLL:PLL_EN_CNTRL[74]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP11" title="PLL:DRP11[11]">PLL:DRP11[11]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[75]">PLL:PLL_EN_CNTRL[75]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP11" title="PLL:DRP11[13]">PLL:DRP11[13]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[77]">PLL:PLL_EN_CNTRL[77]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP11" title="PLL:DRP11[12]">PLL:DRP11[12]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_CNTRL" title="PLL:PLL_EN_CNTRL[76]">PLL:PLL_EN_CNTRL[76]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP11" title="PLL:DRP11[14]">PLL:DRP11[14]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_PMCD_MODE" title="PLL:PLL_PMCD_MODE">PLL:PLL_PMCD_MODE</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP11" title="PLL:DRP11[15]">PLL:DRP11[15]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN" title="PLL:PLL_EN">PLL:PLL_EN</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP12" title="PLL:DRP12[1]">PLL:DRP12[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT4_LT" title="PLL:PLL_CLKOUT4_LT[1]">PLL:PLL_CLKOUT4_LT[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP12" title="PLL:DRP12[0]">PLL:DRP12[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT4_LT" title="PLL:PLL_CLKOUT4_LT[0]">PLL:PLL_CLKOUT4_LT[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP12" title="PLL:DRP12[2]">PLL:DRP12[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT4_LT" title="PLL:PLL_CLKOUT4_LT[2]">PLL:PLL_CLKOUT4_LT[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP12" title="PLL:DRP12[3]">PLL:DRP12[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT4_LT" title="PLL:PLL_CLKOUT4_LT[3]">PLL:PLL_CLKOUT4_LT[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP12" title="PLL:DRP12[5]">PLL:DRP12[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT4_LT" title="PLL:PLL_CLKOUT4_LT[5]">PLL:PLL_CLKOUT4_LT[5]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP12" title="PLL:DRP12[4]">PLL:DRP12[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT4_LT" title="PLL:PLL_CLKOUT4_LT[4]">PLL:PLL_CLKOUT4_LT[4]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP12" title="PLL:DRP12[6]">PLL:DRP12[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT4_HT" title="PLL:PLL_CLKOUT4_HT[0]">PLL:PLL_CLKOUT4_HT[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP12" title="PLL:DRP12[7]">PLL:DRP12[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT4_HT" title="PLL:PLL_CLKOUT4_HT[1]">PLL:PLL_CLKOUT4_HT[1]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP12" title="PLL:DRP12[9]">PLL:DRP12[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT4_HT" title="PLL:PLL_CLKOUT4_HT[3]">PLL:PLL_CLKOUT4_HT[3]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP12" title="PLL:DRP12[8]">PLL:DRP12[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT4_HT" title="PLL:PLL_CLKOUT4_HT[2]">PLL:PLL_CLKOUT4_HT[2]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP12" title="PLL:DRP12[10]">PLL:DRP12[10]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT4_HT" title="PLL:PLL_CLKOUT4_HT[4]">PLL:PLL_CLKOUT4_HT[4]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP12" title="PLL:DRP12[11]">PLL:DRP12[11]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT4_HT" title="PLL:PLL_CLKOUT4_HT[5]">PLL:PLL_CLKOUT4_HT[5]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP12" title="PLL:DRP12[13]">PLL:DRP12[13]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT4_PM" title="PLL:PLL_CLKOUT4_PM[0]">PLL:PLL_CLKOUT4_PM[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP12" title="PLL:DRP12[12]">PLL:DRP12[12]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT4_EN" title="PLL:PLL_CLKOUT4_EN">PLL:PLL_CLKOUT4_EN</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP12" title="PLL:DRP12[14]">PLL:DRP12[14]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT4_PM" title="PLL:PLL_CLKOUT4_PM[1]">PLL:PLL_CLKOUT4_PM[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP12" title="PLL:DRP12[15]">PLL:DRP12[15]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT4_PM" title="PLL:PLL_CLKOUT4_PM[2]">PLL:PLL_CLKOUT4_PM[2]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP13" title="PLL:DRP13[1]">PLL:DRP13[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT4_DT" title="PLL:PLL_CLKOUT4_DT[1]">PLL:PLL_CLKOUT4_DT[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP13" title="PLL:DRP13[0]">PLL:DRP13[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT4_DT" title="PLL:PLL_CLKOUT4_DT[0]">PLL:PLL_CLKOUT4_DT[0]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP13" title="PLL:DRP13[2]">PLL:DRP13[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT4_DT" title="PLL:PLL_CLKOUT4_DT[2]">PLL:PLL_CLKOUT4_DT[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP13" title="PLL:DRP13[3]">PLL:DRP13[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT4_DT" title="PLL:PLL_CLKOUT4_DT[3]">PLL:PLL_CLKOUT4_DT[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP13" title="PLL:DRP13[5]">PLL:DRP13[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT4_DT" title="PLL:PLL_CLKOUT4_DT[5]">PLL:PLL_CLKOUT4_DT[5]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP13" title="PLL:DRP13[4]">PLL:DRP13[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT4_DT" title="PLL:PLL_CLKOUT4_DT[4]">PLL:PLL_CLKOUT4_DT[4]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP13" title="PLL:DRP13[6]">PLL:DRP13[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT4_NOCOUNT" title="PLL:PLL_CLKOUT4_NOCOUNT">PLL:PLL_CLKOUT4_NOCOUNT</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP13" title="PLL:DRP13[7]">PLL:DRP13[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT4_EDGE" title="PLL:PLL_CLKOUT4_EDGE">PLL:PLL_CLKOUT4_EDGE</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP13" title="PLL:DRP13[9]">PLL:DRP13[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLK4MX" title="PLL:PLL_CLK4MX[1]">PLL:PLL_CLK4MX[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP13" title="PLL:DRP13[8]">PLL:DRP13[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLK4MX" title="PLL:PLL_CLK4MX[0]">PLL:PLL_CLK4MX[0]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP13" title="PLL:DRP13[10]">PLL:DRP13[10]</a></td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT4_DESKEW_ADJUST" title="PLL:CLKOUT4_DESKEW_ADJUST[0]">PLL:CLKOUT4_DESKEW_ADJUST[0]</a><br><a href="#bits-xc5v-CMT-PLL:DRP13" title="PLL:DRP13[11]">PLL:DRP13[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT4_DESKEW_ADJUST" title="PLL:CLKOUT4_DESKEW_ADJUST[2]">PLL:CLKOUT4_DESKEW_ADJUST[2]</a><br><a href="#bits-xc5v-CMT-PLL:DRP13" title="PLL:DRP13[13]">PLL:DRP13[13]</a></td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT4_DESKEW_ADJUST" title="PLL:CLKOUT4_DESKEW_ADJUST[1]">PLL:CLKOUT4_DESKEW_ADJUST[1]</a><br><a href="#bits-xc5v-CMT-PLL:DRP13" title="PLL:DRP13[12]">PLL:DRP13[12]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT4_DESKEW_ADJUST" title="PLL:CLKOUT4_DESKEW_ADJUST[3]">PLL:CLKOUT4_DESKEW_ADJUST[3]</a><br><a href="#bits-xc5v-CMT-PLL:DRP13" title="PLL:DRP13[14]">PLL:DRP13[14]</a></td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT4_DESKEW_ADJUST" title="PLL:CLKOUT4_DESKEW_ADJUST[4]">PLL:CLKOUT4_DESKEW_ADJUST[4]</a><br><a href="#bits-xc5v-CMT-PLL:DRP13" title="PLL:DRP13[15]">PLL:DRP13[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP14" title="PLL:DRP14[1]">PLL:DRP14[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT3_LT" title="PLL:PLL_CLKOUT3_LT[1]">PLL:PLL_CLKOUT3_LT[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP14" title="PLL:DRP14[0]">PLL:DRP14[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT3_LT" title="PLL:PLL_CLKOUT3_LT[0]">PLL:PLL_CLKOUT3_LT[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP14" title="PLL:DRP14[2]">PLL:DRP14[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT3_LT" title="PLL:PLL_CLKOUT3_LT[2]">PLL:PLL_CLKOUT3_LT[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP14" title="PLL:DRP14[3]">PLL:DRP14[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT3_LT" title="PLL:PLL_CLKOUT3_LT[3]">PLL:PLL_CLKOUT3_LT[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP14" title="PLL:DRP14[5]">PLL:DRP14[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT3_LT" title="PLL:PLL_CLKOUT3_LT[5]">PLL:PLL_CLKOUT3_LT[5]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP14" title="PLL:DRP14[4]">PLL:DRP14[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT3_LT" title="PLL:PLL_CLKOUT3_LT[4]">PLL:PLL_CLKOUT3_LT[4]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP14" title="PLL:DRP14[6]">PLL:DRP14[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT3_HT" title="PLL:PLL_CLKOUT3_HT[0]">PLL:PLL_CLKOUT3_HT[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP14" title="PLL:DRP14[7]">PLL:DRP14[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT3_HT" title="PLL:PLL_CLKOUT3_HT[1]">PLL:PLL_CLKOUT3_HT[1]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP14" title="PLL:DRP14[9]">PLL:DRP14[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT3_HT" title="PLL:PLL_CLKOUT3_HT[3]">PLL:PLL_CLKOUT3_HT[3]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP14" title="PLL:DRP14[8]">PLL:DRP14[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT3_HT" title="PLL:PLL_CLKOUT3_HT[2]">PLL:PLL_CLKOUT3_HT[2]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP14" title="PLL:DRP14[10]">PLL:DRP14[10]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT3_HT" title="PLL:PLL_CLKOUT3_HT[4]">PLL:PLL_CLKOUT3_HT[4]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP14" title="PLL:DRP14[11]">PLL:DRP14[11]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT3_HT" title="PLL:PLL_CLKOUT3_HT[5]">PLL:PLL_CLKOUT3_HT[5]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP14" title="PLL:DRP14[13]">PLL:DRP14[13]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT3_PM" title="PLL:PLL_CLKOUT3_PM[0]">PLL:PLL_CLKOUT3_PM[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP14" title="PLL:DRP14[12]">PLL:DRP14[12]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT3_EN" title="PLL:PLL_CLKOUT3_EN">PLL:PLL_CLKOUT3_EN</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP14" title="PLL:DRP14[14]">PLL:DRP14[14]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT3_PM" title="PLL:PLL_CLKOUT3_PM[1]">PLL:PLL_CLKOUT3_PM[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP14" title="PLL:DRP14[15]">PLL:DRP14[15]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT3_PM" title="PLL:PLL_CLKOUT3_PM[2]">PLL:PLL_CLKOUT3_PM[2]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP15" title="PLL:DRP15[1]">PLL:DRP15[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT3_DT" title="PLL:PLL_CLKOUT3_DT[1]">PLL:PLL_CLKOUT3_DT[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP15" title="PLL:DRP15[0]">PLL:DRP15[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT3_DT" title="PLL:PLL_CLKOUT3_DT[0]">PLL:PLL_CLKOUT3_DT[0]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP15" title="PLL:DRP15[2]">PLL:DRP15[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT3_DT" title="PLL:PLL_CLKOUT3_DT[2]">PLL:PLL_CLKOUT3_DT[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP15" title="PLL:DRP15[3]">PLL:DRP15[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT3_DT" title="PLL:PLL_CLKOUT3_DT[3]">PLL:PLL_CLKOUT3_DT[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP15" title="PLL:DRP15[5]">PLL:DRP15[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT3_DT" title="PLL:PLL_CLKOUT3_DT[5]">PLL:PLL_CLKOUT3_DT[5]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP15" title="PLL:DRP15[4]">PLL:DRP15[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT3_DT" title="PLL:PLL_CLKOUT3_DT[4]">PLL:PLL_CLKOUT3_DT[4]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP15" title="PLL:DRP15[6]">PLL:DRP15[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT3_NOCOUNT" title="PLL:PLL_CLKOUT3_NOCOUNT">PLL:PLL_CLKOUT3_NOCOUNT</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP15" title="PLL:DRP15[7]">PLL:DRP15[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT3_EDGE" title="PLL:PLL_CLKOUT3_EDGE">PLL:PLL_CLKOUT3_EDGE</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP15" title="PLL:DRP15[9]">PLL:DRP15[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLK3MX" title="PLL:PLL_CLK3MX[1]">PLL:PLL_CLK3MX[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP15" title="PLL:DRP15[8]">PLL:DRP15[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLK3MX" title="PLL:PLL_CLK3MX[0]">PLL:PLL_CLK3MX[0]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP15" title="PLL:DRP15[10]">PLL:DRP15[10]</a></td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT3_DESKEW_ADJUST" title="PLL:CLKOUT3_DESKEW_ADJUST[0]">PLL:CLKOUT3_DESKEW_ADJUST[0]</a><br><a href="#bits-xc5v-CMT-PLL:DRP15" title="PLL:DRP15[11]">PLL:DRP15[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT3_DESKEW_ADJUST" title="PLL:CLKOUT3_DESKEW_ADJUST[2]">PLL:CLKOUT3_DESKEW_ADJUST[2]</a><br><a href="#bits-xc5v-CMT-PLL:DRP15" title="PLL:DRP15[13]">PLL:DRP15[13]</a></td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT3_DESKEW_ADJUST" title="PLL:CLKOUT3_DESKEW_ADJUST[1]">PLL:CLKOUT3_DESKEW_ADJUST[1]</a><br><a href="#bits-xc5v-CMT-PLL:DRP15" title="PLL:DRP15[12]">PLL:DRP15[12]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT3_DESKEW_ADJUST" title="PLL:CLKOUT3_DESKEW_ADJUST[3]">PLL:CLKOUT3_DESKEW_ADJUST[3]</a><br><a href="#bits-xc5v-CMT-PLL:DRP15" title="PLL:DRP15[14]">PLL:DRP15[14]</a></td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT3_DESKEW_ADJUST" title="PLL:CLKOUT3_DESKEW_ADJUST[4]">PLL:CLKOUT3_DESKEW_ADJUST[4]</a><br><a href="#bits-xc5v-CMT-PLL:DRP15" title="PLL:DRP15[15]">PLL:DRP15[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP16" title="PLL:DRP16[1]">PLL:DRP16[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT2_LT" title="PLL:PLL_CLKOUT2_LT[1]">PLL:PLL_CLKOUT2_LT[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP16" title="PLL:DRP16[0]">PLL:DRP16[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT2_LT" title="PLL:PLL_CLKOUT2_LT[0]">PLL:PLL_CLKOUT2_LT[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP16" title="PLL:DRP16[2]">PLL:DRP16[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT2_LT" title="PLL:PLL_CLKOUT2_LT[2]">PLL:PLL_CLKOUT2_LT[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP16" title="PLL:DRP16[3]">PLL:DRP16[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT2_LT" title="PLL:PLL_CLKOUT2_LT[3]">PLL:PLL_CLKOUT2_LT[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP16" title="PLL:DRP16[5]">PLL:DRP16[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT2_LT" title="PLL:PLL_CLKOUT2_LT[5]">PLL:PLL_CLKOUT2_LT[5]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP16" title="PLL:DRP16[4]">PLL:DRP16[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT2_LT" title="PLL:PLL_CLKOUT2_LT[4]">PLL:PLL_CLKOUT2_LT[4]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP16" title="PLL:DRP16[6]">PLL:DRP16[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT2_HT" title="PLL:PLL_CLKOUT2_HT[0]">PLL:PLL_CLKOUT2_HT[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP16" title="PLL:DRP16[7]">PLL:DRP16[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT2_HT" title="PLL:PLL_CLKOUT2_HT[1]">PLL:PLL_CLKOUT2_HT[1]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP16" title="PLL:DRP16[9]">PLL:DRP16[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT2_HT" title="PLL:PLL_CLKOUT2_HT[3]">PLL:PLL_CLKOUT2_HT[3]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP16" title="PLL:DRP16[8]">PLL:DRP16[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT2_HT" title="PLL:PLL_CLKOUT2_HT[2]">PLL:PLL_CLKOUT2_HT[2]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP16" title="PLL:DRP16[10]">PLL:DRP16[10]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT2_HT" title="PLL:PLL_CLKOUT2_HT[4]">PLL:PLL_CLKOUT2_HT[4]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP16" title="PLL:DRP16[11]">PLL:DRP16[11]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT2_HT" title="PLL:PLL_CLKOUT2_HT[5]">PLL:PLL_CLKOUT2_HT[5]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP16" title="PLL:DRP16[13]">PLL:DRP16[13]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT2_PM" title="PLL:PLL_CLKOUT2_PM[0]">PLL:PLL_CLKOUT2_PM[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP16" title="PLL:DRP16[12]">PLL:DRP16[12]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT2_EN" title="PLL:PLL_CLKOUT2_EN">PLL:PLL_CLKOUT2_EN</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP16" title="PLL:DRP16[14]">PLL:DRP16[14]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT2_PM" title="PLL:PLL_CLKOUT2_PM[1]">PLL:PLL_CLKOUT2_PM[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP16" title="PLL:DRP16[15]">PLL:DRP16[15]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT2_PM" title="PLL:PLL_CLKOUT2_PM[2]">PLL:PLL_CLKOUT2_PM[2]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP17" title="PLL:DRP17[1]">PLL:DRP17[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT2_DT" title="PLL:PLL_CLKOUT2_DT[1]">PLL:PLL_CLKOUT2_DT[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP17" title="PLL:DRP17[0]">PLL:DRP17[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT2_DT" title="PLL:PLL_CLKOUT2_DT[0]">PLL:PLL_CLKOUT2_DT[0]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP17" title="PLL:DRP17[2]">PLL:DRP17[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT2_DT" title="PLL:PLL_CLKOUT2_DT[2]">PLL:PLL_CLKOUT2_DT[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP17" title="PLL:DRP17[3]">PLL:DRP17[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT2_DT" title="PLL:PLL_CLKOUT2_DT[3]">PLL:PLL_CLKOUT2_DT[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP17" title="PLL:DRP17[5]">PLL:DRP17[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT2_DT" title="PLL:PLL_CLKOUT2_DT[5]">PLL:PLL_CLKOUT2_DT[5]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP17" title="PLL:DRP17[4]">PLL:DRP17[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT2_DT" title="PLL:PLL_CLKOUT2_DT[4]">PLL:PLL_CLKOUT2_DT[4]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP17" title="PLL:DRP17[6]">PLL:DRP17[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT2_NOCOUNT" title="PLL:PLL_CLKOUT2_NOCOUNT">PLL:PLL_CLKOUT2_NOCOUNT</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP17" title="PLL:DRP17[7]">PLL:DRP17[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT2_EDGE" title="PLL:PLL_CLKOUT2_EDGE">PLL:PLL_CLKOUT2_EDGE</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP17" title="PLL:DRP17[9]">PLL:DRP17[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLK2MX" title="PLL:PLL_CLK2MX[1]">PLL:PLL_CLK2MX[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP17" title="PLL:DRP17[8]">PLL:DRP17[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLK2MX" title="PLL:PLL_CLK2MX[0]">PLL:PLL_CLK2MX[0]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP17" title="PLL:DRP17[10]">PLL:DRP17[10]</a></td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT2_DESKEW_ADJUST" title="PLL:CLKOUT2_DESKEW_ADJUST[0]">PLL:CLKOUT2_DESKEW_ADJUST[0]</a><br><a href="#bits-xc5v-CMT-PLL:DRP17" title="PLL:DRP17[11]">PLL:DRP17[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT2_DESKEW_ADJUST" title="PLL:CLKOUT2_DESKEW_ADJUST[2]">PLL:CLKOUT2_DESKEW_ADJUST[2]</a><br><a href="#bits-xc5v-CMT-PLL:DRP17" title="PLL:DRP17[13]">PLL:DRP17[13]</a></td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT2_DESKEW_ADJUST" title="PLL:CLKOUT2_DESKEW_ADJUST[1]">PLL:CLKOUT2_DESKEW_ADJUST[1]</a><br><a href="#bits-xc5v-CMT-PLL:DRP17" title="PLL:DRP17[12]">PLL:DRP17[12]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT2_DESKEW_ADJUST" title="PLL:CLKOUT2_DESKEW_ADJUST[3]">PLL:CLKOUT2_DESKEW_ADJUST[3]</a><br><a href="#bits-xc5v-CMT-PLL:DRP17" title="PLL:DRP17[14]">PLL:DRP17[14]</a></td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT2_DESKEW_ADJUST" title="PLL:CLKOUT2_DESKEW_ADJUST[4]">PLL:CLKOUT2_DESKEW_ADJUST[4]</a><br><a href="#bits-xc5v-CMT-PLL:DRP17" title="PLL:DRP17[15]">PLL:DRP17[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">CMT bittile 6</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP18" title="PLL:DRP18[1]">PLL:DRP18[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_VCO_DIV1" title="PLL:PLL_EN_VCO_DIV1">PLL:PLL_EN_VCO_DIV1</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP18" title="PLL:DRP18[0]">PLL:DRP18[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DIRECT_PATH_CNTRL" title="PLL:PLL_DIRECT_PATH_CNTRL">PLL:PLL_DIRECT_PATH_CNTRL</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP18" title="PLL:DRP18[2]">PLL:DRP18[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_VCO_DIV6" title="PLL:PLL_EN_VCO_DIV6">PLL:PLL_EN_VCO_DIV6</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP18" title="PLL:DRP18[3]">PLL:DRP18[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_VCO0" title="PLL:PLL_EN_VCO0">PLL:PLL_EN_VCO0</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP18" title="PLL:DRP18[5]">PLL:DRP18[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_VCO2" title="PLL:PLL_EN_VCO2">PLL:PLL_EN_VCO2</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP18" title="PLL:DRP18[4]">PLL:DRP18[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_VCO1" title="PLL:PLL_EN_VCO1">PLL:PLL_EN_VCO1</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP18" title="PLL:DRP18[6]">PLL:DRP18[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_VCO3" title="PLL:PLL_EN_VCO3">PLL:PLL_EN_VCO3</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP18" title="PLL:DRP18[7]">PLL:DRP18[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_VCO4" title="PLL:PLL_EN_VCO4">PLL:PLL_EN_VCO4</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP18" title="PLL:DRP18[9]">PLL:DRP18[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_VCO6" title="PLL:PLL_EN_VCO6">PLL:PLL_EN_VCO6</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP18" title="PLL:DRP18[8]">PLL:DRP18[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_VCO5" title="PLL:PLL_EN_VCO5">PLL:PLL_EN_VCO5</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP18" title="PLL:DRP18[10]">PLL:DRP18[10]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_EN_VCO7" title="PLL:PLL_EN_VCO7">PLL:PLL_EN_VCO7</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP18" title="PLL:DRP18[11]">PLL:DRP18[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP18" title="PLL:DRP18[13]">PLL:DRP18[13]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKBURST_CNT" title="PLL:PLL_CLKBURST_CNT[0]">PLL:PLL_CLKBURST_CNT[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP18" title="PLL:DRP18[12]">PLL:DRP18[12]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKBURST_ENABLE" title="PLL:PLL_CLKBURST_ENABLE">PLL:PLL_CLKBURST_ENABLE</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP18" title="PLL:DRP18[14]">PLL:DRP18[14]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKBURST_CNT" title="PLL:PLL_CLKBURST_CNT[1]">PLL:PLL_CLKBURST_CNT[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP18" title="PLL:DRP18[15]">PLL:DRP18[15]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKBURST_CNT" title="PLL:PLL_CLKBURST_CNT[2]">PLL:PLL_CLKBURST_CNT[2]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP19" title="PLL:DRP19[1]">PLL:DRP19[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT1_LT" title="PLL:PLL_CLKOUT1_LT[1]">PLL:PLL_CLKOUT1_LT[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP19" title="PLL:DRP19[0]">PLL:DRP19[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT1_LT" title="PLL:PLL_CLKOUT1_LT[0]">PLL:PLL_CLKOUT1_LT[0]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP19" title="PLL:DRP19[2]">PLL:DRP19[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT1_LT" title="PLL:PLL_CLKOUT1_LT[2]">PLL:PLL_CLKOUT1_LT[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP19" title="PLL:DRP19[3]">PLL:DRP19[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT1_LT" title="PLL:PLL_CLKOUT1_LT[3]">PLL:PLL_CLKOUT1_LT[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP19" title="PLL:DRP19[5]">PLL:DRP19[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT1_LT" title="PLL:PLL_CLKOUT1_LT[5]">PLL:PLL_CLKOUT1_LT[5]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP19" title="PLL:DRP19[4]">PLL:DRP19[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT1_LT" title="PLL:PLL_CLKOUT1_LT[4]">PLL:PLL_CLKOUT1_LT[4]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP19" title="PLL:DRP19[6]">PLL:DRP19[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT1_HT" title="PLL:PLL_CLKOUT1_HT[0]">PLL:PLL_CLKOUT1_HT[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP19" title="PLL:DRP19[7]">PLL:DRP19[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT1_HT" title="PLL:PLL_CLKOUT1_HT[1]">PLL:PLL_CLKOUT1_HT[1]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP19" title="PLL:DRP19[9]">PLL:DRP19[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT1_HT" title="PLL:PLL_CLKOUT1_HT[3]">PLL:PLL_CLKOUT1_HT[3]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP19" title="PLL:DRP19[8]">PLL:DRP19[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT1_HT" title="PLL:PLL_CLKOUT1_HT[2]">PLL:PLL_CLKOUT1_HT[2]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP19" title="PLL:DRP19[10]">PLL:DRP19[10]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT1_HT" title="PLL:PLL_CLKOUT1_HT[4]">PLL:PLL_CLKOUT1_HT[4]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP19" title="PLL:DRP19[11]">PLL:DRP19[11]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT1_HT" title="PLL:PLL_CLKOUT1_HT[5]">PLL:PLL_CLKOUT1_HT[5]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP19" title="PLL:DRP19[13]">PLL:DRP19[13]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT1_PM" title="PLL:PLL_CLKOUT1_PM[0]">PLL:PLL_CLKOUT1_PM[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP19" title="PLL:DRP19[12]">PLL:DRP19[12]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT1_EN" title="PLL:PLL_CLKOUT1_EN">PLL:PLL_CLKOUT1_EN</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP19" title="PLL:DRP19[14]">PLL:DRP19[14]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT1_PM" title="PLL:PLL_CLKOUT1_PM[1]">PLL:PLL_CLKOUT1_PM[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP19" title="PLL:DRP19[15]">PLL:DRP19[15]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT1_PM" title="PLL:PLL_CLKOUT1_PM[2]">PLL:PLL_CLKOUT1_PM[2]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1A" title="PLL:DRP1A[1]">PLL:DRP1A[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT1_DT" title="PLL:PLL_CLKOUT1_DT[1]">PLL:PLL_CLKOUT1_DT[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1A" title="PLL:DRP1A[0]">PLL:DRP1A[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT1_DT" title="PLL:PLL_CLKOUT1_DT[0]">PLL:PLL_CLKOUT1_DT[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1A" title="PLL:DRP1A[2]">PLL:DRP1A[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT1_DT" title="PLL:PLL_CLKOUT1_DT[2]">PLL:PLL_CLKOUT1_DT[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1A" title="PLL:DRP1A[3]">PLL:DRP1A[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT1_DT" title="PLL:PLL_CLKOUT1_DT[3]">PLL:PLL_CLKOUT1_DT[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1A" title="PLL:DRP1A[5]">PLL:DRP1A[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT1_DT" title="PLL:PLL_CLKOUT1_DT[5]">PLL:PLL_CLKOUT1_DT[5]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1A" title="PLL:DRP1A[4]">PLL:DRP1A[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT1_DT" title="PLL:PLL_CLKOUT1_DT[4]">PLL:PLL_CLKOUT1_DT[4]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1A" title="PLL:DRP1A[6]">PLL:DRP1A[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT1_NOCOUNT" title="PLL:PLL_CLKOUT1_NOCOUNT">PLL:PLL_CLKOUT1_NOCOUNT</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1A" title="PLL:DRP1A[7]">PLL:DRP1A[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT1_EDGE" title="PLL:PLL_CLKOUT1_EDGE">PLL:PLL_CLKOUT1_EDGE</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1A" title="PLL:DRP1A[9]">PLL:DRP1A[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLK1MX" title="PLL:PLL_CLK1MX[1]">PLL:PLL_CLK1MX[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1A" title="PLL:DRP1A[8]">PLL:DRP1A[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLK1MX" title="PLL:PLL_CLK1MX[0]">PLL:PLL_CLK1MX[0]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1A" title="PLL:DRP1A[10]">PLL:DRP1A[10]</a></td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT1_DESKEW_ADJUST" title="PLL:CLKOUT1_DESKEW_ADJUST[0]">PLL:CLKOUT1_DESKEW_ADJUST[0]</a><br><a href="#bits-xc5v-CMT-PLL:DRP1A" title="PLL:DRP1A[11]">PLL:DRP1A[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT1_DESKEW_ADJUST" title="PLL:CLKOUT1_DESKEW_ADJUST[2]">PLL:CLKOUT1_DESKEW_ADJUST[2]</a><br><a href="#bits-xc5v-CMT-PLL:DRP1A" title="PLL:DRP1A[13]">PLL:DRP1A[13]</a></td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT1_DESKEW_ADJUST" title="PLL:CLKOUT1_DESKEW_ADJUST[1]">PLL:CLKOUT1_DESKEW_ADJUST[1]</a><br><a href="#bits-xc5v-CMT-PLL:DRP1A" title="PLL:DRP1A[12]">PLL:DRP1A[12]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT1_DESKEW_ADJUST" title="PLL:CLKOUT1_DESKEW_ADJUST[3]">PLL:CLKOUT1_DESKEW_ADJUST[3]</a><br><a href="#bits-xc5v-CMT-PLL:DRP1A" title="PLL:DRP1A[14]">PLL:DRP1A[14]</a></td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT1_DESKEW_ADJUST" title="PLL:CLKOUT1_DESKEW_ADJUST[4]">PLL:CLKOUT1_DESKEW_ADJUST[4]</a><br><a href="#bits-xc5v-CMT-PLL:DRP1A" title="PLL:DRP1A[15]">PLL:DRP1A[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1B" title="PLL:DRP1B[1]">PLL:DRP1B[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT0_LT" title="PLL:PLL_CLKOUT0_LT[1]">PLL:PLL_CLKOUT0_LT[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1B" title="PLL:DRP1B[0]">PLL:DRP1B[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT0_LT" title="PLL:PLL_CLKOUT0_LT[0]">PLL:PLL_CLKOUT0_LT[0]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1B" title="PLL:DRP1B[2]">PLL:DRP1B[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT0_LT" title="PLL:PLL_CLKOUT0_LT[2]">PLL:PLL_CLKOUT0_LT[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1B" title="PLL:DRP1B[3]">PLL:DRP1B[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT0_LT" title="PLL:PLL_CLKOUT0_LT[3]">PLL:PLL_CLKOUT0_LT[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1B" title="PLL:DRP1B[5]">PLL:DRP1B[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT0_LT" title="PLL:PLL_CLKOUT0_LT[5]">PLL:PLL_CLKOUT0_LT[5]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1B" title="PLL:DRP1B[4]">PLL:DRP1B[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT0_LT" title="PLL:PLL_CLKOUT0_LT[4]">PLL:PLL_CLKOUT0_LT[4]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1B" title="PLL:DRP1B[6]">PLL:DRP1B[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT0_HT" title="PLL:PLL_CLKOUT0_HT[0]">PLL:PLL_CLKOUT0_HT[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1B" title="PLL:DRP1B[7]">PLL:DRP1B[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT0_HT" title="PLL:PLL_CLKOUT0_HT[1]">PLL:PLL_CLKOUT0_HT[1]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1B" title="PLL:DRP1B[9]">PLL:DRP1B[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT0_HT" title="PLL:PLL_CLKOUT0_HT[3]">PLL:PLL_CLKOUT0_HT[3]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1B" title="PLL:DRP1B[8]">PLL:DRP1B[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT0_HT" title="PLL:PLL_CLKOUT0_HT[2]">PLL:PLL_CLKOUT0_HT[2]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1B" title="PLL:DRP1B[10]">PLL:DRP1B[10]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT0_HT" title="PLL:PLL_CLKOUT0_HT[4]">PLL:PLL_CLKOUT0_HT[4]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1B" title="PLL:DRP1B[11]">PLL:DRP1B[11]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT0_HT" title="PLL:PLL_CLKOUT0_HT[5]">PLL:PLL_CLKOUT0_HT[5]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1B" title="PLL:DRP1B[13]">PLL:DRP1B[13]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT0_PM" title="PLL:PLL_CLKOUT0_PM[0]">PLL:PLL_CLKOUT0_PM[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1B" title="PLL:DRP1B[12]">PLL:DRP1B[12]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT0_EN" title="PLL:PLL_CLKOUT0_EN">PLL:PLL_CLKOUT0_EN</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1B" title="PLL:DRP1B[14]">PLL:DRP1B[14]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT0_PM" title="PLL:PLL_CLKOUT0_PM[1]">PLL:PLL_CLKOUT0_PM[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1B" title="PLL:DRP1B[15]">PLL:DRP1B[15]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT0_PM" title="PLL:PLL_CLKOUT0_PM[2]">PLL:PLL_CLKOUT0_PM[2]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1C" title="PLL:DRP1C[1]">PLL:DRP1C[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT0_DT" title="PLL:PLL_CLKOUT0_DT[1]">PLL:PLL_CLKOUT0_DT[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1C" title="PLL:DRP1C[0]">PLL:DRP1C[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT0_DT" title="PLL:PLL_CLKOUT0_DT[0]">PLL:PLL_CLKOUT0_DT[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1C" title="PLL:DRP1C[2]">PLL:DRP1C[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT0_DT" title="PLL:PLL_CLKOUT0_DT[2]">PLL:PLL_CLKOUT0_DT[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1C" title="PLL:DRP1C[3]">PLL:DRP1C[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT0_DT" title="PLL:PLL_CLKOUT0_DT[3]">PLL:PLL_CLKOUT0_DT[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1C" title="PLL:DRP1C[5]">PLL:DRP1C[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT0_DT" title="PLL:PLL_CLKOUT0_DT[5]">PLL:PLL_CLKOUT0_DT[5]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1C" title="PLL:DRP1C[4]">PLL:DRP1C[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT0_DT" title="PLL:PLL_CLKOUT0_DT[4]">PLL:PLL_CLKOUT0_DT[4]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1C" title="PLL:DRP1C[6]">PLL:DRP1C[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT0_NOCOUNT" title="PLL:PLL_CLKOUT0_NOCOUNT">PLL:PLL_CLKOUT0_NOCOUNT</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1C" title="PLL:DRP1C[7]">PLL:DRP1C[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKOUT0_EDGE" title="PLL:PLL_CLKOUT0_EDGE">PLL:PLL_CLKOUT0_EDGE</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1C" title="PLL:DRP1C[9]">PLL:DRP1C[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLK0MX" title="PLL:PLL_CLK0MX[1]">PLL:PLL_CLK0MX[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1C" title="PLL:DRP1C[8]">PLL:DRP1C[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLK0MX" title="PLL:PLL_CLK0MX[0]">PLL:PLL_CLK0MX[0]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1C" title="PLL:DRP1C[10]">PLL:DRP1C[10]</a></td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT0_DESKEW_ADJUST" title="PLL:CLKOUT0_DESKEW_ADJUST[0]">PLL:CLKOUT0_DESKEW_ADJUST[0]</a><br><a href="#bits-xc5v-CMT-PLL:DRP1C" title="PLL:DRP1C[11]">PLL:DRP1C[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT0_DESKEW_ADJUST" title="PLL:CLKOUT0_DESKEW_ADJUST[2]">PLL:CLKOUT0_DESKEW_ADJUST[2]</a><br><a href="#bits-xc5v-CMT-PLL:DRP1C" title="PLL:DRP1C[13]">PLL:DRP1C[13]</a></td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT0_DESKEW_ADJUST" title="PLL:CLKOUT0_DESKEW_ADJUST[1]">PLL:CLKOUT0_DESKEW_ADJUST[1]</a><br><a href="#bits-xc5v-CMT-PLL:DRP1C" title="PLL:DRP1C[12]">PLL:DRP1C[12]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT0_DESKEW_ADJUST" title="PLL:CLKOUT0_DESKEW_ADJUST[3]">PLL:CLKOUT0_DESKEW_ADJUST[3]</a><br><a href="#bits-xc5v-CMT-PLL:DRP1C" title="PLL:DRP1C[14]">PLL:DRP1C[14]</a></td><td><a href="#bits-xc5v-CMT-PLL:CLKOUT0_DESKEW_ADJUST" title="PLL:CLKOUT0_DESKEW_ADJUST[4]">PLL:CLKOUT0_DESKEW_ADJUST[4]</a><br><a href="#bits-xc5v-CMT-PLL:DRP1C" title="PLL:DRP1C[15]">PLL:DRP1C[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1D" title="PLL:DRP1D[1]">PLL:DRP1D[1]</a><br><a href="#bits-xc5v-CMT-PLL:INV.MANPDLF" title="PLL:INV.MANPDLF">PLL:INV.MANPDLF</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1D" title="PLL:DRP1D[0]">PLL:DRP1D[0]</a><br><a href="#bits-xc5v-CMT-PLL:INV.RST" title="PLL:INV.RST">PLL:INV.RST</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1D" title="PLL:DRP1D[2]">PLL:DRP1D[2]</a><br><a href="#bits-xc5v-CMT-PLL:INV.MANPULF" title="PLL:INV.MANPULF">PLL:INV.MANPULF</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1D" title="PLL:DRP1D[3]">PLL:DRP1D[3]</a><br><a href="#bits-xc5v-CMT-PLL:INV.REL" title="PLL:INV.REL">PLL:INV.REL</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1D" title="PLL:DRP1D[5]">PLL:DRP1D[5]</a><br><a href="#bits-xc5v-CMT-PLL:INV.ENOUTSYNC" title="PLL:INV.ENOUTSYNC">PLL:INV.ENOUTSYNC</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1D" title="PLL:DRP1D[4]">PLL:DRP1D[4]</a><br><a href="#bits-xc5v-CMT-PLL:INV.CLKBRST" title="PLL:INV.CLKBRST">PLL:INV.CLKBRST</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1D" title="PLL:DRP1D[6]">PLL:DRP1D[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_CLKCNTRL" title="~PLL:PLL_CLKCNTRL">~PLL:PLL_CLKCNTRL</a></td><td><a href="#bits-xc5v-CMT-PLL:CLKINSEL_MODE" title="PLL:CLKINSEL_MODE">PLL:CLKINSEL_MODE</a><br><a href="#bits-xc5v-CMT-PLL:DRP1D" title="PLL:DRP1D[7]">PLL:DRP1D[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-CMT:MUX.OUT10" title="CMT:MUX.OUT10[0]">CMT:MUX.OUT10[0]</a><br><a href="#bits-xc5v-CMT-PLL:DRP1D" title="PLL:DRP1D[9]">PLL:DRP1D[9]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1D" title="PLL:DRP1D[8]">PLL:DRP1D[8]</a><br><a href="#bits-xc5v-CMT-PLL:INV.CLKINSEL" title="~PLL:INV.CLKINSEL">~PLL:INV.CLKINSEL</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-CMT:MUX.OUT10" title="CMT:MUX.OUT10[1]">CMT:MUX.OUT10[1]</a><br><a href="#bits-xc5v-CMT-PLL:DRP1D" title="PLL:DRP1D[10]">PLL:DRP1D[10]</a></td><td><a href="#bits-xc5v-CMT-CMT:MUX.OUT10" title="CMT:MUX.OUT10[2]">CMT:MUX.OUT10[2]</a><br><a href="#bits-xc5v-CMT-PLL:DRP1D" title="PLL:DRP1D[11]">PLL:DRP1D[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1D" title="PLL:DRP1D[13]">PLL:DRP1D[13]</a><br><a href="#bits-xc5v-CMT-PLL:INV.SKEWCLKIN2" title="PLL:INV.SKEWCLKIN2">PLL:INV.SKEWCLKIN2</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1D" title="PLL:DRP1D[12]">PLL:DRP1D[12]</a><br><a href="#bits-xc5v-CMT-PLL:INV.SKEWCLKIN1" title="PLL:INV.SKEWCLKIN1">PLL:INV.SKEWCLKIN1</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1D" title="PLL:DRP1D[14]">PLL:DRP1D[14]</a><br><a href="#bits-xc5v-CMT-PLL:INV.SKEWSTB" title="PLL:INV.SKEWSTB">PLL:INV.SKEWSTB</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1D" title="PLL:DRP1D[15]">PLL:DRP1D[15]</a><br><a href="#bits-xc5v-CMT-PLL:INV.SKEWRST" title="PLL:INV.SKEWRST">PLL:INV.SKEWRST</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1E" title="PLL:DRP1E[1]">PLL:DRP1E[1]</a><br><a href="#bits-xc5v-CMT-PLL:MUX.CLKIN" title="PLL:MUX.CLKIN[1]">PLL:MUX.CLKIN[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1E" title="PLL:DRP1E[0]">PLL:DRP1E[0]</a><br><a href="#bits-xc5v-CMT-PLL:MUX.CLKIN" title="PLL:MUX.CLKIN[0]">PLL:MUX.CLKIN[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1E" title="PLL:DRP1E[2]">PLL:DRP1E[2]</a><br><a href="#bits-xc5v-CMT-PLL:MUX.CLKIN" title="PLL:MUX.CLKIN[2]">PLL:MUX.CLKIN[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1E" title="PLL:DRP1E[3]">PLL:DRP1E[3]</a><br><a href="#bits-xc5v-CMT-PLL:MUX.CLKIN" title="PLL:MUX.CLKIN[3]">PLL:MUX.CLKIN[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1E" title="PLL:DRP1E[5]">PLL:DRP1E[5]</a><br><a href="#bits-xc5v-CMT-PLL:MUX.CLKFBIN" title="PLL:MUX.CLKFBIN[0]">PLL:MUX.CLKFBIN[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:CLKINSEL_STATIC" title="PLL:CLKINSEL_STATIC">PLL:CLKINSEL_STATIC</a><br><a href="#bits-xc5v-CMT-PLL:DRP1E" title="PLL:DRP1E[4]">PLL:DRP1E[4]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1E" title="PLL:DRP1E[6]">PLL:DRP1E[6]</a><br><a href="#bits-xc5v-CMT-PLL:MUX.CLKFBIN" title="PLL:MUX.CLKFBIN[1]">PLL:MUX.CLKFBIN[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1E" title="PLL:DRP1E[7]">PLL:DRP1E[7]</a><br><a href="#bits-xc5v-CMT-PLL:MUX.CLKFBIN" title="PLL:MUX.CLKFBIN[2]">PLL:MUX.CLKFBIN[2]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1E" title="PLL:DRP1E[9]">PLL:DRP1E[9]</a><br><a href="#bits-xc5v-CMT-PLL:MUX.CLKFBIN" title="PLL:MUX.CLKFBIN[4]">PLL:MUX.CLKFBIN[4]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1E" title="PLL:DRP1E[8]">PLL:DRP1E[8]</a><br><a href="#bits-xc5v-CMT-PLL:MUX.CLKFBIN" title="PLL:MUX.CLKFBIN[3]">PLL:MUX.CLKFBIN[3]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1E" title="PLL:DRP1E[10]">PLL:DRP1E[10]</a><br><a href="#bits-xc5v-CMT-PLL:MUX.CLK_TO_DCM0" title="PLL:MUX.CLK_TO_DCM0[2]">PLL:MUX.CLK_TO_DCM0[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1E" title="PLL:DRP1E[11]">PLL:DRP1E[11]</a><br><a href="#bits-xc5v-CMT-PLL:MUX.CLK_TO_DCM0" title="PLL:MUX.CLK_TO_DCM0[0]">PLL:MUX.CLK_TO_DCM0[0]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1E" title="PLL:DRP1E[13]">PLL:DRP1E[13]</a><br><a href="#bits-xc5v-CMT-PLL:MUX.CLK_TO_DCM1" title="PLL:MUX.CLK_TO_DCM1[2]">PLL:MUX.CLK_TO_DCM1[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1E" title="PLL:DRP1E[12]">PLL:DRP1E[12]</a><br><a href="#bits-xc5v-CMT-PLL:MUX.CLK_TO_DCM0" title="PLL:MUX.CLK_TO_DCM0[1]">PLL:MUX.CLK_TO_DCM0[1]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1E" title="PLL:DRP1E[14]">PLL:DRP1E[14]</a><br><a href="#bits-xc5v-CMT-PLL:MUX.CLK_TO_DCM1" title="PLL:MUX.CLK_TO_DCM1[0]">PLL:MUX.CLK_TO_DCM1[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1E" title="PLL:DRP1E[15]">PLL:DRP1E[15]</a><br><a href="#bits-xc5v-CMT-PLL:MUX.CLK_TO_DCM1" title="PLL:MUX.CLK_TO_DCM1[1]">PLL:MUX.CLK_TO_DCM1[1]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1F" title="PLL:DRP1F[1]">PLL:DRP1F[1]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DVDD_VBG_SEL" title="PLL:PLL_DVDD_VBG_SEL[1]">PLL:PLL_DVDD_VBG_SEL[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1F" title="PLL:DRP1F[0]">PLL:DRP1F[0]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DVDD_VBG_SEL" title="PLL:PLL_DVDD_VBG_SEL[0]">PLL:PLL_DVDD_VBG_SEL[0]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1F" title="PLL:DRP1F[2]">PLL:DRP1F[2]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DVDD_VBG_SEL" title="PLL:PLL_DVDD_VBG_SEL[2]">PLL:PLL_DVDD_VBG_SEL[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1F" title="PLL:DRP1F[3]">PLL:DRP1F[3]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DVDD_VBG_SEL" title="PLL:PLL_DVDD_VBG_SEL[3]">PLL:PLL_DVDD_VBG_SEL[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1F" title="PLL:DRP1F[5]">PLL:DRP1F[5]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DVDD_VBG_PD" title="PLL:PLL_DVDD_VBG_PD[1]">PLL:PLL_DVDD_VBG_PD[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1F" title="PLL:DRP1F[4]">PLL:DRP1F[4]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DVDD_VBG_PD" title="PLL:PLL_DVDD_VBG_PD[0]">PLL:PLL_DVDD_VBG_PD[0]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1F" title="PLL:DRP1F[6]">PLL:DRP1F[6]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DVDD_COMP_SET" title="PLL:PLL_DVDD_COMP_SET[0]">PLL:PLL_DVDD_COMP_SET[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1F" title="PLL:DRP1F[7]">PLL:DRP1F[7]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_DVDD_COMP_SET" title="PLL:PLL_DVDD_COMP_SET[1]">PLL:PLL_DVDD_COMP_SET[1]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1F" title="PLL:DRP1F[9]">PLL:DRP1F[9]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_AVDD_VBG_SEL" title="PLL:PLL_AVDD_VBG_SEL[1]">PLL:PLL_AVDD_VBG_SEL[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1F" title="PLL:DRP1F[8]">PLL:DRP1F[8]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_AVDD_VBG_SEL" title="PLL:PLL_AVDD_VBG_SEL[0]">PLL:PLL_AVDD_VBG_SEL[0]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1F" title="PLL:DRP1F[10]">PLL:DRP1F[10]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_AVDD_VBG_SEL" title="PLL:PLL_AVDD_VBG_SEL[2]">PLL:PLL_AVDD_VBG_SEL[2]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1F" title="PLL:DRP1F[11]">PLL:DRP1F[11]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_AVDD_VBG_SEL" title="PLL:PLL_AVDD_VBG_SEL[3]">PLL:PLL_AVDD_VBG_SEL[3]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1F" title="PLL:DRP1F[13]">PLL:DRP1F[13]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_AVDD_VBG_PD" title="PLL:PLL_AVDD_VBG_PD[1]">PLL:PLL_AVDD_VBG_PD[1]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1F" title="PLL:DRP1F[12]">PLL:DRP1F[12]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_AVDD_VBG_PD" title="PLL:PLL_AVDD_VBG_PD[0]">PLL:PLL_AVDD_VBG_PD[0]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-PLL:DRP1F" title="PLL:DRP1F[14]">PLL:DRP1F[14]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_AVDD_COMP_SET" title="PLL:PLL_AVDD_COMP_SET[0]">PLL:PLL_AVDD_COMP_SET[0]</a></td><td><a href="#bits-xc5v-CMT-PLL:DRP1F" title="PLL:DRP1F[15]">PLL:DRP1F[15]</a><br><a href="#bits-xc5v-CMT-PLL:PLL_AVDD_COMP_SET" title="PLL:PLL_AVDD_COMP_SET[1]">PLL:PLL_AVDD_COMP_SET[1]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">CMT bittile 7</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP40" title="DCM1:DRP40[1]">DCM1:DRP40[1]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP40" title="DCM1:DRP40[0]">DCM1:DRP40[0]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP40" title="DCM1:DRP40[2]">DCM1:DRP40[2]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP40" title="DCM1:DRP40[3]">DCM1:DRP40[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP40" title="DCM1:DRP40[5]">DCM1:DRP40[5]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP40" title="DCM1:DRP40[4]">DCM1:DRP40[4]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP40" title="DCM1:DRP40[6]">DCM1:DRP40[6]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP40" title="DCM1:DRP40[7]">DCM1:DRP40[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP40" title="DCM1:DRP40[9]">DCM1:DRP40[9]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP40" title="DCM1:DRP40[8]">DCM1:DRP40[8]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP40" title="DCM1:DRP40[10]">DCM1:DRP40[10]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP40" title="DCM1:DRP40[11]">DCM1:DRP40[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP40" title="DCM1:DRP40[13]">DCM1:DRP40[13]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP40" title="DCM1:DRP40[12]">DCM1:DRP40[12]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP40" title="DCM1:DRP40[14]">DCM1:DRP40[14]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP40" title="DCM1:DRP40[15]">DCM1:DRP40[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_OSCILLATOR_MODE" title="DCM1:DFS_OSCILLATOR_MODE">DCM1:DFS_OSCILLATOR_MODE</a><br><a href="#bits-xc5v-CMT-DCM1:DRP41" title="DCM1:DRP41[1]">DCM1:DRP41[1]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP41" title="DCM1:DRP41[0]">DCM1:DRP41[0]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_FREQUENCY_MODE" title="DCM1:DFS_FREQUENCY_MODE">DCM1:DFS_FREQUENCY_MODE</a><br><a href="#bits-xc5v-CMT-DCM1:DRP41" title="DCM1:DRP41[2]">DCM1:DRP41[2]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_CFG_BYPASS" title="DCM1:DFS_CFG_BYPASS">DCM1:DFS_CFG_BYPASS</a><br><a href="#bits-xc5v-CMT-DCM1:DRP41" title="DCM1:DRP41[3]">DCM1:DRP41[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_SYNTH_FAST_SYNCH" title="DCM1:DFS_SYNTH_FAST_SYNCH[1]">DCM1:DFS_SYNTH_FAST_SYNCH[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP41" title="DCM1:DRP41[5]">DCM1:DRP41[5]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_SYNTH_FAST_SYNCH" title="DCM1:DFS_SYNTH_FAST_SYNCH[0]">DCM1:DFS_SYNTH_FAST_SYNCH[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP41" title="DCM1:DRP41[4]">DCM1:DRP41[4]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_AVE_FREQ_GAIN" title="DCM1:DFS_AVE_FREQ_GAIN[0]">DCM1:DFS_AVE_FREQ_GAIN[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP41" title="DCM1:DRP41[6]">DCM1:DRP41[6]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_AVE_FREQ_GAIN" title="DCM1:DFS_AVE_FREQ_GAIN[1]">DCM1:DFS_AVE_FREQ_GAIN[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP41" title="DCM1:DRP41[7]">DCM1:DRP41[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_EARLY_LOCK" title="DCM1:DFS_EARLY_LOCK">DCM1:DFS_EARLY_LOCK</a><br><a href="#bits-xc5v-CMT-DCM1:DRP41" title="DCM1:DRP41[9]">DCM1:DRP41[9]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_AVE_FREQ_GAIN" title="DCM1:DFS_AVE_FREQ_GAIN[2]">DCM1:DFS_AVE_FREQ_GAIN[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP41" title="DCM1:DRP41[8]">DCM1:DRP41[8]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP41" title="DCM1:DRP41[10]">DCM1:DRP41[10]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP41" title="DCM1:DRP41[11]">DCM1:DRP41[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP41" title="DCM1:DRP41[13]">DCM1:DRP41[13]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP41" title="DCM1:DRP41[12]">DCM1:DRP41[12]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_HARDSYNC_B" title="DCM1:DFS_HARDSYNC_B[0]">DCM1:DFS_HARDSYNC_B[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP41" title="DCM1:DRP41[14]">DCM1:DRP41[14]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_HARDSYNC_B" title="DCM1:DFS_HARDSYNC_B[1]">DCM1:DFS_HARDSYNC_B[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP41" title="DCM1:DRP41[15]">DCM1:DRP41[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP42" title="DCM1:DRP42[1]">DCM1:DRP42[1]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP42" title="DCM1:DRP42[0]">DCM1:DRP42[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP42" title="DCM1:DRP42[2]">DCM1:DRP42[2]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_JF_LOWER_LIMIT" title="DCM1:DFS_JF_LOWER_LIMIT[0]">DCM1:DFS_JF_LOWER_LIMIT[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP42" title="DCM1:DRP42[3]">DCM1:DRP42[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_JF_LOWER_LIMIT" title="DCM1:DFS_JF_LOWER_LIMIT[2]">DCM1:DFS_JF_LOWER_LIMIT[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP42" title="DCM1:DRP42[5]">DCM1:DRP42[5]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_JF_LOWER_LIMIT" title="DCM1:DFS_JF_LOWER_LIMIT[1]">DCM1:DFS_JF_LOWER_LIMIT[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP42" title="DCM1:DRP42[4]">DCM1:DRP42[4]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_JF_LOWER_LIMIT" title="DCM1:DFS_JF_LOWER_LIMIT[3]">DCM1:DFS_JF_LOWER_LIMIT[3]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP42" title="DCM1:DRP42[6]">DCM1:DRP42[6]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_OSC_ON_FX" title="DCM1:DFS_OSC_ON_FX">DCM1:DFS_OSC_ON_FX</a><br><a href="#bits-xc5v-CMT-DCM1:DRP42" title="DCM1:DRP42[7]">DCM1:DRP42[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_HF_TRIM_CAL" title="DCM1:DFS_HF_TRIM_CAL[0]">DCM1:DFS_HF_TRIM_CAL[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP42" title="DCM1:DRP42[9]">DCM1:DRP42[9]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_REF_ON_FX" title="DCM1:DFS_REF_ON_FX">DCM1:DFS_REF_ON_FX</a><br><a href="#bits-xc5v-CMT-DCM1:DRP42" title="DCM1:DRP42[8]">DCM1:DRP42[8]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_HF_TRIM_CAL" title="DCM1:DFS_HF_TRIM_CAL[1]">DCM1:DFS_HF_TRIM_CAL[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP42" title="DCM1:DRP42[10]">DCM1:DRP42[10]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_HF_TRIM_CAL" title="DCM1:DFS_HF_TRIM_CAL[2]">DCM1:DFS_HF_TRIM_CAL[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP42" title="DCM1:DRP42[11]">DCM1:DRP42[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_PWRD_REPLY_TIMES_OUT_B" title="~DCM1:DFS_PWRD_REPLY_TIMES_OUT_B">~DCM1:DFS_PWRD_REPLY_TIMES_OUT_B</a><br><a href="#bits-xc5v-CMT-DCM1:DRP42" title="DCM1:DRP42[13]">DCM1:DRP42[13]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP42" title="DCM1:DRP42[12]">DCM1:DRP42[12]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_PWRD_CLKIN_STOP_STICKY_B" title="~DCM1:DFS_PWRD_CLKIN_STOP_STICKY_B">~DCM1:DFS_PWRD_CLKIN_STOP_STICKY_B</a><br><a href="#bits-xc5v-CMT-DCM1:DRP42" title="DCM1:DRP42[14]">DCM1:DRP42[14]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_PWRD_CLKIN_STOP_B" title="~DCM1:DFS_PWRD_CLKIN_STOP_B">~DCM1:DFS_PWRD_CLKIN_STOP_B</a><br><a href="#bits-xc5v-CMT-DCM1:DRP42" title="DCM1:DRP42[15]">DCM1:DRP42[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DCM_CLKIN_IODLY_MUXOUT_SEL" title="DCM1:DCM_CLKIN_IODLY_MUXOUT_SEL">DCM1:DCM_CLKIN_IODLY_MUXOUT_SEL</a><br><a href="#bits-xc5v-CMT-DCM1:DRP43" title="DCM1:DRP43[1]">DCM1:DRP43[1]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DCM_CLKFB_IODLY_MUXOUT_SEL" title="DCM1:DCM_CLKFB_IODLY_MUXOUT_SEL">DCM1:DCM_CLKFB_IODLY_MUXOUT_SEL</a><br><a href="#bits-xc5v-CMT-DCM1:DRP43" title="DCM1:DRP43[0]">DCM1:DRP43[0]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP43" title="DCM1:DRP43[2]">DCM1:DRP43[2]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DESKEW_ADJUST" title="DCM1:DESKEW_ADJUST[0]">DCM1:DESKEW_ADJUST[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP43" title="DCM1:DRP43[3]">DCM1:DRP43[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DESKEW_ADJUST" title="DCM1:DESKEW_ADJUST[2]">DCM1:DESKEW_ADJUST[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP43" title="DCM1:DRP43[5]">DCM1:DRP43[5]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DESKEW_ADJUST" title="DCM1:DESKEW_ADJUST[1]">DCM1:DESKEW_ADJUST[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP43" title="DCM1:DRP43[4]">DCM1:DRP43[4]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DESKEW_ADJUST" title="DCM1:DESKEW_ADJUST[3]">DCM1:DESKEW_ADJUST[3]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP43" title="DCM1:DRP43[6]">DCM1:DRP43[6]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DESKEW_ADJUST" title="DCM1:DESKEW_ADJUST[4]">DCM1:DESKEW_ADJUST[4]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP43" title="DCM1:DRP43[7]">DCM1:DRP43[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DCM_PLL_RST_DCM" title="DCM1:DCM_PLL_RST_DCM">DCM1:DCM_PLL_RST_DCM</a><br><a href="#bits-xc5v-CMT-DCM1:DRP43" title="DCM1:DRP43[9]">DCM1:DRP43[9]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP43" title="DCM1:DRP43[8]">DCM1:DRP43[8]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DCM_COM_PWC_REF_TAP" title="DCM1:DCM_COM_PWC_REF_TAP[0]">DCM1:DCM_COM_PWC_REF_TAP[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP43" title="DCM1:DRP43[10]">DCM1:DRP43[10]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DCM_COM_PWC_REF_TAP" title="DCM1:DCM_COM_PWC_REF_TAP[1]">DCM1:DCM_COM_PWC_REF_TAP[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP43" title="DCM1:DRP43[11]">DCM1:DRP43[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DCM_COM_PWC_FB_TAP" title="DCM1:DCM_COM_PWC_FB_TAP[0]">DCM1:DCM_COM_PWC_FB_TAP[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP43" title="DCM1:DRP43[13]">DCM1:DRP43[13]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DCM_COM_PWC_REF_TAP" title="DCM1:DCM_COM_PWC_REF_TAP[2]">DCM1:DCM_COM_PWC_REF_TAP[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP43" title="DCM1:DRP43[12]">DCM1:DRP43[12]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DCM_COM_PWC_FB_TAP" title="DCM1:DCM_COM_PWC_FB_TAP[1]">DCM1:DCM_COM_PWC_FB_TAP[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP43" title="DCM1:DRP43[14]">DCM1:DRP43[14]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DCM_COM_PWC_FB_TAP" title="DCM1:DCM_COM_PWC_FB_TAP[2]">DCM1:DCM_COM_PWC_FB_TAP[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP43" title="DCM1:DRP43[15]">DCM1:DRP43[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DCM_COM_PWC_FB_EN" title="DCM1:DCM_COM_PWC_FB_EN">DCM1:DCM_COM_PWC_FB_EN</a><br><a href="#bits-xc5v-CMT-DCM1:DRP44" title="DCM1:DRP44[1]">DCM1:DRP44[1]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DCM_COM_PWC_REF_EN" title="DCM1:DCM_COM_PWC_REF_EN">DCM1:DCM_COM_PWC_REF_EN</a><br><a href="#bits-xc5v-CMT-DCM1:DRP44" title="DCM1:DRP44[0]">DCM1:DRP44[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DCM_EXT_FB_EN" title="DCM1:DCM_EXT_FB_EN">DCM1:DCM_EXT_FB_EN</a><br><a href="#bits-xc5v-CMT-DCM1:DRP44" title="DCM1:DRP44[2]">DCM1:DRP44[2]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DCM_USE_REG_READY" title="DCM1:DCM_USE_REG_READY">DCM1:DCM_USE_REG_READY</a><br><a href="#bits-xc5v-CMT-DCM1:DRP44" title="DCM1:DRP44[3]">DCM1:DRP44[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_SYNTH_CLOCK_SPEED" title="DCM1:DLL_SYNTH_CLOCK_SPEED[1]">DCM1:DLL_SYNTH_CLOCK_SPEED[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP44" title="DCM1:DRP44[5]">DCM1:DRP44[5]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_SYNTH_CLOCK_SPEED" title="DCM1:DLL_SYNTH_CLOCK_SPEED[0]">DCM1:DLL_SYNTH_CLOCK_SPEED[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP44" title="DCM1:DRP44[4]">DCM1:DRP44[4]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_SYNTH_CLOCK_SPEED" title="DCM1:DFS_SYNTH_CLOCK_SPEED[0]">DCM1:DFS_SYNTH_CLOCK_SPEED[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP44" title="DCM1:DRP44[6]">DCM1:DRP44[6]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_SYNTH_CLOCK_SPEED" title="DCM1:DFS_SYNTH_CLOCK_SPEED[1]">DCM1:DFS_SYNTH_CLOCK_SPEED[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP44" title="DCM1:DRP44[7]">DCM1:DRP44[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DCM_WAIT_PLL" title="DCM1:DCM_WAIT_PLL">DCM1:DCM_WAIT_PLL</a><br><a href="#bits-xc5v-CMT-DCM1:DRP44" title="DCM1:DRP44[9]">DCM1:DRP44[9]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_SYNTH_CLOCK_SPEED" title="DCM1:DFS_SYNTH_CLOCK_SPEED[2]">DCM1:DFS_SYNTH_CLOCK_SPEED[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP44" title="DCM1:DRP44[8]">DCM1:DRP44[8]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:CLKIN_DIVIDE_BY_2" title="DCM1:CLKIN_DIVIDE_BY_2">DCM1:CLKIN_DIVIDE_BY_2</a><br><a href="#bits-xc5v-CMT-DCM1:DRP44" title="DCM1:DRP44[10]">DCM1:DRP44[10]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DCM_CLKIN_IODLY_MUXINSEL" title="DCM1:DCM_CLKIN_IODLY_MUXINSEL">DCM1:DCM_CLKIN_IODLY_MUXINSEL</a><br><a href="#bits-xc5v-CMT-DCM1:DRP44" title="DCM1:DRP44[11]">DCM1:DRP44[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_SYNC_TO_DLL" title="DCM1:DFS_SYNC_TO_DLL">DCM1:DFS_SYNC_TO_DLL</a><br><a href="#bits-xc5v-CMT-DCM1:DRP44" title="DCM1:DRP44[13]">DCM1:DRP44[13]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DCM_CLKFB_IODLY_MUXINSEL" title="DCM1:DCM_CLKFB_IODLY_MUXINSEL">DCM1:DCM_CLKFB_IODLY_MUXINSEL</a><br><a href="#bits-xc5v-CMT-DCM1:DRP44" title="DCM1:DRP44[12]">DCM1:DRP44[12]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_EN" title="DCM1:DFS_EN">DCM1:DFS_EN</a><br><a href="#bits-xc5v-CMT-DCM1:DRP44" title="DCM1:DRP44[14]">DCM1:DRP44[14]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_FAST_UPDATE" title="DCM1:DFS_FAST_UPDATE">DCM1:DFS_FAST_UPDATE</a><br><a href="#bits-xc5v-CMT-DCM1:DRP44" title="DCM1:DRP44[15]">DCM1:DRP44[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_TAPTRIM" title="DCM1:DFS_TAPTRIM[1]">DCM1:DFS_TAPTRIM[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP45" title="DCM1:DRP45[1]">DCM1:DRP45[1]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_TAPTRIM" title="DCM1:DFS_TAPTRIM[0]">DCM1:DFS_TAPTRIM[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP45" title="DCM1:DRP45[0]">DCM1:DRP45[0]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_TAPTRIM" title="DCM1:DFS_TAPTRIM[2]">DCM1:DFS_TAPTRIM[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP45" title="DCM1:DRP45[2]">DCM1:DRP45[2]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_TAPTRIM" title="DCM1:DFS_TAPTRIM[3]">DCM1:DFS_TAPTRIM[3]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP45" title="DCM1:DRP45[3]">DCM1:DRP45[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_TAPTRIM" title="DCM1:DFS_TAPTRIM[5]">DCM1:DFS_TAPTRIM[5]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP45" title="DCM1:DRP45[5]">DCM1:DRP45[5]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_TAPTRIM" title="DCM1:DFS_TAPTRIM[4]">DCM1:DFS_TAPTRIM[4]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP45" title="DCM1:DRP45[4]">DCM1:DRP45[4]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_TAPTRIM" title="DCM1:DFS_TAPTRIM[6]">DCM1:DFS_TAPTRIM[6]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP45" title="DCM1:DRP45[6]">DCM1:DRP45[6]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_TAPTRIM" title="DCM1:DFS_TAPTRIM[7]">DCM1:DFS_TAPTRIM[7]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP45" title="DCM1:DRP45[7]">DCM1:DRP45[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_TAPTRIM" title="DCM1:DFS_TAPTRIM[9]">DCM1:DFS_TAPTRIM[9]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP45" title="DCM1:DRP45[9]">DCM1:DRP45[9]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_TAPTRIM" title="DCM1:DFS_TAPTRIM[8]">DCM1:DFS_TAPTRIM[8]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP45" title="DCM1:DRP45[8]">DCM1:DRP45[8]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_TAPTRIM" title="DCM1:DFS_TAPTRIM[10]">DCM1:DFS_TAPTRIM[10]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP45" title="DCM1:DRP45[10]">DCM1:DRP45[10]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP45" title="DCM1:DRP45[11]">DCM1:DRP45[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP45" title="DCM1:DRP45[13]">DCM1:DRP45[13]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP45" title="DCM1:DRP45[12]">DCM1:DRP45[12]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP45" title="DCM1:DRP45[14]">DCM1:DRP45[14]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP45" title="DCM1:DRP45[15]">DCM1:DRP45[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_TWEAK" title="DCM1:DFS_TWEAK[1]">DCM1:DFS_TWEAK[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP46" title="DCM1:DRP46[1]">DCM1:DRP46[1]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_TWEAK" title="DCM1:DFS_TWEAK[0]">DCM1:DFS_TWEAK[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP46" title="DCM1:DRP46[0]">DCM1:DRP46[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_TWEAK" title="DCM1:DFS_TWEAK[2]">DCM1:DFS_TWEAK[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP46" title="DCM1:DRP46[2]">DCM1:DRP46[2]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_TWEAK" title="DCM1:DFS_TWEAK[3]">DCM1:DFS_TWEAK[3]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP46" title="DCM1:DRP46[3]">DCM1:DRP46[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_TWEAK" title="DCM1:DFS_TWEAK[5]">DCM1:DFS_TWEAK[5]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP46" title="DCM1:DRP46[5]">DCM1:DRP46[5]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_TWEAK" title="DCM1:DFS_TWEAK[4]">DCM1:DFS_TWEAK[4]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP46" title="DCM1:DRP46[4]">DCM1:DRP46[4]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_TWEAK" title="DCM1:DFS_TWEAK[6]">DCM1:DFS_TWEAK[6]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP46" title="DCM1:DRP46[6]">DCM1:DRP46[6]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_TWEAK" title="DCM1:DFS_TWEAK[7]">DCM1:DFS_TWEAK[7]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP46" title="DCM1:DRP46[7]">DCM1:DRP46[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP46" title="DCM1:DRP46[9]">DCM1:DRP46[9]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP46" title="DCM1:DRP46[8]">DCM1:DRP46[8]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP46" title="DCM1:DRP46[10]">DCM1:DRP46[10]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP46" title="DCM1:DRP46[11]">DCM1:DRP46[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP46" title="DCM1:DRP46[13]">DCM1:DRP46[13]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP46" title="DCM1:DRP46[12]">DCM1:DRP46[12]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP46" title="DCM1:DRP46[14]">DCM1:DRP46[14]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP46" title="DCM1:DRP46[15]">DCM1:DRP46[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP47" title="DCM1:DRP47[1]">DCM1:DRP47[1]</a><br><a href="#bits-xc5v-CMT-DCM1:ENABLE.CLKFX180" title="DCM1:ENABLE.CLKFX180">DCM1:ENABLE.CLKFX180</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP47" title="DCM1:DRP47[0]">DCM1:DRP47[0]</a><br><a href="#bits-xc5v-CMT-DCM1:ENABLE.CLKFX" title="DCM1:ENABLE.CLKFX">DCM1:ENABLE.CLKFX</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP47" title="DCM1:DRP47[2]">DCM1:DRP47[2]</a><br><a href="#bits-xc5v-CMT-DCM1:ENABLE.CONCUR" title="DCM1:ENABLE.CONCUR">DCM1:ENABLE.CONCUR</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_OUTPUT_PSDLY_ON_CONCUR" title="DCM1:DFS_OUTPUT_PSDLY_ON_CONCUR">DCM1:DFS_OUTPUT_PSDLY_ON_CONCUR</a><br><a href="#bits-xc5v-CMT-DCM1:DRP47" title="DCM1:DRP47[3]">DCM1:DRP47[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DCM_UNUSED_TAPS_POWERDOWN" title="DCM1:DCM_UNUSED_TAPS_POWERDOWN[0]">DCM1:DCM_UNUSED_TAPS_POWERDOWN[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP47" title="DCM1:DRP47[5]">DCM1:DRP47[5]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_EN_RELRST_B" title="~DCM1:DFS_EN_RELRST_B">~DCM1:DFS_EN_RELRST_B</a><br><a href="#bits-xc5v-CMT-DCM1:DRP47" title="DCM1:DRP47[4]">DCM1:DRP47[4]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_MPW_LOW" title="DCM1:DFS_MPW_LOW">DCM1:DFS_MPW_LOW</a><br><a href="#bits-xc5v-CMT-DCM1:DRP47" title="DCM1:DRP47[6]">DCM1:DRP47[6]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_MPW_HIGH" title="DCM1:DFS_MPW_HIGH">DCM1:DFS_MPW_HIGH</a><br><a href="#bits-xc5v-CMT-DCM1:DRP47" title="DCM1:DRP47[7]">DCM1:DRP47[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_CUSTOM_FAST_SYNC" title="DCM1:DFS_CUSTOM_FAST_SYNC[0]">DCM1:DFS_CUSTOM_FAST_SYNC[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP47" title="DCM1:DRP47[9]">DCM1:DRP47[9]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DCM_CLKDV_CLKFX_ALIGNMENT" title="DCM1:DCM_CLKDV_CLKFX_ALIGNMENT">DCM1:DCM_CLKDV_CLKFX_ALIGNMENT</a><br><a href="#bits-xc5v-CMT-DCM1:DRP47" title="DCM1:DRP47[8]">DCM1:DRP47[8]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_CUSTOM_FAST_SYNC" title="DCM1:DFS_CUSTOM_FAST_SYNC[1]">DCM1:DFS_CUSTOM_FAST_SYNC[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP47" title="DCM1:DRP47[10]">DCM1:DRP47[10]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_CUSTOM_FAST_SYNC" title="DCM1:DFS_CUSTOM_FAST_SYNC[2]">DCM1:DFS_CUSTOM_FAST_SYNC[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP47" title="DCM1:DRP47[11]">DCM1:DRP47[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_AVE_FREQ_SAMPLE_INTERVAL" title="DCM1:DFS_AVE_FREQ_SAMPLE_INTERVAL[0]">DCM1:DFS_AVE_FREQ_SAMPLE_INTERVAL[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP47" title="DCM1:DRP47[13]">DCM1:DRP47[13]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_CUSTOM_FAST_SYNC" title="DCM1:DFS_CUSTOM_FAST_SYNC[3]">DCM1:DFS_CUSTOM_FAST_SYNC[3]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP47" title="DCM1:DRP47[12]">DCM1:DRP47[12]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DFS_AVE_FREQ_SAMPLE_INTERVAL" title="DCM1:DFS_AVE_FREQ_SAMPLE_INTERVAL[1]">DCM1:DFS_AVE_FREQ_SAMPLE_INTERVAL[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP47" title="DCM1:DRP47[14]">DCM1:DRP47[14]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DFS_AVE_FREQ_SAMPLE_INTERVAL" title="DCM1:DFS_AVE_FREQ_SAMPLE_INTERVAL[2]">DCM1:DFS_AVE_FREQ_SAMPLE_INTERVAL[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP47" title="DCM1:DRP47[15]">DCM1:DRP47[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">CMT bittile 8</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP48" title="DCM1:DRP48[1]">DCM1:DRP48[1]</a><br><a href="#bits-xc5v-CMT-DCM1:MUX.CLKIN" title="DCM1:MUX.CLKIN[1]">DCM1:MUX.CLKIN[1]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP48" title="DCM1:DRP48[0]">DCM1:DRP48[0]</a><br><a href="#bits-xc5v-CMT-DCM1:MUX.CLKIN" title="DCM1:MUX.CLKIN[0]">DCM1:MUX.CLKIN[0]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP48" title="DCM1:DRP48[2]">DCM1:DRP48[2]</a><br><a href="#bits-xc5v-CMT-DCM1:MUX.CLKIN" title="DCM1:MUX.CLKIN[2]">DCM1:MUX.CLKIN[2]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP48" title="DCM1:DRP48[3]">DCM1:DRP48[3]</a><br><a href="#bits-xc5v-CMT-DCM1:MUX.CLKIN" title="DCM1:MUX.CLKIN[3]">DCM1:MUX.CLKIN[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP48" title="DCM1:DRP48[5]">DCM1:DRP48[5]</a><br><a href="#bits-xc5v-CMT-DCM1:MUX.CLKFB" title="DCM1:MUX.CLKFB[0]">DCM1:MUX.CLKFB[0]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP48" title="DCM1:DRP48[4]">DCM1:DRP48[4]</a><br><a href="#bits-xc5v-CMT-DCM1:MUX.CLKIN" title="DCM1:MUX.CLKIN[4]">DCM1:MUX.CLKIN[4]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP48" title="DCM1:DRP48[6]">DCM1:DRP48[6]</a><br><a href="#bits-xc5v-CMT-DCM1:MUX.CLKFB" title="DCM1:MUX.CLKFB[1]">DCM1:MUX.CLKFB[1]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP48" title="DCM1:DRP48[7]">DCM1:DRP48[7]</a><br><a href="#bits-xc5v-CMT-DCM1:MUX.CLKFB" title="DCM1:MUX.CLKFB[2]">DCM1:MUX.CLKFB[2]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP48" title="DCM1:DRP48[9]">DCM1:DRP48[9]</a><br><a href="#bits-xc5v-CMT-DCM1:MUX.CLKFB" title="DCM1:MUX.CLKFB[4]">DCM1:MUX.CLKFB[4]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP48" title="DCM1:DRP48[8]">DCM1:DRP48[8]</a><br><a href="#bits-xc5v-CMT-DCM1:MUX.CLKFB" title="DCM1:MUX.CLKFB[3]">DCM1:MUX.CLKFB[3]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP48" title="DCM1:DRP48[10]">DCM1:DRP48[10]</a><br><a href="#bits-xc5v-CMT-DCM1:MUX.CLK_TO_PLL" title="DCM1:MUX.CLK_TO_PLL[0]">DCM1:MUX.CLK_TO_PLL[0]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP48" title="DCM1:DRP48[11]">DCM1:DRP48[11]</a><br><a href="#bits-xc5v-CMT-DCM1:MUX.CLK_TO_PLL" title="DCM1:MUX.CLK_TO_PLL[1]">DCM1:MUX.CLK_TO_PLL[1]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP48" title="DCM1:DRP48[13]">DCM1:DRP48[13]</a><br><a href="#bits-xc5v-CMT-DCM1:MUX.CLK_TO_PLL" title="DCM1:MUX.CLK_TO_PLL[3]">DCM1:MUX.CLK_TO_PLL[3]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP48" title="DCM1:DRP48[12]">DCM1:DRP48[12]</a><br><a href="#bits-xc5v-CMT-DCM1:MUX.CLK_TO_PLL" title="DCM1:MUX.CLK_TO_PLL[2]">DCM1:MUX.CLK_TO_PLL[2]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP48" title="DCM1:DRP48[14]">DCM1:DRP48[14]</a><br><a href="#bits-xc5v-CMT-DCM1:INV.SKEWCLKIN1" title="DCM1:INV.SKEWCLKIN1">DCM1:INV.SKEWCLKIN1</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP48" title="DCM1:DRP48[15]">DCM1:DRP48[15]</a><br><a href="#bits-xc5v-CMT-DCM1:INV.SKEWCLKIN2" title="DCM1:INV.SKEWCLKIN2">DCM1:INV.SKEWCLKIN2</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP49" title="DCM1:DRP49[1]">DCM1:DRP49[1]</a><br><a href="#bits-xc5v-CMT-DCM1:MUX.SKEWCLKIN2" title="DCM1:MUX.SKEWCLKIN2[1]">DCM1:MUX.SKEWCLKIN2[1]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP49" title="DCM1:DRP49[0]">DCM1:DRP49[0]</a><br><a href="#bits-xc5v-CMT-DCM1:MUX.SKEWCLKIN2" title="DCM1:MUX.SKEWCLKIN2[0]">DCM1:MUX.SKEWCLKIN2[0]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP49" title="DCM1:DRP49[2]">DCM1:DRP49[2]</a><br><a href="#bits-xc5v-CMT-DCM1:MUX.SKEWCLKIN2" title="DCM1:MUX.SKEWCLKIN2[2]">DCM1:MUX.SKEWCLKIN2[2]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP49" title="DCM1:DRP49[3]">DCM1:DRP49[3]</a><br><a href="#bits-xc5v-CMT-DCM1:MUX.SKEWCLKIN2" title="DCM1:MUX.SKEWCLKIN2[3]">DCM1:MUX.SKEWCLKIN2[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP49" title="DCM1:DRP49[5]">DCM1:DRP49[5]</a><br><a href="#bits-xc5v-CMT-DCM1:INV.SKEWRST" title="DCM1:INV.SKEWRST">DCM1:INV.SKEWRST</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP49" title="DCM1:DRP49[4]">DCM1:DRP49[4]</a><br><a href="#bits-xc5v-CMT-DCM1:INV.SKEWIN" title="DCM1:INV.SKEWIN">DCM1:INV.SKEWIN</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:CLKIN_CLKFB_ENABLE" title="DCM1:CLKIN_CLKFB_ENABLE">DCM1:CLKIN_CLKFB_ENABLE</a><br><a href="#bits-xc5v-CMT-DCM1:DRP49" title="DCM1:DRP49[6]">DCM1:DRP49[6]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP49" title="DCM1:DRP49[7]">DCM1:DRP49[7]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP49" title="DCM1:DRP49[9]">DCM1:DRP49[9]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP49" title="DCM1:DRP49[8]">DCM1:DRP49[8]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP49" title="DCM1:DRP49[10]">DCM1:DRP49[10]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP49" title="DCM1:DRP49[11]">DCM1:DRP49[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP49" title="DCM1:DRP49[13]">DCM1:DRP49[13]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP49" title="DCM1:DRP49[12]">DCM1:DRP49[12]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP49" title="DCM1:DRP49[14]">DCM1:DRP49[14]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DCM_REG_PWRD_CFG" title="DCM1:DCM_REG_PWRD_CFG">DCM1:DCM_REG_PWRD_CFG</a><br><a href="#bits-xc5v-CMT-DCM1:DRP49" title="DCM1:DRP49[15]">DCM1:DRP49[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP4A" title="DCM1:DRP4A[1]">DCM1:DRP4A[1]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP4A" title="DCM1:DRP4A[0]">DCM1:DRP4A[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP4A" title="DCM1:DRP4A[2]">DCM1:DRP4A[2]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP4A" title="DCM1:DRP4A[3]">DCM1:DRP4A[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP4A" title="DCM1:DRP4A[5]">DCM1:DRP4A[5]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP4A" title="DCM1:DRP4A[4]">DCM1:DRP4A[4]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP4A" title="DCM1:DRP4A[6]">DCM1:DRP4A[6]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP4A" title="DCM1:DRP4A[7]">DCM1:DRP4A[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP4A" title="DCM1:DRP4A[9]">DCM1:DRP4A[9]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP4A" title="DCM1:DRP4A[8]">DCM1:DRP4A[8]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP4A" title="DCM1:DRP4A[10]">DCM1:DRP4A[10]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP4A" title="DCM1:DRP4A[11]">DCM1:DRP4A[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP4A" title="DCM1:DRP4A[13]">DCM1:DRP4A[13]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP4A" title="DCM1:DRP4A[12]">DCM1:DRP4A[12]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP4A" title="DCM1:DRP4A[14]">DCM1:DRP4A[14]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP4A" title="DCM1:DRP4A[15]">DCM1:DRP4A[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_PHASE_SHIFT_CALIBRATION" title="DCM1:DLL_PHASE_SHIFT_CALIBRATION[1]">DCM1:DLL_PHASE_SHIFT_CALIBRATION[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4B" title="DCM1:DRP4B[1]">DCM1:DRP4B[1]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_PHASE_SHIFT_CALIBRATION" title="DCM1:DLL_PHASE_SHIFT_CALIBRATION[0]">DCM1:DLL_PHASE_SHIFT_CALIBRATION[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4B" title="DCM1:DRP4B[0]">DCM1:DRP4B[0]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP4B" title="DCM1:DRP4B[2]">DCM1:DRP4B[2]</a><br><a href="#bits-xc5v-CMT-DCM1:PS_CENTERED" title="DCM1:PS_CENTERED">DCM1:PS_CENTERED</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP4B" title="DCM1:DRP4B[3]">DCM1:DRP4B[3]</a><br><a href="#bits-xc5v-CMT-DCM1:PS_DIRECT" title="DCM1:PS_DIRECT">DCM1:PS_DIRECT</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP4B" title="DCM1:DRP4B[5]">DCM1:DRP4B[5]</a><br><a href="#bits-xc5v-CMT-DCM1:INV.RST" title="DCM1:INV.RST">DCM1:INV.RST</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_PHASE_SHIFT_LOCK_BY1" title="DCM1:DLL_PHASE_SHIFT_LOCK_BY1">DCM1:DLL_PHASE_SHIFT_LOCK_BY1</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4B" title="DCM1:DRP4B[4]">DCM1:DRP4B[4]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP4B" title="DCM1:DRP4B[6]">DCM1:DRP4B[6]</a><br><a href="#bits-xc5v-CMT-DCM1:INV.PSINCDEC" title="DCM1:INV.PSINCDEC">DCM1:INV.PSINCDEC</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP4B" title="DCM1:DRP4B[7]">DCM1:DRP4B[7]</a><br><a href="#bits-xc5v-CMT-DCM1:INV.PSEN" title="DCM1:INV.PSEN">DCM1:INV.PSEN</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP4B" title="DCM1:DRP4B[9]">DCM1:DRP4B[9]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP4B" title="DCM1:DRP4B[8]">DCM1:DRP4B[8]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP4B" title="DCM1:DRP4B[10]">DCM1:DRP4B[10]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP4B" title="DCM1:DRP4B[11]">DCM1:DRP4B[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP4B" title="DCM1:DRP4B[13]">DCM1:DRP4B[13]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP4B" title="DCM1:DRP4B[12]">DCM1:DRP4B[12]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP4B" title="DCM1:DRP4B[14]">DCM1:DRP4B[14]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP4B" title="DCM1:DRP4B[15]">DCM1:DRP4B[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DCM_SCANMODE" title="DCM1:DCM_SCANMODE">DCM1:DCM_SCANMODE</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4C" title="DCM1:DRP4C[1]">DCM1:DRP4C[1]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DCM_UNUSED_TAPS_POWERDOWN" title="DCM1:DCM_UNUSED_TAPS_POWERDOWN[2]">DCM1:DCM_UNUSED_TAPS_POWERDOWN[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4C" title="DCM1:DRP4C[0]">DCM1:DRP4C[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_TAPINIT_CTL" title="DCM1:DLL_TAPINIT_CTL[0]">DCM1:DLL_TAPINIT_CTL[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4C" title="DCM1:DRP4C[2]">DCM1:DRP4C[2]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_TAPINIT_CTL" title="DCM1:DLL_TAPINIT_CTL[1]">DCM1:DLL_TAPINIT_CTL[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4C" title="DCM1:DRP4C[3]">DCM1:DRP4C[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP4C" title="DCM1:DRP4C[5]">DCM1:DRP4C[5]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_TAPINIT_CTL" title="DCM1:DLL_TAPINIT_CTL[2]">DCM1:DLL_TAPINIT_CTL[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4C" title="DCM1:DRP4C[4]">DCM1:DRP4C[4]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_PWRD_ON_SCANMODE_B" title="~DCM1:DLL_PWRD_ON_SCANMODE_B">~DCM1:DLL_PWRD_ON_SCANMODE_B</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4C" title="DCM1:DRP4C[6]">DCM1:DRP4C[6]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD1_PHASE_SEL_INIT" title="DCM1:DLL_ZD1_PHASE_SEL_INIT[0]">DCM1:DLL_ZD1_PHASE_SEL_INIT[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4C" title="DCM1:DRP4C[7]">DCM1:DRP4C[7]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_PERIOD_LOCK_BY1" title="DCM1:DLL_PERIOD_LOCK_BY1">DCM1:DLL_PERIOD_LOCK_BY1</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4C" title="DCM1:DRP4C[9]">DCM1:DRP4C[9]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD1_PHASE_SEL_INIT" title="DCM1:DLL_ZD1_PHASE_SEL_INIT[1]">DCM1:DLL_ZD1_PHASE_SEL_INIT[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4C" title="DCM1:DRP4C[8]">DCM1:DRP4C[8]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_DESKEW_LOCK_BY1" title="DCM1:DLL_DESKEW_LOCK_BY1">DCM1:DLL_DESKEW_LOCK_BY1</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4C" title="DCM1:DRP4C[10]">DCM1:DRP4C[10]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD2_JF_OVERFLOW_HOLD" title="DCM1:DLL_ZD2_JF_OVERFLOW_HOLD">DCM1:DLL_ZD2_JF_OVERFLOW_HOLD</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4C" title="DCM1:DRP4C[11]">DCM1:DRP4C[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD1_JF_OVERFLOW_HOLD" title="DCM1:DLL_ZD1_JF_OVERFLOW_HOLD">DCM1:DLL_ZD1_JF_OVERFLOW_HOLD</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4C" title="DCM1:DRP4C[13]">DCM1:DRP4C[13]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DCM_UNUSED_TAPS_POWERDOWN" title="DCM1:DCM_UNUSED_TAPS_POWERDOWN[3]">DCM1:DCM_UNUSED_TAPS_POWERDOWN[3]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4C" title="DCM1:DRP4C[12]">DCM1:DRP4C[12]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DCM_UNUSED_TAPS_POWERDOWN" title="DCM1:DCM_UNUSED_TAPS_POWERDOWN[1]">DCM1:DCM_UNUSED_TAPS_POWERDOWN[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4C" title="DCM1:DRP4C[14]">DCM1:DRP4C[14]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP4C" title="DCM1:DRP4C[15]">DCM1:DRP4C[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD2_TAP_INIT" title="DCM1:DLL_ZD2_TAP_INIT[1]">DCM1:DLL_ZD2_TAP_INIT[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4D" title="DCM1:DRP4D[1]">DCM1:DRP4D[1]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD2_TAP_INIT" title="DCM1:DLL_ZD2_TAP_INIT[0]">DCM1:DLL_ZD2_TAP_INIT[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4D" title="DCM1:DRP4D[0]">DCM1:DRP4D[0]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD2_TAP_INIT" title="DCM1:DLL_ZD2_TAP_INIT[2]">DCM1:DLL_ZD2_TAP_INIT[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4D" title="DCM1:DRP4D[2]">DCM1:DRP4D[2]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD2_TAP_INIT" title="DCM1:DLL_ZD2_TAP_INIT[3]">DCM1:DLL_ZD2_TAP_INIT[3]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4D" title="DCM1:DRP4D[3]">DCM1:DRP4D[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD2_TAP_INIT" title="DCM1:DLL_ZD2_TAP_INIT[5]">DCM1:DLL_ZD2_TAP_INIT[5]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4D" title="DCM1:DRP4D[5]">DCM1:DRP4D[5]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD2_TAP_INIT" title="DCM1:DLL_ZD2_TAP_INIT[4]">DCM1:DLL_ZD2_TAP_INIT[4]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4D" title="DCM1:DRP4D[4]">DCM1:DRP4D[4]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD2_TAP_INIT" title="DCM1:DLL_ZD2_TAP_INIT[6]">DCM1:DLL_ZD2_TAP_INIT[6]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4D" title="DCM1:DRP4D[6]">DCM1:DRP4D[6]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP4D" title="DCM1:DRP4D[7]">DCM1:DRP4D[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD1_TAP_INIT" title="DCM1:DLL_ZD1_TAP_INIT[1]">DCM1:DLL_ZD1_TAP_INIT[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4D" title="DCM1:DRP4D[9]">DCM1:DRP4D[9]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD1_TAP_INIT" title="DCM1:DLL_ZD1_TAP_INIT[0]">DCM1:DLL_ZD1_TAP_INIT[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4D" title="DCM1:DRP4D[8]">DCM1:DRP4D[8]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD1_TAP_INIT" title="DCM1:DLL_ZD1_TAP_INIT[2]">DCM1:DLL_ZD1_TAP_INIT[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4D" title="DCM1:DRP4D[10]">DCM1:DRP4D[10]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD1_TAP_INIT" title="DCM1:DLL_ZD1_TAP_INIT[3]">DCM1:DLL_ZD1_TAP_INIT[3]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4D" title="DCM1:DRP4D[11]">DCM1:DRP4D[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD1_TAP_INIT" title="DCM1:DLL_ZD1_TAP_INIT[5]">DCM1:DLL_ZD1_TAP_INIT[5]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4D" title="DCM1:DRP4D[13]">DCM1:DRP4D[13]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD1_TAP_INIT" title="DCM1:DLL_ZD1_TAP_INIT[4]">DCM1:DLL_ZD1_TAP_INIT[4]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4D" title="DCM1:DRP4D[12]">DCM1:DRP4D[12]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD1_TAP_INIT" title="DCM1:DLL_ZD1_TAP_INIT[6]">DCM1:DLL_ZD1_TAP_INIT[6]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4D" title="DCM1:DRP4D[14]">DCM1:DRP4D[14]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD1_TAP_INIT" title="DCM1:DLL_ZD1_TAP_INIT[7]">DCM1:DLL_ZD1_TAP_INIT[7]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4D" title="DCM1:DRP4D[15]">DCM1:DRP4D[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_DESKEW_MINTAP" title="DCM1:DLL_DESKEW_MINTAP[1]">DCM1:DLL_DESKEW_MINTAP[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4E" title="DCM1:DRP4E[1]">DCM1:DRP4E[1]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_DESKEW_MINTAP" title="DCM1:DLL_DESKEW_MINTAP[0]">DCM1:DLL_DESKEW_MINTAP[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4E" title="DCM1:DRP4E[0]">DCM1:DRP4E[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_DESKEW_MINTAP" title="DCM1:DLL_DESKEW_MINTAP[2]">DCM1:DLL_DESKEW_MINTAP[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4E" title="DCM1:DRP4E[2]">DCM1:DRP4E[2]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_DESKEW_MINTAP" title="DCM1:DLL_DESKEW_MINTAP[3]">DCM1:DLL_DESKEW_MINTAP[3]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4E" title="DCM1:DRP4E[3]">DCM1:DRP4E[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_DESKEW_MINTAP" title="DCM1:DLL_DESKEW_MINTAP[5]">DCM1:DLL_DESKEW_MINTAP[5]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4E" title="DCM1:DRP4E[5]">DCM1:DRP4E[5]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_DESKEW_MINTAP" title="DCM1:DLL_DESKEW_MINTAP[4]">DCM1:DLL_DESKEW_MINTAP[4]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4E" title="DCM1:DRP4E[4]">DCM1:DRP4E[4]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_DESKEW_MINTAP" title="DCM1:DLL_DESKEW_MINTAP[6]">DCM1:DLL_DESKEW_MINTAP[6]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4E" title="DCM1:DRP4E[6]">DCM1:DRP4E[6]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_DESKEW_MINTAP" title="DCM1:DLL_DESKEW_MINTAP[7]">DCM1:DLL_DESKEW_MINTAP[7]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4E" title="DCM1:DRP4E[7]">DCM1:DRP4E[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_DESKEW_MAXTAP" title="DCM1:DLL_DESKEW_MAXTAP[1]">DCM1:DLL_DESKEW_MAXTAP[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4E" title="DCM1:DRP4E[9]">DCM1:DRP4E[9]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_DESKEW_MAXTAP" title="DCM1:DLL_DESKEW_MAXTAP[0]">DCM1:DLL_DESKEW_MAXTAP[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4E" title="DCM1:DRP4E[8]">DCM1:DRP4E[8]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_DESKEW_MAXTAP" title="DCM1:DLL_DESKEW_MAXTAP[2]">DCM1:DLL_DESKEW_MAXTAP[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4E" title="DCM1:DRP4E[10]">DCM1:DRP4E[10]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_DESKEW_MAXTAP" title="DCM1:DLL_DESKEW_MAXTAP[3]">DCM1:DLL_DESKEW_MAXTAP[3]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4E" title="DCM1:DRP4E[11]">DCM1:DRP4E[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_DESKEW_MAXTAP" title="DCM1:DLL_DESKEW_MAXTAP[5]">DCM1:DLL_DESKEW_MAXTAP[5]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4E" title="DCM1:DRP4E[13]">DCM1:DRP4E[13]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_DESKEW_MAXTAP" title="DCM1:DLL_DESKEW_MAXTAP[4]">DCM1:DLL_DESKEW_MAXTAP[4]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4E" title="DCM1:DRP4E[12]">DCM1:DRP4E[12]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_DESKEW_MAXTAP" title="DCM1:DLL_DESKEW_MAXTAP[6]">DCM1:DLL_DESKEW_MAXTAP[6]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4E" title="DCM1:DRP4E[14]">DCM1:DRP4E[14]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_DESKEW_MAXTAP" title="DCM1:DLL_DESKEW_MAXTAP[7]">DCM1:DLL_DESKEW_MAXTAP[7]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP4E" title="DCM1:DRP4E[15]">DCM1:DRP4E[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP4F" title="DCM1:DRP4F[1]">DCM1:DRP4F[1]</a><br><a href="#bits-xc5v-CMT-DCM1:FACTORY_JF" title="DCM1:FACTORY_JF[1]">DCM1:FACTORY_JF[1]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP4F" title="DCM1:DRP4F[0]">DCM1:DRP4F[0]</a><br><a href="#bits-xc5v-CMT-DCM1:FACTORY_JF" title="DCM1:FACTORY_JF[0]">DCM1:FACTORY_JF[0]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP4F" title="DCM1:DRP4F[2]">DCM1:DRP4F[2]</a><br><a href="#bits-xc5v-CMT-DCM1:FACTORY_JF" title="DCM1:FACTORY_JF[2]">DCM1:FACTORY_JF[2]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP4F" title="DCM1:DRP4F[3]">DCM1:DRP4F[3]</a><br><a href="#bits-xc5v-CMT-DCM1:FACTORY_JF" title="DCM1:FACTORY_JF[3]">DCM1:FACTORY_JF[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP4F" title="DCM1:DRP4F[5]">DCM1:DRP4F[5]</a><br><a href="#bits-xc5v-CMT-DCM1:FACTORY_JF" title="DCM1:FACTORY_JF[5]">DCM1:FACTORY_JF[5]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP4F" title="DCM1:DRP4F[4]">DCM1:DRP4F[4]</a><br><a href="#bits-xc5v-CMT-DCM1:FACTORY_JF" title="DCM1:FACTORY_JF[4]">DCM1:FACTORY_JF[4]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP4F" title="DCM1:DRP4F[6]">DCM1:DRP4F[6]</a><br><a href="#bits-xc5v-CMT-DCM1:FACTORY_JF" title="DCM1:FACTORY_JF[6]">DCM1:FACTORY_JF[6]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP4F" title="DCM1:DRP4F[7]">DCM1:DRP4F[7]</a><br><a href="#bits-xc5v-CMT-DCM1:FACTORY_JF" title="DCM1:FACTORY_JF[7]">DCM1:FACTORY_JF[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP4F" title="DCM1:DRP4F[9]">DCM1:DRP4F[9]</a><br><a href="#bits-xc5v-CMT-DCM1:FACTORY_JF" title="DCM1:FACTORY_JF[9]">DCM1:FACTORY_JF[9]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP4F" title="DCM1:DRP4F[8]">DCM1:DRP4F[8]</a><br><a href="#bits-xc5v-CMT-DCM1:FACTORY_JF" title="DCM1:FACTORY_JF[8]">DCM1:FACTORY_JF[8]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP4F" title="DCM1:DRP4F[10]">DCM1:DRP4F[10]</a><br><a href="#bits-xc5v-CMT-DCM1:FACTORY_JF" title="DCM1:FACTORY_JF[10]">DCM1:FACTORY_JF[10]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP4F" title="DCM1:DRP4F[11]">DCM1:DRP4F[11]</a><br><a href="#bits-xc5v-CMT-DCM1:FACTORY_JF" title="DCM1:FACTORY_JF[11]">DCM1:FACTORY_JF[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP4F" title="DCM1:DRP4F[13]">DCM1:DRP4F[13]</a><br><a href="#bits-xc5v-CMT-DCM1:FACTORY_JF" title="DCM1:FACTORY_JF[13]">DCM1:FACTORY_JF[13]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP4F" title="DCM1:DRP4F[12]">DCM1:DRP4F[12]</a><br><a href="#bits-xc5v-CMT-DCM1:FACTORY_JF" title="DCM1:FACTORY_JF[12]">DCM1:FACTORY_JF[12]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP4F" title="DCM1:DRP4F[14]">DCM1:DRP4F[14]</a><br><a href="#bits-xc5v-CMT-DCM1:FACTORY_JF" title="DCM1:FACTORY_JF[14]">DCM1:FACTORY_JF[14]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP4F" title="DCM1:DRP4F[15]">DCM1:DRP4F[15]</a><br><a href="#bits-xc5v-CMT-DCM1:FACTORY_JF" title="DCM1:FACTORY_JF[15]">DCM1:FACTORY_JF[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="31">CMT bittile 9</th></tr><tr><th rowspan="2">Row</th><th colspan="30">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th><th>26</th><th>27</th><th>28</th><th>29</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:CLKFX_DIVIDE" title="DCM1:CLKFX_DIVIDE[1]">DCM1:CLKFX_DIVIDE[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP50" title="DCM1:DRP50[1]">DCM1:DRP50[1]</a></td><td><a href="#bits-xc5v-CMT-DCM1:CLKFX_DIVIDE" title="DCM1:CLKFX_DIVIDE[0]">DCM1:CLKFX_DIVIDE[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP50" title="DCM1:DRP50[0]">DCM1:DRP50[0]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:CLKFX_DIVIDE" title="DCM1:CLKFX_DIVIDE[2]">DCM1:CLKFX_DIVIDE[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP50" title="DCM1:DRP50[2]">DCM1:DRP50[2]</a></td><td><a href="#bits-xc5v-CMT-DCM1:CLKFX_DIVIDE" title="DCM1:CLKFX_DIVIDE[3]">DCM1:CLKFX_DIVIDE[3]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP50" title="DCM1:DRP50[3]">DCM1:DRP50[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:CLKFX_DIVIDE" title="DCM1:CLKFX_DIVIDE[5]">DCM1:CLKFX_DIVIDE[5]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP50" title="DCM1:DRP50[5]">DCM1:DRP50[5]</a></td><td><a href="#bits-xc5v-CMT-DCM1:CLKFX_DIVIDE" title="DCM1:CLKFX_DIVIDE[4]">DCM1:CLKFX_DIVIDE[4]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP50" title="DCM1:DRP50[4]">DCM1:DRP50[4]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:CLKFX_DIVIDE" title="DCM1:CLKFX_DIVIDE[6]">DCM1:CLKFX_DIVIDE[6]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP50" title="DCM1:DRP50[6]">DCM1:DRP50[6]</a></td><td><a href="#bits-xc5v-CMT-DCM1:CLKFX_DIVIDE" title="DCM1:CLKFX_DIVIDE[7]">DCM1:CLKFX_DIVIDE[7]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP50" title="DCM1:DRP50[7]">DCM1:DRP50[7]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:CLKFX_MULTIPLY" title="DCM1:CLKFX_MULTIPLY[1]">DCM1:CLKFX_MULTIPLY[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP50" title="DCM1:DRP50[9]">DCM1:DRP50[9]</a></td><td><a href="#bits-xc5v-CMT-DCM1:CLKFX_MULTIPLY" title="DCM1:CLKFX_MULTIPLY[0]">DCM1:CLKFX_MULTIPLY[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP50" title="DCM1:DRP50[8]">DCM1:DRP50[8]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:CLKFX_MULTIPLY" title="DCM1:CLKFX_MULTIPLY[2]">DCM1:CLKFX_MULTIPLY[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP50" title="DCM1:DRP50[10]">DCM1:DRP50[10]</a></td><td><a href="#bits-xc5v-CMT-DCM1:CLKFX_MULTIPLY" title="DCM1:CLKFX_MULTIPLY[3]">DCM1:CLKFX_MULTIPLY[3]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP50" title="DCM1:DRP50[11]">DCM1:DRP50[11]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:CLKFX_MULTIPLY" title="DCM1:CLKFX_MULTIPLY[5]">DCM1:CLKFX_MULTIPLY[5]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP50" title="DCM1:DRP50[13]">DCM1:DRP50[13]</a></td><td><a href="#bits-xc5v-CMT-DCM1:CLKFX_MULTIPLY" title="DCM1:CLKFX_MULTIPLY[4]">DCM1:CLKFX_MULTIPLY[4]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP50" title="DCM1:DRP50[12]">DCM1:DRP50[12]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:CLKFX_MULTIPLY" title="DCM1:CLKFX_MULTIPLY[6]">DCM1:CLKFX_MULTIPLY[6]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP50" title="DCM1:DRP50[14]">DCM1:DRP50[14]</a></td><td><a href="#bits-xc5v-CMT-DCM1:CLKFX_MULTIPLY" title="DCM1:CLKFX_MULTIPLY[7]">DCM1:CLKFX_MULTIPLY[7]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP50" title="DCM1:DRP50[15]">DCM1:DRP50[15]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_CLKIN_STOPPED_PWRD_EN_B" title="~DCM1:DLL_CLKIN_STOPPED_PWRD_EN_B">~DCM1:DLL_CLKIN_STOPPED_PWRD_EN_B</a><br><a href="#bits-xc5v-CMT-DCM1:DRP51" title="DCM1:DRP51[1]">DCM1:DRP51[1]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_CLKFB_STOPPED_PWRD_EN_B" title="~DCM1:DLL_CLKFB_STOPPED_PWRD_EN_B">~DCM1:DLL_CLKFB_STOPPED_PWRD_EN_B</a><br><a href="#bits-xc5v-CMT-DCM1:DRP51" title="DCM1:DRP51[0]">DCM1:DRP51[0]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_FREQUENCY_MODE" title="DCM1:DLL_FREQUENCY_MODE[0]">DCM1:DLL_FREQUENCY_MODE[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP51" title="DCM1:DRP51[2]">DCM1:DRP51[2]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_FREQUENCY_MODE" title="DCM1:DLL_FREQUENCY_MODE[1]">DCM1:DLL_FREQUENCY_MODE[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP51" title="DCM1:DRP51[3]">DCM1:DRP51[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD2_EN" title="DCM1:DLL_ZD2_EN">DCM1:DLL_ZD2_EN</a><br><a href="#bits-xc5v-CMT-DCM1:DRP51" title="DCM1:DRP51[5]">DCM1:DRP51[5]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP51" title="DCM1:DRP51[4]">DCM1:DRP51[4]</a><br><a href="#bits-xc5v-CMT-DCM1:PS_MODE" title="DCM1:PS_MODE">DCM1:PS_MODE</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD1_EN" title="DCM1:DLL_ZD1_EN">DCM1:DLL_ZD1_EN</a><br><a href="#bits-xc5v-CMT-DCM1:DRP51" title="DCM1:DRP51[6]">DCM1:DRP51[6]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP51" title="DCM1:DRP51[7]">DCM1:DRP51[7]</a><br><a href="#bits-xc5v-CMT-DCM1:PS_ENABLE" title="DCM1:PS_ENABLE">DCM1:PS_ENABLE</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_SETTLE_TIME" title="DCM1:DLL_SETTLE_TIME[1]">DCM1:DLL_SETTLE_TIME[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP51" title="DCM1:DRP51[9]">DCM1:DRP51[9]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_SETTLE_TIME" title="DCM1:DLL_SETTLE_TIME[0]">DCM1:DLL_SETTLE_TIME[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP51" title="DCM1:DRP51[8]">DCM1:DRP51[8]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_SETTLE_TIME" title="DCM1:DLL_SETTLE_TIME[2]">DCM1:DLL_SETTLE_TIME[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP51" title="DCM1:DRP51[10]">DCM1:DRP51[10]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_SETTLE_TIME" title="DCM1:DLL_SETTLE_TIME[3]">DCM1:DLL_SETTLE_TIME[3]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP51" title="DCM1:DRP51[11]">DCM1:DRP51[11]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_SETTLE_TIME" title="DCM1:DLL_SETTLE_TIME[5]">DCM1:DLL_SETTLE_TIME[5]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP51" title="DCM1:DRP51[13]">DCM1:DRP51[13]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_SETTLE_TIME" title="DCM1:DLL_SETTLE_TIME[4]">DCM1:DLL_SETTLE_TIME[4]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP51" title="DCM1:DRP51[12]">DCM1:DRP51[12]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_SETTLE_TIME" title="DCM1:DLL_SETTLE_TIME[6]">DCM1:DLL_SETTLE_TIME[6]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP51" title="DCM1:DRP51[14]">DCM1:DRP51[14]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_SETTLE_TIME" title="DCM1:DLL_SETTLE_TIME[7]">DCM1:DLL_SETTLE_TIME[7]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP51" title="DCM1:DRP51[15]">DCM1:DRP51[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_LIVE_TIME" title="DCM1:DLL_LIVE_TIME[1]">DCM1:DLL_LIVE_TIME[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP52" title="DCM1:DRP52[1]">DCM1:DRP52[1]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_LIVE_TIME" title="DCM1:DLL_LIVE_TIME[0]">DCM1:DLL_LIVE_TIME[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP52" title="DCM1:DRP52[0]">DCM1:DRP52[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_LIVE_TIME" title="DCM1:DLL_LIVE_TIME[2]">DCM1:DLL_LIVE_TIME[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP52" title="DCM1:DRP52[2]">DCM1:DRP52[2]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_LIVE_TIME" title="DCM1:DLL_LIVE_TIME[3]">DCM1:DLL_LIVE_TIME[3]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP52" title="DCM1:DRP52[3]">DCM1:DRP52[3]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_LIVE_TIME" title="DCM1:DLL_LIVE_TIME[5]">DCM1:DLL_LIVE_TIME[5]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP52" title="DCM1:DRP52[5]">DCM1:DRP52[5]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_LIVE_TIME" title="DCM1:DLL_LIVE_TIME[4]">DCM1:DLL_LIVE_TIME[4]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP52" title="DCM1:DRP52[4]">DCM1:DRP52[4]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_LIVE_TIME" title="DCM1:DLL_LIVE_TIME[6]">DCM1:DLL_LIVE_TIME[6]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP52" title="DCM1:DRP52[6]">DCM1:DRP52[6]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_LIVE_TIME" title="DCM1:DLL_LIVE_TIME[7]">DCM1:DLL_LIVE_TIME[7]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP52" title="DCM1:DRP52[7]">DCM1:DRP52[7]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_DEAD_TIME" title="DCM1:DLL_DEAD_TIME[1]">DCM1:DLL_DEAD_TIME[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP52" title="DCM1:DRP52[9]">DCM1:DRP52[9]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_DEAD_TIME" title="DCM1:DLL_DEAD_TIME[0]">DCM1:DLL_DEAD_TIME[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP52" title="DCM1:DRP52[8]">DCM1:DRP52[8]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_DEAD_TIME" title="DCM1:DLL_DEAD_TIME[2]">DCM1:DLL_DEAD_TIME[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP52" title="DCM1:DRP52[10]">DCM1:DRP52[10]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_DEAD_TIME" title="DCM1:DLL_DEAD_TIME[3]">DCM1:DLL_DEAD_TIME[3]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP52" title="DCM1:DRP52[11]">DCM1:DRP52[11]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_DEAD_TIME" title="DCM1:DLL_DEAD_TIME[5]">DCM1:DLL_DEAD_TIME[5]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP52" title="DCM1:DRP52[13]">DCM1:DRP52[13]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_DEAD_TIME" title="DCM1:DLL_DEAD_TIME[4]">DCM1:DLL_DEAD_TIME[4]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP52" title="DCM1:DRP52[12]">DCM1:DRP52[12]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_DEAD_TIME" title="DCM1:DLL_DEAD_TIME[6]">DCM1:DLL_DEAD_TIME[6]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP52" title="DCM1:DRP52[14]">DCM1:DRP52[14]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_DEAD_TIME" title="DCM1:DLL_DEAD_TIME[7]">DCM1:DLL_DEAD_TIME[7]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP52" title="DCM1:DRP52[15]">DCM1:DRP52[15]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:CLKDV_COUNT_MAX" title="DCM1:CLKDV_COUNT_MAX[1]">DCM1:CLKDV_COUNT_MAX[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP53" title="DCM1:DRP53[1]">DCM1:DRP53[1]</a></td><td><a href="#bits-xc5v-CMT-DCM1:CLKDV_COUNT_MAX" title="DCM1:CLKDV_COUNT_MAX[0]">DCM1:CLKDV_COUNT_MAX[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP53" title="DCM1:DRP53[0]">DCM1:DRP53[0]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:CLKDV_COUNT_MAX" title="DCM1:CLKDV_COUNT_MAX[2]">DCM1:CLKDV_COUNT_MAX[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP53" title="DCM1:DRP53[2]">DCM1:DRP53[2]</a></td><td><a href="#bits-xc5v-CMT-DCM1:CLKDV_COUNT_MAX" title="DCM1:CLKDV_COUNT_MAX[3]">DCM1:CLKDV_COUNT_MAX[3]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP53" title="DCM1:DRP53[3]">DCM1:DRP53[3]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:CLKDV_COUNT_FALL" title="DCM1:CLKDV_COUNT_FALL[1]">DCM1:CLKDV_COUNT_FALL[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP53" title="DCM1:DRP53[5]">DCM1:DRP53[5]</a></td><td><a href="#bits-xc5v-CMT-DCM1:CLKDV_COUNT_FALL" title="DCM1:CLKDV_COUNT_FALL[0]">DCM1:CLKDV_COUNT_FALL[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP53" title="DCM1:DRP53[4]">DCM1:DRP53[4]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:CLKDV_COUNT_FALL" title="DCM1:CLKDV_COUNT_FALL[2]">DCM1:CLKDV_COUNT_FALL[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP53" title="DCM1:DRP53[6]">DCM1:DRP53[6]</a></td><td><a href="#bits-xc5v-CMT-DCM1:CLKDV_COUNT_FALL" title="DCM1:CLKDV_COUNT_FALL[3]">DCM1:CLKDV_COUNT_FALL[3]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP53" title="DCM1:DRP53[7]">DCM1:DRP53[7]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:CLKDV_COUNT_FALL_2" title="DCM1:CLKDV_COUNT_FALL_2[1]">DCM1:CLKDV_COUNT_FALL_2[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP53" title="DCM1:DRP53[9]">DCM1:DRP53[9]</a></td><td><a href="#bits-xc5v-CMT-DCM1:CLKDV_COUNT_FALL_2" title="DCM1:CLKDV_COUNT_FALL_2[0]">DCM1:CLKDV_COUNT_FALL_2[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP53" title="DCM1:DRP53[8]">DCM1:DRP53[8]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:CLKDV_COUNT_FALL_2" title="DCM1:CLKDV_COUNT_FALL_2[2]">DCM1:CLKDV_COUNT_FALL_2[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP53" title="DCM1:DRP53[10]">DCM1:DRP53[10]</a></td><td><a href="#bits-xc5v-CMT-DCM1:CLKDV_COUNT_FALL_2" title="DCM1:CLKDV_COUNT_FALL_2[3]">DCM1:CLKDV_COUNT_FALL_2[3]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP53" title="DCM1:DRP53[11]">DCM1:DRP53[11]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:CLKDV_PHASE_RISE" title="DCM1:CLKDV_PHASE_RISE[1]">DCM1:CLKDV_PHASE_RISE[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP53" title="DCM1:DRP53[13]">DCM1:DRP53[13]</a></td><td><a href="#bits-xc5v-CMT-DCM1:CLKDV_PHASE_RISE" title="DCM1:CLKDV_PHASE_RISE[0]">DCM1:CLKDV_PHASE_RISE[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP53" title="DCM1:DRP53[12]">DCM1:DRP53[12]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:CLKDV_PHASE_FALL" title="DCM1:CLKDV_PHASE_FALL[0]">DCM1:CLKDV_PHASE_FALL[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP53" title="DCM1:DRP53[14]">DCM1:DRP53[14]</a></td><td><a href="#bits-xc5v-CMT-DCM1:CLKDV_PHASE_FALL" title="DCM1:CLKDV_PHASE_FALL[1]">DCM1:CLKDV_PHASE_FALL[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP53" title="DCM1:DRP53[15]">DCM1:DRP53[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_FDBKLOST_EN" title="DCM1:DLL_FDBKLOST_EN">DCM1:DLL_FDBKLOST_EN</a><br><a href="#bits-xc5v-CMT-DCM1:DRP54" title="DCM1:DRP54[1]">DCM1:DRP54[1]</a></td><td><a href="#bits-xc5v-CMT-DCM1:CLKDV_MODE" title="DCM1:CLKDV_MODE">DCM1:CLKDV_MODE</a><br><a href="#bits-xc5v-CMT-DCM1:DRP54" title="DCM1:DRP54[0]">DCM1:DRP54[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DCM_CLKLOST_EN" title="DCM1:DCM_CLKLOST_EN">DCM1:DCM_CLKLOST_EN</a><br><a href="#bits-xc5v-CMT-DCM1:DRP54" title="DCM1:DRP54[2]">DCM1:DRP54[2]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DCM_LOCK_HIGH_B" title="~DCM1:DCM_LOCK_HIGH_B">~DCM1:DCM_LOCK_HIGH_B</a><br><a href="#bits-xc5v-CMT-DCM1:DRP54" title="DCM1:DRP54[3]">DCM1:DRP54[3]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP54" title="DCM1:DRP54[5]">DCM1:DRP54[5]</a><br><a href="#bits-xc5v-CMT-DCM1:ENABLE.CLK90" title="DCM1:ENABLE.CLK90">DCM1:ENABLE.CLK90</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP54" title="DCM1:DRP54[4]">DCM1:DRP54[4]</a><br><a href="#bits-xc5v-CMT-DCM1:ENABLE.CLK0" title="DCM1:ENABLE.CLK0">DCM1:ENABLE.CLK0</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP54" title="DCM1:DRP54[6]">DCM1:DRP54[6]</a><br><a href="#bits-xc5v-CMT-DCM1:ENABLE.CLK180" title="DCM1:ENABLE.CLK180">DCM1:ENABLE.CLK180</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP54" title="DCM1:DRP54[7]">DCM1:DRP54[7]</a><br><a href="#bits-xc5v-CMT-DCM1:ENABLE.CLK270" title="DCM1:ENABLE.CLK270">DCM1:ENABLE.CLK270</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP54" title="DCM1:DRP54[9]">DCM1:DRP54[9]</a><br><a href="#bits-xc5v-CMT-DCM1:ENABLE.CLK2X180" title="DCM1:ENABLE.CLK2X180">DCM1:ENABLE.CLK2X180</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP54" title="DCM1:DRP54[8]">DCM1:DRP54[8]</a><br><a href="#bits-xc5v-CMT-DCM1:ENABLE.CLK2X" title="DCM1:ENABLE.CLK2X">DCM1:ENABLE.CLK2X</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP54" title="DCM1:DRP54[10]">DCM1:DRP54[10]</a><br><a href="#bits-xc5v-CMT-DCM1:ENABLE.CLKDV" title="DCM1:ENABLE.CLKDV">DCM1:ENABLE.CLKDV</a></td><td><a href="#bits-xc5v-CMT-DCM1:DCM_TRIM_CAL" title="DCM1:DCM_TRIM_CAL[0]">DCM1:DCM_TRIM_CAL[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP54" title="DCM1:DRP54[11]">DCM1:DRP54[11]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DCM_TRIM_CAL" title="DCM1:DCM_TRIM_CAL[2]">DCM1:DCM_TRIM_CAL[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP54" title="DCM1:DRP54[13]">DCM1:DRP54[13]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DCM_TRIM_CAL" title="DCM1:DCM_TRIM_CAL[1]">DCM1:DCM_TRIM_CAL[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP54" title="DCM1:DRP54[12]">DCM1:DRP54[12]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_TEST_MUX_SEL" title="DCM1:DLL_TEST_MUX_SEL[0]">DCM1:DLL_TEST_MUX_SEL[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP54" title="DCM1:DRP54[14]">DCM1:DRP54[14]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_TEST_MUX_SEL" title="DCM1:DLL_TEST_MUX_SEL[1]">DCM1:DLL_TEST_MUX_SEL[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP54" title="DCM1:DRP54[15]">DCM1:DRP54[15]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP55" title="DCM1:DRP55[1]">DCM1:DRP55[1]</a><br><a href="#bits-xc5v-CMT-DCM1:PHASE_SHIFT" title="DCM1:PHASE_SHIFT[1]">DCM1:PHASE_SHIFT[1]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP55" title="DCM1:DRP55[0]">DCM1:DRP55[0]</a><br><a href="#bits-xc5v-CMT-DCM1:PHASE_SHIFT" title="DCM1:PHASE_SHIFT[0]">DCM1:PHASE_SHIFT[0]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP55" title="DCM1:DRP55[2]">DCM1:DRP55[2]</a><br><a href="#bits-xc5v-CMT-DCM1:PHASE_SHIFT" title="DCM1:PHASE_SHIFT[2]">DCM1:PHASE_SHIFT[2]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP55" title="DCM1:DRP55[3]">DCM1:DRP55[3]</a><br><a href="#bits-xc5v-CMT-DCM1:PHASE_SHIFT" title="DCM1:PHASE_SHIFT[3]">DCM1:PHASE_SHIFT[3]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP55" title="DCM1:DRP55[5]">DCM1:DRP55[5]</a><br><a href="#bits-xc5v-CMT-DCM1:PHASE_SHIFT" title="DCM1:PHASE_SHIFT[5]">DCM1:PHASE_SHIFT[5]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP55" title="DCM1:DRP55[4]">DCM1:DRP55[4]</a><br><a href="#bits-xc5v-CMT-DCM1:PHASE_SHIFT" title="DCM1:PHASE_SHIFT[4]">DCM1:PHASE_SHIFT[4]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP55" title="DCM1:DRP55[6]">DCM1:DRP55[6]</a><br><a href="#bits-xc5v-CMT-DCM1:PHASE_SHIFT" title="DCM1:PHASE_SHIFT[6]">DCM1:PHASE_SHIFT[6]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP55" title="DCM1:DRP55[7]">DCM1:DRP55[7]</a><br><a href="#bits-xc5v-CMT-DCM1:PHASE_SHIFT" title="DCM1:PHASE_SHIFT[7]">DCM1:PHASE_SHIFT[7]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP55" title="DCM1:DRP55[9]">DCM1:DRP55[9]</a><br><a href="#bits-xc5v-CMT-DCM1:PHASE_SHIFT" title="DCM1:PHASE_SHIFT[9]">DCM1:PHASE_SHIFT[9]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP55" title="DCM1:DRP55[8]">DCM1:DRP55[8]</a><br><a href="#bits-xc5v-CMT-DCM1:PHASE_SHIFT" title="DCM1:PHASE_SHIFT[8]">DCM1:PHASE_SHIFT[8]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP55" title="DCM1:DRP55[10]">DCM1:DRP55[10]</a><br><a href="#bits-xc5v-CMT-DCM1:PHASE_SHIFT_NEGATIVE" title="DCM1:PHASE_SHIFT_NEGATIVE">DCM1:PHASE_SHIFT_NEGATIVE</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP55" title="DCM1:DRP55[11]">DCM1:DRP55[11]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP55" title="DCM1:DRP55[13]">DCM1:DRP55[13]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP55" title="DCM1:DRP55[12]">DCM1:DRP55[12]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP55" title="DCM1:DRP55[14]">DCM1:DRP55[14]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DRP55" title="DCM1:DRP55[15]">DCM1:DRP55[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_PHASE_SHIFT_LFC" title="DCM1:DLL_PHASE_SHIFT_LFC[1]">DCM1:DLL_PHASE_SHIFT_LFC[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP56" title="DCM1:DRP56[1]">DCM1:DRP56[1]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_PHASE_SHIFT_LFC" title="DCM1:DLL_PHASE_SHIFT_LFC[0]">DCM1:DLL_PHASE_SHIFT_LFC[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP56" title="DCM1:DRP56[0]">DCM1:DRP56[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_PHASE_SHIFT_LFC" title="DCM1:DLL_PHASE_SHIFT_LFC[2]">DCM1:DLL_PHASE_SHIFT_LFC[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP56" title="DCM1:DRP56[2]">DCM1:DRP56[2]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_PHASE_SHIFT_LFC" title="DCM1:DLL_PHASE_SHIFT_LFC[3]">DCM1:DLL_PHASE_SHIFT_LFC[3]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP56" title="DCM1:DRP56[3]">DCM1:DRP56[3]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_PHASE_SHIFT_LFC" title="DCM1:DLL_PHASE_SHIFT_LFC[5]">DCM1:DLL_PHASE_SHIFT_LFC[5]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP56" title="DCM1:DRP56[5]">DCM1:DRP56[5]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_PHASE_SHIFT_LFC" title="DCM1:DLL_PHASE_SHIFT_LFC[4]">DCM1:DLL_PHASE_SHIFT_LFC[4]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP56" title="DCM1:DRP56[4]">DCM1:DRP56[4]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_PHASE_SHIFT_LFC" title="DCM1:DLL_PHASE_SHIFT_LFC[6]">DCM1:DLL_PHASE_SHIFT_LFC[6]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP56" title="DCM1:DRP56[6]">DCM1:DRP56[6]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_PHASE_SHIFT_LFC" title="DCM1:DLL_PHASE_SHIFT_LFC[7]">DCM1:DLL_PHASE_SHIFT_LFC[7]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP56" title="DCM1:DRP56[7]">DCM1:DRP56[7]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD2_PWC_TAP" title="DCM1:DLL_ZD2_PWC_TAP[0]">DCM1:DLL_ZD2_PWC_TAP[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP56" title="DCM1:DRP56[9]">DCM1:DRP56[9]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_PHASE_SHIFT_LFC" title="DCM1:DLL_PHASE_SHIFT_LFC[8]">DCM1:DLL_PHASE_SHIFT_LFC[8]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP56" title="DCM1:DRP56[8]">DCM1:DRP56[8]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD2_PWC_TAP" title="DCM1:DLL_ZD2_PWC_TAP[1]">DCM1:DLL_ZD2_PWC_TAP[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP56" title="DCM1:DRP56[10]">DCM1:DRP56[10]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD2_PWC_TAP" title="DCM1:DLL_ZD2_PWC_TAP[2]">DCM1:DLL_ZD2_PWC_TAP[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP56" title="DCM1:DRP56[11]">DCM1:DRP56[11]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD1_PWC_TAP" title="DCM1:DLL_ZD1_PWC_TAP[1]">DCM1:DLL_ZD1_PWC_TAP[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP56" title="DCM1:DRP56[13]">DCM1:DRP56[13]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD1_PWC_TAP" title="DCM1:DLL_ZD1_PWC_TAP[0]">DCM1:DLL_ZD1_PWC_TAP[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP56" title="DCM1:DRP56[12]">DCM1:DRP56[12]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD1_PWC_TAP" title="DCM1:DLL_ZD1_PWC_TAP[2]">DCM1:DLL_ZD1_PWC_TAP[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP56" title="DCM1:DRP56[14]">DCM1:DRP56[14]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DCM_VREG_ENABLE" title="DCM1:DCM_VREG_ENABLE">DCM1:DCM_VREG_ENABLE</a><br><a href="#bits-xc5v-CMT-DCM1:DRP56" title="DCM1:DRP56[15]">DCM1:DRP56[15]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD1_PWC_EN" title="DCM1:DLL_ZD1_PWC_EN">DCM1:DLL_ZD1_PWC_EN</a><br><a href="#bits-xc5v-CMT-DCM1:DRP57" title="DCM1:DRP57[1]">DCM1:DRP57[1]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DCM_VSPLY_VALID_ACC" title="DCM1:DCM_VSPLY_VALID_ACC[0]">DCM1:DCM_VSPLY_VALID_ACC[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP57" title="DCM1:DRP57[0]">DCM1:DRP57[0]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DRP57" title="DCM1:DRP57[2]">DCM1:DRP57[2]</a><br><a href="#bits-xc5v-CMT-DCM1:STARTUP_WAIT" title="DCM1:STARTUP_WAIT">DCM1:STARTUP_WAIT</a></td><td><a href="#bits-xc5v-CMT-DCM1:DCM_VBG_SEL" title="DCM1:DCM_VBG_SEL[0]">DCM1:DCM_VBG_SEL[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP57" title="DCM1:DRP57[3]">DCM1:DRP57[3]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ETPP_HOLD" title="DCM1:DLL_ETPP_HOLD">DCM1:DLL_ETPP_HOLD</a><br><a href="#bits-xc5v-CMT-DCM1:DRP57" title="DCM1:DRP57[5]">DCM1:DRP57[5]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DCM_VBG_SEL" title="DCM1:DCM_VBG_SEL[1]">DCM1:DCM_VBG_SEL[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP57" title="DCM1:DRP57[4]">DCM1:DRP57[4]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_PWRD_STICKY_B" title="~DCM1:DLL_PWRD_STICKY_B">~DCM1:DLL_PWRD_STICKY_B</a><br><a href="#bits-xc5v-CMT-DCM1:DRP57" title="DCM1:DRP57[6]">DCM1:DRP57[6]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DCM_VBG_SEL" title="DCM1:DCM_VBG_SEL[2]">DCM1:DCM_VBG_SEL[2]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP57" title="DCM1:DRP57[7]">DCM1:DRP57[7]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DLL_ZD2_PWC_EN" title="DCM1:DLL_ZD2_PWC_EN">DCM1:DLL_ZD2_PWC_EN</a><br><a href="#bits-xc5v-CMT-DCM1:DRP57" title="DCM1:DRP57[9]">DCM1:DRP57[9]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DCM_VBG_SEL" title="DCM1:DCM_VBG_SEL[3]">DCM1:DCM_VBG_SEL[3]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP57" title="DCM1:DRP57[8]">DCM1:DRP57[8]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DCM_POWERDOWN_COMMON_EN_B" title="~DCM1:DCM_POWERDOWN_COMMON_EN_B">~DCM1:DCM_POWERDOWN_COMMON_EN_B</a><br><a href="#bits-xc5v-CMT-DCM1:DRP57" title="DCM1:DRP57[10]">DCM1:DRP57[10]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DCM_VBG_PD" title="DCM1:DCM_VBG_PD[0]">DCM1:DCM_VBG_PD[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP57" title="DCM1:DRP57[11]">DCM1:DRP57[11]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DCM_COMMON_MSB_SEL" title="DCM1:DCM_COMMON_MSB_SEL[0]">DCM1:DCM_COMMON_MSB_SEL[0]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP57" title="DCM1:DRP57[13]">DCM1:DRP57[13]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DCM_VBG_PD" title="DCM1:DCM_VBG_PD[1]">DCM1:DCM_VBG_PD[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP57" title="DCM1:DRP57[12]">DCM1:DRP57[12]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc5v-CMT-DCM1:DCM_COMMON_MSB_SEL" title="DCM1:DCM_COMMON_MSB_SEL[1]">DCM1:DCM_COMMON_MSB_SEL[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP57" title="DCM1:DRP57[14]">DCM1:DRP57[14]</a></td><td><a href="#bits-xc5v-CMT-DCM1:DCM_VSPLY_VALID_ACC" title="DCM1:DCM_VSPLY_VALID_ACC[1]">DCM1:DCM_VSPLY_VALID_ACC[1]</a><br><a href="#bits-xc5v-CMT-DCM1:DRP57" title="DCM1:DRP57[15]">DCM1:DRP57[15]</a></td></tr>
</table>
<div id="bits-xc5v-CMT-DCM0:DFS_OSCILLATOR_MODE"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_OSCILLATOR_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DFS_OSCILLATOR_MODE</th><th>[0, 28, 8]</th></tr>
<tr><th>DCM1:DFS_OSCILLATOR_MODE</th><th>[7, 28, 8]</th></tr>
<tr><td>PHASE_FREQ_LOCK</td><td>0</td></tr>
<tr><td>AVE_FREQ_LOCK</td><td>1</td></tr>
</table>
<div id="bits-xc5v-CMT-DCM0:DFS_FREQUENCY_MODE"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_FREQUENCY_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DFS_FREQUENCY_MODE</th><th>[0, 28, 9]</th></tr>
<tr><th>DCM1:DFS_FREQUENCY_MODE</th><th>[7, 28, 9]</th></tr>
<tr><td>LOW</td><td>0</td></tr>
<tr><td>HIGH</td><td>1</td></tr>
</table>
<div id="bits-xc5v-CMT-DCM0:DFS_AVE_FREQ_GAIN"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_AVE_FREQ_GAIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DFS_AVE_FREQ_GAIN</th><th>[0, 29, 12]</th><th>[0, 29, 11]</th><th>[0, 28, 11]</th></tr>
<tr><th>DCM1:DFS_AVE_FREQ_GAIN</th><th>[7, 29, 12]</th><th>[7, 29, 11]</th><th>[7, 28, 11]</th></tr>
<tr><td>0.125</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>0.25</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>0.5</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>1.0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>2.0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>4.0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>8.0</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5v-CMT-DCM0:CLKIN_CLKFB_ENABLE"></div>
<div id="bits-xc5v-CMT-DCM0:CLKIN_DIVIDE_BY_2"></div>
<div id="bits-xc5v-CMT-DCM0:DCM_CLKDV_CLKFX_ALIGNMENT"></div>
<div id="bits-xc5v-CMT-DCM0:DCM_CLKLOST_EN"></div>
<div id="bits-xc5v-CMT-DCM0:DCM_COM_PWC_FB_EN"></div>
<div id="bits-xc5v-CMT-DCM0:DCM_COM_PWC_REF_EN"></div>
<div id="bits-xc5v-CMT-DCM0:DCM_EXT_FB_EN"></div>
<div id="bits-xc5v-CMT-DCM0:DCM_PLL_RST_DCM"></div>
<div id="bits-xc5v-CMT-DCM0:DCM_REG_PWRD_CFG"></div>
<div id="bits-xc5v-CMT-DCM0:DCM_SCANMODE"></div>
<div id="bits-xc5v-CMT-DCM0:DCM_USE_REG_READY"></div>
<div id="bits-xc5v-CMT-DCM0:DCM_VREG_ENABLE"></div>
<div id="bits-xc5v-CMT-DCM0:DCM_WAIT_PLL"></div>
<div id="bits-xc5v-CMT-DCM0:DFS_CFG_BYPASS"></div>
<div id="bits-xc5v-CMT-DCM0:DFS_EARLY_LOCK"></div>
<div id="bits-xc5v-CMT-DCM0:DFS_EN"></div>
<div id="bits-xc5v-CMT-DCM0:DFS_FAST_UPDATE"></div>
<div id="bits-xc5v-CMT-DCM0:DFS_MPW_HIGH"></div>
<div id="bits-xc5v-CMT-DCM0:DFS_MPW_LOW"></div>
<div id="bits-xc5v-CMT-DCM0:DFS_OSC_ON_FX"></div>
<div id="bits-xc5v-CMT-DCM0:DFS_OUTPUT_PSDLY_ON_CONCUR"></div>
<div id="bits-xc5v-CMT-DCM0:DFS_REF_ON_FX"></div>
<div id="bits-xc5v-CMT-DCM0:DFS_SYNC_TO_DLL"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_DESKEW_LOCK_BY1"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_ETPP_HOLD"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_FDBKLOST_EN"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_PERIOD_LOCK_BY1"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_PHASE_SHIFT_LOCK_BY1"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_ZD1_EN"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_ZD1_JF_OVERFLOW_HOLD"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_ZD1_PWC_EN"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_ZD2_EN"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_ZD2_JF_OVERFLOW_HOLD"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_ZD2_PWC_EN"></div>
<div id="bits-xc5v-CMT-DCM0:ENABLE.CLK0"></div>
<div id="bits-xc5v-CMT-DCM0:ENABLE.CLK180"></div>
<div id="bits-xc5v-CMT-DCM0:ENABLE.CLK270"></div>
<div id="bits-xc5v-CMT-DCM0:ENABLE.CLK2X"></div>
<div id="bits-xc5v-CMT-DCM0:ENABLE.CLK2X180"></div>
<div id="bits-xc5v-CMT-DCM0:ENABLE.CLK90"></div>
<div id="bits-xc5v-CMT-DCM0:ENABLE.CLKDV"></div>
<div id="bits-xc5v-CMT-DCM0:ENABLE.CLKFX"></div>
<div id="bits-xc5v-CMT-DCM0:ENABLE.CLKFX180"></div>
<div id="bits-xc5v-CMT-DCM0:ENABLE.CONCUR"></div>
<div id="bits-xc5v-CMT-DCM0:INV.PSEN"></div>
<div id="bits-xc5v-CMT-DCM0:INV.PSINCDEC"></div>
<div id="bits-xc5v-CMT-DCM0:INV.RST"></div>
<div id="bits-xc5v-CMT-DCM0:INV.SKEWCLKIN1"></div>
<div id="bits-xc5v-CMT-DCM0:INV.SKEWCLKIN2"></div>
<div id="bits-xc5v-CMT-DCM0:INV.SKEWIN"></div>
<div id="bits-xc5v-CMT-DCM0:INV.SKEWRST"></div>
<div id="bits-xc5v-CMT-DCM0:PHASE_SHIFT_NEGATIVE"></div>
<div id="bits-xc5v-CMT-DCM0:PS_CENTERED"></div>
<div id="bits-xc5v-CMT-DCM0:PS_DIRECT"></div>
<div id="bits-xc5v-CMT-DCM0:PS_ENABLE"></div>
<div id="bits-xc5v-CMT-DCM0:STARTUP_WAIT"></div>
<div id="bits-xc5v-CMT-DCM1:CLKIN_CLKFB_ENABLE"></div>
<div id="bits-xc5v-CMT-DCM1:CLKIN_DIVIDE_BY_2"></div>
<div id="bits-xc5v-CMT-DCM1:DCM_CLKDV_CLKFX_ALIGNMENT"></div>
<div id="bits-xc5v-CMT-DCM1:DCM_CLKLOST_EN"></div>
<div id="bits-xc5v-CMT-DCM1:DCM_COM_PWC_FB_EN"></div>
<div id="bits-xc5v-CMT-DCM1:DCM_COM_PWC_REF_EN"></div>
<div id="bits-xc5v-CMT-DCM1:DCM_EXT_FB_EN"></div>
<div id="bits-xc5v-CMT-DCM1:DCM_PLL_RST_DCM"></div>
<div id="bits-xc5v-CMT-DCM1:DCM_REG_PWRD_CFG"></div>
<div id="bits-xc5v-CMT-DCM1:DCM_SCANMODE"></div>
<div id="bits-xc5v-CMT-DCM1:DCM_USE_REG_READY"></div>
<div id="bits-xc5v-CMT-DCM1:DCM_VREG_ENABLE"></div>
<div id="bits-xc5v-CMT-DCM1:DCM_WAIT_PLL"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_CFG_BYPASS"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_EARLY_LOCK"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_EN"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_FAST_UPDATE"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_MPW_HIGH"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_MPW_LOW"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_OSC_ON_FX"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_OUTPUT_PSDLY_ON_CONCUR"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_REF_ON_FX"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_SYNC_TO_DLL"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_DESKEW_LOCK_BY1"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_ETPP_HOLD"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_FDBKLOST_EN"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_PERIOD_LOCK_BY1"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_PHASE_SHIFT_LOCK_BY1"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_ZD1_EN"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_ZD1_JF_OVERFLOW_HOLD"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_ZD1_PWC_EN"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_ZD2_EN"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_ZD2_JF_OVERFLOW_HOLD"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_ZD2_PWC_EN"></div>
<div id="bits-xc5v-CMT-DCM1:ENABLE.CLK0"></div>
<div id="bits-xc5v-CMT-DCM1:ENABLE.CLK180"></div>
<div id="bits-xc5v-CMT-DCM1:ENABLE.CLK270"></div>
<div id="bits-xc5v-CMT-DCM1:ENABLE.CLK2X"></div>
<div id="bits-xc5v-CMT-DCM1:ENABLE.CLK2X180"></div>
<div id="bits-xc5v-CMT-DCM1:ENABLE.CLK90"></div>
<div id="bits-xc5v-CMT-DCM1:ENABLE.CLKDV"></div>
<div id="bits-xc5v-CMT-DCM1:ENABLE.CLKFX"></div>
<div id="bits-xc5v-CMT-DCM1:ENABLE.CLKFX180"></div>
<div id="bits-xc5v-CMT-DCM1:ENABLE.CONCUR"></div>
<div id="bits-xc5v-CMT-DCM1:INV.PSEN"></div>
<div id="bits-xc5v-CMT-DCM1:INV.PSINCDEC"></div>
<div id="bits-xc5v-CMT-DCM1:INV.RST"></div>
<div id="bits-xc5v-CMT-DCM1:INV.SKEWCLKIN1"></div>
<div id="bits-xc5v-CMT-DCM1:INV.SKEWCLKIN2"></div>
<div id="bits-xc5v-CMT-DCM1:INV.SKEWIN"></div>
<div id="bits-xc5v-CMT-DCM1:INV.SKEWRST"></div>
<div id="bits-xc5v-CMT-DCM1:PHASE_SHIFT_NEGATIVE"></div>
<div id="bits-xc5v-CMT-DCM1:PS_CENTERED"></div>
<div id="bits-xc5v-CMT-DCM1:PS_DIRECT"></div>
<div id="bits-xc5v-CMT-DCM1:PS_ENABLE"></div>
<div id="bits-xc5v-CMT-DCM1:STARTUP_WAIT"></div>
<div id="bits-xc5v-CMT-PLL:CLKINSEL_STATIC"></div>
<div id="bits-xc5v-CMT-PLL:INV.CLKBRST"></div>
<div id="bits-xc5v-CMT-PLL:INV.ENOUTSYNC"></div>
<div id="bits-xc5v-CMT-PLL:INV.MANPDLF"></div>
<div id="bits-xc5v-CMT-PLL:INV.MANPULF"></div>
<div id="bits-xc5v-CMT-PLL:INV.REL"></div>
<div id="bits-xc5v-CMT-PLL:INV.RST"></div>
<div id="bits-xc5v-CMT-PLL:INV.SKEWCLKIN1"></div>
<div id="bits-xc5v-CMT-PLL:INV.SKEWCLKIN2"></div>
<div id="bits-xc5v-CMT-PLL:INV.SKEWRST"></div>
<div id="bits-xc5v-CMT-PLL:INV.SKEWSTB"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKBURST_ENABLE"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKFBOUT2_EDGE"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKFBOUT2_NOCOUNT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKFBOUT_EDGE"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKFBOUT_EN"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKFBOUT_NOCOUNT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT0_EDGE"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT0_EN"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT0_NOCOUNT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT1_EDGE"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT1_EN"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT1_NOCOUNT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT2_EDGE"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT2_EN"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT2_NOCOUNT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT3_EDGE"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT3_EN"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT3_NOCOUNT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT4_EDGE"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT4_EN"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT4_NOCOUNT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT5_EDGE"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT5_EN"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT5_NOCOUNT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CP_BIAS_TRIP_SHIFT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_DIRECT_PATH_CNTRL"></div>
<div id="bits-xc5v-CMT-PLL:PLL_DIVCLK_EDGE"></div>
<div id="bits-xc5v-CMT-PLL:PLL_DIVCLK_NOCOUNT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_EN"></div>
<div id="bits-xc5v-CMT-PLL:PLL_EN_DLY"></div>
<div id="bits-xc5v-CMT-PLL:PLL_EN_TCLK0"></div>
<div id="bits-xc5v-CMT-PLL:PLL_EN_TCLK1"></div>
<div id="bits-xc5v-CMT-PLL:PLL_EN_TCLK2"></div>
<div id="bits-xc5v-CMT-PLL:PLL_EN_TCLK3"></div>
<div id="bits-xc5v-CMT-PLL:PLL_EN_TCLK4"></div>
<div id="bits-xc5v-CMT-PLL:PLL_EN_VCO0"></div>
<div id="bits-xc5v-CMT-PLL:PLL_EN_VCO1"></div>
<div id="bits-xc5v-CMT-PLL:PLL_EN_VCO2"></div>
<div id="bits-xc5v-CMT-PLL:PLL_EN_VCO3"></div>
<div id="bits-xc5v-CMT-PLL:PLL_EN_VCO4"></div>
<div id="bits-xc5v-CMT-PLL:PLL_EN_VCO5"></div>
<div id="bits-xc5v-CMT-PLL:PLL_EN_VCO6"></div>
<div id="bits-xc5v-CMT-PLL:PLL_EN_VCO7"></div>
<div id="bits-xc5v-CMT-PLL:PLL_EN_VCO_DIV1"></div>
<div id="bits-xc5v-CMT-PLL:PLL_EN_VCO_DIV6"></div>
<div id="bits-xc5v-CMT-PLL:PLL_INC_FLOCK"></div>
<div id="bits-xc5v-CMT-PLL:PLL_INC_SLOCK"></div>
<div id="bits-xc5v-CMT-PLL:PLL_LOCK_CNT_RST_FAST"></div>
<div id="bits-xc5v-CMT-PLL:PLL_MAN_LF_EN"></div>
<div id="bits-xc5v-CMT-PLL:PLL_NBTI_EN"></div>
<div id="bits-xc5v-CMT-PLL:PLL_PMCD_MODE"></div>
<div id="bits-xc5v-CMT-PLL:PLL_PWRD_CFG"></div>
<div id="bits-xc5v-CMT-PLL:PLL_SEL_SLIPD"></div>
<div id="bits-xc5v-CMT-PLL:PLL_UNLOCK_CNT_RST_FAST"></div>
<div id="bits-xc5v-CMT-PLL:PLL_VLFHIGH_DIS"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:CLKIN_CLKFB_ENABLE</th><th>[1, 28, 11]</th></tr>
<tr><th>DCM0:CLKIN_DIVIDE_BY_2</th><th>[0, 28, 37]</th></tr>
<tr><th>DCM0:DCM_CLKDV_CLKFX_ALIGNMENT</th><th>[0, 29, 60]</th></tr>
<tr><th>DCM0:DCM_CLKLOST_EN</th><th>[2, 28, 33]</th></tr>
<tr><th>DCM0:DCM_COM_PWC_FB_EN</th><th>[0, 28, 32]</th></tr>
<tr><th>DCM0:DCM_COM_PWC_REF_EN</th><th>[0, 29, 32]</th></tr>
<tr><th>DCM0:DCM_EXT_FB_EN</th><th>[0, 28, 33]</th></tr>
<tr><th>DCM0:DCM_PLL_RST_DCM</th><th>[0, 28, 28]</th></tr>
<tr><th>DCM0:DCM_REG_PWRD_CFG</th><th>[1, 29, 15]</th></tr>
<tr><th>DCM0:DCM_SCANMODE</th><th>[1, 28, 32]</th></tr>
<tr><th>DCM0:DCM_USE_REG_READY</th><th>[0, 29, 33]</th></tr>
<tr><th>DCM0:DCM_VREG_ENABLE</th><th>[2, 29, 55]</th></tr>
<tr><th>DCM0:DCM_WAIT_PLL</th><th>[0, 28, 36]</th></tr>
<tr><th>DCM0:DFS_CFG_BYPASS</th><th>[0, 29, 9]</th></tr>
<tr><th>DCM0:DFS_EARLY_LOCK</th><th>[0, 28, 12]</th></tr>
<tr><th>DCM0:DFS_EN</th><th>[0, 28, 39]</th></tr>
<tr><th>DCM0:DFS_FAST_UPDATE</th><th>[0, 29, 39]</th></tr>
<tr><th>DCM0:DFS_MPW_HIGH</th><th>[0, 29, 59]</th></tr>
<tr><th>DCM0:DFS_MPW_LOW</th><th>[0, 28, 59]</th></tr>
<tr><th>DCM0:DFS_OSC_ON_FX</th><th>[0, 29, 19]</th></tr>
<tr><th>DCM0:DFS_OUTPUT_PSDLY_ON_CONCUR</th><th>[0, 29, 57]</th></tr>
<tr><th>DCM0:DFS_REF_ON_FX</th><th>[0, 29, 20]</th></tr>
<tr><th>DCM0:DFS_SYNC_TO_DLL</th><th>[0, 28, 38]</th></tr>
<tr><th>DCM0:DLL_DESKEW_LOCK_BY1</th><th>[1, 28, 37]</th></tr>
<tr><th>DCM0:DLL_ETPP_HOLD</th><th>[2, 28, 58]</th></tr>
<tr><th>DCM0:DLL_FDBKLOST_EN</th><th>[2, 28, 32]</th></tr>
<tr><th>DCM0:DLL_PERIOD_LOCK_BY1</th><th>[1, 28, 36]</th></tr>
<tr><th>DCM0:DLL_PHASE_SHIFT_LOCK_BY1</th><th>[1, 29, 26]</th></tr>
<tr><th>DCM0:DLL_ZD1_EN</th><th>[2, 28, 11]</th></tr>
<tr><th>DCM0:DLL_ZD1_JF_OVERFLOW_HOLD</th><th>[1, 28, 38]</th></tr>
<tr><th>DCM0:DLL_ZD1_PWC_EN</th><th>[2, 28, 56]</th></tr>
<tr><th>DCM0:DLL_ZD2_EN</th><th>[2, 28, 10]</th></tr>
<tr><th>DCM0:DLL_ZD2_JF_OVERFLOW_HOLD</th><th>[1, 29, 37]</th></tr>
<tr><th>DCM0:DLL_ZD2_PWC_EN</th><th>[2, 28, 60]</th></tr>
<tr><th>DCM0:ENABLE.CLK0</th><th>[2, 29, 34]</th></tr>
<tr><th>DCM0:ENABLE.CLK180</th><th>[2, 28, 35]</th></tr>
<tr><th>DCM0:ENABLE.CLK270</th><th>[2, 29, 35]</th></tr>
<tr><th>DCM0:ENABLE.CLK2X</th><th>[2, 29, 36]</th></tr>
<tr><th>DCM0:ENABLE.CLK2X180</th><th>[2, 28, 36]</th></tr>
<tr><th>DCM0:ENABLE.CLK90</th><th>[2, 28, 34]</th></tr>
<tr><th>DCM0:ENABLE.CLKDV</th><th>[2, 28, 37]</th></tr>
<tr><th>DCM0:ENABLE.CLKFX</th><th>[0, 29, 56]</th></tr>
<tr><th>DCM0:ENABLE.CLKFX180</th><th>[0, 28, 56]</th></tr>
<tr><th>DCM0:ENABLE.CONCUR</th><th>[0, 28, 57]</th></tr>
<tr><th>DCM0:INV.PSEN</th><th>[1, 29, 27]</th></tr>
<tr><th>DCM0:INV.PSINCDEC</th><th>[1, 28, 27]</th></tr>
<tr><th>DCM0:INV.RST</th><th>[1, 28, 26]</th></tr>
<tr><th>DCM0:INV.SKEWCLKIN1</th><th>[1, 28, 7]</th></tr>
<tr><th>DCM0:INV.SKEWCLKIN2</th><th>[1, 29, 7]</th></tr>
<tr><th>DCM0:INV.SKEWIN</th><th>[1, 29, 10]</th></tr>
<tr><th>DCM0:INV.SKEWRST</th><th>[1, 28, 10]</th></tr>
<tr><th>DCM0:PHASE_SHIFT_NEGATIVE</th><th>[2, 28, 45]</th></tr>
<tr><th>DCM0:PS_CENTERED</th><th>[1, 28, 25]</th></tr>
<tr><th>DCM0:PS_DIRECT</th><th>[1, 29, 25]</th></tr>
<tr><th>DCM0:PS_ENABLE</th><th>[2, 29, 11]</th></tr>
<tr><th>DCM0:STARTUP_WAIT</th><th>[2, 28, 57]</th></tr>
<tr><th>DCM1:CLKIN_CLKFB_ENABLE</th><th>[8, 28, 11]</th></tr>
<tr><th>DCM1:CLKIN_DIVIDE_BY_2</th><th>[7, 28, 37]</th></tr>
<tr><th>DCM1:DCM_CLKDV_CLKFX_ALIGNMENT</th><th>[7, 29, 60]</th></tr>
<tr><th>DCM1:DCM_CLKLOST_EN</th><th>[9, 28, 33]</th></tr>
<tr><th>DCM1:DCM_COM_PWC_FB_EN</th><th>[7, 28, 32]</th></tr>
<tr><th>DCM1:DCM_COM_PWC_REF_EN</th><th>[7, 29, 32]</th></tr>
<tr><th>DCM1:DCM_EXT_FB_EN</th><th>[7, 28, 33]</th></tr>
<tr><th>DCM1:DCM_PLL_RST_DCM</th><th>[7, 28, 28]</th></tr>
<tr><th>DCM1:DCM_REG_PWRD_CFG</th><th>[8, 29, 15]</th></tr>
<tr><th>DCM1:DCM_SCANMODE</th><th>[8, 28, 32]</th></tr>
<tr><th>DCM1:DCM_USE_REG_READY</th><th>[7, 29, 33]</th></tr>
<tr><th>DCM1:DCM_VREG_ENABLE</th><th>[9, 29, 55]</th></tr>
<tr><th>DCM1:DCM_WAIT_PLL</th><th>[7, 28, 36]</th></tr>
<tr><th>DCM1:DFS_CFG_BYPASS</th><th>[7, 29, 9]</th></tr>
<tr><th>DCM1:DFS_EARLY_LOCK</th><th>[7, 28, 12]</th></tr>
<tr><th>DCM1:DFS_EN</th><th>[7, 28, 39]</th></tr>
<tr><th>DCM1:DFS_FAST_UPDATE</th><th>[7, 29, 39]</th></tr>
<tr><th>DCM1:DFS_MPW_HIGH</th><th>[7, 29, 59]</th></tr>
<tr><th>DCM1:DFS_MPW_LOW</th><th>[7, 28, 59]</th></tr>
<tr><th>DCM1:DFS_OSC_ON_FX</th><th>[7, 29, 19]</th></tr>
<tr><th>DCM1:DFS_OUTPUT_PSDLY_ON_CONCUR</th><th>[7, 29, 57]</th></tr>
<tr><th>DCM1:DFS_REF_ON_FX</th><th>[7, 29, 20]</th></tr>
<tr><th>DCM1:DFS_SYNC_TO_DLL</th><th>[7, 28, 38]</th></tr>
<tr><th>DCM1:DLL_DESKEW_LOCK_BY1</th><th>[8, 28, 37]</th></tr>
<tr><th>DCM1:DLL_ETPP_HOLD</th><th>[9, 28, 58]</th></tr>
<tr><th>DCM1:DLL_FDBKLOST_EN</th><th>[9, 28, 32]</th></tr>
<tr><th>DCM1:DLL_PERIOD_LOCK_BY1</th><th>[8, 28, 36]</th></tr>
<tr><th>DCM1:DLL_PHASE_SHIFT_LOCK_BY1</th><th>[8, 29, 26]</th></tr>
<tr><th>DCM1:DLL_ZD1_EN</th><th>[9, 28, 11]</th></tr>
<tr><th>DCM1:DLL_ZD1_JF_OVERFLOW_HOLD</th><th>[8, 28, 38]</th></tr>
<tr><th>DCM1:DLL_ZD1_PWC_EN</th><th>[9, 28, 56]</th></tr>
<tr><th>DCM1:DLL_ZD2_EN</th><th>[9, 28, 10]</th></tr>
<tr><th>DCM1:DLL_ZD2_JF_OVERFLOW_HOLD</th><th>[8, 29, 37]</th></tr>
<tr><th>DCM1:DLL_ZD2_PWC_EN</th><th>[9, 28, 60]</th></tr>
<tr><th>DCM1:ENABLE.CLK0</th><th>[9, 29, 34]</th></tr>
<tr><th>DCM1:ENABLE.CLK180</th><th>[9, 28, 35]</th></tr>
<tr><th>DCM1:ENABLE.CLK270</th><th>[9, 29, 35]</th></tr>
<tr><th>DCM1:ENABLE.CLK2X</th><th>[9, 29, 36]</th></tr>
<tr><th>DCM1:ENABLE.CLK2X180</th><th>[9, 28, 36]</th></tr>
<tr><th>DCM1:ENABLE.CLK90</th><th>[9, 28, 34]</th></tr>
<tr><th>DCM1:ENABLE.CLKDV</th><th>[9, 28, 37]</th></tr>
<tr><th>DCM1:ENABLE.CLKFX</th><th>[7, 29, 56]</th></tr>
<tr><th>DCM1:ENABLE.CLKFX180</th><th>[7, 28, 56]</th></tr>
<tr><th>DCM1:ENABLE.CONCUR</th><th>[7, 28, 57]</th></tr>
<tr><th>DCM1:INV.PSEN</th><th>[8, 29, 27]</th></tr>
<tr><th>DCM1:INV.PSINCDEC</th><th>[8, 28, 27]</th></tr>
<tr><th>DCM1:INV.RST</th><th>[8, 28, 26]</th></tr>
<tr><th>DCM1:INV.SKEWCLKIN1</th><th>[8, 28, 7]</th></tr>
<tr><th>DCM1:INV.SKEWCLKIN2</th><th>[8, 29, 7]</th></tr>
<tr><th>DCM1:INV.SKEWIN</th><th>[8, 29, 10]</th></tr>
<tr><th>DCM1:INV.SKEWRST</th><th>[8, 28, 10]</th></tr>
<tr><th>DCM1:PHASE_SHIFT_NEGATIVE</th><th>[9, 28, 45]</th></tr>
<tr><th>DCM1:PS_CENTERED</th><th>[8, 28, 25]</th></tr>
<tr><th>DCM1:PS_DIRECT</th><th>[8, 29, 25]</th></tr>
<tr><th>DCM1:PS_ENABLE</th><th>[9, 29, 11]</th></tr>
<tr><th>DCM1:STARTUP_WAIT</th><th>[9, 28, 57]</th></tr>
<tr><th>PLL:CLKINSEL_STATIC</th><th>[6, 29, 50]</th></tr>
<tr><th>PLL:INV.CLKBRST</th><th>[6, 29, 42]</th></tr>
<tr><th>PLL:INV.ENOUTSYNC</th><th>[6, 28, 42]</th></tr>
<tr><th>PLL:INV.MANPDLF</th><th>[6, 28, 40]</th></tr>
<tr><th>PLL:INV.MANPULF</th><th>[6, 28, 41]</th></tr>
<tr><th>PLL:INV.REL</th><th>[6, 29, 41]</th></tr>
<tr><th>PLL:INV.RST</th><th>[6, 29, 40]</th></tr>
<tr><th>PLL:INV.SKEWCLKIN1</th><th>[6, 29, 46]</th></tr>
<tr><th>PLL:INV.SKEWCLKIN2</th><th>[6, 28, 46]</th></tr>
<tr><th>PLL:INV.SKEWRST</th><th>[6, 29, 47]</th></tr>
<tr><th>PLL:INV.SKEWSTB</th><th>[6, 28, 47]</th></tr>
<tr><th>PLL:PLL_CLKBURST_ENABLE</th><th>[6, 29, 6]</th></tr>
<tr><th>PLL:PLL_CLKFBOUT2_EDGE</th><th>[4, 29, 19]</th></tr>
<tr><th>PLL:PLL_CLKFBOUT2_NOCOUNT</th><th>[4, 28, 19]</th></tr>
<tr><th>PLL:PLL_CLKFBOUT_EDGE</th><th>[4, 29, 43]</th></tr>
<tr><th>PLL:PLL_CLKFBOUT_EN</th><th>[4, 29, 38]</th></tr>
<tr><th>PLL:PLL_CLKFBOUT_NOCOUNT</th><th>[4, 28, 43]</th></tr>
<tr><th>PLL:PLL_CLKOUT0_EDGE</th><th>[6, 29, 35]</th></tr>
<tr><th>PLL:PLL_CLKOUT0_EN</th><th>[6, 29, 30]</th></tr>
<tr><th>PLL:PLL_CLKOUT0_NOCOUNT</th><th>[6, 28, 35]</th></tr>
<tr><th>PLL:PLL_CLKOUT1_EDGE</th><th>[6, 29, 19]</th></tr>
<tr><th>PLL:PLL_CLKOUT1_EN</th><th>[6, 29, 14]</th></tr>
<tr><th>PLL:PLL_CLKOUT1_NOCOUNT</th><th>[6, 28, 19]</th></tr>
<tr><th>PLL:PLL_CLKOUT2_EDGE</th><th>[5, 29, 59]</th></tr>
<tr><th>PLL:PLL_CLKOUT2_EN</th><th>[5, 29, 54]</th></tr>
<tr><th>PLL:PLL_CLKOUT2_NOCOUNT</th><th>[5, 28, 59]</th></tr>
<tr><th>PLL:PLL_CLKOUT3_EDGE</th><th>[5, 29, 43]</th></tr>
<tr><th>PLL:PLL_CLKOUT3_EN</th><th>[5, 29, 38]</th></tr>
<tr><th>PLL:PLL_CLKOUT3_NOCOUNT</th><th>[5, 28, 43]</th></tr>
<tr><th>PLL:PLL_CLKOUT4_EDGE</th><th>[5, 29, 27]</th></tr>
<tr><th>PLL:PLL_CLKOUT4_EN</th><th>[5, 29, 22]</th></tr>
<tr><th>PLL:PLL_CLKOUT4_NOCOUNT</th><th>[5, 28, 27]</th></tr>
<tr><th>PLL:PLL_CLKOUT5_EDGE</th><th>[4, 29, 59]</th></tr>
<tr><th>PLL:PLL_CLKOUT5_EN</th><th>[4, 29, 54]</th></tr>
<tr><th>PLL:PLL_CLKOUT5_NOCOUNT</th><th>[4, 28, 59]</th></tr>
<tr><th>PLL:PLL_CP_BIAS_TRIP_SHIFT</th><th>[3, 28, 7]</th></tr>
<tr><th>PLL:PLL_DIRECT_PATH_CNTRL</th><th>[6, 29, 0]</th></tr>
<tr><th>PLL:PLL_DIVCLK_EDGE</th><th>[3, 28, 54]</th></tr>
<tr><th>PLL:PLL_DIVCLK_NOCOUNT</th><th>[3, 29, 54]</th></tr>
<tr><th>PLL:PLL_EN</th><th>[5, 29, 15]</th></tr>
<tr><th>PLL:PLL_EN_DLY</th><th>[3, 28, 60]</th></tr>
<tr><th>PLL:PLL_EN_TCLK0</th><th>[3, 28, 37]</th></tr>
<tr><th>PLL:PLL_EN_TCLK1</th><th>[3, 29, 37]</th></tr>
<tr><th>PLL:PLL_EN_TCLK2</th><th>[3, 29, 38]</th></tr>
<tr><th>PLL:PLL_EN_TCLK3</th><th>[3, 28, 38]</th></tr>
<tr><th>PLL:PLL_EN_TCLK4</th><th>[3, 28, 39]</th></tr>
<tr><th>PLL:PLL_EN_VCO0</th><th>[6, 29, 1]</th></tr>
<tr><th>PLL:PLL_EN_VCO1</th><th>[6, 29, 2]</th></tr>
<tr><th>PLL:PLL_EN_VCO2</th><th>[6, 28, 2]</th></tr>
<tr><th>PLL:PLL_EN_VCO3</th><th>[6, 28, 3]</th></tr>
<tr><th>PLL:PLL_EN_VCO4</th><th>[6, 29, 3]</th></tr>
<tr><th>PLL:PLL_EN_VCO5</th><th>[6, 29, 4]</th></tr>
<tr><th>PLL:PLL_EN_VCO6</th><th>[6, 28, 4]</th></tr>
<tr><th>PLL:PLL_EN_VCO7</th><th>[6, 28, 5]</th></tr>
<tr><th>PLL:PLL_EN_VCO_DIV1</th><th>[6, 28, 0]</th></tr>
<tr><th>PLL:PLL_EN_VCO_DIV6</th><th>[6, 28, 1]</th></tr>
<tr><th>PLL:PLL_INC_FLOCK</th><th>[3, 29, 29]</th></tr>
<tr><th>PLL:PLL_INC_SLOCK</th><th>[3, 28, 29]</th></tr>
<tr><th>PLL:PLL_LOCK_CNT_RST_FAST</th><th>[3, 29, 32]</th></tr>
<tr><th>PLL:PLL_MAN_LF_EN</th><th>[3, 29, 0]</th></tr>
<tr><th>PLL:PLL_NBTI_EN</th><th>[4, 28, 45]</th></tr>
<tr><th>PLL:PLL_PMCD_MODE</th><th>[5, 28, 15]</th></tr>
<tr><th>PLL:PLL_PWRD_CFG</th><th>[3, 29, 15]</th></tr>
<tr><th>PLL:PLL_SEL_SLIPD</th><th>[3, 29, 7]</th></tr>
<tr><th>PLL:PLL_UNLOCK_CNT_RST_FAST</th><th>[3, 28, 32]</th></tr>
<tr><th>PLL:PLL_VLFHIGH_DIS</th><th>[3, 28, 2]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-CMT-DCM0:CLKDV_PHASE_FALL"></div>
<div id="bits-xc5v-CMT-DCM0:CLKDV_PHASE_RISE"></div>
<div id="bits-xc5v-CMT-DCM0:DCM_COMMON_MSB_SEL"></div>
<div id="bits-xc5v-CMT-DCM0:DCM_VBG_PD"></div>
<div id="bits-xc5v-CMT-DCM0:DCM_VSPLY_VALID_ACC"></div>
<div id="bits-xc5v-CMT-DCM0:DFS_HARDSYNC_B"></div>
<div id="bits-xc5v-CMT-DCM0:DFS_SYNTH_FAST_SYNCH"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_TEST_MUX_SEL"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_ZD1_PHASE_SEL_INIT"></div>
<div id="bits-xc5v-CMT-DCM1:CLKDV_PHASE_FALL"></div>
<div id="bits-xc5v-CMT-DCM1:CLKDV_PHASE_RISE"></div>
<div id="bits-xc5v-CMT-DCM1:DCM_COMMON_MSB_SEL"></div>
<div id="bits-xc5v-CMT-DCM1:DCM_VBG_PD"></div>
<div id="bits-xc5v-CMT-DCM1:DCM_VSPLY_VALID_ACC"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_HARDSYNC_B"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_SYNTH_FAST_SYNCH"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_TEST_MUX_SEL"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_ZD1_PHASE_SEL_INIT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_AVDD_COMP_SET"></div>
<div id="bits-xc5v-CMT-PLL:PLL_AVDD_VBG_PD"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLK0MX"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLK1MX"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLK2MX"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLK3MX"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLK4MX"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLK5MX"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKFBMX"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CP_RES"></div>
<div id="bits-xc5v-CMT-PLL:PLL_DVDD_COMP_SET"></div>
<div id="bits-xc5v-CMT-PLL:PLL_DVDD_VBG_PD"></div>
<div id="bits-xc5v-CMT-PLL:PLL_INTFB"></div>
<div id="bits-xc5v-CMT-PLL:PLL_LFHF"></div>
<div id="bits-xc5v-CMT-PLL:PLL_LF_NEN"></div>
<div id="bits-xc5v-CMT-PLL:PLL_LF_PEN"></div>
<div id="bits-xc5v-CMT-PLL:PLL_PFD_DLY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:CLKDV_PHASE_FALL</th><th>[2, 29, 31]</th><th>[2, 28, 31]</th></tr>
<tr><th>DCM0:CLKDV_PHASE_RISE</th><th>[2, 28, 30]</th><th>[2, 29, 30]</th></tr>
<tr><th>DCM0:DCM_COMMON_MSB_SEL</th><th>[2, 28, 63]</th><th>[2, 28, 62]</th></tr>
<tr><th>DCM0:DCM_VBG_PD</th><th>[2, 29, 62]</th><th>[2, 29, 61]</th></tr>
<tr><th>DCM0:DCM_VSPLY_VALID_ACC</th><th>[2, 29, 63]</th><th>[2, 29, 56]</th></tr>
<tr><th>DCM0:DFS_HARDSYNC_B</th><th>[0, 29, 15]</th><th>[0, 28, 15]</th></tr>
<tr><th>DCM0:DFS_SYNTH_FAST_SYNCH</th><th>[0, 28, 10]</th><th>[0, 29, 10]</th></tr>
<tr><th>DCM0:DLL_TEST_MUX_SEL</th><th>[2, 29, 39]</th><th>[2, 28, 39]</th></tr>
<tr><th>DCM0:DLL_ZD1_PHASE_SEL_INIT</th><th>[1, 29, 36]</th><th>[1, 29, 35]</th></tr>
<tr><th>DCM1:CLKDV_PHASE_FALL</th><th>[9, 29, 31]</th><th>[9, 28, 31]</th></tr>
<tr><th>DCM1:CLKDV_PHASE_RISE</th><th>[9, 28, 30]</th><th>[9, 29, 30]</th></tr>
<tr><th>DCM1:DCM_COMMON_MSB_SEL</th><th>[9, 28, 63]</th><th>[9, 28, 62]</th></tr>
<tr><th>DCM1:DCM_VBG_PD</th><th>[9, 29, 62]</th><th>[9, 29, 61]</th></tr>
<tr><th>DCM1:DCM_VSPLY_VALID_ACC</th><th>[9, 29, 63]</th><th>[9, 29, 56]</th></tr>
<tr><th>DCM1:DFS_HARDSYNC_B</th><th>[7, 29, 15]</th><th>[7, 28, 15]</th></tr>
<tr><th>DCM1:DFS_SYNTH_FAST_SYNCH</th><th>[7, 28, 10]</th><th>[7, 29, 10]</th></tr>
<tr><th>DCM1:DLL_TEST_MUX_SEL</th><th>[9, 29, 39]</th><th>[9, 28, 39]</th></tr>
<tr><th>DCM1:DLL_ZD1_PHASE_SEL_INIT</th><th>[8, 29, 36]</th><th>[8, 29, 35]</th></tr>
<tr><th>PLL:PLL_AVDD_COMP_SET</th><th>[6, 29, 63]</th><th>[6, 28, 63]</th></tr>
<tr><th>PLL:PLL_AVDD_VBG_PD</th><th>[6, 28, 62]</th><th>[6, 29, 62]</th></tr>
<tr><th>PLL:PLL_CLK0MX</th><th>[6, 28, 36]</th><th>[6, 29, 36]</th></tr>
<tr><th>PLL:PLL_CLK1MX</th><th>[6, 28, 20]</th><th>[6, 29, 20]</th></tr>
<tr><th>PLL:PLL_CLK2MX</th><th>[5, 28, 60]</th><th>[5, 29, 60]</th></tr>
<tr><th>PLL:PLL_CLK3MX</th><th>[5, 28, 44]</th><th>[5, 29, 44]</th></tr>
<tr><th>PLL:PLL_CLK4MX</th><th>[5, 28, 28]</th><th>[5, 29, 28]</th></tr>
<tr><th>PLL:PLL_CLK5MX</th><th>[4, 28, 60]</th><th>[4, 29, 60]</th></tr>
<tr><th>PLL:PLL_CLKFBMX</th><th>[4, 28, 44]</th><th>[4, 29, 44]</th></tr>
<tr><th>PLL:PLL_CP_RES</th><th>[3, 28, 10]</th><th>[3, 29, 10]</th></tr>
<tr><th>PLL:PLL_DVDD_COMP_SET</th><th>[6, 29, 59]</th><th>[6, 28, 59]</th></tr>
<tr><th>PLL:PLL_DVDD_VBG_PD</th><th>[6, 28, 58]</th><th>[6, 29, 58]</th></tr>
<tr><th>PLL:PLL_INTFB</th><th>[3, 28, 36]</th><th>[3, 29, 36]</th></tr>
<tr><th>PLL:PLL_LFHF</th><th>[3, 29, 11]</th><th>[3, 28, 11]</th></tr>
<tr><th>PLL:PLL_LF_NEN</th><th>[3, 29, 2]</th><th>[3, 29, 1]</th></tr>
<tr><th>PLL:PLL_LF_PEN</th><th>[3, 28, 1]</th><th>[3, 28, 0]</th></tr>
<tr><th>PLL:PLL_PFD_DLY</th><th>[3, 28, 12]</th><th>[3, 29, 12]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-CMT-DCM0:DCM_COM_PWC_FB_TAP"></div>
<div id="bits-xc5v-CMT-DCM0:DCM_COM_PWC_REF_TAP"></div>
<div id="bits-xc5v-CMT-DCM0:DCM_TRIM_CAL"></div>
<div id="bits-xc5v-CMT-DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL"></div>
<div id="bits-xc5v-CMT-DCM0:DFS_HF_TRIM_CAL"></div>
<div id="bits-xc5v-CMT-DCM0:DFS_SYNTH_CLOCK_SPEED"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_TAPINIT_CTL"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_ZD1_PWC_TAP"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_ZD2_PWC_TAP"></div>
<div id="bits-xc5v-CMT-DCM1:DCM_COM_PWC_FB_TAP"></div>
<div id="bits-xc5v-CMT-DCM1:DCM_COM_PWC_REF_TAP"></div>
<div id="bits-xc5v-CMT-DCM1:DCM_TRIM_CAL"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_AVE_FREQ_SAMPLE_INTERVAL"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_HF_TRIM_CAL"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_SYNTH_CLOCK_SPEED"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_TAPINIT_CTL"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_ZD1_PWC_TAP"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_ZD2_PWC_TAP"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKBURST_CNT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKFBOUT_PM"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT0_PM"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT1_PM"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT2_PM"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT3_PM"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT4_PM"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT5_PM"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DCM_COM_PWC_FB_TAP</th><th>[0, 29, 31]</th><th>[0, 28, 31]</th><th>[0, 28, 30]</th></tr>
<tr><th>DCM0:DCM_COM_PWC_REF_TAP</th><th>[0, 29, 30]</th><th>[0, 29, 29]</th><th>[0, 28, 29]</th></tr>
<tr><th>DCM0:DCM_TRIM_CAL</th><th>[2, 28, 38]</th><th>[2, 29, 38]</th><th>[2, 29, 37]</th></tr>
<tr><th>DCM0:DFS_AVE_FREQ_SAMPLE_INTERVAL</th><th>[0, 29, 63]</th><th>[0, 28, 63]</th><th>[0, 28, 62]</th></tr>
<tr><th>DCM0:DFS_HF_TRIM_CAL</th><th>[0, 29, 21]</th><th>[0, 28, 21]</th><th>[0, 28, 20]</th></tr>
<tr><th>DCM0:DFS_SYNTH_CLOCK_SPEED</th><th>[0, 29, 36]</th><th>[0, 29, 35]</th><th>[0, 28, 35]</th></tr>
<tr><th>DCM0:DLL_TAPINIT_CTL</th><th>[1, 29, 34]</th><th>[1, 29, 33]</th><th>[1, 28, 33]</th></tr>
<tr><th>DCM0:DLL_ZD1_PWC_TAP</th><th>[2, 28, 55]</th><th>[2, 28, 54]</th><th>[2, 29, 54]</th></tr>
<tr><th>DCM0:DLL_ZD2_PWC_TAP</th><th>[2, 29, 53]</th><th>[2, 28, 53]</th><th>[2, 28, 52]</th></tr>
<tr><th>DCM1:DCM_COM_PWC_FB_TAP</th><th>[7, 29, 31]</th><th>[7, 28, 31]</th><th>[7, 28, 30]</th></tr>
<tr><th>DCM1:DCM_COM_PWC_REF_TAP</th><th>[7, 29, 30]</th><th>[7, 29, 29]</th><th>[7, 28, 29]</th></tr>
<tr><th>DCM1:DCM_TRIM_CAL</th><th>[9, 28, 38]</th><th>[9, 29, 38]</th><th>[9, 29, 37]</th></tr>
<tr><th>DCM1:DFS_AVE_FREQ_SAMPLE_INTERVAL</th><th>[7, 29, 63]</th><th>[7, 28, 63]</th><th>[7, 28, 62]</th></tr>
<tr><th>DCM1:DFS_HF_TRIM_CAL</th><th>[7, 29, 21]</th><th>[7, 28, 21]</th><th>[7, 28, 20]</th></tr>
<tr><th>DCM1:DFS_SYNTH_CLOCK_SPEED</th><th>[7, 29, 36]</th><th>[7, 29, 35]</th><th>[7, 28, 35]</th></tr>
<tr><th>DCM1:DLL_TAPINIT_CTL</th><th>[8, 29, 34]</th><th>[8, 29, 33]</th><th>[8, 28, 33]</th></tr>
<tr><th>DCM1:DLL_ZD1_PWC_TAP</th><th>[9, 28, 55]</th><th>[9, 28, 54]</th><th>[9, 29, 54]</th></tr>
<tr><th>DCM1:DLL_ZD2_PWC_TAP</th><th>[9, 29, 53]</th><th>[9, 28, 53]</th><th>[9, 28, 52]</th></tr>
<tr><th>PLL:PLL_CLKBURST_CNT</th><th>[6, 29, 7]</th><th>[6, 28, 7]</th><th>[6, 28, 6]</th></tr>
<tr><th>PLL:PLL_CLKFBOUT_PM</th><th>[4, 29, 39]</th><th>[4, 28, 39]</th><th>[4, 28, 38]</th></tr>
<tr><th>PLL:PLL_CLKOUT0_PM</th><th>[6, 29, 31]</th><th>[6, 28, 31]</th><th>[6, 28, 30]</th></tr>
<tr><th>PLL:PLL_CLKOUT1_PM</th><th>[6, 29, 15]</th><th>[6, 28, 15]</th><th>[6, 28, 14]</th></tr>
<tr><th>PLL:PLL_CLKOUT2_PM</th><th>[5, 29, 55]</th><th>[5, 28, 55]</th><th>[5, 28, 54]</th></tr>
<tr><th>PLL:PLL_CLKOUT3_PM</th><th>[5, 29, 39]</th><th>[5, 28, 39]</th><th>[5, 28, 38]</th></tr>
<tr><th>PLL:PLL_CLKOUT4_PM</th><th>[5, 29, 23]</th><th>[5, 28, 23]</th><th>[5, 28, 22]</th></tr>
<tr><th>PLL:PLL_CLKOUT5_PM</th><th>[4, 29, 55]</th><th>[4, 28, 55]</th><th>[4, 28, 54]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-CMT-DCM0:DCM_LOCK_HIGH_B"></div>
<div id="bits-xc5v-CMT-DCM0:DCM_POWERDOWN_COMMON_EN_B"></div>
<div id="bits-xc5v-CMT-DCM0:DFS_EN_RELRST_B"></div>
<div id="bits-xc5v-CMT-DCM0:DFS_PWRD_CLKIN_STOP_B"></div>
<div id="bits-xc5v-CMT-DCM0:DFS_PWRD_CLKIN_STOP_STICKY_B"></div>
<div id="bits-xc5v-CMT-DCM0:DFS_PWRD_REPLY_TIMES_OUT_B"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_CLKFB_STOPPED_PWRD_EN_B"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_CLKIN_STOPPED_PWRD_EN_B"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_PWRD_ON_SCANMODE_B"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_PWRD_STICKY_B"></div>
<div id="bits-xc5v-CMT-DCM1:DCM_LOCK_HIGH_B"></div>
<div id="bits-xc5v-CMT-DCM1:DCM_POWERDOWN_COMMON_EN_B"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_EN_RELRST_B"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_PWRD_CLKIN_STOP_B"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_PWRD_CLKIN_STOP_STICKY_B"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_PWRD_REPLY_TIMES_OUT_B"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_CLKFB_STOPPED_PWRD_EN_B"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_CLKIN_STOPPED_PWRD_EN_B"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_PWRD_ON_SCANMODE_B"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_PWRD_STICKY_B"></div>
<div id="bits-xc5v-CMT-PLL:INV.CLKINSEL"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKCNTRL"></div>
<div id="bits-xc5v-CMT-PLL:PLL_TCK4_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DCM_LOCK_HIGH_B</th><th>[2, 29, 33]</th></tr>
<tr><th>DCM0:DCM_POWERDOWN_COMMON_EN_B</th><th>[2, 28, 61]</th></tr>
<tr><th>DCM0:DFS_EN_RELRST_B</th><th>[0, 29, 58]</th></tr>
<tr><th>DCM0:DFS_PWRD_CLKIN_STOP_B</th><th>[0, 29, 23]</th></tr>
<tr><th>DCM0:DFS_PWRD_CLKIN_STOP_STICKY_B</th><th>[0, 28, 23]</th></tr>
<tr><th>DCM0:DFS_PWRD_REPLY_TIMES_OUT_B</th><th>[0, 28, 22]</th></tr>
<tr><th>DCM0:DLL_CLKFB_STOPPED_PWRD_EN_B</th><th>[2, 29, 8]</th></tr>
<tr><th>DCM0:DLL_CLKIN_STOPPED_PWRD_EN_B</th><th>[2, 28, 8]</th></tr>
<tr><th>DCM0:DLL_PWRD_ON_SCANMODE_B</th><th>[1, 28, 35]</th></tr>
<tr><th>DCM0:DLL_PWRD_STICKY_B</th><th>[2, 28, 59]</th></tr>
<tr><th>DCM1:DCM_LOCK_HIGH_B</th><th>[9, 29, 33]</th></tr>
<tr><th>DCM1:DCM_POWERDOWN_COMMON_EN_B</th><th>[9, 28, 61]</th></tr>
<tr><th>DCM1:DFS_EN_RELRST_B</th><th>[7, 29, 58]</th></tr>
<tr><th>DCM1:DFS_PWRD_CLKIN_STOP_B</th><th>[7, 29, 23]</th></tr>
<tr><th>DCM1:DFS_PWRD_CLKIN_STOP_STICKY_B</th><th>[7, 28, 23]</th></tr>
<tr><th>DCM1:DFS_PWRD_REPLY_TIMES_OUT_B</th><th>[7, 28, 22]</th></tr>
<tr><th>DCM1:DLL_CLKFB_STOPPED_PWRD_EN_B</th><th>[9, 29, 8]</th></tr>
<tr><th>DCM1:DLL_CLKIN_STOPPED_PWRD_EN_B</th><th>[9, 28, 8]</th></tr>
<tr><th>DCM1:DLL_PWRD_ON_SCANMODE_B</th><th>[8, 28, 35]</th></tr>
<tr><th>DCM1:DLL_PWRD_STICKY_B</th><th>[9, 28, 59]</th></tr>
<tr><th>PLL:INV.CLKINSEL</th><th>[6, 29, 44]</th></tr>
<tr><th>PLL:PLL_CLKCNTRL</th><th>[6, 28, 43]</th></tr>
<tr><th>PLL:PLL_TCK4_SEL</th><th>[3, 29, 39]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc5v-CMT-DCM0:DCM_CLKFB_IODLY_MUXINSEL"></div>
<div id="bits-xc5v-CMT-DCM0:DCM_CLKFB_IODLY_MUXOUT_SEL"></div>
<div id="bits-xc5v-CMT-DCM0:DCM_CLKIN_IODLY_MUXINSEL"></div>
<div id="bits-xc5v-CMT-DCM0:DCM_CLKIN_IODLY_MUXOUT_SEL"></div>
<div id="bits-xc5v-CMT-DCM1:DCM_CLKFB_IODLY_MUXINSEL"></div>
<div id="bits-xc5v-CMT-DCM1:DCM_CLKFB_IODLY_MUXOUT_SEL"></div>
<div id="bits-xc5v-CMT-DCM1:DCM_CLKIN_IODLY_MUXINSEL"></div>
<div id="bits-xc5v-CMT-DCM1:DCM_CLKIN_IODLY_MUXOUT_SEL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DCM_CLKFB_IODLY_MUXINSEL</th><th>[0, 29, 38]</th></tr>
<tr><th>DCM0:DCM_CLKFB_IODLY_MUXOUT_SEL</th><th>[0, 29, 24]</th></tr>
<tr><th>DCM0:DCM_CLKIN_IODLY_MUXINSEL</th><th>[0, 29, 37]</th></tr>
<tr><th>DCM0:DCM_CLKIN_IODLY_MUXOUT_SEL</th><th>[0, 28, 24]</th></tr>
<tr><th>DCM1:DCM_CLKFB_IODLY_MUXINSEL</th><th>[7, 29, 38]</th></tr>
<tr><th>DCM1:DCM_CLKFB_IODLY_MUXOUT_SEL</th><th>[7, 29, 24]</th></tr>
<tr><th>DCM1:DCM_CLKIN_IODLY_MUXINSEL</th><th>[7, 29, 37]</th></tr>
<tr><th>DCM1:DCM_CLKIN_IODLY_MUXOUT_SEL</th><th>[7, 28, 24]</th></tr>
<tr><td>PASS</td><td>0</td></tr>
<tr><td>DELAY_LINE</td><td>1</td></tr>
</table>
<div id="bits-xc5v-CMT-DCM0:CLKDV_COUNT_FALL"></div>
<div id="bits-xc5v-CMT-DCM0:CLKDV_COUNT_FALL_2"></div>
<div id="bits-xc5v-CMT-DCM0:CLKDV_COUNT_MAX"></div>
<div id="bits-xc5v-CMT-DCM0:DCM_UNUSED_TAPS_POWERDOWN"></div>
<div id="bits-xc5v-CMT-DCM0:DCM_VBG_SEL"></div>
<div id="bits-xc5v-CMT-DCM0:DFS_CUSTOM_FAST_SYNC"></div>
<div id="bits-xc5v-CMT-DCM0:DFS_JF_LOWER_LIMIT"></div>
<div id="bits-xc5v-CMT-DCM1:CLKDV_COUNT_FALL"></div>
<div id="bits-xc5v-CMT-DCM1:CLKDV_COUNT_FALL_2"></div>
<div id="bits-xc5v-CMT-DCM1:CLKDV_COUNT_MAX"></div>
<div id="bits-xc5v-CMT-DCM1:DCM_UNUSED_TAPS_POWERDOWN"></div>
<div id="bits-xc5v-CMT-DCM1:DCM_VBG_SEL"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_CUSTOM_FAST_SYNC"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_JF_LOWER_LIMIT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_AVDD_VBG_SEL"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CP"></div>
<div id="bits-xc5v-CMT-PLL:PLL_DVDD_VBG_SEL"></div>
<div id="bits-xc5v-CMT-PLL:PLL_MISC"></div>
<div id="bits-xc5v-CMT-PLL:PLL_PFD_CNTRL"></div>
<div id="bits-xc5v-CMT-PLL:PLL_RES"></div>
<div id="bits-xc5v-CMT-PLL:PLL_UNLOCK_CNT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:CLKDV_COUNT_FALL</th><th>[2, 29, 27]</th><th>[2, 28, 27]</th><th>[2, 28, 26]</th><th>[2, 29, 26]</th></tr>
<tr><th>DCM0:CLKDV_COUNT_FALL_2</th><th>[2, 29, 29]</th><th>[2, 28, 29]</th><th>[2, 28, 28]</th><th>[2, 29, 28]</th></tr>
<tr><th>DCM0:CLKDV_COUNT_MAX</th><th>[2, 29, 25]</th><th>[2, 28, 25]</th><th>[2, 28, 24]</th><th>[2, 29, 24]</th></tr>
<tr><th>DCM0:DCM_UNUSED_TAPS_POWERDOWN</th><th>[1, 29, 38]</th><th>[1, 29, 32]</th><th>[1, 28, 39]</th><th>[0, 28, 58]</th></tr>
<tr><th>DCM0:DCM_VBG_SEL</th><th>[2, 29, 60]</th><th>[2, 29, 59]</th><th>[2, 29, 58]</th><th>[2, 29, 57]</th></tr>
<tr><th>DCM0:DFS_CUSTOM_FAST_SYNC</th><th>[0, 29, 62]</th><th>[0, 29, 61]</th><th>[0, 28, 61]</th><th>[0, 28, 60]</th></tr>
<tr><th>DCM0:DFS_JF_LOWER_LIMIT</th><th>[0, 28, 19]</th><th>[0, 28, 18]</th><th>[0, 29, 18]</th><th>[0, 29, 17]</th></tr>
<tr><th>DCM1:CLKDV_COUNT_FALL</th><th>[9, 29, 27]</th><th>[9, 28, 27]</th><th>[9, 28, 26]</th><th>[9, 29, 26]</th></tr>
<tr><th>DCM1:CLKDV_COUNT_FALL_2</th><th>[9, 29, 29]</th><th>[9, 28, 29]</th><th>[9, 28, 28]</th><th>[9, 29, 28]</th></tr>
<tr><th>DCM1:CLKDV_COUNT_MAX</th><th>[9, 29, 25]</th><th>[9, 28, 25]</th><th>[9, 28, 24]</th><th>[9, 29, 24]</th></tr>
<tr><th>DCM1:DCM_UNUSED_TAPS_POWERDOWN</th><th>[8, 29, 38]</th><th>[8, 29, 32]</th><th>[8, 28, 39]</th><th>[7, 28, 58]</th></tr>
<tr><th>DCM1:DCM_VBG_SEL</th><th>[9, 29, 60]</th><th>[9, 29, 59]</th><th>[9, 29, 58]</th><th>[9, 29, 57]</th></tr>
<tr><th>DCM1:DFS_CUSTOM_FAST_SYNC</th><th>[7, 29, 62]</th><th>[7, 29, 61]</th><th>[7, 28, 61]</th><th>[7, 28, 60]</th></tr>
<tr><th>DCM1:DFS_JF_LOWER_LIMIT</th><th>[7, 28, 19]</th><th>[7, 28, 18]</th><th>[7, 29, 18]</th><th>[7, 29, 17]</th></tr>
<tr><th>PLL:PLL_AVDD_VBG_SEL</th><th>[6, 29, 61]</th><th>[6, 28, 61]</th><th>[6, 28, 60]</th><th>[6, 29, 60]</th></tr>
<tr><th>PLL:PLL_CP</th><th>[3, 29, 9]</th><th>[3, 28, 9]</th><th>[3, 28, 8]</th><th>[3, 29, 8]</th></tr>
<tr><th>PLL:PLL_DVDD_VBG_SEL</th><th>[6, 29, 57]</th><th>[6, 28, 57]</th><th>[6, 28, 56]</th><th>[6, 29, 56]</th></tr>
<tr><th>PLL:PLL_MISC</th><th>[3, 28, 6]</th><th>[3, 29, 6]</th><th>[3, 29, 5]</th><th>[3, 28, 5]</th></tr>
<tr><th>PLL:PLL_PFD_CNTRL</th><th>[3, 28, 14]</th><th>[3, 29, 14]</th><th>[3, 29, 13]</th><th>[3, 28, 13]</th></tr>
<tr><th>PLL:PLL_RES</th><th>[3, 28, 4]</th><th>[3, 29, 4]</th><th>[3, 29, 3]</th><th>[3, 28, 3]</th></tr>
<tr><th>PLL:PLL_UNLOCK_CNT</th><th>[3, 29, 31]</th><th>[3, 28, 31]</th><th>[3, 28, 30]</th><th>[3, 29, 30]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-CMT-DCM0:DRP40"></div>
<div id="bits-xc5v-CMT-DCM0:DRP41"></div>
<div id="bits-xc5v-CMT-DCM0:DRP42"></div>
<div id="bits-xc5v-CMT-DCM0:DRP43"></div>
<div id="bits-xc5v-CMT-DCM0:DRP44"></div>
<div id="bits-xc5v-CMT-DCM0:DRP45"></div>
<div id="bits-xc5v-CMT-DCM0:DRP46"></div>
<div id="bits-xc5v-CMT-DCM0:DRP47"></div>
<div id="bits-xc5v-CMT-DCM0:DRP48"></div>
<div id="bits-xc5v-CMT-DCM0:DRP49"></div>
<div id="bits-xc5v-CMT-DCM0:DRP4A"></div>
<div id="bits-xc5v-CMT-DCM0:DRP4B"></div>
<div id="bits-xc5v-CMT-DCM0:DRP4C"></div>
<div id="bits-xc5v-CMT-DCM0:DRP4D"></div>
<div id="bits-xc5v-CMT-DCM0:DRP4E"></div>
<div id="bits-xc5v-CMT-DCM0:DRP4F"></div>
<div id="bits-xc5v-CMT-DCM0:DRP50"></div>
<div id="bits-xc5v-CMT-DCM0:DRP51"></div>
<div id="bits-xc5v-CMT-DCM0:DRP52"></div>
<div id="bits-xc5v-CMT-DCM0:DRP53"></div>
<div id="bits-xc5v-CMT-DCM0:DRP54"></div>
<div id="bits-xc5v-CMT-DCM0:DRP55"></div>
<div id="bits-xc5v-CMT-DCM0:DRP56"></div>
<div id="bits-xc5v-CMT-DCM0:DRP57"></div>
<div id="bits-xc5v-CMT-DCM0:FACTORY_JF"></div>
<div id="bits-xc5v-CMT-DCM1:DRP40"></div>
<div id="bits-xc5v-CMT-DCM1:DRP41"></div>
<div id="bits-xc5v-CMT-DCM1:DRP42"></div>
<div id="bits-xc5v-CMT-DCM1:DRP43"></div>
<div id="bits-xc5v-CMT-DCM1:DRP44"></div>
<div id="bits-xc5v-CMT-DCM1:DRP45"></div>
<div id="bits-xc5v-CMT-DCM1:DRP46"></div>
<div id="bits-xc5v-CMT-DCM1:DRP47"></div>
<div id="bits-xc5v-CMT-DCM1:DRP48"></div>
<div id="bits-xc5v-CMT-DCM1:DRP49"></div>
<div id="bits-xc5v-CMT-DCM1:DRP4A"></div>
<div id="bits-xc5v-CMT-DCM1:DRP4B"></div>
<div id="bits-xc5v-CMT-DCM1:DRP4C"></div>
<div id="bits-xc5v-CMT-DCM1:DRP4D"></div>
<div id="bits-xc5v-CMT-DCM1:DRP4E"></div>
<div id="bits-xc5v-CMT-DCM1:DRP4F"></div>
<div id="bits-xc5v-CMT-DCM1:DRP50"></div>
<div id="bits-xc5v-CMT-DCM1:DRP51"></div>
<div id="bits-xc5v-CMT-DCM1:DRP52"></div>
<div id="bits-xc5v-CMT-DCM1:DRP53"></div>
<div id="bits-xc5v-CMT-DCM1:DRP54"></div>
<div id="bits-xc5v-CMT-DCM1:DRP55"></div>
<div id="bits-xc5v-CMT-DCM1:DRP56"></div>
<div id="bits-xc5v-CMT-DCM1:DRP57"></div>
<div id="bits-xc5v-CMT-DCM1:FACTORY_JF"></div>
<div id="bits-xc5v-CMT-PLL:DRP00"></div>
<div id="bits-xc5v-CMT-PLL:DRP01"></div>
<div id="bits-xc5v-CMT-PLL:DRP02"></div>
<div id="bits-xc5v-CMT-PLL:DRP03"></div>
<div id="bits-xc5v-CMT-PLL:DRP04"></div>
<div id="bits-xc5v-CMT-PLL:DRP05"></div>
<div id="bits-xc5v-CMT-PLL:DRP06"></div>
<div id="bits-xc5v-CMT-PLL:DRP07"></div>
<div id="bits-xc5v-CMT-PLL:DRP08"></div>
<div id="bits-xc5v-CMT-PLL:DRP09"></div>
<div id="bits-xc5v-CMT-PLL:DRP0A"></div>
<div id="bits-xc5v-CMT-PLL:DRP0B"></div>
<div id="bits-xc5v-CMT-PLL:DRP0C"></div>
<div id="bits-xc5v-CMT-PLL:DRP0D"></div>
<div id="bits-xc5v-CMT-PLL:DRP0E"></div>
<div id="bits-xc5v-CMT-PLL:DRP0F"></div>
<div id="bits-xc5v-CMT-PLL:DRP10"></div>
<div id="bits-xc5v-CMT-PLL:DRP11"></div>
<div id="bits-xc5v-CMT-PLL:DRP12"></div>
<div id="bits-xc5v-CMT-PLL:DRP13"></div>
<div id="bits-xc5v-CMT-PLL:DRP14"></div>
<div id="bits-xc5v-CMT-PLL:DRP15"></div>
<div id="bits-xc5v-CMT-PLL:DRP16"></div>
<div id="bits-xc5v-CMT-PLL:DRP17"></div>
<div id="bits-xc5v-CMT-PLL:DRP18"></div>
<div id="bits-xc5v-CMT-PLL:DRP19"></div>
<div id="bits-xc5v-CMT-PLL:DRP1A"></div>
<div id="bits-xc5v-CMT-PLL:DRP1B"></div>
<div id="bits-xc5v-CMT-PLL:DRP1C"></div>
<div id="bits-xc5v-CMT-PLL:DRP1D"></div>
<div id="bits-xc5v-CMT-PLL:DRP1E"></div>
<div id="bits-xc5v-CMT-PLL:DRP1F"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DRP40</th><th>[0, 29, 7]</th><th>[0, 28, 7]</th><th>[0, 28, 6]</th><th>[0, 29, 6]</th><th>[0, 29, 5]</th><th>[0, 28, 5]</th><th>[0, 28, 4]</th><th>[0, 29, 4]</th><th>[0, 29, 3]</th><th>[0, 28, 3]</th><th>[0, 28, 2]</th><th>[0, 29, 2]</th><th>[0, 29, 1]</th><th>[0, 28, 1]</th><th>[0, 28, 0]</th><th>[0, 29, 0]</th></tr>
<tr><th>DCM0:DRP41</th><th>[0, 29, 15]</th><th>[0, 28, 15]</th><th>[0, 28, 14]</th><th>[0, 29, 14]</th><th>[0, 29, 13]</th><th>[0, 28, 13]</th><th>[0, 28, 12]</th><th>[0, 29, 12]</th><th>[0, 29, 11]</th><th>[0, 28, 11]</th><th>[0, 28, 10]</th><th>[0, 29, 10]</th><th>[0, 29, 9]</th><th>[0, 28, 9]</th><th>[0, 28, 8]</th><th>[0, 29, 8]</th></tr>
<tr><th>DCM0:DRP42</th><th>[0, 29, 23]</th><th>[0, 28, 23]</th><th>[0, 28, 22]</th><th>[0, 29, 22]</th><th>[0, 29, 21]</th><th>[0, 28, 21]</th><th>[0, 28, 20]</th><th>[0, 29, 20]</th><th>[0, 29, 19]</th><th>[0, 28, 19]</th><th>[0, 28, 18]</th><th>[0, 29, 18]</th><th>[0, 29, 17]</th><th>[0, 28, 17]</th><th>[0, 28, 16]</th><th>[0, 29, 16]</th></tr>
<tr><th>DCM0:DRP43</th><th>[0, 29, 31]</th><th>[0, 28, 31]</th><th>[0, 28, 30]</th><th>[0, 29, 30]</th><th>[0, 29, 29]</th><th>[0, 28, 29]</th><th>[0, 28, 28]</th><th>[0, 29, 28]</th><th>[0, 29, 27]</th><th>[0, 28, 27]</th><th>[0, 28, 26]</th><th>[0, 29, 26]</th><th>[0, 29, 25]</th><th>[0, 28, 25]</th><th>[0, 28, 24]</th><th>[0, 29, 24]</th></tr>
<tr><th>DCM0:DRP44</th><th>[0, 29, 39]</th><th>[0, 28, 39]</th><th>[0, 28, 38]</th><th>[0, 29, 38]</th><th>[0, 29, 37]</th><th>[0, 28, 37]</th><th>[0, 28, 36]</th><th>[0, 29, 36]</th><th>[0, 29, 35]</th><th>[0, 28, 35]</th><th>[0, 28, 34]</th><th>[0, 29, 34]</th><th>[0, 29, 33]</th><th>[0, 28, 33]</th><th>[0, 28, 32]</th><th>[0, 29, 32]</th></tr>
<tr><th>DCM0:DRP45</th><th>[0, 29, 47]</th><th>[0, 28, 47]</th><th>[0, 28, 46]</th><th>[0, 29, 46]</th><th>[0, 29, 45]</th><th>[0, 28, 45]</th><th>[0, 28, 44]</th><th>[0, 29, 44]</th><th>[0, 29, 43]</th><th>[0, 28, 43]</th><th>[0, 28, 42]</th><th>[0, 29, 42]</th><th>[0, 29, 41]</th><th>[0, 28, 41]</th><th>[0, 28, 40]</th><th>[0, 29, 40]</th></tr>
<tr><th>DCM0:DRP46</th><th>[0, 29, 55]</th><th>[0, 28, 55]</th><th>[0, 28, 54]</th><th>[0, 29, 54]</th><th>[0, 29, 53]</th><th>[0, 28, 53]</th><th>[0, 28, 52]</th><th>[0, 29, 52]</th><th>[0, 29, 51]</th><th>[0, 28, 51]</th><th>[0, 28, 50]</th><th>[0, 29, 50]</th><th>[0, 29, 49]</th><th>[0, 28, 49]</th><th>[0, 28, 48]</th><th>[0, 29, 48]</th></tr>
<tr><th>DCM0:DRP47</th><th>[0, 29, 63]</th><th>[0, 28, 63]</th><th>[0, 28, 62]</th><th>[0, 29, 62]</th><th>[0, 29, 61]</th><th>[0, 28, 61]</th><th>[0, 28, 60]</th><th>[0, 29, 60]</th><th>[0, 29, 59]</th><th>[0, 28, 59]</th><th>[0, 28, 58]</th><th>[0, 29, 58]</th><th>[0, 29, 57]</th><th>[0, 28, 57]</th><th>[0, 28, 56]</th><th>[0, 29, 56]</th></tr>
<tr><th>DCM0:DRP48</th><th>[1, 29, 7]</th><th>[1, 28, 7]</th><th>[1, 28, 6]</th><th>[1, 29, 6]</th><th>[1, 29, 5]</th><th>[1, 28, 5]</th><th>[1, 28, 4]</th><th>[1, 29, 4]</th><th>[1, 29, 3]</th><th>[1, 28, 3]</th><th>[1, 28, 2]</th><th>[1, 29, 2]</th><th>[1, 29, 1]</th><th>[1, 28, 1]</th><th>[1, 28, 0]</th><th>[1, 29, 0]</th></tr>
<tr><th>DCM0:DRP49</th><th>[1, 29, 15]</th><th>[1, 28, 15]</th><th>[1, 28, 14]</th><th>[1, 29, 14]</th><th>[1, 29, 13]</th><th>[1, 28, 13]</th><th>[1, 28, 12]</th><th>[1, 29, 12]</th><th>[1, 29, 11]</th><th>[1, 28, 11]</th><th>[1, 28, 10]</th><th>[1, 29, 10]</th><th>[1, 29, 9]</th><th>[1, 28, 9]</th><th>[1, 28, 8]</th><th>[1, 29, 8]</th></tr>
<tr><th>DCM0:DRP4A</th><th>[1, 29, 23]</th><th>[1, 28, 23]</th><th>[1, 28, 22]</th><th>[1, 29, 22]</th><th>[1, 29, 21]</th><th>[1, 28, 21]</th><th>[1, 28, 20]</th><th>[1, 29, 20]</th><th>[1, 29, 19]</th><th>[1, 28, 19]</th><th>[1, 28, 18]</th><th>[1, 29, 18]</th><th>[1, 29, 17]</th><th>[1, 28, 17]</th><th>[1, 28, 16]</th><th>[1, 29, 16]</th></tr>
<tr><th>DCM0:DRP4B</th><th>[1, 29, 31]</th><th>[1, 28, 31]</th><th>[1, 28, 30]</th><th>[1, 29, 30]</th><th>[1, 29, 29]</th><th>[1, 28, 29]</th><th>[1, 28, 28]</th><th>[1, 29, 28]</th><th>[1, 29, 27]</th><th>[1, 28, 27]</th><th>[1, 28, 26]</th><th>[1, 29, 26]</th><th>[1, 29, 25]</th><th>[1, 28, 25]</th><th>[1, 28, 24]</th><th>[1, 29, 24]</th></tr>
<tr><th>DCM0:DRP4C</th><th>[1, 29, 39]</th><th>[1, 28, 39]</th><th>[1, 28, 38]</th><th>[1, 29, 38]</th><th>[1, 29, 37]</th><th>[1, 28, 37]</th><th>[1, 28, 36]</th><th>[1, 29, 36]</th><th>[1, 29, 35]</th><th>[1, 28, 35]</th><th>[1, 28, 34]</th><th>[1, 29, 34]</th><th>[1, 29, 33]</th><th>[1, 28, 33]</th><th>[1, 28, 32]</th><th>[1, 29, 32]</th></tr>
<tr><th>DCM0:DRP4D</th><th>[1, 29, 47]</th><th>[1, 28, 47]</th><th>[1, 28, 46]</th><th>[1, 29, 46]</th><th>[1, 29, 45]</th><th>[1, 28, 45]</th><th>[1, 28, 44]</th><th>[1, 29, 44]</th><th>[1, 29, 43]</th><th>[1, 28, 43]</th><th>[1, 28, 42]</th><th>[1, 29, 42]</th><th>[1, 29, 41]</th><th>[1, 28, 41]</th><th>[1, 28, 40]</th><th>[1, 29, 40]</th></tr>
<tr><th>DCM0:DRP4E</th><th>[1, 29, 55]</th><th>[1, 28, 55]</th><th>[1, 28, 54]</th><th>[1, 29, 54]</th><th>[1, 29, 53]</th><th>[1, 28, 53]</th><th>[1, 28, 52]</th><th>[1, 29, 52]</th><th>[1, 29, 51]</th><th>[1, 28, 51]</th><th>[1, 28, 50]</th><th>[1, 29, 50]</th><th>[1, 29, 49]</th><th>[1, 28, 49]</th><th>[1, 28, 48]</th><th>[1, 29, 48]</th></tr>
<tr><th>DCM0:DRP4F</th><th>[1, 29, 63]</th><th>[1, 28, 63]</th><th>[1, 28, 62]</th><th>[1, 29, 62]</th><th>[1, 29, 61]</th><th>[1, 28, 61]</th><th>[1, 28, 60]</th><th>[1, 29, 60]</th><th>[1, 29, 59]</th><th>[1, 28, 59]</th><th>[1, 28, 58]</th><th>[1, 29, 58]</th><th>[1, 29, 57]</th><th>[1, 28, 57]</th><th>[1, 28, 56]</th><th>[1, 29, 56]</th></tr>
<tr><th>DCM0:DRP50</th><th>[2, 29, 7]</th><th>[2, 28, 7]</th><th>[2, 28, 6]</th><th>[2, 29, 6]</th><th>[2, 29, 5]</th><th>[2, 28, 5]</th><th>[2, 28, 4]</th><th>[2, 29, 4]</th><th>[2, 29, 3]</th><th>[2, 28, 3]</th><th>[2, 28, 2]</th><th>[2, 29, 2]</th><th>[2, 29, 1]</th><th>[2, 28, 1]</th><th>[2, 28, 0]</th><th>[2, 29, 0]</th></tr>
<tr><th>DCM0:DRP51</th><th>[2, 29, 15]</th><th>[2, 28, 15]</th><th>[2, 28, 14]</th><th>[2, 29, 14]</th><th>[2, 29, 13]</th><th>[2, 28, 13]</th><th>[2, 28, 12]</th><th>[2, 29, 12]</th><th>[2, 29, 11]</th><th>[2, 28, 11]</th><th>[2, 28, 10]</th><th>[2, 29, 10]</th><th>[2, 29, 9]</th><th>[2, 28, 9]</th><th>[2, 28, 8]</th><th>[2, 29, 8]</th></tr>
<tr><th>DCM0:DRP52</th><th>[2, 29, 23]</th><th>[2, 28, 23]</th><th>[2, 28, 22]</th><th>[2, 29, 22]</th><th>[2, 29, 21]</th><th>[2, 28, 21]</th><th>[2, 28, 20]</th><th>[2, 29, 20]</th><th>[2, 29, 19]</th><th>[2, 28, 19]</th><th>[2, 28, 18]</th><th>[2, 29, 18]</th><th>[2, 29, 17]</th><th>[2, 28, 17]</th><th>[2, 28, 16]</th><th>[2, 29, 16]</th></tr>
<tr><th>DCM0:DRP53</th><th>[2, 29, 31]</th><th>[2, 28, 31]</th><th>[2, 28, 30]</th><th>[2, 29, 30]</th><th>[2, 29, 29]</th><th>[2, 28, 29]</th><th>[2, 28, 28]</th><th>[2, 29, 28]</th><th>[2, 29, 27]</th><th>[2, 28, 27]</th><th>[2, 28, 26]</th><th>[2, 29, 26]</th><th>[2, 29, 25]</th><th>[2, 28, 25]</th><th>[2, 28, 24]</th><th>[2, 29, 24]</th></tr>
<tr><th>DCM0:DRP54</th><th>[2, 29, 39]</th><th>[2, 28, 39]</th><th>[2, 28, 38]</th><th>[2, 29, 38]</th><th>[2, 29, 37]</th><th>[2, 28, 37]</th><th>[2, 28, 36]</th><th>[2, 29, 36]</th><th>[2, 29, 35]</th><th>[2, 28, 35]</th><th>[2, 28, 34]</th><th>[2, 29, 34]</th><th>[2, 29, 33]</th><th>[2, 28, 33]</th><th>[2, 28, 32]</th><th>[2, 29, 32]</th></tr>
<tr><th>DCM0:DRP55</th><th>[2, 29, 47]</th><th>[2, 28, 47]</th><th>[2, 28, 46]</th><th>[2, 29, 46]</th><th>[2, 29, 45]</th><th>[2, 28, 45]</th><th>[2, 28, 44]</th><th>[2, 29, 44]</th><th>[2, 29, 43]</th><th>[2, 28, 43]</th><th>[2, 28, 42]</th><th>[2, 29, 42]</th><th>[2, 29, 41]</th><th>[2, 28, 41]</th><th>[2, 28, 40]</th><th>[2, 29, 40]</th></tr>
<tr><th>DCM0:DRP56</th><th>[2, 29, 55]</th><th>[2, 28, 55]</th><th>[2, 28, 54]</th><th>[2, 29, 54]</th><th>[2, 29, 53]</th><th>[2, 28, 53]</th><th>[2, 28, 52]</th><th>[2, 29, 52]</th><th>[2, 29, 51]</th><th>[2, 28, 51]</th><th>[2, 28, 50]</th><th>[2, 29, 50]</th><th>[2, 29, 49]</th><th>[2, 28, 49]</th><th>[2, 28, 48]</th><th>[2, 29, 48]</th></tr>
<tr><th>DCM0:DRP57</th><th>[2, 29, 63]</th><th>[2, 28, 63]</th><th>[2, 28, 62]</th><th>[2, 29, 62]</th><th>[2, 29, 61]</th><th>[2, 28, 61]</th><th>[2, 28, 60]</th><th>[2, 29, 60]</th><th>[2, 29, 59]</th><th>[2, 28, 59]</th><th>[2, 28, 58]</th><th>[2, 29, 58]</th><th>[2, 29, 57]</th><th>[2, 28, 57]</th><th>[2, 28, 56]</th><th>[2, 29, 56]</th></tr>
<tr><th>DCM0:FACTORY_JF</th><th>[1, 29, 63]</th><th>[1, 28, 63]</th><th>[1, 28, 62]</th><th>[1, 29, 62]</th><th>[1, 29, 61]</th><th>[1, 28, 61]</th><th>[1, 28, 60]</th><th>[1, 29, 60]</th><th>[1, 29, 59]</th><th>[1, 28, 59]</th><th>[1, 28, 58]</th><th>[1, 29, 58]</th><th>[1, 29, 57]</th><th>[1, 28, 57]</th><th>[1, 28, 56]</th><th>[1, 29, 56]</th></tr>
<tr><th>DCM1:DRP40</th><th>[7, 29, 7]</th><th>[7, 28, 7]</th><th>[7, 28, 6]</th><th>[7, 29, 6]</th><th>[7, 29, 5]</th><th>[7, 28, 5]</th><th>[7, 28, 4]</th><th>[7, 29, 4]</th><th>[7, 29, 3]</th><th>[7, 28, 3]</th><th>[7, 28, 2]</th><th>[7, 29, 2]</th><th>[7, 29, 1]</th><th>[7, 28, 1]</th><th>[7, 28, 0]</th><th>[7, 29, 0]</th></tr>
<tr><th>DCM1:DRP41</th><th>[7, 29, 15]</th><th>[7, 28, 15]</th><th>[7, 28, 14]</th><th>[7, 29, 14]</th><th>[7, 29, 13]</th><th>[7, 28, 13]</th><th>[7, 28, 12]</th><th>[7, 29, 12]</th><th>[7, 29, 11]</th><th>[7, 28, 11]</th><th>[7, 28, 10]</th><th>[7, 29, 10]</th><th>[7, 29, 9]</th><th>[7, 28, 9]</th><th>[7, 28, 8]</th><th>[7, 29, 8]</th></tr>
<tr><th>DCM1:DRP42</th><th>[7, 29, 23]</th><th>[7, 28, 23]</th><th>[7, 28, 22]</th><th>[7, 29, 22]</th><th>[7, 29, 21]</th><th>[7, 28, 21]</th><th>[7, 28, 20]</th><th>[7, 29, 20]</th><th>[7, 29, 19]</th><th>[7, 28, 19]</th><th>[7, 28, 18]</th><th>[7, 29, 18]</th><th>[7, 29, 17]</th><th>[7, 28, 17]</th><th>[7, 28, 16]</th><th>[7, 29, 16]</th></tr>
<tr><th>DCM1:DRP43</th><th>[7, 29, 31]</th><th>[7, 28, 31]</th><th>[7, 28, 30]</th><th>[7, 29, 30]</th><th>[7, 29, 29]</th><th>[7, 28, 29]</th><th>[7, 28, 28]</th><th>[7, 29, 28]</th><th>[7, 29, 27]</th><th>[7, 28, 27]</th><th>[7, 28, 26]</th><th>[7, 29, 26]</th><th>[7, 29, 25]</th><th>[7, 28, 25]</th><th>[7, 28, 24]</th><th>[7, 29, 24]</th></tr>
<tr><th>DCM1:DRP44</th><th>[7, 29, 39]</th><th>[7, 28, 39]</th><th>[7, 28, 38]</th><th>[7, 29, 38]</th><th>[7, 29, 37]</th><th>[7, 28, 37]</th><th>[7, 28, 36]</th><th>[7, 29, 36]</th><th>[7, 29, 35]</th><th>[7, 28, 35]</th><th>[7, 28, 34]</th><th>[7, 29, 34]</th><th>[7, 29, 33]</th><th>[7, 28, 33]</th><th>[7, 28, 32]</th><th>[7, 29, 32]</th></tr>
<tr><th>DCM1:DRP45</th><th>[7, 29, 47]</th><th>[7, 28, 47]</th><th>[7, 28, 46]</th><th>[7, 29, 46]</th><th>[7, 29, 45]</th><th>[7, 28, 45]</th><th>[7, 28, 44]</th><th>[7, 29, 44]</th><th>[7, 29, 43]</th><th>[7, 28, 43]</th><th>[7, 28, 42]</th><th>[7, 29, 42]</th><th>[7, 29, 41]</th><th>[7, 28, 41]</th><th>[7, 28, 40]</th><th>[7, 29, 40]</th></tr>
<tr><th>DCM1:DRP46</th><th>[7, 29, 55]</th><th>[7, 28, 55]</th><th>[7, 28, 54]</th><th>[7, 29, 54]</th><th>[7, 29, 53]</th><th>[7, 28, 53]</th><th>[7, 28, 52]</th><th>[7, 29, 52]</th><th>[7, 29, 51]</th><th>[7, 28, 51]</th><th>[7, 28, 50]</th><th>[7, 29, 50]</th><th>[7, 29, 49]</th><th>[7, 28, 49]</th><th>[7, 28, 48]</th><th>[7, 29, 48]</th></tr>
<tr><th>DCM1:DRP47</th><th>[7, 29, 63]</th><th>[7, 28, 63]</th><th>[7, 28, 62]</th><th>[7, 29, 62]</th><th>[7, 29, 61]</th><th>[7, 28, 61]</th><th>[7, 28, 60]</th><th>[7, 29, 60]</th><th>[7, 29, 59]</th><th>[7, 28, 59]</th><th>[7, 28, 58]</th><th>[7, 29, 58]</th><th>[7, 29, 57]</th><th>[7, 28, 57]</th><th>[7, 28, 56]</th><th>[7, 29, 56]</th></tr>
<tr><th>DCM1:DRP48</th><th>[8, 29, 7]</th><th>[8, 28, 7]</th><th>[8, 28, 6]</th><th>[8, 29, 6]</th><th>[8, 29, 5]</th><th>[8, 28, 5]</th><th>[8, 28, 4]</th><th>[8, 29, 4]</th><th>[8, 29, 3]</th><th>[8, 28, 3]</th><th>[8, 28, 2]</th><th>[8, 29, 2]</th><th>[8, 29, 1]</th><th>[8, 28, 1]</th><th>[8, 28, 0]</th><th>[8, 29, 0]</th></tr>
<tr><th>DCM1:DRP49</th><th>[8, 29, 15]</th><th>[8, 28, 15]</th><th>[8, 28, 14]</th><th>[8, 29, 14]</th><th>[8, 29, 13]</th><th>[8, 28, 13]</th><th>[8, 28, 12]</th><th>[8, 29, 12]</th><th>[8, 29, 11]</th><th>[8, 28, 11]</th><th>[8, 28, 10]</th><th>[8, 29, 10]</th><th>[8, 29, 9]</th><th>[8, 28, 9]</th><th>[8, 28, 8]</th><th>[8, 29, 8]</th></tr>
<tr><th>DCM1:DRP4A</th><th>[8, 29, 23]</th><th>[8, 28, 23]</th><th>[8, 28, 22]</th><th>[8, 29, 22]</th><th>[8, 29, 21]</th><th>[8, 28, 21]</th><th>[8, 28, 20]</th><th>[8, 29, 20]</th><th>[8, 29, 19]</th><th>[8, 28, 19]</th><th>[8, 28, 18]</th><th>[8, 29, 18]</th><th>[8, 29, 17]</th><th>[8, 28, 17]</th><th>[8, 28, 16]</th><th>[8, 29, 16]</th></tr>
<tr><th>DCM1:DRP4B</th><th>[8, 29, 31]</th><th>[8, 28, 31]</th><th>[8, 28, 30]</th><th>[8, 29, 30]</th><th>[8, 29, 29]</th><th>[8, 28, 29]</th><th>[8, 28, 28]</th><th>[8, 29, 28]</th><th>[8, 29, 27]</th><th>[8, 28, 27]</th><th>[8, 28, 26]</th><th>[8, 29, 26]</th><th>[8, 29, 25]</th><th>[8, 28, 25]</th><th>[8, 28, 24]</th><th>[8, 29, 24]</th></tr>
<tr><th>DCM1:DRP4C</th><th>[8, 29, 39]</th><th>[8, 28, 39]</th><th>[8, 28, 38]</th><th>[8, 29, 38]</th><th>[8, 29, 37]</th><th>[8, 28, 37]</th><th>[8, 28, 36]</th><th>[8, 29, 36]</th><th>[8, 29, 35]</th><th>[8, 28, 35]</th><th>[8, 28, 34]</th><th>[8, 29, 34]</th><th>[8, 29, 33]</th><th>[8, 28, 33]</th><th>[8, 28, 32]</th><th>[8, 29, 32]</th></tr>
<tr><th>DCM1:DRP4D</th><th>[8, 29, 47]</th><th>[8, 28, 47]</th><th>[8, 28, 46]</th><th>[8, 29, 46]</th><th>[8, 29, 45]</th><th>[8, 28, 45]</th><th>[8, 28, 44]</th><th>[8, 29, 44]</th><th>[8, 29, 43]</th><th>[8, 28, 43]</th><th>[8, 28, 42]</th><th>[8, 29, 42]</th><th>[8, 29, 41]</th><th>[8, 28, 41]</th><th>[8, 28, 40]</th><th>[8, 29, 40]</th></tr>
<tr><th>DCM1:DRP4E</th><th>[8, 29, 55]</th><th>[8, 28, 55]</th><th>[8, 28, 54]</th><th>[8, 29, 54]</th><th>[8, 29, 53]</th><th>[8, 28, 53]</th><th>[8, 28, 52]</th><th>[8, 29, 52]</th><th>[8, 29, 51]</th><th>[8, 28, 51]</th><th>[8, 28, 50]</th><th>[8, 29, 50]</th><th>[8, 29, 49]</th><th>[8, 28, 49]</th><th>[8, 28, 48]</th><th>[8, 29, 48]</th></tr>
<tr><th>DCM1:DRP4F</th><th>[8, 29, 63]</th><th>[8, 28, 63]</th><th>[8, 28, 62]</th><th>[8, 29, 62]</th><th>[8, 29, 61]</th><th>[8, 28, 61]</th><th>[8, 28, 60]</th><th>[8, 29, 60]</th><th>[8, 29, 59]</th><th>[8, 28, 59]</th><th>[8, 28, 58]</th><th>[8, 29, 58]</th><th>[8, 29, 57]</th><th>[8, 28, 57]</th><th>[8, 28, 56]</th><th>[8, 29, 56]</th></tr>
<tr><th>DCM1:DRP50</th><th>[9, 29, 7]</th><th>[9, 28, 7]</th><th>[9, 28, 6]</th><th>[9, 29, 6]</th><th>[9, 29, 5]</th><th>[9, 28, 5]</th><th>[9, 28, 4]</th><th>[9, 29, 4]</th><th>[9, 29, 3]</th><th>[9, 28, 3]</th><th>[9, 28, 2]</th><th>[9, 29, 2]</th><th>[9, 29, 1]</th><th>[9, 28, 1]</th><th>[9, 28, 0]</th><th>[9, 29, 0]</th></tr>
<tr><th>DCM1:DRP51</th><th>[9, 29, 15]</th><th>[9, 28, 15]</th><th>[9, 28, 14]</th><th>[9, 29, 14]</th><th>[9, 29, 13]</th><th>[9, 28, 13]</th><th>[9, 28, 12]</th><th>[9, 29, 12]</th><th>[9, 29, 11]</th><th>[9, 28, 11]</th><th>[9, 28, 10]</th><th>[9, 29, 10]</th><th>[9, 29, 9]</th><th>[9, 28, 9]</th><th>[9, 28, 8]</th><th>[9, 29, 8]</th></tr>
<tr><th>DCM1:DRP52</th><th>[9, 29, 23]</th><th>[9, 28, 23]</th><th>[9, 28, 22]</th><th>[9, 29, 22]</th><th>[9, 29, 21]</th><th>[9, 28, 21]</th><th>[9, 28, 20]</th><th>[9, 29, 20]</th><th>[9, 29, 19]</th><th>[9, 28, 19]</th><th>[9, 28, 18]</th><th>[9, 29, 18]</th><th>[9, 29, 17]</th><th>[9, 28, 17]</th><th>[9, 28, 16]</th><th>[9, 29, 16]</th></tr>
<tr><th>DCM1:DRP53</th><th>[9, 29, 31]</th><th>[9, 28, 31]</th><th>[9, 28, 30]</th><th>[9, 29, 30]</th><th>[9, 29, 29]</th><th>[9, 28, 29]</th><th>[9, 28, 28]</th><th>[9, 29, 28]</th><th>[9, 29, 27]</th><th>[9, 28, 27]</th><th>[9, 28, 26]</th><th>[9, 29, 26]</th><th>[9, 29, 25]</th><th>[9, 28, 25]</th><th>[9, 28, 24]</th><th>[9, 29, 24]</th></tr>
<tr><th>DCM1:DRP54</th><th>[9, 29, 39]</th><th>[9, 28, 39]</th><th>[9, 28, 38]</th><th>[9, 29, 38]</th><th>[9, 29, 37]</th><th>[9, 28, 37]</th><th>[9, 28, 36]</th><th>[9, 29, 36]</th><th>[9, 29, 35]</th><th>[9, 28, 35]</th><th>[9, 28, 34]</th><th>[9, 29, 34]</th><th>[9, 29, 33]</th><th>[9, 28, 33]</th><th>[9, 28, 32]</th><th>[9, 29, 32]</th></tr>
<tr><th>DCM1:DRP55</th><th>[9, 29, 47]</th><th>[9, 28, 47]</th><th>[9, 28, 46]</th><th>[9, 29, 46]</th><th>[9, 29, 45]</th><th>[9, 28, 45]</th><th>[9, 28, 44]</th><th>[9, 29, 44]</th><th>[9, 29, 43]</th><th>[9, 28, 43]</th><th>[9, 28, 42]</th><th>[9, 29, 42]</th><th>[9, 29, 41]</th><th>[9, 28, 41]</th><th>[9, 28, 40]</th><th>[9, 29, 40]</th></tr>
<tr><th>DCM1:DRP56</th><th>[9, 29, 55]</th><th>[9, 28, 55]</th><th>[9, 28, 54]</th><th>[9, 29, 54]</th><th>[9, 29, 53]</th><th>[9, 28, 53]</th><th>[9, 28, 52]</th><th>[9, 29, 52]</th><th>[9, 29, 51]</th><th>[9, 28, 51]</th><th>[9, 28, 50]</th><th>[9, 29, 50]</th><th>[9, 29, 49]</th><th>[9, 28, 49]</th><th>[9, 28, 48]</th><th>[9, 29, 48]</th></tr>
<tr><th>DCM1:DRP57</th><th>[9, 29, 63]</th><th>[9, 28, 63]</th><th>[9, 28, 62]</th><th>[9, 29, 62]</th><th>[9, 29, 61]</th><th>[9, 28, 61]</th><th>[9, 28, 60]</th><th>[9, 29, 60]</th><th>[9, 29, 59]</th><th>[9, 28, 59]</th><th>[9, 28, 58]</th><th>[9, 29, 58]</th><th>[9, 29, 57]</th><th>[9, 28, 57]</th><th>[9, 28, 56]</th><th>[9, 29, 56]</th></tr>
<tr><th>DCM1:FACTORY_JF</th><th>[8, 29, 63]</th><th>[8, 28, 63]</th><th>[8, 28, 62]</th><th>[8, 29, 62]</th><th>[8, 29, 61]</th><th>[8, 28, 61]</th><th>[8, 28, 60]</th><th>[8, 29, 60]</th><th>[8, 29, 59]</th><th>[8, 28, 59]</th><th>[8, 28, 58]</th><th>[8, 29, 58]</th><th>[8, 29, 57]</th><th>[8, 28, 57]</th><th>[8, 28, 56]</th><th>[8, 29, 56]</th></tr>
<tr><th>PLL:DRP00</th><th>[3, 29, 7]</th><th>[3, 28, 7]</th><th>[3, 28, 6]</th><th>[3, 29, 6]</th><th>[3, 29, 5]</th><th>[3, 28, 5]</th><th>[3, 28, 4]</th><th>[3, 29, 4]</th><th>[3, 29, 3]</th><th>[3, 28, 3]</th><th>[3, 28, 2]</th><th>[3, 29, 2]</th><th>[3, 29, 1]</th><th>[3, 28, 1]</th><th>[3, 28, 0]</th><th>[3, 29, 0]</th></tr>
<tr><th>PLL:DRP01</th><th>[3, 29, 15]</th><th>[3, 28, 15]</th><th>[3, 28, 14]</th><th>[3, 29, 14]</th><th>[3, 29, 13]</th><th>[3, 28, 13]</th><th>[3, 28, 12]</th><th>[3, 29, 12]</th><th>[3, 29, 11]</th><th>[3, 28, 11]</th><th>[3, 28, 10]</th><th>[3, 29, 10]</th><th>[3, 29, 9]</th><th>[3, 28, 9]</th><th>[3, 28, 8]</th><th>[3, 29, 8]</th></tr>
<tr><th>PLL:DRP02</th><th>[3, 29, 23]</th><th>[3, 28, 23]</th><th>[3, 28, 22]</th><th>[3, 29, 22]</th><th>[3, 29, 21]</th><th>[3, 28, 21]</th><th>[3, 28, 20]</th><th>[3, 29, 20]</th><th>[3, 29, 19]</th><th>[3, 28, 19]</th><th>[3, 28, 18]</th><th>[3, 29, 18]</th><th>[3, 29, 17]</th><th>[3, 28, 17]</th><th>[3, 28, 16]</th><th>[3, 29, 16]</th></tr>
<tr><th>PLL:DRP03</th><th>[3, 29, 31]</th><th>[3, 28, 31]</th><th>[3, 28, 30]</th><th>[3, 29, 30]</th><th>[3, 29, 29]</th><th>[3, 28, 29]</th><th>[3, 28, 28]</th><th>[3, 29, 28]</th><th>[3, 29, 27]</th><th>[3, 28, 27]</th><th>[3, 28, 26]</th><th>[3, 29, 26]</th><th>[3, 29, 25]</th><th>[3, 28, 25]</th><th>[3, 28, 24]</th><th>[3, 29, 24]</th></tr>
<tr><th>PLL:DRP04</th><th>[3, 29, 39]</th><th>[3, 28, 39]</th><th>[3, 28, 38]</th><th>[3, 29, 38]</th><th>[3, 29, 37]</th><th>[3, 28, 37]</th><th>[3, 28, 36]</th><th>[3, 29, 36]</th><th>[3, 29, 35]</th><th>[3, 28, 35]</th><th>[3, 28, 34]</th><th>[3, 29, 34]</th><th>[3, 29, 33]</th><th>[3, 28, 33]</th><th>[3, 28, 32]</th><th>[3, 29, 32]</th></tr>
<tr><th>PLL:DRP05</th><th>[3, 29, 47]</th><th>[3, 28, 47]</th><th>[3, 28, 46]</th><th>[3, 29, 46]</th><th>[3, 29, 45]</th><th>[3, 28, 45]</th><th>[3, 28, 44]</th><th>[3, 29, 44]</th><th>[3, 29, 43]</th><th>[3, 28, 43]</th><th>[3, 28, 42]</th><th>[3, 29, 42]</th><th>[3, 29, 41]</th><th>[3, 28, 41]</th><th>[3, 28, 40]</th><th>[3, 29, 40]</th></tr>
<tr><th>PLL:DRP06</th><th>[3, 29, 55]</th><th>[3, 28, 55]</th><th>[3, 28, 54]</th><th>[3, 29, 54]</th><th>[3, 29, 53]</th><th>[3, 28, 53]</th><th>[3, 28, 52]</th><th>[3, 29, 52]</th><th>[3, 29, 51]</th><th>[3, 28, 51]</th><th>[3, 28, 50]</th><th>[3, 29, 50]</th><th>[3, 29, 49]</th><th>[3, 28, 49]</th><th>[3, 28, 48]</th><th>[3, 29, 48]</th></tr>
<tr><th>PLL:DRP07</th><th>[3, 29, 63]</th><th>[3, 28, 63]</th><th>[3, 28, 62]</th><th>[3, 29, 62]</th><th>[3, 29, 61]</th><th>[3, 28, 61]</th><th>[3, 28, 60]</th><th>[3, 29, 60]</th><th>[3, 29, 59]</th><th>[3, 28, 59]</th><th>[3, 28, 58]</th><th>[3, 29, 58]</th><th>[3, 29, 57]</th><th>[3, 28, 57]</th><th>[3, 28, 56]</th><th>[3, 29, 56]</th></tr>
<tr><th>PLL:DRP08</th><th>[4, 29, 7]</th><th>[4, 28, 7]</th><th>[4, 28, 6]</th><th>[4, 29, 6]</th><th>[4, 29, 5]</th><th>[4, 28, 5]</th><th>[4, 28, 4]</th><th>[4, 29, 4]</th><th>[4, 29, 3]</th><th>[4, 28, 3]</th><th>[4, 28, 2]</th><th>[4, 29, 2]</th><th>[4, 29, 1]</th><th>[4, 28, 1]</th><th>[4, 28, 0]</th><th>[4, 29, 0]</th></tr>
<tr><th>PLL:DRP09</th><th>[4, 29, 15]</th><th>[4, 28, 15]</th><th>[4, 28, 14]</th><th>[4, 29, 14]</th><th>[4, 29, 13]</th><th>[4, 28, 13]</th><th>[4, 28, 12]</th><th>[4, 29, 12]</th><th>[4, 29, 11]</th><th>[4, 28, 11]</th><th>[4, 28, 10]</th><th>[4, 29, 10]</th><th>[4, 29, 9]</th><th>[4, 28, 9]</th><th>[4, 28, 8]</th><th>[4, 29, 8]</th></tr>
<tr><th>PLL:DRP0A</th><th>[4, 29, 23]</th><th>[4, 28, 23]</th><th>[4, 28, 22]</th><th>[4, 29, 22]</th><th>[4, 29, 21]</th><th>[4, 28, 21]</th><th>[4, 28, 20]</th><th>[4, 29, 20]</th><th>[4, 29, 19]</th><th>[4, 28, 19]</th><th>[4, 28, 18]</th><th>[4, 29, 18]</th><th>[4, 29, 17]</th><th>[4, 28, 17]</th><th>[4, 28, 16]</th><th>[4, 29, 16]</th></tr>
<tr><th>PLL:DRP0B</th><th>[4, 29, 31]</th><th>[4, 28, 31]</th><th>[4, 28, 30]</th><th>[4, 29, 30]</th><th>[4, 29, 29]</th><th>[4, 28, 29]</th><th>[4, 28, 28]</th><th>[4, 29, 28]</th><th>[4, 29, 27]</th><th>[4, 28, 27]</th><th>[4, 28, 26]</th><th>[4, 29, 26]</th><th>[4, 29, 25]</th><th>[4, 28, 25]</th><th>[4, 28, 24]</th><th>[4, 29, 24]</th></tr>
<tr><th>PLL:DRP0C</th><th>[4, 29, 39]</th><th>[4, 28, 39]</th><th>[4, 28, 38]</th><th>[4, 29, 38]</th><th>[4, 29, 37]</th><th>[4, 28, 37]</th><th>[4, 28, 36]</th><th>[4, 29, 36]</th><th>[4, 29, 35]</th><th>[4, 28, 35]</th><th>[4, 28, 34]</th><th>[4, 29, 34]</th><th>[4, 29, 33]</th><th>[4, 28, 33]</th><th>[4, 28, 32]</th><th>[4, 29, 32]</th></tr>
<tr><th>PLL:DRP0D</th><th>[4, 29, 47]</th><th>[4, 28, 47]</th><th>[4, 28, 46]</th><th>[4, 29, 46]</th><th>[4, 29, 45]</th><th>[4, 28, 45]</th><th>[4, 28, 44]</th><th>[4, 29, 44]</th><th>[4, 29, 43]</th><th>[4, 28, 43]</th><th>[4, 28, 42]</th><th>[4, 29, 42]</th><th>[4, 29, 41]</th><th>[4, 28, 41]</th><th>[4, 28, 40]</th><th>[4, 29, 40]</th></tr>
<tr><th>PLL:DRP0E</th><th>[4, 29, 55]</th><th>[4, 28, 55]</th><th>[4, 28, 54]</th><th>[4, 29, 54]</th><th>[4, 29, 53]</th><th>[4, 28, 53]</th><th>[4, 28, 52]</th><th>[4, 29, 52]</th><th>[4, 29, 51]</th><th>[4, 28, 51]</th><th>[4, 28, 50]</th><th>[4, 29, 50]</th><th>[4, 29, 49]</th><th>[4, 28, 49]</th><th>[4, 28, 48]</th><th>[4, 29, 48]</th></tr>
<tr><th>PLL:DRP0F</th><th>[4, 29, 63]</th><th>[4, 28, 63]</th><th>[4, 28, 62]</th><th>[4, 29, 62]</th><th>[4, 29, 61]</th><th>[4, 28, 61]</th><th>[4, 28, 60]</th><th>[4, 29, 60]</th><th>[4, 29, 59]</th><th>[4, 28, 59]</th><th>[4, 28, 58]</th><th>[4, 29, 58]</th><th>[4, 29, 57]</th><th>[4, 28, 57]</th><th>[4, 28, 56]</th><th>[4, 29, 56]</th></tr>
<tr><th>PLL:DRP10</th><th>[5, 29, 7]</th><th>[5, 28, 7]</th><th>[5, 28, 6]</th><th>[5, 29, 6]</th><th>[5, 29, 5]</th><th>[5, 28, 5]</th><th>[5, 28, 4]</th><th>[5, 29, 4]</th><th>[5, 29, 3]</th><th>[5, 28, 3]</th><th>[5, 28, 2]</th><th>[5, 29, 2]</th><th>[5, 29, 1]</th><th>[5, 28, 1]</th><th>[5, 28, 0]</th><th>[5, 29, 0]</th></tr>
<tr><th>PLL:DRP11</th><th>[5, 29, 15]</th><th>[5, 28, 15]</th><th>[5, 28, 14]</th><th>[5, 29, 14]</th><th>[5, 29, 13]</th><th>[5, 28, 13]</th><th>[5, 28, 12]</th><th>[5, 29, 12]</th><th>[5, 29, 11]</th><th>[5, 28, 11]</th><th>[5, 28, 10]</th><th>[5, 29, 10]</th><th>[5, 29, 9]</th><th>[5, 28, 9]</th><th>[5, 28, 8]</th><th>[5, 29, 8]</th></tr>
<tr><th>PLL:DRP12</th><th>[5, 29, 23]</th><th>[5, 28, 23]</th><th>[5, 28, 22]</th><th>[5, 29, 22]</th><th>[5, 29, 21]</th><th>[5, 28, 21]</th><th>[5, 28, 20]</th><th>[5, 29, 20]</th><th>[5, 29, 19]</th><th>[5, 28, 19]</th><th>[5, 28, 18]</th><th>[5, 29, 18]</th><th>[5, 29, 17]</th><th>[5, 28, 17]</th><th>[5, 28, 16]</th><th>[5, 29, 16]</th></tr>
<tr><th>PLL:DRP13</th><th>[5, 29, 31]</th><th>[5, 28, 31]</th><th>[5, 28, 30]</th><th>[5, 29, 30]</th><th>[5, 29, 29]</th><th>[5, 28, 29]</th><th>[5, 28, 28]</th><th>[5, 29, 28]</th><th>[5, 29, 27]</th><th>[5, 28, 27]</th><th>[5, 28, 26]</th><th>[5, 29, 26]</th><th>[5, 29, 25]</th><th>[5, 28, 25]</th><th>[5, 28, 24]</th><th>[5, 29, 24]</th></tr>
<tr><th>PLL:DRP14</th><th>[5, 29, 39]</th><th>[5, 28, 39]</th><th>[5, 28, 38]</th><th>[5, 29, 38]</th><th>[5, 29, 37]</th><th>[5, 28, 37]</th><th>[5, 28, 36]</th><th>[5, 29, 36]</th><th>[5, 29, 35]</th><th>[5, 28, 35]</th><th>[5, 28, 34]</th><th>[5, 29, 34]</th><th>[5, 29, 33]</th><th>[5, 28, 33]</th><th>[5, 28, 32]</th><th>[5, 29, 32]</th></tr>
<tr><th>PLL:DRP15</th><th>[5, 29, 47]</th><th>[5, 28, 47]</th><th>[5, 28, 46]</th><th>[5, 29, 46]</th><th>[5, 29, 45]</th><th>[5, 28, 45]</th><th>[5, 28, 44]</th><th>[5, 29, 44]</th><th>[5, 29, 43]</th><th>[5, 28, 43]</th><th>[5, 28, 42]</th><th>[5, 29, 42]</th><th>[5, 29, 41]</th><th>[5, 28, 41]</th><th>[5, 28, 40]</th><th>[5, 29, 40]</th></tr>
<tr><th>PLL:DRP16</th><th>[5, 29, 55]</th><th>[5, 28, 55]</th><th>[5, 28, 54]</th><th>[5, 29, 54]</th><th>[5, 29, 53]</th><th>[5, 28, 53]</th><th>[5, 28, 52]</th><th>[5, 29, 52]</th><th>[5, 29, 51]</th><th>[5, 28, 51]</th><th>[5, 28, 50]</th><th>[5, 29, 50]</th><th>[5, 29, 49]</th><th>[5, 28, 49]</th><th>[5, 28, 48]</th><th>[5, 29, 48]</th></tr>
<tr><th>PLL:DRP17</th><th>[5, 29, 63]</th><th>[5, 28, 63]</th><th>[5, 28, 62]</th><th>[5, 29, 62]</th><th>[5, 29, 61]</th><th>[5, 28, 61]</th><th>[5, 28, 60]</th><th>[5, 29, 60]</th><th>[5, 29, 59]</th><th>[5, 28, 59]</th><th>[5, 28, 58]</th><th>[5, 29, 58]</th><th>[5, 29, 57]</th><th>[5, 28, 57]</th><th>[5, 28, 56]</th><th>[5, 29, 56]</th></tr>
<tr><th>PLL:DRP18</th><th>[6, 29, 7]</th><th>[6, 28, 7]</th><th>[6, 28, 6]</th><th>[6, 29, 6]</th><th>[6, 29, 5]</th><th>[6, 28, 5]</th><th>[6, 28, 4]</th><th>[6, 29, 4]</th><th>[6, 29, 3]</th><th>[6, 28, 3]</th><th>[6, 28, 2]</th><th>[6, 29, 2]</th><th>[6, 29, 1]</th><th>[6, 28, 1]</th><th>[6, 28, 0]</th><th>[6, 29, 0]</th></tr>
<tr><th>PLL:DRP19</th><th>[6, 29, 15]</th><th>[6, 28, 15]</th><th>[6, 28, 14]</th><th>[6, 29, 14]</th><th>[6, 29, 13]</th><th>[6, 28, 13]</th><th>[6, 28, 12]</th><th>[6, 29, 12]</th><th>[6, 29, 11]</th><th>[6, 28, 11]</th><th>[6, 28, 10]</th><th>[6, 29, 10]</th><th>[6, 29, 9]</th><th>[6, 28, 9]</th><th>[6, 28, 8]</th><th>[6, 29, 8]</th></tr>
<tr><th>PLL:DRP1A</th><th>[6, 29, 23]</th><th>[6, 28, 23]</th><th>[6, 28, 22]</th><th>[6, 29, 22]</th><th>[6, 29, 21]</th><th>[6, 28, 21]</th><th>[6, 28, 20]</th><th>[6, 29, 20]</th><th>[6, 29, 19]</th><th>[6, 28, 19]</th><th>[6, 28, 18]</th><th>[6, 29, 18]</th><th>[6, 29, 17]</th><th>[6, 28, 17]</th><th>[6, 28, 16]</th><th>[6, 29, 16]</th></tr>
<tr><th>PLL:DRP1B</th><th>[6, 29, 31]</th><th>[6, 28, 31]</th><th>[6, 28, 30]</th><th>[6, 29, 30]</th><th>[6, 29, 29]</th><th>[6, 28, 29]</th><th>[6, 28, 28]</th><th>[6, 29, 28]</th><th>[6, 29, 27]</th><th>[6, 28, 27]</th><th>[6, 28, 26]</th><th>[6, 29, 26]</th><th>[6, 29, 25]</th><th>[6, 28, 25]</th><th>[6, 28, 24]</th><th>[6, 29, 24]</th></tr>
<tr><th>PLL:DRP1C</th><th>[6, 29, 39]</th><th>[6, 28, 39]</th><th>[6, 28, 38]</th><th>[6, 29, 38]</th><th>[6, 29, 37]</th><th>[6, 28, 37]</th><th>[6, 28, 36]</th><th>[6, 29, 36]</th><th>[6, 29, 35]</th><th>[6, 28, 35]</th><th>[6, 28, 34]</th><th>[6, 29, 34]</th><th>[6, 29, 33]</th><th>[6, 28, 33]</th><th>[6, 28, 32]</th><th>[6, 29, 32]</th></tr>
<tr><th>PLL:DRP1D</th><th>[6, 29, 47]</th><th>[6, 28, 47]</th><th>[6, 28, 46]</th><th>[6, 29, 46]</th><th>[6, 29, 45]</th><th>[6, 28, 45]</th><th>[6, 28, 44]</th><th>[6, 29, 44]</th><th>[6, 29, 43]</th><th>[6, 28, 43]</th><th>[6, 28, 42]</th><th>[6, 29, 42]</th><th>[6, 29, 41]</th><th>[6, 28, 41]</th><th>[6, 28, 40]</th><th>[6, 29, 40]</th></tr>
<tr><th>PLL:DRP1E</th><th>[6, 29, 55]</th><th>[6, 28, 55]</th><th>[6, 28, 54]</th><th>[6, 29, 54]</th><th>[6, 29, 53]</th><th>[6, 28, 53]</th><th>[6, 28, 52]</th><th>[6, 29, 52]</th><th>[6, 29, 51]</th><th>[6, 28, 51]</th><th>[6, 28, 50]</th><th>[6, 29, 50]</th><th>[6, 29, 49]</th><th>[6, 28, 49]</th><th>[6, 28, 48]</th><th>[6, 29, 48]</th></tr>
<tr><th>PLL:DRP1F</th><th>[6, 29, 63]</th><th>[6, 28, 63]</th><th>[6, 28, 62]</th><th>[6, 29, 62]</th><th>[6, 29, 61]</th><th>[6, 28, 61]</th><th>[6, 28, 60]</th><th>[6, 29, 60]</th><th>[6, 29, 59]</th><th>[6, 28, 59]</th><th>[6, 28, 58]</th><th>[6, 29, 58]</th><th>[6, 29, 57]</th><th>[6, 28, 57]</th><th>[6, 28, 56]</th><th>[6, 29, 56]</th></tr>
<tr><td>Non-inverted</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-CMT-DCM0:DESKEW_ADJUST"></div>
<div id="bits-xc5v-CMT-DCM1:DESKEW_ADJUST"></div>
<div id="bits-xc5v-CMT-PLL:CLKFBOUT_DESKEW_ADJUST"></div>
<div id="bits-xc5v-CMT-PLL:CLKOUT0_DESKEW_ADJUST"></div>
<div id="bits-xc5v-CMT-PLL:CLKOUT1_DESKEW_ADJUST"></div>
<div id="bits-xc5v-CMT-PLL:CLKOUT2_DESKEW_ADJUST"></div>
<div id="bits-xc5v-CMT-PLL:CLKOUT3_DESKEW_ADJUST"></div>
<div id="bits-xc5v-CMT-PLL:CLKOUT4_DESKEW_ADJUST"></div>
<div id="bits-xc5v-CMT-PLL:CLKOUT5_DESKEW_ADJUST"></div>
<div id="bits-xc5v-CMT-PLL:PLL_IN_DLY_MX_SEL"></div>
<div id="bits-xc5v-CMT-PLL:PLL_LOCK_FB_P1"></div>
<div id="bits-xc5v-CMT-PLL:PLL_LOCK_FB_P2"></div>
<div id="bits-xc5v-CMT-PLL:PLL_LOCK_REF_P1"></div>
<div id="bits-xc5v-CMT-PLL:PLL_LOCK_REF_P2"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DESKEW_ADJUST</th><th>[0, 29, 27]</th><th>[0, 28, 27]</th><th>[0, 28, 26]</th><th>[0, 29, 26]</th><th>[0, 29, 25]</th></tr>
<tr><th>DCM1:DESKEW_ADJUST</th><th>[7, 29, 27]</th><th>[7, 28, 27]</th><th>[7, 28, 26]</th><th>[7, 29, 26]</th><th>[7, 29, 25]</th></tr>
<tr><th>PLL:CLKFBOUT_DESKEW_ADJUST</th><th>[4, 29, 47]</th><th>[4, 28, 47]</th><th>[4, 28, 46]</th><th>[4, 29, 46]</th><th>[4, 29, 45]</th></tr>
<tr><th>PLL:CLKOUT0_DESKEW_ADJUST</th><th>[6, 29, 39]</th><th>[6, 28, 39]</th><th>[6, 28, 38]</th><th>[6, 29, 38]</th><th>[6, 29, 37]</th></tr>
<tr><th>PLL:CLKOUT1_DESKEW_ADJUST</th><th>[6, 29, 23]</th><th>[6, 28, 23]</th><th>[6, 28, 22]</th><th>[6, 29, 22]</th><th>[6, 29, 21]</th></tr>
<tr><th>PLL:CLKOUT2_DESKEW_ADJUST</th><th>[5, 29, 63]</th><th>[5, 28, 63]</th><th>[5, 28, 62]</th><th>[5, 29, 62]</th><th>[5, 29, 61]</th></tr>
<tr><th>PLL:CLKOUT3_DESKEW_ADJUST</th><th>[5, 29, 47]</th><th>[5, 28, 47]</th><th>[5, 28, 46]</th><th>[5, 29, 46]</th><th>[5, 29, 45]</th></tr>
<tr><th>PLL:CLKOUT4_DESKEW_ADJUST</th><th>[5, 29, 31]</th><th>[5, 28, 31]</th><th>[5, 28, 30]</th><th>[5, 29, 30]</th><th>[5, 29, 29]</th></tr>
<tr><th>PLL:CLKOUT5_DESKEW_ADJUST</th><th>[4, 29, 63]</th><th>[4, 28, 63]</th><th>[4, 28, 62]</th><th>[4, 29, 62]</th><th>[4, 29, 61]</th></tr>
<tr><th>PLL:PLL_IN_DLY_MX_SEL</th><th>[3, 28, 63]</th><th>[3, 28, 62]</th><th>[3, 29, 62]</th><th>[3, 29, 61]</th><th>[3, 28, 61]</th></tr>
<tr><th>PLL:PLL_LOCK_FB_P1</th><th>[3, 29, 26]</th><th>[3, 29, 25]</th><th>[3, 28, 25]</th><th>[3, 28, 24]</th><th>[3, 29, 24]</th></tr>
<tr><th>PLL:PLL_LOCK_FB_P2</th><th>[3, 28, 28]</th><th>[3, 29, 28]</th><th>[3, 29, 27]</th><th>[3, 28, 27]</th><th>[3, 28, 26]</th></tr>
<tr><th>PLL:PLL_LOCK_REF_P1</th><th>[3, 28, 21]</th><th>[3, 28, 20]</th><th>[3, 29, 20]</th><th>[3, 29, 19]</th><th>[3, 28, 19]</th></tr>
<tr><th>PLL:PLL_LOCK_REF_P2</th><th>[3, 29, 23]</th><th>[3, 28, 23]</th><th>[3, 28, 22]</th><th>[3, 29, 22]</th><th>[3, 29, 21]</th></tr>
<tr><td>Non-inverted</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-CMT-DCM0:DLL_SYNTH_CLOCK_SPEED"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_SYNTH_CLOCK_SPEED"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DLL_SYNTH_CLOCK_SPEED</th><th>[0, 28, 34]</th><th>[0, 29, 34]</th></tr>
<tr><th>DCM1:DLL_SYNTH_CLOCK_SPEED</th><th>[7, 28, 34]</th><th>[7, 29, 34]</th></tr>
<tr><td>NORMAL</td><td>0</td><td>0</td></tr>
<tr><td>HALF</td><td>0</td><td>1</td></tr>
<tr><td>QUARTER</td><td>1</td><td>0</td></tr>
<tr><td>VDD</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5v-CMT-DCM0:DFS_TAPTRIM"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_TAPTRIM"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DFS_TAPTRIM</th><th>[0, 28, 45]</th><th>[0, 28, 44]</th><th>[0, 29, 44]</th><th>[0, 29, 43]</th><th>[0, 28, 43]</th><th>[0, 28, 42]</th><th>[0, 29, 42]</th><th>[0, 29, 41]</th><th>[0, 28, 41]</th><th>[0, 28, 40]</th><th>[0, 29, 40]</th></tr>
<tr><th>DCM1:DFS_TAPTRIM</th><th>[7, 28, 45]</th><th>[7, 28, 44]</th><th>[7, 29, 44]</th><th>[7, 29, 43]</th><th>[7, 28, 43]</th><th>[7, 28, 42]</th><th>[7, 29, 42]</th><th>[7, 29, 41]</th><th>[7, 28, 41]</th><th>[7, 28, 40]</th><th>[7, 29, 40]</th></tr>
<tr><td>Non-inverted</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-CMT-DCM0:CLKFX_DIVIDE"></div>
<div id="bits-xc5v-CMT-DCM0:CLKFX_MULTIPLY"></div>
<div id="bits-xc5v-CMT-DCM0:DFS_TWEAK"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_DEAD_TIME"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_DESKEW_MAXTAP"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_DESKEW_MINTAP"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_LIVE_TIME"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_SETTLE_TIME"></div>
<div id="bits-xc5v-CMT-DCM0:DLL_ZD1_TAP_INIT"></div>
<div id="bits-xc5v-CMT-DCM1:CLKFX_DIVIDE"></div>
<div id="bits-xc5v-CMT-DCM1:CLKFX_MULTIPLY"></div>
<div id="bits-xc5v-CMT-DCM1:DFS_TWEAK"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_DEAD_TIME"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_DESKEW_MAXTAP"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_DESKEW_MINTAP"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_LIVE_TIME"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_SETTLE_TIME"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_ZD1_TAP_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:CLKFX_DIVIDE</th><th>[2, 29, 3]</th><th>[2, 28, 3]</th><th>[2, 28, 2]</th><th>[2, 29, 2]</th><th>[2, 29, 1]</th><th>[2, 28, 1]</th><th>[2, 28, 0]</th><th>[2, 29, 0]</th></tr>
<tr><th>DCM0:CLKFX_MULTIPLY</th><th>[2, 29, 7]</th><th>[2, 28, 7]</th><th>[2, 28, 6]</th><th>[2, 29, 6]</th><th>[2, 29, 5]</th><th>[2, 28, 5]</th><th>[2, 28, 4]</th><th>[2, 29, 4]</th></tr>
<tr><th>DCM0:DFS_TWEAK</th><th>[0, 29, 51]</th><th>[0, 28, 51]</th><th>[0, 28, 50]</th><th>[0, 29, 50]</th><th>[0, 29, 49]</th><th>[0, 28, 49]</th><th>[0, 28, 48]</th><th>[0, 29, 48]</th></tr>
<tr><th>DCM0:DLL_DEAD_TIME</th><th>[2, 29, 23]</th><th>[2, 28, 23]</th><th>[2, 28, 22]</th><th>[2, 29, 22]</th><th>[2, 29, 21]</th><th>[2, 28, 21]</th><th>[2, 28, 20]</th><th>[2, 29, 20]</th></tr>
<tr><th>DCM0:DLL_DESKEW_MAXTAP</th><th>[1, 29, 55]</th><th>[1, 28, 55]</th><th>[1, 28, 54]</th><th>[1, 29, 54]</th><th>[1, 29, 53]</th><th>[1, 28, 53]</th><th>[1, 28, 52]</th><th>[1, 29, 52]</th></tr>
<tr><th>DCM0:DLL_DESKEW_MINTAP</th><th>[1, 29, 51]</th><th>[1, 28, 51]</th><th>[1, 28, 50]</th><th>[1, 29, 50]</th><th>[1, 29, 49]</th><th>[1, 28, 49]</th><th>[1, 28, 48]</th><th>[1, 29, 48]</th></tr>
<tr><th>DCM0:DLL_LIVE_TIME</th><th>[2, 29, 19]</th><th>[2, 28, 19]</th><th>[2, 28, 18]</th><th>[2, 29, 18]</th><th>[2, 29, 17]</th><th>[2, 28, 17]</th><th>[2, 28, 16]</th><th>[2, 29, 16]</th></tr>
<tr><th>DCM0:DLL_SETTLE_TIME</th><th>[2, 29, 15]</th><th>[2, 28, 15]</th><th>[2, 28, 14]</th><th>[2, 29, 14]</th><th>[2, 29, 13]</th><th>[2, 28, 13]</th><th>[2, 28, 12]</th><th>[2, 29, 12]</th></tr>
<tr><th>DCM0:DLL_ZD1_TAP_INIT</th><th>[1, 29, 47]</th><th>[1, 28, 47]</th><th>[1, 28, 46]</th><th>[1, 29, 46]</th><th>[1, 29, 45]</th><th>[1, 28, 45]</th><th>[1, 28, 44]</th><th>[1, 29, 44]</th></tr>
<tr><th>DCM1:CLKFX_DIVIDE</th><th>[9, 29, 3]</th><th>[9, 28, 3]</th><th>[9, 28, 2]</th><th>[9, 29, 2]</th><th>[9, 29, 1]</th><th>[9, 28, 1]</th><th>[9, 28, 0]</th><th>[9, 29, 0]</th></tr>
<tr><th>DCM1:CLKFX_MULTIPLY</th><th>[9, 29, 7]</th><th>[9, 28, 7]</th><th>[9, 28, 6]</th><th>[9, 29, 6]</th><th>[9, 29, 5]</th><th>[9, 28, 5]</th><th>[9, 28, 4]</th><th>[9, 29, 4]</th></tr>
<tr><th>DCM1:DFS_TWEAK</th><th>[7, 29, 51]</th><th>[7, 28, 51]</th><th>[7, 28, 50]</th><th>[7, 29, 50]</th><th>[7, 29, 49]</th><th>[7, 28, 49]</th><th>[7, 28, 48]</th><th>[7, 29, 48]</th></tr>
<tr><th>DCM1:DLL_DEAD_TIME</th><th>[9, 29, 23]</th><th>[9, 28, 23]</th><th>[9, 28, 22]</th><th>[9, 29, 22]</th><th>[9, 29, 21]</th><th>[9, 28, 21]</th><th>[9, 28, 20]</th><th>[9, 29, 20]</th></tr>
<tr><th>DCM1:DLL_DESKEW_MAXTAP</th><th>[8, 29, 55]</th><th>[8, 28, 55]</th><th>[8, 28, 54]</th><th>[8, 29, 54]</th><th>[8, 29, 53]</th><th>[8, 28, 53]</th><th>[8, 28, 52]</th><th>[8, 29, 52]</th></tr>
<tr><th>DCM1:DLL_DESKEW_MINTAP</th><th>[8, 29, 51]</th><th>[8, 28, 51]</th><th>[8, 28, 50]</th><th>[8, 29, 50]</th><th>[8, 29, 49]</th><th>[8, 28, 49]</th><th>[8, 28, 48]</th><th>[8, 29, 48]</th></tr>
<tr><th>DCM1:DLL_LIVE_TIME</th><th>[9, 29, 19]</th><th>[9, 28, 19]</th><th>[9, 28, 18]</th><th>[9, 29, 18]</th><th>[9, 29, 17]</th><th>[9, 28, 17]</th><th>[9, 28, 16]</th><th>[9, 29, 16]</th></tr>
<tr><th>DCM1:DLL_SETTLE_TIME</th><th>[9, 29, 15]</th><th>[9, 28, 15]</th><th>[9, 28, 14]</th><th>[9, 29, 14]</th><th>[9, 29, 13]</th><th>[9, 28, 13]</th><th>[9, 28, 12]</th><th>[9, 29, 12]</th></tr>
<tr><th>DCM1:DLL_ZD1_TAP_INIT</th><th>[8, 29, 47]</th><th>[8, 28, 47]</th><th>[8, 28, 46]</th><th>[8, 29, 46]</th><th>[8, 29, 45]</th><th>[8, 28, 45]</th><th>[8, 28, 44]</th><th>[8, 29, 44]</th></tr>
<tr><td>Non-inverted</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-CMT-DCM0:MUX.CLKFB"></div>
<div id="bits-xc5v-CMT-DCM0:MUX.CLKIN"></div>
<div id="bits-xc5v-CMT-DCM1:MUX.CLKFB"></div>
<div id="bits-xc5v-CMT-DCM1:MUX.CLKIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:MUX.CLKFB</th><th>[1, 28, 4]</th><th>[1, 29, 4]</th><th>[1, 29, 3]</th><th>[1, 28, 3]</th><th>[1, 28, 2]</th></tr>
<tr><th>DCM0:MUX.CLKIN</th><th>[1, 29, 2]</th><th>[1, 29, 1]</th><th>[1, 28, 1]</th><th>[1, 28, 0]</th><th>[1, 29, 0]</th></tr>
<tr><th>DCM1:MUX.CLKFB</th><th>[8, 28, 4]</th><th>[8, 29, 4]</th><th>[8, 29, 3]</th><th>[8, 28, 3]</th><th>[8, 28, 2]</th></tr>
<tr><th>DCM1:MUX.CLKIN</th><th>[8, 29, 2]</th><th>[8, 29, 1]</th><th>[8, 28, 1]</th><th>[8, 28, 0]</th><th>[8, 29, 0]</th></tr>
<tr><td>GIOB0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GIOB1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>GIOB2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>GIOB3</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>GIOB4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>GIOB5</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>GIOB6</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GIOB7</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>GIOB8</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>GIOB9</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>HCLK0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>HCLK2</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK3</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK4</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK5</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>HCLK6</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK7</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>HCLK8</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HCLK9</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CKINT0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CKINT1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CKINT2</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CLK_FROM_PLL</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc5v-CMT-DCM0:MUX.CLK_TO_PLL"></div>
<div id="bits-xc5v-CMT-DCM0:MUX.SKEWCLKIN2"></div>
<div id="bits-xc5v-CMT-DCM1:MUX.CLK_TO_PLL"></div>
<div id="bits-xc5v-CMT-DCM1:MUX.SKEWCLKIN2"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:MUX.CLK_TO_PLL</th><th>[1, 28, 6]</th><th>[1, 29, 6]</th><th>[1, 29, 5]</th><th>[1, 28, 5]</th></tr>
<tr><th>DCM0:MUX.SKEWCLKIN2</th><th>[1, 29, 9]</th><th>[1, 28, 9]</th><th>[1, 28, 8]</th><th>[1, 29, 8]</th></tr>
<tr><th>DCM1:MUX.CLK_TO_PLL</th><th>[8, 28, 6]</th><th>[8, 29, 6]</th><th>[8, 29, 5]</th><th>[8, 28, 5]</th></tr>
<tr><th>DCM1:MUX.SKEWCLKIN2</th><th>[8, 29, 9]</th><th>[8, 28, 9]</th><th>[8, 28, 8]</th><th>[8, 29, 8]</th></tr>
<tr><td>CLK0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLK90</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLK180</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLK270</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CLK2X</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CLK2X180</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLKDV</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>CLKFX</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>CLKFX180</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CONCUR</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc5v-CMT-DCM0:DLL_PHASE_SHIFT_CALIBRATION"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_PHASE_SHIFT_CALIBRATION"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DLL_PHASE_SHIFT_CALIBRATION</th><th>[1, 28, 24]</th><th>[1, 29, 24]</th></tr>
<tr><th>DCM1:DLL_PHASE_SHIFT_CALIBRATION</th><th>[8, 28, 24]</th><th>[8, 29, 24]</th></tr>
<tr><td>AUTO_DPS</td><td>0</td><td>0</td></tr>
<tr><td>CONFIG</td><td>0</td><td>1</td></tr>
<tr><td>MASK</td><td>1</td><td>0</td></tr>
<tr><td>AUTO_ZD2</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5v-CMT-DCM0:DLL_ZD2_TAP_INIT"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_ZD2_TAP_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DLL_ZD2_TAP_INIT</th><th>[1, 28, 43]</th><th>[1, 28, 42]</th><th>[1, 29, 42]</th><th>[1, 29, 41]</th><th>[1, 28, 41]</th><th>[1, 28, 40]</th><th>[1, 29, 40]</th></tr>
<tr><th>DCM1:DLL_ZD2_TAP_INIT</th><th>[8, 28, 43]</th><th>[8, 28, 42]</th><th>[8, 29, 42]</th><th>[8, 29, 41]</th><th>[8, 28, 41]</th><th>[8, 28, 40]</th><th>[8, 29, 40]</th></tr>
<tr><td>Non-inverted</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-CMT-DCM0:DLL_FREQUENCY_MODE"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_FREQUENCY_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DLL_FREQUENCY_MODE</th><th>[2, 29, 9]</th><th>[2, 28, 9]</th></tr>
<tr><th>DCM1:DLL_FREQUENCY_MODE</th><th>[9, 29, 9]</th><th>[9, 28, 9]</th></tr>
<tr><td>LOW</td><td>0</td><td>0</td></tr>
<tr><td>HIGH</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5v-CMT-DCM0:PS_MODE"></div>
<div id="bits-xc5v-CMT-DCM1:PS_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:PS_MODE</th><th>[2, 29, 10]</th></tr>
<tr><th>DCM1:PS_MODE</th><th>[9, 29, 10]</th></tr>
<tr><td>CLKFB</td><td>0</td></tr>
<tr><td>CLKIN</td><td>1</td></tr>
</table>
<div id="bits-xc5v-CMT-DCM0:CLKDV_MODE"></div>
<div id="bits-xc5v-CMT-DCM1:CLKDV_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:CLKDV_MODE</th><th>[2, 29, 32]</th></tr>
<tr><th>DCM1:CLKDV_MODE</th><th>[9, 29, 32]</th></tr>
<tr><td>HALF</td><td>0</td></tr>
<tr><td>INT</td><td>1</td></tr>
</table>
<div id="bits-xc5v-CMT-DCM0:PHASE_SHIFT"></div>
<div id="bits-xc5v-CMT-DCM1:PHASE_SHIFT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:PHASE_SHIFT</th><th>[2, 28, 44]</th><th>[2, 29, 44]</th><th>[2, 29, 43]</th><th>[2, 28, 43]</th><th>[2, 28, 42]</th><th>[2, 29, 42]</th><th>[2, 29, 41]</th><th>[2, 28, 41]</th><th>[2, 28, 40]</th><th>[2, 29, 40]</th></tr>
<tr><th>DCM1:PHASE_SHIFT</th><th>[9, 28, 44]</th><th>[9, 29, 44]</th><th>[9, 29, 43]</th><th>[9, 28, 43]</th><th>[9, 28, 42]</th><th>[9, 29, 42]</th><th>[9, 29, 41]</th><th>[9, 28, 41]</th><th>[9, 28, 40]</th><th>[9, 29, 40]</th></tr>
<tr><td>Non-inverted</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-CMT-DCM0:DLL_PHASE_SHIFT_LFC"></div>
<div id="bits-xc5v-CMT-DCM1:DLL_PHASE_SHIFT_LFC"></div>
<div id="bits-xc5v-CMT-PLL:PLL_IN_DLY_SET"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>DCM0:DLL_PHASE_SHIFT_LFC</th><th>[2, 29, 52]</th><th>[2, 29, 51]</th><th>[2, 28, 51]</th><th>[2, 28, 50]</th><th>[2, 29, 50]</th><th>[2, 29, 49]</th><th>[2, 28, 49]</th><th>[2, 28, 48]</th><th>[2, 29, 48]</th></tr>
<tr><th>DCM1:DLL_PHASE_SHIFT_LFC</th><th>[9, 29, 52]</th><th>[9, 29, 51]</th><th>[9, 28, 51]</th><th>[9, 28, 50]</th><th>[9, 29, 50]</th><th>[9, 29, 49]</th><th>[9, 28, 49]</th><th>[9, 28, 48]</th><th>[9, 29, 48]</th></tr>
<tr><th>PLL:PLL_IN_DLY_SET</th><th>[3, 29, 60]</th><th>[3, 29, 59]</th><th>[3, 28, 59]</th><th>[3, 28, 58]</th><th>[3, 29, 58]</th><th>[3, 29, 57]</th><th>[3, 28, 57]</th><th>[3, 28, 56]</th><th>[3, 29, 56]</th></tr>
<tr><td>Non-inverted</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-CMT-PLL:PLL_CLKFBOUT2_DT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKFBOUT2_HT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKFBOUT2_LT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKFBOUT_DT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKFBOUT_HT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKFBOUT_LT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT0_DT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT0_HT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT0_LT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT1_DT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT1_HT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT1_LT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT2_DT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT2_HT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT2_LT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT3_DT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT3_HT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT3_LT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT4_DT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT4_HT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT4_LT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT5_DT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT5_HT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_CLKOUT5_LT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_DIVCLK_DT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_DIVCLK_HT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_DIVCLK_LT"></div>
<div id="bits-xc5v-CMT-PLL:PLL_FLOCK"></div>
<div id="bits-xc5v-CMT-PLL:PLL_LOCK_CNT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PLL:PLL_CLKFBOUT2_DT</th><th>[4, 28, 18]</th><th>[4, 29, 18]</th><th>[4, 29, 17]</th><th>[4, 28, 17]</th><th>[4, 28, 16]</th><th>[4, 29, 16]</th></tr>
<tr><th>PLL:PLL_CLKFBOUT2_HT</th><th>[4, 29, 13]</th><th>[4, 28, 13]</th><th>[4, 28, 12]</th><th>[4, 29, 12]</th><th>[4, 29, 11]</th><th>[4, 28, 11]</th></tr>
<tr><th>PLL:PLL_CLKFBOUT2_LT</th><th>[4, 28, 10]</th><th>[4, 29, 10]</th><th>[4, 29, 9]</th><th>[4, 28, 9]</th><th>[4, 28, 8]</th><th>[4, 29, 8]</th></tr>
<tr><th>PLL:PLL_CLKFBOUT_DT</th><th>[4, 28, 42]</th><th>[4, 29, 42]</th><th>[4, 29, 41]</th><th>[4, 28, 41]</th><th>[4, 28, 40]</th><th>[4, 29, 40]</th></tr>
<tr><th>PLL:PLL_CLKFBOUT_HT</th><th>[4, 29, 37]</th><th>[4, 28, 37]</th><th>[4, 28, 36]</th><th>[4, 29, 36]</th><th>[4, 29, 35]</th><th>[4, 28, 35]</th></tr>
<tr><th>PLL:PLL_CLKFBOUT_LT</th><th>[4, 28, 34]</th><th>[4, 29, 34]</th><th>[4, 29, 33]</th><th>[4, 28, 33]</th><th>[4, 28, 32]</th><th>[4, 29, 32]</th></tr>
<tr><th>PLL:PLL_CLKOUT0_DT</th><th>[6, 28, 34]</th><th>[6, 29, 34]</th><th>[6, 29, 33]</th><th>[6, 28, 33]</th><th>[6, 28, 32]</th><th>[6, 29, 32]</th></tr>
<tr><th>PLL:PLL_CLKOUT0_HT</th><th>[6, 29, 29]</th><th>[6, 28, 29]</th><th>[6, 28, 28]</th><th>[6, 29, 28]</th><th>[6, 29, 27]</th><th>[6, 28, 27]</th></tr>
<tr><th>PLL:PLL_CLKOUT0_LT</th><th>[6, 28, 26]</th><th>[6, 29, 26]</th><th>[6, 29, 25]</th><th>[6, 28, 25]</th><th>[6, 28, 24]</th><th>[6, 29, 24]</th></tr>
<tr><th>PLL:PLL_CLKOUT1_DT</th><th>[6, 28, 18]</th><th>[6, 29, 18]</th><th>[6, 29, 17]</th><th>[6, 28, 17]</th><th>[6, 28, 16]</th><th>[6, 29, 16]</th></tr>
<tr><th>PLL:PLL_CLKOUT1_HT</th><th>[6, 29, 13]</th><th>[6, 28, 13]</th><th>[6, 28, 12]</th><th>[6, 29, 12]</th><th>[6, 29, 11]</th><th>[6, 28, 11]</th></tr>
<tr><th>PLL:PLL_CLKOUT1_LT</th><th>[6, 28, 10]</th><th>[6, 29, 10]</th><th>[6, 29, 9]</th><th>[6, 28, 9]</th><th>[6, 28, 8]</th><th>[6, 29, 8]</th></tr>
<tr><th>PLL:PLL_CLKOUT2_DT</th><th>[5, 28, 58]</th><th>[5, 29, 58]</th><th>[5, 29, 57]</th><th>[5, 28, 57]</th><th>[5, 28, 56]</th><th>[5, 29, 56]</th></tr>
<tr><th>PLL:PLL_CLKOUT2_HT</th><th>[5, 29, 53]</th><th>[5, 28, 53]</th><th>[5, 28, 52]</th><th>[5, 29, 52]</th><th>[5, 29, 51]</th><th>[5, 28, 51]</th></tr>
<tr><th>PLL:PLL_CLKOUT2_LT</th><th>[5, 28, 50]</th><th>[5, 29, 50]</th><th>[5, 29, 49]</th><th>[5, 28, 49]</th><th>[5, 28, 48]</th><th>[5, 29, 48]</th></tr>
<tr><th>PLL:PLL_CLKOUT3_DT</th><th>[5, 28, 42]</th><th>[5, 29, 42]</th><th>[5, 29, 41]</th><th>[5, 28, 41]</th><th>[5, 28, 40]</th><th>[5, 29, 40]</th></tr>
<tr><th>PLL:PLL_CLKOUT3_HT</th><th>[5, 29, 37]</th><th>[5, 28, 37]</th><th>[5, 28, 36]</th><th>[5, 29, 36]</th><th>[5, 29, 35]</th><th>[5, 28, 35]</th></tr>
<tr><th>PLL:PLL_CLKOUT3_LT</th><th>[5, 28, 34]</th><th>[5, 29, 34]</th><th>[5, 29, 33]</th><th>[5, 28, 33]</th><th>[5, 28, 32]</th><th>[5, 29, 32]</th></tr>
<tr><th>PLL:PLL_CLKOUT4_DT</th><th>[5, 28, 26]</th><th>[5, 29, 26]</th><th>[5, 29, 25]</th><th>[5, 28, 25]</th><th>[5, 28, 24]</th><th>[5, 29, 24]</th></tr>
<tr><th>PLL:PLL_CLKOUT4_HT</th><th>[5, 29, 21]</th><th>[5, 28, 21]</th><th>[5, 28, 20]</th><th>[5, 29, 20]</th><th>[5, 29, 19]</th><th>[5, 28, 19]</th></tr>
<tr><th>PLL:PLL_CLKOUT4_LT</th><th>[5, 28, 18]</th><th>[5, 29, 18]</th><th>[5, 29, 17]</th><th>[5, 28, 17]</th><th>[5, 28, 16]</th><th>[5, 29, 16]</th></tr>
<tr><th>PLL:PLL_CLKOUT5_DT</th><th>[4, 28, 58]</th><th>[4, 29, 58]</th><th>[4, 29, 57]</th><th>[4, 28, 57]</th><th>[4, 28, 56]</th><th>[4, 29, 56]</th></tr>
<tr><th>PLL:PLL_CLKOUT5_HT</th><th>[4, 29, 53]</th><th>[4, 28, 53]</th><th>[4, 28, 52]</th><th>[4, 29, 52]</th><th>[4, 29, 51]</th><th>[4, 28, 51]</th></tr>
<tr><th>PLL:PLL_CLKOUT5_LT</th><th>[4, 28, 50]</th><th>[4, 29, 50]</th><th>[4, 29, 49]</th><th>[4, 28, 49]</th><th>[4, 28, 48]</th><th>[4, 29, 48]</th></tr>
<tr><th>PLL:PLL_DIVCLK_DT</th><th>[4, 29, 23]</th><th>[4, 28, 23]</th><th>[4, 28, 22]</th><th>[4, 29, 22]</th><th>[4, 29, 21]</th><th>[4, 28, 21]</th></tr>
<tr><th>PLL:PLL_DIVCLK_HT</th><th>[3, 29, 53]</th><th>[3, 28, 53]</th><th>[3, 28, 52]</th><th>[3, 29, 52]</th><th>[3, 29, 51]</th><th>[3, 28, 51]</th></tr>
<tr><th>PLL:PLL_DIVCLK_LT</th><th>[3, 28, 50]</th><th>[3, 29, 50]</th><th>[3, 29, 49]</th><th>[3, 28, 49]</th><th>[3, 28, 48]</th><th>[3, 29, 48]</th></tr>
<tr><th>PLL:PLL_FLOCK</th><th>[3, 29, 35]</th><th>[3, 28, 35]</th><th>[3, 28, 34]</th><th>[3, 29, 34]</th><th>[3, 29, 33]</th><th>[3, 28, 33]</th></tr>
<tr><th>PLL:PLL_LOCK_CNT</th><th>[3, 28, 18]</th><th>[3, 29, 18]</th><th>[3, 29, 17]</th><th>[3, 28, 17]</th><th>[3, 28, 16]</th><th>[3, 29, 16]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-CMT-PLL:PLL_EN_CNTRL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PLL:PLL_EN_CNTRL</th><th>[5, 28, 14]</th><th>[5, 29, 14]</th><th>[5, 29, 13]</th><th>[5, 28, 13]</th><th>[5, 28, 12]</th><th>[5, 29, 12]</th><th>[5, 29, 11]</th><th>[5, 28, 11]</th><th>[5, 28, 10]</th><th>[5, 29, 10]</th><th>[5, 29, 9]</th><th>[5, 28, 9]</th><th>[5, 28, 8]</th><th>[5, 29, 8]</th><th>[5, 29, 7]</th><th>[5, 28, 7]</th><th>[5, 28, 6]</th><th>[5, 29, 6]</th><th>[5, 29, 5]</th><th>[5, 28, 5]</th><th>[5, 28, 4]</th><th>[5, 29, 4]</th><th>[5, 29, 3]</th><th>[5, 28, 3]</th><th>[5, 28, 2]</th><th>[5, 29, 2]</th><th>[5, 29, 1]</th><th>[5, 28, 1]</th><th>[5, 28, 0]</th><th>[5, 29, 0]</th><th>[4, 29, 31]</th><th>[4, 28, 31]</th><th>[4, 28, 30]</th><th>[4, 29, 30]</th><th>[4, 29, 29]</th><th>[4, 28, 29]</th><th>[4, 28, 28]</th><th>[4, 29, 28]</th><th>[4, 29, 27]</th><th>[4, 28, 27]</th><th>[4, 28, 26]</th><th>[4, 29, 26]</th><th>[4, 29, 25]</th><th>[4, 28, 25]</th><th>[4, 28, 24]</th><th>[4, 29, 24]</th><th>[4, 29, 7]</th><th>[4, 28, 7]</th><th>[4, 28, 6]</th><th>[4, 29, 6]</th><th>[4, 29, 5]</th><th>[4, 28, 5]</th><th>[4, 28, 4]</th><th>[4, 29, 4]</th><th>[4, 29, 3]</th><th>[4, 28, 3]</th><th>[4, 28, 2]</th><th>[4, 29, 2]</th><th>[4, 29, 1]</th><th>[4, 28, 1]</th><th>[4, 28, 0]</th><th>[4, 29, 0]</th><th>[3, 29, 47]</th><th>[3, 28, 47]</th><th>[3, 28, 46]</th><th>[3, 29, 46]</th><th>[3, 29, 45]</th><th>[3, 28, 45]</th><th>[3, 28, 44]</th><th>[3, 29, 44]</th><th>[3, 29, 43]</th><th>[3, 28, 43]</th><th>[3, 28, 42]</th><th>[3, 29, 42]</th><th>[3, 29, 41]</th><th>[3, 28, 41]</th><th>[3, 28, 40]</th><th>[3, 29, 40]</th></tr>
<tr><td>Non-inverted</td><td>[77]</td><td>[76]</td><td>[75]</td><td>[74]</td><td>[73]</td><td>[72]</td><td>[71]</td><td>[70]</td><td>[69]</td><td>[68]</td><td>[67]</td><td>[66]</td><td>[65]</td><td>[64]</td><td>[63]</td><td>[62]</td><td>[61]</td><td>[60]</td><td>[59]</td><td>[58]</td><td>[57]</td><td>[56]</td><td>[55]</td><td>[54]</td><td>[53]</td><td>[52]</td><td>[51]</td><td>[50]</td><td>[49]</td><td>[48]</td><td>[47]</td><td>[46]</td><td>[45]</td><td>[44]</td><td>[43]</td><td>[42]</td><td>[41]</td><td>[40]</td><td>[39]</td><td>[38]</td><td>[37]</td><td>[36]</td><td>[35]</td><td>[34]</td><td>[33]</td><td>[32]</td><td>[31]</td><td>[30]</td><td>[29]</td><td>[28]</td><td>[27]</td><td>[26]</td><td>[25]</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc5v-CMT-CMT:MUX.OUT10"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>CMT:MUX.OUT10</th><th>[6, 29, 45]</th><th>[6, 28, 45]</th><th>[6, 28, 44]</th></tr>
<tr><td>DCM1_CLKIN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DCM0_CLKIN</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>DCM1_CLKFB</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>DCM0_CLKFB</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>PLL_CLKIN</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>PLL_CLKINFB</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>NONE</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5v-CMT-PLL:MUX.CLKFBIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PLL:MUX.CLKFBIN</th><th>[6, 28, 52]</th><th>[6, 29, 52]</th><th>[6, 29, 51]</th><th>[6, 28, 51]</th><th>[6, 28, 50]</th></tr>
<tr><td>GIOB0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GIOB1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>GIOB2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>HCLK1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>GIOB3</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GIOB4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK3</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK4</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>GIOB5</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GIOB6</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>GIOB7</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK5</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>HCLK6</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK7</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>GIOB8</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GIOB9</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK8</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK9</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CLKFBDCM</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CLKFBOUT</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CKINT1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc5v-CMT-PLL:MUX.CLK_TO_DCM1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PLL:MUX.CLK_TO_DCM1</th><th>[6, 28, 54]</th><th>[6, 29, 55]</th><th>[6, 28, 55]</th></tr>
<tr><td>CLKOUTDCM0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLKOUTDCM2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLKOUTDCM4</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CLKOUTDCM1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CLKOUTDCM3</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLKOUTDCM5</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>CLKFBDCM</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5v-CMT-PLL:CLKINSEL_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PLL:CLKINSEL_MODE</th><th>[6, 29, 43]</th></tr>
<tr><td>STATIC</td><td>0</td></tr>
<tr><td>DYNAMIC</td><td>1</td></tr>
</table>
<div id="bits-xc5v-CMT-PLL:MUX.CLKIN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PLL:MUX.CLKIN</th><th>[6, 29, 49]</th><th>[6, 28, 49]</th><th>[6, 28, 48]</th><th>[6, 29, 48]</th></tr>
<tr><td>GIOB0_GIOB5</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GIOB1_GIOB6</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>GIOB2_GIOB7</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK0_HCLK5</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>HCLK1_HCLK6</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HCLK2_HCLK7</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>GIOB3_GIOB8</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GIOB4_GIOB9</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HCLK3_HCLK8</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HCLK4_HCLK9</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>NONE_CLKFBDCM</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CLK_FROM_DCM0_NONE</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLK_FROM_DCM1_NONE</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>CKINT0_NONE</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc5v-CMT-PLL:MUX.CLK_TO_DCM0"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>PLL:MUX.CLK_TO_DCM0</th><th>[6, 28, 53]</th><th>[6, 29, 54]</th><th>[6, 29, 53]</th></tr>
<tr><td>CLKOUTDCM0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CLKOUTDCM2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>CLKOUTDCM4</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CLKOUTDCM1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>CLKOUTDCM3</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CLKOUTDCM5</td><td>1</td><td>1</td><td>0</td></tr>
</table>
</section>
<section id="tables">
<h2>Tables<a class="headerlink" href="#tables" title="Link to this heading"></a></h2>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th rowspan="2">PLL:PLL_CP</th><th rowspan="2">PLL:PLL_RES</th><th rowspan="2">PLL:PLL_LFHF</th></tr>
<tr></tr>
<tr><td>HIGH:1</td><td>2</td><td>11</td><td>3</td></tr>
<tr><td>HIGH:10</td><td>14</td><td>14</td><td>3</td></tr>
<tr><td>HIGH:11</td><td>15</td><td>14</td><td>3</td></tr>
<tr><td>HIGH:12</td><td>15</td><td>14</td><td>3</td></tr>
<tr><td>HIGH:13</td><td>15</td><td>1</td><td>3</td></tr>
<tr><td>HIGH:14</td><td>15</td><td>1</td><td>3</td></tr>
<tr><td>HIGH:15</td><td>15</td><td>1</td><td>3</td></tr>
<tr><td>HIGH:16</td><td>14</td><td>6</td><td>3</td></tr>
<tr><td>HIGH:17</td><td>14</td><td>6</td><td>3</td></tr>
<tr><td>HIGH:18</td><td>15</td><td>6</td><td>3</td></tr>
<tr><td>HIGH:19</td><td>14</td><td>10</td><td>3</td></tr>
<tr><td>HIGH:2</td><td>5</td><td>15</td><td>3</td></tr>
<tr><td>HIGH:20</td><td>14</td><td>10</td><td>3</td></tr>
<tr><td>HIGH:21</td><td>15</td><td>10</td><td>3</td></tr>
<tr><td>HIGH:22</td><td>15</td><td>10</td><td>3</td></tr>
<tr><td>HIGH:23</td><td>15</td><td>10</td><td>3</td></tr>
<tr><td>HIGH:24</td><td>15</td><td>10</td><td>3</td></tr>
<tr><td>HIGH:25</td><td>15</td><td>10</td><td>3</td></tr>
<tr><td>HIGH:26</td><td>15</td><td>10</td><td>3</td></tr>
<tr><td>HIGH:27</td><td>13</td><td>12</td><td>3</td></tr>
<tr><td>HIGH:28</td><td>13</td><td>12</td><td>3</td></tr>
<tr><td>HIGH:29</td><td>13</td><td>12</td><td>3</td></tr>
<tr><td>HIGH:3</td><td>12</td><td>15</td><td>3</td></tr>
<tr><td>HIGH:30</td><td>14</td><td>12</td><td>3</td></tr>
<tr><td>HIGH:31</td><td>13</td><td>12</td><td>3</td></tr>
<tr><td>HIGH:32</td><td>12</td><td>2</td><td>3</td></tr>
<tr><td>HIGH:33</td><td>15</td><td>10</td><td>3</td></tr>
<tr><td>HIGH:34</td><td>7</td><td>2</td><td>3</td></tr>
<tr><td>HIGH:35</td><td>7</td><td>2</td><td>3</td></tr>
<tr><td>HIGH:36</td><td>7</td><td>2</td><td>3</td></tr>
<tr><td>HIGH:37</td><td>6</td><td>2</td><td>3</td></tr>
<tr><td>HIGH:38</td><td>6</td><td>2</td><td>3</td></tr>
<tr><td>HIGH:39</td><td>6</td><td>2</td><td>3</td></tr>
<tr><td>HIGH:4</td><td>15</td><td>15</td><td>3</td></tr>
<tr><td>HIGH:40</td><td>6</td><td>2</td><td>3</td></tr>
<tr><td>HIGH:41</td><td>6</td><td>2</td><td>3</td></tr>
<tr><td>HIGH:42</td><td>4</td><td>4</td><td>3</td></tr>
<tr><td>HIGH:43</td><td>4</td><td>4</td><td>3</td></tr>
<tr><td>HIGH:44</td><td>4</td><td>4</td><td>3</td></tr>
<tr><td>HIGH:45</td><td>3</td><td>8</td><td>3</td></tr>
<tr><td>HIGH:46</td><td>3</td><td>8</td><td>3</td></tr>
<tr><td>HIGH:47</td><td>3</td><td>4</td><td>3</td></tr>
<tr><td>HIGH:48</td><td>3</td><td>4</td><td>3</td></tr>
<tr><td>HIGH:49</td><td>3</td><td>4</td><td>3</td></tr>
<tr><td>HIGH:5</td><td>15</td><td>7</td><td>3</td></tr>
<tr><td>HIGH:50</td><td>3</td><td>4</td><td>3</td></tr>
<tr><td>HIGH:51</td><td>3</td><td>4</td><td>3</td></tr>
<tr><td>HIGH:52</td><td>3</td><td>4</td><td>3</td></tr>
<tr><td>HIGH:53</td><td>3</td><td>4</td><td>3</td></tr>
<tr><td>HIGH:54</td><td>3</td><td>4</td><td>3</td></tr>
<tr><td>HIGH:55</td><td>3</td><td>4</td><td>3</td></tr>
<tr><td>HIGH:56</td><td>3</td><td>4</td><td>3</td></tr>
<tr><td>HIGH:57</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>HIGH:58</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>HIGH:59</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>HIGH:6</td><td>15</td><td>13</td><td>3</td></tr>
<tr><td>HIGH:60</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>HIGH:61</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>HIGH:62</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>HIGH:63</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>HIGH:64</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>HIGH:7</td><td>15</td><td>3</td><td>3</td></tr>
<tr><td>HIGH:8</td><td>15</td><td>5</td><td>3</td></tr>
<tr><td>HIGH:9</td><td>15</td><td>9</td><td>3</td></tr>
<tr><td>LOW:1</td><td>1</td><td>13</td><td>3</td></tr>
<tr><td>LOW:10</td><td>1</td><td>4</td><td>3</td></tr>
<tr><td>LOW:11</td><td>1</td><td>4</td><td>3</td></tr>
<tr><td>LOW:12</td><td>1</td><td>4</td><td>3</td></tr>
<tr><td>LOW:13</td><td>1</td><td>4</td><td>3</td></tr>
<tr><td>LOW:14</td><td>1</td><td>4</td><td>3</td></tr>
<tr><td>LOW:15</td><td>1</td><td>4</td><td>3</td></tr>
<tr><td>LOW:16</td><td>1</td><td>4</td><td>3</td></tr>
<tr><td>LOW:17</td><td>1</td><td>4</td><td>3</td></tr>
<tr><td>LOW:18</td><td>1</td><td>4</td><td>3</td></tr>
<tr><td>LOW:19</td><td>1</td><td>8</td><td>3</td></tr>
<tr><td>LOW:2</td><td>1</td><td>14</td><td>3</td></tr>
<tr><td>LOW:20</td><td>1</td><td>8</td><td>3</td></tr>
<tr><td>LOW:21</td><td>1</td><td>8</td><td>3</td></tr>
<tr><td>LOW:22</td><td>1</td><td>8</td><td>3</td></tr>
<tr><td>LOW:23</td><td>1</td><td>8</td><td>3</td></tr>
<tr><td>LOW:24</td><td>1</td><td>8</td><td>3</td></tr>
<tr><td>LOW:25</td><td>1</td><td>8</td><td>3</td></tr>
<tr><td>LOW:26</td><td>1</td><td>8</td><td>3</td></tr>
<tr><td>LOW:27</td><td>1</td><td>8</td><td>3</td></tr>
<tr><td>LOW:28</td><td>1</td><td>8</td><td>3</td></tr>
<tr><td>LOW:29</td><td>1</td><td>8</td><td>3</td></tr>
<tr><td>LOW:3</td><td>1</td><td>6</td><td>3</td></tr>
<tr><td>LOW:30</td><td>1</td><td>8</td><td>3</td></tr>
<tr><td>LOW:31</td><td>2</td><td>4</td><td>3</td></tr>
<tr><td>LOW:32</td><td>2</td><td>4</td><td>3</td></tr>
<tr><td>LOW:33</td><td>2</td><td>4</td><td>3</td></tr>
<tr><td>LOW:34</td><td>2</td><td>4</td><td>3</td></tr>
<tr><td>LOW:35</td><td>2</td><td>4</td><td>3</td></tr>
<tr><td>LOW:36</td><td>2</td><td>4</td><td>3</td></tr>
<tr><td>LOW:37</td><td>2</td><td>4</td><td>3</td></tr>
<tr><td>LOW:38</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:39</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:4</td><td>1</td><td>10</td><td>3</td></tr>
<tr><td>LOW:40</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:41</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:42</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:43</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:44</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:45</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:46</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:47</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:48</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:49</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:5</td><td>1</td><td>12</td><td>3</td></tr>
<tr><td>LOW:50</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:51</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:52</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:53</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:54</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:55</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:56</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:57</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:58</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:59</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:6</td><td>1</td><td>12</td><td>3</td></tr>
<tr><td>LOW:60</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:61</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:62</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:63</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:64</td><td>2</td><td>8</td><td>3</td></tr>
<tr><td>LOW:7</td><td>1</td><td>12</td><td>3</td></tr>
<tr><td>LOW:8</td><td>1</td><td>2</td><td>3</td></tr>
<tr><td>LOW:9</td><td>1</td><td>2</td><td>3</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Device</th><th colspan="9">PLL:PLL_IN_DLY_SET</th></tr>
<tr><th>[8]</th><th>[7]</th><th>[6]</th><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>xc5vfx100t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>xc5vfx130t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>xc5vfx200t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xc5vfx30t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>xc5vfx70t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>xc5vlx110</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>xc5vlx110t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>xc5vlx155</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>xc5vlx155t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>xc5vlx20t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>xc5vlx220</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xc5vlx220t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xc5vlx30</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>xc5vlx30t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>xc5vlx330</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xc5vlx330t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xc5vlx50</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>xc5vlx50t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>xc5vlx85</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>xc5vlx85t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>xc5vsx240t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xc5vsx35t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>xc5vsx50t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>xc5vsx95t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xc5vtx150t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>xc5vtx240t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>xq5vfx100t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>xq5vfx130t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>xq5vfx200t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xq5vfx70t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>xq5vlx110</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>xq5vlx110t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>xq5vlx155t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>xq5vlx220t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xq5vlx30t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>xq5vlx330t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xq5vlx85</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>xq5vsx240t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>xq5vsx50t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>xq5vsx95t</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="clock.html" class="btn btn-neutral float-left" title="Clock interconnect" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="ppc.html" class="btn btn-neutral float-right" title="PowerPC cores" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>