m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/SBT_workspace/basic_system/obj/default/runtime/sim/mentor
Ebasic_system_rst_switch
Z1 w1698667342
Z2 DPx9 altera_mf 20 altera_mf_components 0 22 ^:alB2MJEEXl;OOBQIDHY2
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z5 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
Z8 DPx6 altera 25 altera_europa_support_lib 0 22 5o:bO7N_EO8==El25L[7@1
!i122 0
R0
Z9 8/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_rst_switch.vhd
Z10 F/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_rst_switch.vhd
l0
L29 1
VHdiR`>9FOaX0z3AekPR>13
!s100 79bWeIe0a]?6Knn5RUVRR0
Z11 OV;C;2020.1;71
32
Z12 !s110 1698681240
!i10b 1
Z13 !s108 1698681240.000000
Z14 !s90 -reportprogress|300|/home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_rst_switch.vhd|-work|rst_switch|
!s107 /home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_rst_switch.vhd|
!i113 1
Z15 o-work rst_switch
Z16 tExplicit 1 CvgOpt 0
Aeuropa
R2
R3
R4
R5
R6
R7
R8
DEx4 work 23 basic_system_rst_switch 0 22 HdiR`>9FOaX0z3AekPR>13
!i122 0
l48
L43 25
VE_kE>;GJ5bIQVU6lol=S_0
!s100 lel<C1Zo3c>5T2@;d:c@z1
R11
32
R12
!i10b 1
R13
R14
Z17 !s107 /home/andrea/Documents/Tesi_287628/287628/basic_system_v1/platform_designer/testbench/basic_system_tb/simulation/submodules/basic_system_rst_switch.vhd|
!i113 1
R15
R16
