/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  wire [8:0] _02_;
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire [25:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  reg [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = !(celloutsig_1_13z ? celloutsig_1_7z : celloutsig_1_1z);
  assign celloutsig_0_4z = !(celloutsig_0_0z ? celloutsig_0_0z : in_data[39]);
  assign celloutsig_1_16z = !(celloutsig_1_5z ? celloutsig_1_12z[0] : celloutsig_1_14z);
  assign celloutsig_1_17z = !(celloutsig_1_12z[5] ? in_data[178] : celloutsig_1_13z);
  assign celloutsig_0_8z = !(celloutsig_0_7z ? 1'h0 : celloutsig_0_7z);
  assign celloutsig_1_7z = !(in_data[189] ? in_data[180] : _00_);
  assign celloutsig_1_9z = !(celloutsig_1_8z[5] ? celloutsig_1_1z : celloutsig_1_2z);
  assign celloutsig_0_7z = in_data[88] ^ celloutsig_0_5z;
  assign celloutsig_0_19z = celloutsig_0_10z[7] ^ celloutsig_0_10z[9];
  assign celloutsig_1_2z = celloutsig_1_1z ^ celloutsig_1_0z[15];
  assign celloutsig_1_5z = in_data[108] ^ celloutsig_1_2z;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _01_ <= 4'h0;
    else _01_ <= { celloutsig_0_10z[8:6], celloutsig_0_8z };
  reg [8:0] _15_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 9'h000;
    else _15_ <= { celloutsig_1_4z[3:0], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_2z };
  assign { _02_[8:1], _00_ } = _15_;
  assign celloutsig_1_13z = { in_data[156], celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_2z } >= in_data[181:178];
  assign celloutsig_0_5z = { 4'h0, celloutsig_0_1z, celloutsig_0_3z[9:7], celloutsig_0_10z[7:5], in_data[40:38], celloutsig_0_3z[0] } >= in_data[54:37];
  assign celloutsig_1_1z = celloutsig_1_0z[15:1] >= in_data[135:121];
  assign celloutsig_1_11z = celloutsig_1_7z ? { celloutsig_1_0z[10], 1'h1, celloutsig_1_9z } : celloutsig_1_8z[5:3];
  assign celloutsig_1_12z = celloutsig_1_0z[0] ? { celloutsig_1_0z[12:8], celloutsig_1_1z } : { celloutsig_1_0z[10:9], celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_1_18z = celloutsig_1_5z ? celloutsig_1_4z[14:7] : { _02_[6], celloutsig_1_3z, 1'h0, celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_1_19z = celloutsig_1_5z ? { celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_16z } : { _02_[7:4], celloutsig_1_16z, _02_[8:1], _00_, celloutsig_1_18z, celloutsig_1_11z, 1'h0 };
  assign celloutsig_1_0z = in_data[122] ? in_data[188:173] : in_data[171:156];
  assign celloutsig_0_0z = ^ in_data[82:66];
  assign celloutsig_0_18z = ^ { celloutsig_0_10z[0], _01_ };
  assign celloutsig_1_3z = ^ { in_data[157:153], celloutsig_1_1z };
  assign celloutsig_1_10z = ^ { celloutsig_1_0z[14:6], celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_1z = in_data[37:34] ^ { in_data[69:67], celloutsig_0_0z };
  assign celloutsig_1_4z = { in_data[171:158], celloutsig_1_3z } ^ { in_data[119:108], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_8z = 7'h00;
    else if (clkin_data[96]) celloutsig_1_8z = in_data[187:181];
  assign { celloutsig_0_3z[9:7], celloutsig_0_10z[7:5], celloutsig_0_3z[0] } = { in_data[61:56], celloutsig_0_0z } ^ { in_data[46:41], in_data[37] };
  assign { celloutsig_0_10z[11], celloutsig_0_9z[6:4] } = in_data[85:82] ^ { celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_5z };
  assign { celloutsig_0_10z[0], celloutsig_0_10z[2], celloutsig_0_10z[3], celloutsig_0_10z[1], celloutsig_0_10z[10:8] } = { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_9z[6:4] } ^ { celloutsig_0_5z, in_data[38], in_data[39], celloutsig_0_3z[0], celloutsig_0_3z[9:7] };
  assign _02_[0] = _00_;
  assign { celloutsig_0_10z[12], celloutsig_0_10z[4] } = { in_data[86], in_data[40] };
  assign celloutsig_0_3z[6:1] = { celloutsig_0_10z[7:5], in_data[40:38] };
  assign { celloutsig_0_9z[10:7], celloutsig_0_9z[3:0] } = { in_data[88:86], celloutsig_0_10z[11], 4'h0 };
  assign { out_data[135:128], out_data[121:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
