<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z010clg400-1" LaunchTime="1637036893">
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="BG-DRC" Name="Zynq_Base_Phased_Array_wrapper.drc"/>
  <File Type="BG-BGN" Name="Zynq_Base_Phased_Array_wrapper.bgn"/>
  <File Type="BITSTR-SYSDEF" Name="Zynq_Base_Phased_Array_wrapper.sysdef"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="Zynq_Base_Phased_Array_wrapper.ltx"/>
  <File Type="BITSTR-MMI" Name="Zynq_Base_Phased_Array_wrapper.mmi"/>
  <File Type="BITSTR-BMM" Name="Zynq_Base_Phased_Array_wrapper_bd.bmm"/>
  <File Type="BITSTR-NKY" Name="Zynq_Base_Phased_Array_wrapper.nky"/>
  <File Type="BITSTR-RBT" Name="Zynq_Base_Phased_Array_wrapper.rbt"/>
  <File Type="BITSTR-MSK" Name="Zynq_Base_Phased_Array_wrapper.msk"/>
  <File Type="BG-BIN" Name="Zynq_Base_Phased_Array_wrapper.bin"/>
  <File Type="BG-BIT" Name="Zynq_Base_Phased_Array_wrapper.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="Zynq_Base_Phased_Array_wrapper_bus_skew_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="Zynq_Base_Phased_Array_wrapper_bus_skew_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="Zynq_Base_Phased_Array_wrapper_bus_skew_postroute_physopted.rpt"/>
  <File Type="RDI-RDI" Name="Zynq_Base_Phased_Array_wrapper.vdi"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="Zynq_Base_Phased_Array_wrapper_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="Zynq_Base_Phased_Array_wrapper_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="Zynq_Base_Phased_Array_wrapper_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="Zynq_Base_Phased_Array_wrapper_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="Zynq_Base_Phased_Array_wrapper_postroute_physopt.dcp"/>
  <File Type="ROUTE-BUS-SKEW" Name="Zynq_Base_Phased_Array_wrapper_bus_skew_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="Zynq_Base_Phased_Array_wrapper_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-SIMILARITY" Name="Zynq_Base_Phased_Array_wrapper_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-TIMING-RPX" Name="Zynq_Base_Phased_Array_wrapper_timing_summary_routed.rpx"/>
  <File Type="ROUTE-TIMING-PB" Name="Zynq_Base_Phased_Array_wrapper_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="Zynq_Base_Phased_Array_wrapper_timing_summary_routed.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="Zynq_Base_Phased_Array_wrapper_route_status.pb"/>
  <File Type="ROUTE-STATUS" Name="Zynq_Base_Phased_Array_wrapper_route_status.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="Zynq_Base_Phased_Array_wrapper_power_routed.rpx"/>
  <File Type="ROUTE-PWR-SUM" Name="Zynq_Base_Phased_Array_wrapper_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR" Name="Zynq_Base_Phased_Array_wrapper_power_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="Zynq_Base_Phased_Array_wrapper_methodology_drc_routed.pb"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="Zynq_Base_Phased_Array_wrapper_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="Zynq_Base_Phased_Array_wrapper_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-RPX" Name="Zynq_Base_Phased_Array_wrapper_drc_routed.rpx"/>
  <File Type="ROUTE-DRC-PB" Name="Zynq_Base_Phased_Array_wrapper_drc_routed.pb"/>
  <File Type="ROUTE-DRC" Name="Zynq_Base_Phased_Array_wrapper_drc_routed.rpt"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="Zynq_Base_Phased_Array_wrapper_routed_bb.dcp"/>
  <File Type="ROUTE-DCP" Name="Zynq_Base_Phased_Array_wrapper_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="Zynq_Base_Phased_Array_wrapper_routed_error.dcp"/>
  <File Type="PHYSOPT-TIMING" Name="Zynq_Base_Phased_Array_wrapper_timing_summary_physopted.rpt"/>
  <File Type="PHYSOPT-DRC" Name="Zynq_Base_Phased_Array_wrapper_drc_physopted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="Zynq_Base_Phased_Array_wrapper_physopt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="Zynq_Base_Phased_Array_wrapper_timing_summary_postplace_pwropted.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="Zynq_Base_Phased_Array_wrapper_postplace_pwropt.dcp"/>
  <File Type="PLACE-TIMING" Name="Zynq_Base_Phased_Array_wrapper_timing_summary_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="Zynq_Base_Phased_Array_wrapper_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="Zynq_Base_Phased_Array_wrapper_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-CTRL" Name="Zynq_Base_Phased_Array_wrapper_control_sets_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="Zynq_Base_Phased_Array_wrapper_utilization_placed.pb"/>
  <File Type="PLACE-UTIL" Name="Zynq_Base_Phased_Array_wrapper_utilization_placed.rpt"/>
  <File Type="PLACE-CLK" Name="Zynq_Base_Phased_Array_wrapper_clock_utilization_placed.rpt"/>
  <File Type="PLACE-IO" Name="Zynq_Base_Phased_Array_wrapper_io_placed.rpt"/>
  <File Type="PLACE-DCP" Name="Zynq_Base_Phased_Array_wrapper_placed.dcp"/>
  <File Type="PWROPT-TIMING" Name="Zynq_Base_Phased_Array_wrapper_timing_summary_pwropted.rpt"/>
  <File Type="PWROPT-DRC" Name="Zynq_Base_Phased_Array_wrapper_drc_pwropted.rpt"/>
  <File Type="PWROPT-DCP" Name="Zynq_Base_Phased_Array_wrapper_pwropt.dcp"/>
  <File Type="OPT-TIMING" Name="Zynq_Base_Phased_Array_wrapper_timing_summary_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="Zynq_Base_Phased_Array_wrapper.hwdef"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="Zynq_Base_Phased_Array_wrapper_methodology_drc_opted.rpt"/>
  <File Type="OPT-DRC" Name="Zynq_Base_Phased_Array_wrapper_drc_opted.rpt"/>
  <File Type="OPT-DCP" Name="Zynq_Base_Phased_Array_wrapper_opt.dcp"/>
  <File Type="INIT-TIMING" Name="Zynq_Base_Phased_Array_wrapper_timing_summary_init.rpt"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="Zynq_Base_Phased_Array_wrapper_bus_skew_routed.rpx"/>
  <File Type="REPORTS-TCL" Name="Zynq_Base_Phased_Array_wrapper_reports.tcl"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="Zynq_Base_Phased_Array_wrapper_bus_skew_routed.pb"/>
  <File Type="PA-TCL" Name="Zynq_Base_Phased_Array_wrapper.tcl"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/Zynq_Base_Phased_Array/Zynq_Base_Phased_Array.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/sources_1/imports/new/Address_Counter.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/imports/new/Address_Counter.v"/>
        <Attr Name="ImportTime" Val="1634677010"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/sources_1/new/DAC_Array_Tester.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/sources_1/new/DAC_Array_Tester.v"/>
        <Attr Name="ImportTime" Val="1634680088"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/Demux_RAM_Parallel_Output.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/new/Demux_RAM_Parallel_Output.v"/>
        <Attr Name="ImportTime" Val="1634683796"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/FIFO_Latch_Clock.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PCM_Transmitter/PCM_Transmitter.srcs/sources_1/new/FIFO_Latch_Clock.v"/>
        <Attr Name="ImportTime" Val="1634420078"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/I2S_Latch_Pulse.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../AUX_In/AUX_In.srcs/sources_1/new/I2S_Latch_Pulse.v"/>
        <Attr Name="ImportTime" Val="1635264229"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/I2S_Rx.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../AUX_In/AUX_In.srcs/sources_1/new/I2S_Rx.v"/>
        <Attr Name="ImportTime" Val="1635267011"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/PCM_Transmitter_16.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PCM_Transmitter/PCM_Transmitter.srcs/sources_1/new/PCM_Transmitter_16.v"/>
        <Attr Name="ImportTime" Val="1634421890"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/Parallel_Signal_Tap.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/new/Parallel_Signal_Tap.v"/>
        <Attr Name="ImportTime" Val="1634677010"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/SR_Clock_Div_256.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PCM_Transmitter/PCM_Transmitter.srcs/sources_1/new/SR_Clock_Div_256.v"/>
        <Attr Name="ImportTime" Val="1634414699"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/SR_Clock_Div_4.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PCM_Transmitter/PCM_Transmitter.srcs/sources_1/new/SR_Clock_Div_4.v"/>
        <Attr Name="ImportTime" Val="1634414660"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/Serial_Clock_Divider.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PCM_Transmitter/PCM_Transmitter.srcs/sources_1/new/Serial_Clock_Divider.v"/>
        <Attr Name="ImportTime" Val="1634417715"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/Serial_FIFO.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../PCM_Transmitter/PCM_Transmitter.srcs/sources_1/new/Serial_FIFO.v"/>
        <Attr Name="ImportTime" Val="1634007552"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/Sigal_Buffer.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/new/Sigal_Buffer.v"/>
        <Attr Name="ImportTime" Val="1634677010"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/Signal_Tap_Logic.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/imports/new/Signal_Tap_Logic.v"/>
        <Attr Name="ImportTime" Val="1634677010"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/Up_Down_Counter.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Phase_Control_v1/Signal_Buffer_PLUS_DAC_Experiment.srcs/sources_1/new/Up_Down_Counter.v"/>
        <Attr Name="ImportTime" Val="1634681830"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/Zynq_Base_Phased_Array_wrapper.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/bd/Zynq_Base_Phased_Array/hdl/Zynq_Base_Phased_Array_wrapper.v"/>
        <Attr Name="ImportTime" Val="1635538820"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../Test_Signals/COE_File_Gen/coe/Sine_1k_24bit.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../Test_Signals/COE_File_Gen/coe/Saw_1k_24bit.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../Test_Signals/COE_File_Gen/coe/Dirac_1k_24bit.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../Test_Signals/COE_File_Gen/coe/Triangle_1k_24bit.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Zynq_Base_Phased_Array_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/new/DAC_Array_Tester.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../AUX_In/AUX_In.srcs/constrs_1/imports/new/DAC_Array_Tester.xdc"/>
        <Attr Name="ImportTime" Val="1635286959"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="Dirac_ROM"/>
  <BlockFileSet Type="BlockSrcs" Name="Triangle_ROM"/>
  <BlockFileSet Type="BlockSrcs" Name="Sine_ROM"/>
  <BlockFileSet Type="BlockSrcs" Name="Saw_ROM"/>
  <BlockFileSet Type="BlockSrcs" Name="clk_wiz_0"/>
</GenRun>
