# LSPè€ƒè¯• 2025å¹´6æœˆ4æ—¥ï¼ˆå«ç­”æ¡ˆï¼‰
> âœ… **æœ¬æ–‡ä»¶å·²æ ¸å¯¹PDFå®˜æ–¹ç­”æ¡ˆ (Official Answers Verified from PDF)**

## è€ƒè¯•ä¿¡æ¯
- æ—¥æœŸï¼š2025å¹´6æœˆ4æ—¥
- è¯­è¨€ï¼šæ·å…‹è¯­
- ç‰ˆæœ¬ï¼šV1.1ï¼ˆå·²ä¿®æ­£ç›´æ–¹å›¾ï¼‰
- åŒ…å«å®˜æ–¹ç­”æ¡ˆ

---

## ç¬¬1é¢˜ - RSé”å­˜å™¨ä»¿çœŸ (RS Latch Simulation) (5åˆ†)
**é¢˜ç›®ï¼š** è¾“å…¥Aã€Bã€Cåœ¨æ—¶é—´t0åˆ°t4çš„å€¼å¦‚å›¾æ‰€ç¤ºã€‚å†™å‡ºXå’ŒYè¾“å‡ºçš„å€¼ã€‚
**[English]** Inputs A, B, C had values shown in the figure at times t0 to t4. Write the values of X and Y outputs.

**è¾“å…¥åºåˆ—ï¼š**
```
A = 1 | 0 | 0 | 1 | 0
B = 0 | 0 | 0 | 1 | 0
C = 0 | 0 | 1 | 0 | 1
    t0  t1  t2  t3  t4
```

> âœ… **å®˜æ–¹å‚è€ƒç­”æ¡ˆ (Official Answer):**
> - **X = 01101** (t0=0, t1=1, t2=1, t3=0, t4=1)
> - **Y = 11000** (t0=1, t1=1, t2=0, t3=0, t4=0)

> ğŸ’¡ **è¡¥å……è§£æï¼š** æ ¹æ®ç”µè·¯ç»“æ„åˆ†æï¼ŒAæ§åˆ¶Reset (å¤ä½)ï¼ŒBÂ·Cæ§åˆ¶Set (ç½®ä½)

---

## ç¬¬2é¢˜ - Shannonå±•å¼€ (Shannon Expansion) (8åˆ†)
**é¢˜ç›®ï¼š** å°†ç¬¬1é¢˜ç”µè·¯çš„å‡½æ•°X=f(A,B,C,X)ç”¨Shannonå±•å¼€åˆ†è§£ä¸ºï¼šX=(not X and f0(A,B,C)) or (X and f1(A,B,C))ã€‚
**[English]** Decompose the function X=f(A,B,C,X) from question 1 into the form X=(not X and f0(A,B,C)) or (X and f1(A,B,C)) using Shannon expansion.

> âœ… **å®˜æ–¹å‚è€ƒç­”æ¡ˆ (Official Answer):**

**å¡è¯ºå›¾ (Karnaugh Map)ï¼š**
```
f0:     B                    f1:     B
       A  0  1                      A  0  1
C 0   0  1  1  1          C 0   1  1  1  1
  1   0  1  1  1            1   0  1  1  1
```

**ç®€åŒ–è¡¨è¾¾å¼ï¼š**
```
X = (X and not C) or A or B
```

> ğŸ’¡ **è¡¥å……è§£æï¼š** Shannonå±•å¼€å°†å«åé¦ˆçš„ç”µè·¯åˆ†è§£ä¸ºç»„åˆé€»è¾‘ (Combinational Logic)

---

## ç¬¬3é¢˜ - ç­‰ä»·é€»è¾‘å‡½æ•° (Equivalent Logic Functions) (4åˆ†)
**é¢˜ç›®ï¼š** å‹¾é€‰æ‰€æœ‰ä¸å…¶ä»–å‡½æ•°ç­‰ä»·çš„é€»è¾‘å‡½æ•°ã€‚
**[English]** Check all logic functions that have another equivalent function here.

```vhdl
x1 <= (B and not A) or (A and not B);
x2 <= (A and not C) xor (C and A);
x3 <= (B or A) and (not B or not A);
x4 <= (C xor A) or (B and not A);
```

> âœ… **å®˜æ–¹å‚è€ƒç­”æ¡ˆ (Official Answer):** x1 â‰¡ x3 (éƒ½ç­‰äº A XOR B)

> ğŸ’¡ **è¡¥å……è§£æï¼š**
> - x1 = BÂ·Ä€ + AÂ·BÌ„ = A âŠ• B (å¼‚æˆ–æ ‡å‡†å½¢å¼)
> - x3 = (A+B)Â·(Ä€+BÌ„) = (A+B)Â·(AÂ·Bçš„è¡¥) = A âŠ• B

---

## ç¬¬4é¢˜ - 9ä½å¯„å­˜å™¨è¿ç®— (9-bit Register Arithmetic) (2åˆ†)
**é¢˜ç›®ï¼š** å°†4Ã—510è¿ç®—ç»“æœçš„ä½ä½å­˜å…¥9ä½å¯„å­˜å™¨ï¼Œä½œä¸º9ä½æ•°çš„åè¿›åˆ¶å€¼æ˜¯å¤šå°‘ï¼Ÿ
**[English]** If we store the lower bits of 4Ã—510 operation into a 9-bit register, what decimal value will it hold as a 9-bit number?

> âœ… **å®˜æ–¹å‚è€ƒç­”æ¡ˆ (Official Answer):**

**è®¡ç®—è¿‡ç¨‹ï¼š**
```
4 Ã— 510 = 4 Ã— (2^9 - 2) = 2^11 - 8
å–ä½9ä½: â‰¡ 2^9 - 8 = 512 - 8 = 504
```

**ç­”æ¡ˆï¼š**
- a) unsigned: **504**
- b) signed: **-8** (Two's Complement è¡¥ç è¡¨ç¤º)

> ğŸ’¡ **è¡¥å……è§£æï¼š** 504 â‰¥ 256 (9ä½æœ‰ç¬¦å·æœ€å¤§å€¼+1)ï¼Œæ‰€ä»¥ signed = 504 - 512 = -8

---

## ç¬¬5é¢˜ - å…¨åŠ å™¨ç”µè·¯ (Full Adder Circuit) (6åˆ†)
**é¢˜ç›®ï¼š** ç”»å‡ºä¸€ä½å…¨åŠ å™¨çš„ç”µè·¯å›¾ã€‚
**[English]** Draw the schematic of a one-bit full adder.

**âœ… ç­”æ¡ˆï¼š**
```
Sum = A XOR B XOR Carry_in
Carry_out = (A AND B) OR (Carry_in AND (A XOR B))
```

> ğŸ’¡ **è¡¥å……è§£æï¼š** å…¨åŠ å™¨ç”±ä¸¤ä¸ªåŠåŠ å™¨ (Half Adder) å’Œä¸€ä¸ªORé—¨ç»„æˆ

---

## ç¬¬6é¢˜ - 4é€‰1å¤šè·¯é€‰æ‹©å™¨VHDL (4:1 MUX in VHDL) (4+4åˆ†)
**é¢˜ç›®ï¼š** ç”¨VHDLåˆ†åˆ«ç”¨ä¸€æ¡å¹¶å‘è¯­å¥å’Œä¸€æ¡é¡ºåºè¯­å¥æè¿°å›¾ä¸­ç”µè·¯ã€‚
**[English]** Describe the circuit in the figure using VHDL with both one concurrent statement and one sequential statement.

**âœ… å¹¶å‘è¯­å¥ç­”æ¡ˆ (Concurrent Statement)ï¼š**
```vhdl
qcon <= z when a1='1' else y when a0='1' else x;
```

**âœ… é¡ºåºè¯­å¥ç­”æ¡ˆ (Sequential Statement)ï¼š**
```vhdl
process(all)
begin
  if a1='1' then qseq <= z; 
  elsif a0='1' then qseq <= y; 
  else qseq <= x;
  end if;
end process;
```

> ğŸ’¡ **è¡¥å……è§£æï¼š** `when...else` æ˜¯å¹¶å‘è¯­å¥ï¼Œ`if...elsif` å¿…é¡»åœ¨processå†…ä½¿ç”¨

---

## ç¬¬7é¢˜ - ç§»ä½å¯„å­˜å™¨åˆ†æ (Shift Register Analysis) (8+2åˆ†)
**é¢˜ç›®ï¼š** æ ¹æ®ä»¥ä¸‹ä»£ç ç”»å‡ºç”µè·¯çš„æ–¹æ¡†å›¾ï¼Œå¹¶æ­£ç¡®å‘½åè¯¥ç”µè·¯ã€‚
**[English]** Draw the block diagram of the circuit described by the following code, and name the circuit correctly.

```vhdl
library ieee; use ieee.std_logic_1164.all;
entity Test20250604q7 is
  port (A, B : in std_logic;
        C : in std_logic_vector(3 downto 0);
        D : out std_logic);
end entity;
architecture rtl of Test20250604q7 is
begin
  process(A)
    variable rg: std_logic_vector(C'RANGE);
  begin 
    if rising_edge(A) then
      if B='1' then rg := C;
      else rg := rg(2 downto 0) & not rg(3);
      end if;
    end if;
    D <= rg(0);
  end process;
end architecture;
```

**âœ… ç”µè·¯åç§°ï¼š** å¸¦é¢„ç½®çš„ç¯å½¢ç§»ä½å¯„å­˜å™¨ / çº¦ç¿°é€Šè®¡æ•°å™¨ï¼ˆJohnson Counterï¼‰

> ğŸ’¡ **è¡¥å……è§£æï¼š**
> - `rg(2 downto 0) & not rg(3)` = å·¦ç§»å¹¶å–åæœ€é«˜ä½
> - è¿™æ˜¯Johnsonè®¡æ•°å™¨çš„ç‰¹å¾ï¼šåé¦ˆå–å
> - åºåˆ—ï¼š0000â†’1000â†’1100â†’1110â†’1111â†’0111â†’0011â†’0001â†’0000

---

## ç¬¬8é¢˜ - Cacheæ˜ å°„ (Direct-Mapped Cache) (åˆ†)

> ğŸ›‘ **éè€ƒç‚¹æç¤º (Not on Exam):** æ ¹æ®2026å¹´1æœˆè€ƒè¯•è¯´æ˜ï¼ŒCacheç›¸å…³å†…å®¹æœ¬æ¬¡ä¸è€ƒï¼Œå¯æˆ˜ç•¥æ€§è·³è¿‡ã€‚

**é¢˜ç›®ï¼š** 32ä½å¤„ç†å™¨æœ‰128å­—èŠ‚ç›´æ¥æ˜ å°„cacheï¼Œè¡Œå¤§å°ä¸º2å­—ã€‚å¡«å†™åœ°å€æ˜ å°„è¡¨ã€‚
**[English]** A 32-bit processor has 128-byte direct-mapped cache with line size of 2 words. Fill in the address mapping table.

**Cacheå‚æ•°ï¼š** 128/(2Ã—4) = 16 sets

**âœ… åœ°å€æ˜ å°„è¡¨ï¼š**
| åœ°å€ | tag | set | block-offset |
|------|-----|-----|--------------|
| 0x10 | 0 | 2 | 0 |
| 0x14 | 0 | 2 | 1 |
| 0x28 | 0 | 5 | 0 |
| 0x2C | 0 | 5 | 1 |
| 0x94 | 1 | 2 | 1 |
| 0xA8 | 1 | 5 | 0 |
| 0xAC | 1 | 5 | 1 |

**âœ… Cache Hitåˆ†æï¼š**
| åœ°å€ | Hit/Miss |
|------|----------|
| 0x10 | Miss |
| 0x14 | Hit |
| 0x28 | Miss |
| 0x94 | Miss |
| 0x2C | Hit |
| 0x10 | Miss |
| 0xA8 | Miss |
| 0xAC | Hit |

> ğŸ’¡ **è¡¥å……è§£æï¼š**
> - è¡Œå¤§å°2å­— = 8å­—èŠ‚ â†’ offset = 3ä½
> - 16 sets â†’ set index = 4ä½
> - åœ°å€ä½åˆ’åˆ†ï¼š`[tag][4ä½set][3ä½offset]`
