<stg><name>mlp_kernel</name>


<trans_list>

<trans id="561" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="583" from="2" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln347" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln347" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="4" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="11" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="18" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="20" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="586" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="21" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="592" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="593" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="594" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="28" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="35" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="64">
<![CDATA[
:0  %l1_out_0 = alloca [64 x i15], align 2

]]></Node>
<StgValue><ssdm name="l1_out_0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="64">
<![CDATA[
:1  %l1_out_1 = alloca [64 x i15], align 2

]]></Node>
<StgValue><ssdm name="l1_out_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="64">
<![CDATA[
:2  %l1_out_2 = alloca [64 x i15], align 2

]]></Node>
<StgValue><ssdm name="l1_out_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="15" op_0_bw="64">
<![CDATA[
:3  %l1_out_3 = alloca [64 x i15], align 2

]]></Node>
<StgValue><ssdm name="l1_out_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="64">
<![CDATA[
:4  %l1_out_4 = alloca [64 x i15], align 2

]]></Node>
<StgValue><ssdm name="l1_out_4"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="64">
<![CDATA[
:5  %l1_out_5 = alloca [64 x i15], align 2

]]></Node>
<StgValue><ssdm name="l1_out_5"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="64">
<![CDATA[
:6  %l1_out_6 = alloca [64 x i15], align 2

]]></Node>
<StgValue><ssdm name="l1_out_6"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="64">
<![CDATA[
:7  %l1_out_7 = alloca [64 x i15], align 2

]]></Node>
<StgValue><ssdm name="l1_out_7"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="64">
<![CDATA[
:8  %sums = alloca [8 x i16], align 16

]]></Node>
<StgValue><ssdm name="sums"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="64">
<![CDATA[
:9  %sums_1 = alloca [8 x i16], align 16

]]></Node>
<StgValue><ssdm name="sums_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecMemCore([2048 x i8]* @l1_weights_0, [2048 x i8]* @l1_weights_1, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln336"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecMemCore([320 x i8]* @l2_weights_0, [320 x i8]* @l2_weights_1, [1 x i8]* @p_str, [12 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln338"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %sums_addr_1 = getelementptr inbounds [8 x i16]* %sums, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sums_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %sums_addr_2 = getelementptr inbounds [8 x i16]* %sums, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sums_addr_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %sums_addr_3 = getelementptr inbounds [8 x i16]* %sums, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sums_addr_3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %sums_addr_4 = getelementptr inbounds [8 x i16]* %sums, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sums_addr_4"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %sums_addr_5 = getelementptr inbounds [8 x i16]* %sums, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sums_addr_5"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %sums_addr_6 = getelementptr inbounds [8 x i16]* %sums, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sums_addr_6"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %sums_addr_7 = getelementptr inbounds [8 x i16]* %sums, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sums_addr_7"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %sums_addr_8 = getelementptr inbounds [8 x i16]* %sums, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sums_addr_8"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:20  br label %1

]]></Node>
<StgValue><ssdm name="br_ln345"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i7 [ 0, %0 ], [ %i, %input_layer_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln345 = icmp eq i7 %i_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln345"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln345, label %.preheader1.preheader, label %input_layer_begin

]]></Node>
<StgValue><ssdm name="br_ln345"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
input_layer_begin:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln346"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
input_layer_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
input_layer_begin:2  br label %meminst

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:0  %sums_1_addr_1 = getelementptr inbounds [8 x i16]* %sums_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sums_1_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:1  %sums_1_addr_2 = getelementptr inbounds [8 x i16]* %sums_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sums_1_addr_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:2  %sums_1_addr_3 = getelementptr inbounds [8 x i16]* %sums_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sums_1_addr_3"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:3  %sums_1_addr_4 = getelementptr inbounds [8 x i16]* %sums_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sums_1_addr_4"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:4  %sums_1_addr_5 = getelementptr inbounds [8 x i16]* %sums_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sums_1_addr_5"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:5  %sums_1_addr_6 = getelementptr inbounds [8 x i16]* %sums_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sums_1_addr_6"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:6  %sums_1_addr_7 = getelementptr inbounds [8 x i16]* %sums_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sums_1_addr_7"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader1.preheader:7  %sums_1_addr_8 = getelementptr inbounds [8 x i16]* %sums_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sums_1_addr_8"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln345" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:8  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
meminst:0  %phi_ln347 = phi i3 [ 0, %input_layer_begin ], [ %add_ln347, %meminst ]

]]></Node>
<StgValue><ssdm name="phi_ln347"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst:1  %add_ln347 = add i3 %phi_ln347, 1

]]></Node>
<StgValue><ssdm name="add_ln347"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="3">
<![CDATA[
meminst:2  %zext_ln347 = zext i3 %phi_ln347 to i64

]]></Node>
<StgValue><ssdm name="zext_ln347"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst:3  %sums_addr = getelementptr [8 x i16]* %sums, i64 0, i64 %zext_ln347

]]></Node>
<StgValue><ssdm name="sums_addr"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
meminst:4  store i16 0, i16* %sums_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst:5  %icmp_ln347 = icmp eq i3 %phi_ln347, -1

]]></Node>
<StgValue><ssdm name="icmp_ln347"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst:6  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @memset_sums_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:7  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst:8  br i1 %icmp_ln347, label %2, label %meminst

]]></Node>
<StgValue><ssdm name="br_ln347"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln347" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="7">
<![CDATA[
:0  %trunc_ln351 = trunc i7 %i_0 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln351"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln347" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
:1  %shl_ln = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %trunc_ln351, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln347" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %3

]]></Node>
<StgValue><ssdm name="br_ln348"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j_0_0 = phi i7 [ 0, %2 ], [ %add_ln348, %branch2 ]

]]></Node>
<StgValue><ssdm name="j_0_0"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="7">
<![CDATA[
:1  %j_0_0_cast22 = zext i7 %j_0_0 to i12

]]></Node>
<StgValue><ssdm name="j_0_0_cast22"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %icmp_ln348 = icmp eq i7 %j_0_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln348"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln348, label %input_layer_end, label %branch2

]]></Node>
<StgValue><ssdm name="br_ln348"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
branch2:0  %add_ln351 = add i12 %shl_ln, %j_0_0_cast22

]]></Node>
<StgValue><ssdm name="add_ln351"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch2:1  %lshr_ln1 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %add_ln351, i32 1, i32 11)

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="11">
<![CDATA[
branch2:2  %zext_ln351 = zext i11 %lshr_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln351"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:3  %l1_weights_0_addr = getelementptr [2048 x i8]* @l1_weights_0, i64 0, i64 %zext_ln351

]]></Node>
<StgValue><ssdm name="l1_weights_0_addr"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="11">
<![CDATA[
branch2:4  %l1_weights_0_load = load i8* %l1_weights_0_addr, align 2

]]></Node>
<StgValue><ssdm name="l1_weights_0_load"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="3">
<![CDATA[
branch2:11  %sums_load = load i16* %sums_addr_1, align 16

]]></Node>
<StgValue><ssdm name="sums_load"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="3">
<![CDATA[
branch2:16  %sums_load_8 = load i16* %sums_addr_2, align 2

]]></Node>
<StgValue><ssdm name="sums_load_8"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="6" op_0_bw="6" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
input_layer_end:2  %lshr_ln = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %i_0, i32 1, i32 6)

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="6">
<![CDATA[
input_layer_end:3  %zext_ln362_1 = zext i6 %lshr_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln362_1"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_layer_end:4  %l1_biases_0_addr = getelementptr [32 x i8]* @l1_biases_0, i64 0, i64 %zext_ln362_1

]]></Node>
<StgValue><ssdm name="l1_biases_0_addr"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_layer_end:5  %l1_biases_1_addr = getelementptr [32 x i8]* @l1_biases_1, i64 0, i64 %zext_ln362_1

]]></Node>
<StgValue><ssdm name="l1_biases_1_addr"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="5">
<![CDATA[
input_layer_end:6  %l1_biases_1_load = load i8* %l1_biases_1_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_biases_1_load"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="5">
<![CDATA[
input_layer_end:7  %l1_biases_0_load = load i8* %l1_biases_0_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_biases_0_load"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="3">
<![CDATA[
input_layer_end:10  %sums_load_15 = load i16* %sums_addr_1, align 16

]]></Node>
<StgValue><ssdm name="sums_load_15"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln348" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="3">
<![CDATA[
input_layer_end:21  %sums_load_1 = load i16* %sums_addr_2, align 2

]]></Node>
<StgValue><ssdm name="sums_load_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="106" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="11">
<![CDATA[
branch2:4  %l1_weights_0_load = load i8* %l1_weights_0_addr, align 2

]]></Node>
<StgValue><ssdm name="l1_weights_0_load"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="7">
<![CDATA[
branch2:6  %zext_ln355 = zext i7 %j_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln355"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:7  %sample_0_addr = getelementptr [64 x i8]* %sample_0, i64 0, i64 %zext_ln355

]]></Node>
<StgValue><ssdm name="sample_0_addr"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="6">
<![CDATA[
branch2:8  %sample_0_load = load i8* %sample_0_addr, align 1

]]></Node>
<StgValue><ssdm name="sample_0_load"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="3">
<![CDATA[
branch2:11  %sums_load = load i16* %sums_addr_1, align 16

]]></Node>
<StgValue><ssdm name="sums_load"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:12  %sample_1_addr = getelementptr [64 x i8]* %sample_1, i64 0, i64 %zext_ln355

]]></Node>
<StgValue><ssdm name="sample_1_addr"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="6">
<![CDATA[
branch2:13  %sample_1_load = load i8* %sample_1_addr, align 1

]]></Node>
<StgValue><ssdm name="sample_1_load"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="3">
<![CDATA[
branch2:16  %sums_load_8 = load i16* %sums_addr_2, align 2

]]></Node>
<StgValue><ssdm name="sums_load_8"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:17  %sample_2_addr = getelementptr [64 x i8]* %sample_2, i64 0, i64 %zext_ln355

]]></Node>
<StgValue><ssdm name="sample_2_addr"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="6">
<![CDATA[
branch2:18  %sample_2_load = load i8* %sample_2_addr, align 1

]]></Node>
<StgValue><ssdm name="sample_2_load"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="3">
<![CDATA[
branch2:21  %sums_load_9 = load i16* %sums_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sums_load_9"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:22  %sample_3_addr = getelementptr [64 x i8]* %sample_3, i64 0, i64 %zext_ln355

]]></Node>
<StgValue><ssdm name="sample_3_addr"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="6">
<![CDATA[
branch2:23  %sample_3_load = load i8* %sample_3_addr, align 1

]]></Node>
<StgValue><ssdm name="sample_3_load"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="3">
<![CDATA[
branch2:26  %sums_load_10 = load i16* %sums_addr_4, align 2

]]></Node>
<StgValue><ssdm name="sums_load_10"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:27  %sample_4_addr = getelementptr [64 x i8]* %sample_4, i64 0, i64 %zext_ln355

]]></Node>
<StgValue><ssdm name="sample_4_addr"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="6">
<![CDATA[
branch2:28  %sample_4_load = load i8* %sample_4_addr, align 1

]]></Node>
<StgValue><ssdm name="sample_4_load"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:32  %sample_5_addr = getelementptr [64 x i8]* %sample_5, i64 0, i64 %zext_ln355

]]></Node>
<StgValue><ssdm name="sample_5_addr"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="6">
<![CDATA[
branch2:33  %sample_5_load = load i8* %sample_5_addr, align 1

]]></Node>
<StgValue><ssdm name="sample_5_load"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:37  %sample_6_addr = getelementptr [64 x i8]* %sample_6, i64 0, i64 %zext_ln355

]]></Node>
<StgValue><ssdm name="sample_6_addr"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="6">
<![CDATA[
branch2:38  %sample_6_load = load i8* %sample_6_addr, align 1

]]></Node>
<StgValue><ssdm name="sample_6_load"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:42  %sample_7_addr = getelementptr [64 x i8]* %sample_7, i64 0, i64 %zext_ln355

]]></Node>
<StgValue><ssdm name="sample_7_addr"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="6">
<![CDATA[
branch2:43  %sample_7_load = load i8* %sample_7_addr, align 1

]]></Node>
<StgValue><ssdm name="sample_7_load"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="7">
<![CDATA[
branch2:47  %empty_17 = trunc i7 %j_0_0 to i6

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch2:49  %tmp_4 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %j_0_0, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
branch2:50  %lshr_ln351_1 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %trunc_ln351, i5 %tmp_4)

]]></Node>
<StgValue><ssdm name="lshr_ln351_1"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="11">
<![CDATA[
branch2:51  %zext_ln351_1 = zext i11 %lshr_ln351_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln351_1"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:52  %l1_weights_1_addr = getelementptr [2048 x i8]* @l1_weights_1, i64 0, i64 %zext_ln351_1

]]></Node>
<StgValue><ssdm name="l1_weights_1_addr"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="11">
<![CDATA[
branch2:53  %l1_weights_1_load = load i8* %l1_weights_1_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_1_load"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch2:112  %add_ln348 = add i7 2, %j_0_0

]]></Node>
<StgValue><ssdm name="add_ln348"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="135" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="6">
<![CDATA[
branch2:8  %sample_0_load = load i8* %sample_0_addr, align 1

]]></Node>
<StgValue><ssdm name="sample_0_load"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="6">
<![CDATA[
branch2:13  %sample_1_load = load i8* %sample_1_addr, align 1

]]></Node>
<StgValue><ssdm name="sample_1_load"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="6">
<![CDATA[
branch2:18  %sample_2_load = load i8* %sample_2_addr, align 1

]]></Node>
<StgValue><ssdm name="sample_2_load"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="3">
<![CDATA[
branch2:21  %sums_load_9 = load i16* %sums_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sums_load_9"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="6">
<![CDATA[
branch2:23  %sample_3_load = load i8* %sample_3_addr, align 1

]]></Node>
<StgValue><ssdm name="sample_3_load"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="3">
<![CDATA[
branch2:26  %sums_load_10 = load i16* %sums_addr_4, align 2

]]></Node>
<StgValue><ssdm name="sums_load_10"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="6">
<![CDATA[
branch2:28  %sample_4_load = load i8* %sample_4_addr, align 1

]]></Node>
<StgValue><ssdm name="sample_4_load"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="3">
<![CDATA[
branch2:31  %sums_load_11 = load i16* %sums_addr_5, align 8

]]></Node>
<StgValue><ssdm name="sums_load_11"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="6">
<![CDATA[
branch2:33  %sample_5_load = load i8* %sample_5_addr, align 1

]]></Node>
<StgValue><ssdm name="sample_5_load"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="3">
<![CDATA[
branch2:36  %sums_load_12 = load i16* %sums_addr_6, align 2

]]></Node>
<StgValue><ssdm name="sums_load_12"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="6">
<![CDATA[
branch2:38  %sample_6_load = load i8* %sample_6_addr, align 1

]]></Node>
<StgValue><ssdm name="sample_6_load"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="6">
<![CDATA[
branch2:43  %sample_7_load = load i8* %sample_7_addr, align 1

]]></Node>
<StgValue><ssdm name="sample_7_load"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch2:48  %or_ln348 = or i6 %empty_17, 1

]]></Node>
<StgValue><ssdm name="or_ln348"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="11">
<![CDATA[
branch2:53  %l1_weights_1_load = load i8* %l1_weights_1_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_weights_1_load"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="6">
<![CDATA[
branch2:55  %zext_ln355_1 = zext i6 %or_ln348 to i64

]]></Node>
<StgValue><ssdm name="zext_ln355_1"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:56  %sample_0_addr_1 = getelementptr [64 x i8]* %sample_0, i64 0, i64 %zext_ln355_1

]]></Node>
<StgValue><ssdm name="sample_0_addr_1"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="6">
<![CDATA[
branch2:57  %sample_0_load_1 = load i8* %sample_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sample_0_load_1"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:63  %sample_1_addr_1 = getelementptr [64 x i8]* %sample_1, i64 0, i64 %zext_ln355_1

]]></Node>
<StgValue><ssdm name="sample_1_addr_1"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="6">
<![CDATA[
branch2:64  %sample_1_load_1 = load i8* %sample_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sample_1_load_1"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:70  %sample_2_addr_1 = getelementptr [64 x i8]* %sample_2, i64 0, i64 %zext_ln355_1

]]></Node>
<StgValue><ssdm name="sample_2_addr_1"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="6">
<![CDATA[
branch2:71  %sample_2_load_1 = load i8* %sample_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sample_2_load_1"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:77  %sample_3_addr_1 = getelementptr [64 x i8]* %sample_3, i64 0, i64 %zext_ln355_1

]]></Node>
<StgValue><ssdm name="sample_3_addr_1"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="6">
<![CDATA[
branch2:78  %sample_3_load_1 = load i8* %sample_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sample_3_load_1"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:84  %sample_4_addr_1 = getelementptr [64 x i8]* %sample_4, i64 0, i64 %zext_ln355_1

]]></Node>
<StgValue><ssdm name="sample_4_addr_1"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="6">
<![CDATA[
branch2:85  %sample_4_load_1 = load i8* %sample_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sample_4_load_1"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:91  %sample_5_addr_1 = getelementptr [64 x i8]* %sample_5, i64 0, i64 %zext_ln355_1

]]></Node>
<StgValue><ssdm name="sample_5_addr_1"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="6">
<![CDATA[
branch2:92  %sample_5_load_1 = load i8* %sample_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sample_5_load_1"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:98  %sample_6_addr_1 = getelementptr [64 x i8]* %sample_6, i64 0, i64 %zext_ln355_1

]]></Node>
<StgValue><ssdm name="sample_6_addr_1"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="6">
<![CDATA[
branch2:99  %sample_6_load_1 = load i8* %sample_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sample_6_load_1"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:105  %sample_7_addr_1 = getelementptr [64 x i8]* %sample_7, i64 0, i64 %zext_ln355_1

]]></Node>
<StgValue><ssdm name="sample_7_addr_1"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="6">
<![CDATA[
branch2:106  %sample_7_load_1 = load i8* %sample_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sample_7_load_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="8">
<![CDATA[
branch2:5  %sext_ln355 = sext i8 %l1_weights_0_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln355"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="8">
<![CDATA[
branch2:9  %sext_ln355_1 = sext i8 %sample_0_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln355_1"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:10  %mul_ln355 = mul i16 %sext_ln355, %sext_ln355_1

]]></Node>
<StgValue><ssdm name="mul_ln355"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="8">
<![CDATA[
branch2:14  %sext_ln355_2 = sext i8 %sample_1_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln355_2"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:15  %mul_ln355_1 = mul i16 %sext_ln355, %sext_ln355_2

]]></Node>
<StgValue><ssdm name="mul_ln355_1"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="8">
<![CDATA[
branch2:19  %sext_ln355_3 = sext i8 %sample_2_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln355_3"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:20  %mul_ln355_2 = mul i16 %sext_ln355, %sext_ln355_3

]]></Node>
<StgValue><ssdm name="mul_ln355_2"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="8">
<![CDATA[
branch2:24  %sext_ln355_4 = sext i8 %sample_3_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln355_4"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:25  %mul_ln355_3 = mul i16 %sext_ln355, %sext_ln355_4

]]></Node>
<StgValue><ssdm name="mul_ln355_3"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="8">
<![CDATA[
branch2:29  %sext_ln355_5 = sext i8 %sample_4_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln355_5"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:30  %mul_ln355_4 = mul i16 %sext_ln355, %sext_ln355_5

]]></Node>
<StgValue><ssdm name="mul_ln355_4"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="3">
<![CDATA[
branch2:31  %sums_load_11 = load i16* %sums_addr_5, align 8

]]></Node>
<StgValue><ssdm name="sums_load_11"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="8">
<![CDATA[
branch2:34  %sext_ln355_6 = sext i8 %sample_5_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln355_6"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:35  %mul_ln355_5 = mul i16 %sext_ln355, %sext_ln355_6

]]></Node>
<StgValue><ssdm name="mul_ln355_5"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="3">
<![CDATA[
branch2:36  %sums_load_12 = load i16* %sums_addr_6, align 2

]]></Node>
<StgValue><ssdm name="sums_load_12"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="8">
<![CDATA[
branch2:39  %sext_ln355_7 = sext i8 %sample_6_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln355_7"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:40  %mul_ln355_6 = mul i16 %sext_ln355, %sext_ln355_7

]]></Node>
<StgValue><ssdm name="mul_ln355_6"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="3">
<![CDATA[
branch2:41  %sums_load_13 = load i16* %sums_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sums_load_13"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="8">
<![CDATA[
branch2:44  %sext_ln355_8 = sext i8 %sample_7_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln355_8"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:45  %mul_ln355_7 = mul i16 %sext_ln355, %sext_ln355_8

]]></Node>
<StgValue><ssdm name="mul_ln355_7"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="3">
<![CDATA[
branch2:46  %sums_load_14 = load i16* %sums_addr_8, align 2

]]></Node>
<StgValue><ssdm name="sums_load_14"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="8">
<![CDATA[
branch2:54  %sext_ln355_9 = sext i8 %l1_weights_1_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln355_9"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="6">
<![CDATA[
branch2:57  %sample_0_load_1 = load i8* %sample_0_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sample_0_load_1"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="8">
<![CDATA[
branch2:58  %sext_ln355_10 = sext i8 %sample_0_load_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln355_10"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:59  %mul_ln355_8 = mul i16 %sext_ln355_9, %sext_ln355_10

]]></Node>
<StgValue><ssdm name="mul_ln355_8"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:60  %add_ln355 = add i16 %mul_ln355, %mul_ln355_8

]]></Node>
<StgValue><ssdm name="add_ln355"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="6">
<![CDATA[
branch2:64  %sample_1_load_1 = load i8* %sample_1_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sample_1_load_1"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="8">
<![CDATA[
branch2:65  %sext_ln355_11 = sext i8 %sample_1_load_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln355_11"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:66  %mul_ln355_9 = mul i16 %sext_ln355_9, %sext_ln355_11

]]></Node>
<StgValue><ssdm name="mul_ln355_9"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:67  %add_ln355_2 = add i16 %mul_ln355_1, %mul_ln355_9

]]></Node>
<StgValue><ssdm name="add_ln355_2"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="6">
<![CDATA[
branch2:71  %sample_2_load_1 = load i8* %sample_2_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sample_2_load_1"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="8">
<![CDATA[
branch2:72  %sext_ln355_12 = sext i8 %sample_2_load_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln355_12"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:73  %mul_ln355_10 = mul i16 %sext_ln355_9, %sext_ln355_12

]]></Node>
<StgValue><ssdm name="mul_ln355_10"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:74  %add_ln355_4 = add i16 %mul_ln355_2, %mul_ln355_10

]]></Node>
<StgValue><ssdm name="add_ln355_4"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="6">
<![CDATA[
branch2:78  %sample_3_load_1 = load i8* %sample_3_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sample_3_load_1"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="8">
<![CDATA[
branch2:79  %sext_ln355_13 = sext i8 %sample_3_load_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln355_13"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:80  %mul_ln355_11 = mul i16 %sext_ln355_9, %sext_ln355_13

]]></Node>
<StgValue><ssdm name="mul_ln355_11"/></StgValue>
</operation>

<operation id="203" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:81  %add_ln355_6 = add i16 %mul_ln355_3, %mul_ln355_11

]]></Node>
<StgValue><ssdm name="add_ln355_6"/></StgValue>
</operation>

<operation id="204" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="6">
<![CDATA[
branch2:85  %sample_4_load_1 = load i8* %sample_4_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sample_4_load_1"/></StgValue>
</operation>

<operation id="205" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="8">
<![CDATA[
branch2:86  %sext_ln355_14 = sext i8 %sample_4_load_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln355_14"/></StgValue>
</operation>

<operation id="206" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:87  %mul_ln355_12 = mul i16 %sext_ln355_9, %sext_ln355_14

]]></Node>
<StgValue><ssdm name="mul_ln355_12"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:88  %add_ln355_8 = add i16 %mul_ln355_4, %mul_ln355_12

]]></Node>
<StgValue><ssdm name="add_ln355_8"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="6">
<![CDATA[
branch2:92  %sample_5_load_1 = load i8* %sample_5_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sample_5_load_1"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="8">
<![CDATA[
branch2:93  %sext_ln355_15 = sext i8 %sample_5_load_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln355_15"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:94  %mul_ln355_13 = mul i16 %sext_ln355_9, %sext_ln355_15

]]></Node>
<StgValue><ssdm name="mul_ln355_13"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:95  %add_ln355_10 = add i16 %mul_ln355_5, %mul_ln355_13

]]></Node>
<StgValue><ssdm name="add_ln355_10"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="6">
<![CDATA[
branch2:99  %sample_6_load_1 = load i8* %sample_6_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sample_6_load_1"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="8">
<![CDATA[
branch2:100  %sext_ln355_16 = sext i8 %sample_6_load_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln355_16"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:101  %mul_ln355_14 = mul i16 %sext_ln355_9, %sext_ln355_16

]]></Node>
<StgValue><ssdm name="mul_ln355_14"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:102  %add_ln355_12 = add i16 %mul_ln355_6, %mul_ln355_14

]]></Node>
<StgValue><ssdm name="add_ln355_12"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="6">
<![CDATA[
branch2:106  %sample_7_load_1 = load i8* %sample_7_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sample_7_load_1"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="8">
<![CDATA[
branch2:107  %sext_ln355_17 = sext i8 %sample_7_load_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln355_17"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:108  %mul_ln355_15 = mul i16 %sext_ln355_9, %sext_ln355_17

]]></Node>
<StgValue><ssdm name="mul_ln355_15"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:109  %add_ln355_14 = add i16 %mul_ln355_7, %mul_ln355_15

]]></Node>
<StgValue><ssdm name="add_ln355_14"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="220" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="3">
<![CDATA[
branch2:41  %sums_load_13 = load i16* %sums_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sums_load_13"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="3">
<![CDATA[
branch2:46  %sums_load_14 = load i16* %sums_addr_8, align 2

]]></Node>
<StgValue><ssdm name="sums_load_14"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:61  %add_ln355_1 = add i16 %add_ln355, %sums_load

]]></Node>
<StgValue><ssdm name="add_ln355_1"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
branch2:62  store i16 %add_ln355_1, i16* %sums_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln355"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:68  %add_ln355_3 = add i16 %add_ln355_2, %sums_load_8

]]></Node>
<StgValue><ssdm name="add_ln355_3"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
branch2:69  store i16 %add_ln355_3, i16* %sums_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln355"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:75  %add_ln355_5 = add i16 %add_ln355_4, %sums_load_9

]]></Node>
<StgValue><ssdm name="add_ln355_5"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:82  %add_ln355_7 = add i16 %add_ln355_6, %sums_load_10

]]></Node>
<StgValue><ssdm name="add_ln355_7"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:89  %add_ln355_9 = add i16 %add_ln355_8, %sums_load_11

]]></Node>
<StgValue><ssdm name="add_ln355_9"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:96  %add_ln355_11 = add i16 %add_ln355_10, %sums_load_12

]]></Node>
<StgValue><ssdm name="add_ln355_11"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:103  %add_ln355_13 = add i16 %add_ln355_12, %sums_load_13

]]></Node>
<StgValue><ssdm name="add_ln355_13"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:110  %add_ln355_15 = add i16 %add_ln355_14, %sums_load_14

]]></Node>
<StgValue><ssdm name="add_ln355_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="232" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
branch2:76  store i16 %add_ln355_5, i16* %sums_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln355"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
branch2:83  store i16 %add_ln355_7, i16* %sums_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln355"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="234" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
branch2:90  store i16 %add_ln355_9, i16* %sums_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln355"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
branch2:97  store i16 %add_ln355_11, i16* %sums_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln355"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="236" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
branch2:104  store i16 %add_ln355_13, i16* %sums_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln355"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
branch2:111  store i16 %add_ln355_15, i16* %sums_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln355"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
branch2:113  br label %3

]]></Node>
<StgValue><ssdm name="br_ln348"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="239" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="7">
<![CDATA[
input_layer_end:1  %trunc_ln362 = trunc i7 %i_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln362"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="5">
<![CDATA[
input_layer_end:6  %l1_biases_1_load = load i8* %l1_biases_1_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_biases_1_load"/></StgValue>
</operation>

<operation id="241" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="5">
<![CDATA[
input_layer_end:7  %l1_biases_0_load = load i8* %l1_biases_0_addr, align 1

]]></Node>
<StgValue><ssdm name="l1_biases_0_load"/></StgValue>
</operation>

<operation id="242" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
input_layer_end:8  %select_ln362 = select i1 %trunc_ln362, i8 %l1_biases_1_load, i8 %l1_biases_0_load

]]></Node>
<StgValue><ssdm name="select_ln362"/></StgValue>
</operation>

<operation id="243" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="8">
<![CDATA[
input_layer_end:9  %sext_ln362 = sext i8 %select_ln362 to i16

]]></Node>
<StgValue><ssdm name="sext_ln362"/></StgValue>
</operation>

<operation id="244" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="3">
<![CDATA[
input_layer_end:10  %sums_load_15 = load i16* %sums_addr_1, align 16

]]></Node>
<StgValue><ssdm name="sums_load_15"/></StgValue>
</operation>

<operation id="245" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="15" op_0_bw="16">
<![CDATA[
input_layer_end:12  %trunc_ln362_1 = trunc i16 %sums_load_15 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln362_1"/></StgValue>
</operation>

<operation id="246" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
input_layer_end:13  %add_ln362 = add i16 %sext_ln362, %sums_load_15

]]></Node>
<StgValue><ssdm name="add_ln362"/></StgValue>
</operation>

<operation id="247" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
input_layer_end:15  %tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln362, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="248" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="3">
<![CDATA[
input_layer_end:21  %sums_load_1 = load i16* %sums_addr_2, align 2

]]></Node>
<StgValue><ssdm name="sums_load_1"/></StgValue>
</operation>

<operation id="249" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="15" op_0_bw="16">
<![CDATA[
input_layer_end:22  %trunc_ln362_2 = trunc i16 %sums_load_1 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln362_2"/></StgValue>
</operation>

<operation id="250" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
input_layer_end:23  %add_ln362_1 = add i16 %sext_ln362, %sums_load_1

]]></Node>
<StgValue><ssdm name="add_ln362_1"/></StgValue>
</operation>

<operation id="251" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
input_layer_end:25  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln362_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="3">
<![CDATA[
input_layer_end:31  %sums_load_2 = load i16* %sums_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sums_load_2"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="3">
<![CDATA[
input_layer_end:41  %sums_load_3 = load i16* %sums_addr_4, align 2

]]></Node>
<StgValue><ssdm name="sums_load_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="254" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="3">
<![CDATA[
input_layer_end:31  %sums_load_2 = load i16* %sums_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sums_load_2"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="15" op_0_bw="16">
<![CDATA[
input_layer_end:32  %trunc_ln362_3 = trunc i16 %sums_load_2 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln362_3"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
input_layer_end:33  %add_ln362_2 = add i16 %sext_ln362, %sums_load_2

]]></Node>
<StgValue><ssdm name="add_ln362_2"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
input_layer_end:35  %tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln362_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="3">
<![CDATA[
input_layer_end:41  %sums_load_3 = load i16* %sums_addr_4, align 2

]]></Node>
<StgValue><ssdm name="sums_load_3"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="15" op_0_bw="16">
<![CDATA[
input_layer_end:42  %trunc_ln362_4 = trunc i16 %sums_load_3 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln362_4"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
input_layer_end:43  %add_ln362_3 = add i16 %sext_ln362, %sums_load_3

]]></Node>
<StgValue><ssdm name="add_ln362_3"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
input_layer_end:45  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln362_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="3">
<![CDATA[
input_layer_end:51  %sums_load_4 = load i16* %sums_addr_5, align 8

]]></Node>
<StgValue><ssdm name="sums_load_4"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="3">
<![CDATA[
input_layer_end:61  %sums_load_5 = load i16* %sums_addr_6, align 2

]]></Node>
<StgValue><ssdm name="sums_load_5"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="264" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="3">
<![CDATA[
input_layer_end:51  %sums_load_4 = load i16* %sums_addr_5, align 8

]]></Node>
<StgValue><ssdm name="sums_load_4"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="15" op_0_bw="16">
<![CDATA[
input_layer_end:52  %trunc_ln362_5 = trunc i16 %sums_load_4 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln362_5"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
input_layer_end:53  %add_ln362_4 = add i16 %sext_ln362, %sums_load_4

]]></Node>
<StgValue><ssdm name="add_ln362_4"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
input_layer_end:55  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln362_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="3">
<![CDATA[
input_layer_end:61  %sums_load_5 = load i16* %sums_addr_6, align 2

]]></Node>
<StgValue><ssdm name="sums_load_5"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="15" op_0_bw="16">
<![CDATA[
input_layer_end:62  %trunc_ln362_6 = trunc i16 %sums_load_5 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln362_6"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
input_layer_end:63  %add_ln362_5 = add i16 %sext_ln362, %sums_load_5

]]></Node>
<StgValue><ssdm name="add_ln362_5"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
input_layer_end:65  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln362_5, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="3">
<![CDATA[
input_layer_end:71  %sums_load_6 = load i16* %sums_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sums_load_6"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="3">
<![CDATA[
input_layer_end:81  %sums_load_7 = load i16* %sums_addr_8, align 2

]]></Node>
<StgValue><ssdm name="sums_load_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="274" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="7">
<![CDATA[
input_layer_end:0  %zext_ln362 = zext i7 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln362"/></StgValue>
</operation>

<operation id="275" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="15" op_0_bw="8">
<![CDATA[
input_layer_end:11  %sext_ln362_1 = sext i8 %select_ln362 to i15

]]></Node>
<StgValue><ssdm name="sext_ln362_1"/></StgValue>
</operation>

<operation id="276" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
input_layer_end:14  %add_ln363 = add i15 %trunc_ln362_1, %sext_ln362_1

]]></Node>
<StgValue><ssdm name="add_ln363"/></StgValue>
</operation>

<operation id="277" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
input_layer_end:16  %select_ln363 = select i1 %tmp_2, i15 0, i15 %add_ln363

]]></Node>
<StgValue><ssdm name="select_ln363"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="15">
<![CDATA[
input_layer_end:17  %zext_ln363 = zext i15 %select_ln363 to i16

]]></Node>
<StgValue><ssdm name="zext_ln363"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
input_layer_end:18  store i16 %zext_ln363, i16* %sums_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_layer_end:19  %l1_out_0_addr = getelementptr [64 x i15]* %l1_out_0, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="l1_out_0_addr"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="15" op_1_bw="6">
<![CDATA[
input_layer_end:20  store i15 %select_ln363, i15* %l1_out_0_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln364"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
input_layer_end:24  %add_ln363_1 = add i15 %trunc_ln362_2, %sext_ln362_1

]]></Node>
<StgValue><ssdm name="add_ln363_1"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
input_layer_end:26  %select_ln363_1 = select i1 %tmp_3, i15 0, i15 %add_ln363_1

]]></Node>
<StgValue><ssdm name="select_ln363_1"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="15">
<![CDATA[
input_layer_end:27  %zext_ln363_1 = zext i15 %select_ln363_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln363_1"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
input_layer_end:28  store i16 %zext_ln363_1, i16* %sums_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_layer_end:29  %l1_out_1_addr = getelementptr [64 x i15]* %l1_out_1, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="l1_out_1_addr"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="15" op_1_bw="6">
<![CDATA[
input_layer_end:30  store i15 %select_ln363_1, i15* %l1_out_1_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln364"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
input_layer_end:34  %add_ln363_2 = add i15 %trunc_ln362_3, %sext_ln362_1

]]></Node>
<StgValue><ssdm name="add_ln363_2"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
input_layer_end:36  %select_ln363_2 = select i1 %tmp_6, i15 0, i15 %add_ln363_2

]]></Node>
<StgValue><ssdm name="select_ln363_2"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_layer_end:39  %l1_out_2_addr = getelementptr [64 x i15]* %l1_out_2, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="l1_out_2_addr"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="15" op_1_bw="6">
<![CDATA[
input_layer_end:40  store i15 %select_ln363_2, i15* %l1_out_2_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln364"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
input_layer_end:44  %add_ln363_3 = add i15 %trunc_ln362_4, %sext_ln362_1

]]></Node>
<StgValue><ssdm name="add_ln363_3"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
input_layer_end:46  %select_ln363_3 = select i1 %tmp_7, i15 0, i15 %add_ln363_3

]]></Node>
<StgValue><ssdm name="select_ln363_3"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_layer_end:49  %l1_out_3_addr = getelementptr [64 x i15]* %l1_out_3, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="l1_out_3_addr"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="15" op_1_bw="6">
<![CDATA[
input_layer_end:50  store i15 %select_ln363_3, i15* %l1_out_3_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln364"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
input_layer_end:54  %add_ln363_4 = add i15 %trunc_ln362_5, %sext_ln362_1

]]></Node>
<StgValue><ssdm name="add_ln363_4"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
input_layer_end:56  %select_ln363_4 = select i1 %tmp_8, i15 0, i15 %add_ln363_4

]]></Node>
<StgValue><ssdm name="select_ln363_4"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_layer_end:59  %l1_out_4_addr = getelementptr [64 x i15]* %l1_out_4, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="l1_out_4_addr"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="15" op_1_bw="6">
<![CDATA[
input_layer_end:60  store i15 %select_ln363_4, i15* %l1_out_4_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln364"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
input_layer_end:64  %add_ln363_5 = add i15 %trunc_ln362_6, %sext_ln362_1

]]></Node>
<StgValue><ssdm name="add_ln363_5"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
input_layer_end:66  %select_ln363_5 = select i1 %tmp_9, i15 0, i15 %add_ln363_5

]]></Node>
<StgValue><ssdm name="select_ln363_5"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_layer_end:69  %l1_out_5_addr = getelementptr [64 x i15]* %l1_out_5, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="l1_out_5_addr"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="15" op_1_bw="6">
<![CDATA[
input_layer_end:70  store i15 %select_ln363_5, i15* %l1_out_5_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln364"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="3">
<![CDATA[
input_layer_end:71  %sums_load_6 = load i16* %sums_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sums_load_6"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="15" op_0_bw="16">
<![CDATA[
input_layer_end:72  %trunc_ln362_7 = trunc i16 %sums_load_6 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln362_7"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
input_layer_end:73  %add_ln362_6 = add i16 %sext_ln362, %sums_load_6

]]></Node>
<StgValue><ssdm name="add_ln362_6"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
input_layer_end:74  %add_ln363_6 = add i15 %trunc_ln362_7, %sext_ln362_1

]]></Node>
<StgValue><ssdm name="add_ln363_6"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
input_layer_end:75  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln362_6, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
input_layer_end:76  %select_ln363_6 = select i1 %tmp_10, i15 0, i15 %add_ln363_6

]]></Node>
<StgValue><ssdm name="select_ln363_6"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_layer_end:79  %l1_out_6_addr = getelementptr [64 x i15]* %l1_out_6, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="l1_out_6_addr"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="15" op_1_bw="6">
<![CDATA[
input_layer_end:80  store i15 %select_ln363_6, i15* %l1_out_6_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln364"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="3">
<![CDATA[
input_layer_end:81  %sums_load_7 = load i16* %sums_addr_8, align 2

]]></Node>
<StgValue><ssdm name="sums_load_7"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="15" op_0_bw="16">
<![CDATA[
input_layer_end:82  %trunc_ln362_8 = trunc i16 %sums_load_7 to i15

]]></Node>
<StgValue><ssdm name="trunc_ln362_8"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
input_layer_end:83  %add_ln362_7 = add i16 %sext_ln362, %sums_load_7

]]></Node>
<StgValue><ssdm name="add_ln362_7"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
input_layer_end:84  %add_ln363_7 = add i15 %trunc_ln362_8, %sext_ln362_1

]]></Node>
<StgValue><ssdm name="add_ln363_7"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
input_layer_end:85  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln362_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
input_layer_end:86  %select_ln363_7 = select i1 %tmp_11, i15 0, i15 %add_ln363_7

]]></Node>
<StgValue><ssdm name="select_ln363_7"/></StgValue>
</operation>

<operation id="318" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
input_layer_end:89  %l1_out_7_addr = getelementptr [64 x i15]* %l1_out_7, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="l1_out_7_addr"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="15" op_1_bw="6">
<![CDATA[
input_layer_end:90  store i15 %select_ln363_7, i15* %l1_out_7_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln364"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="320" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="15">
<![CDATA[
input_layer_end:37  %zext_ln363_2 = zext i15 %select_ln363_2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln363_2"/></StgValue>
</operation>

<operation id="321" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
input_layer_end:38  store i16 %zext_ln363_2, i16* %sums_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="322" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="15">
<![CDATA[
input_layer_end:47  %zext_ln363_3 = zext i15 %select_ln363_3 to i16

]]></Node>
<StgValue><ssdm name="zext_ln363_3"/></StgValue>
</operation>

<operation id="323" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
input_layer_end:48  store i16 %zext_ln363_3, i16* %sums_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="324" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="15">
<![CDATA[
input_layer_end:57  %zext_ln363_4 = zext i15 %select_ln363_4 to i16

]]></Node>
<StgValue><ssdm name="zext_ln363_4"/></StgValue>
</operation>

<operation id="325" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
input_layer_end:58  store i16 %zext_ln363_4, i16* %sums_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="326" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="15">
<![CDATA[
input_layer_end:67  %zext_ln363_5 = zext i15 %select_ln363_5 to i16

]]></Node>
<StgValue><ssdm name="zext_ln363_5"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
input_layer_end:68  store i16 %zext_ln363_5, i16* %sums_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="328" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="15">
<![CDATA[
input_layer_end:77  %zext_ln363_6 = zext i15 %select_ln363_6 to i16

]]></Node>
<StgValue><ssdm name="zext_ln363_6"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
input_layer_end:78  store i16 %zext_ln363_6, i16* %sums_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="330" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="15">
<![CDATA[
input_layer_end:87  %zext_ln363_7 = zext i15 %select_ln363_7 to i16

]]></Node>
<StgValue><ssdm name="zext_ln363_7"/></StgValue>
</operation>

<operation id="331" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
input_layer_end:88  store i16 %zext_ln363_7, i16* %sums_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln363"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
input_layer_end:91  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="333" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0">
<![CDATA[
input_layer_end:92  br label %1

]]></Node>
<StgValue><ssdm name="br_ln345"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="334" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader1:0  %i2_0 = phi i4 [ %i_1, %output_layer_end ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="i2_0"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:1  %icmp_ln369 = icmp eq i4 %i2_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln369"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:3  %i_1 = add i4 %i2_0, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln369, label %6, label %output_layer_begin

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
output_layer_begin:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln370"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
output_layer_begin:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
output_layer_begin:2  br label %meminst3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln369" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln390"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="343" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
meminst3:0  %phi_ln371 = phi i3 [ 0, %output_layer_begin ], [ %add_ln371, %meminst3 ]

]]></Node>
<StgValue><ssdm name="phi_ln371"/></StgValue>
</operation>

<operation id="344" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst3:1  %add_ln371 = add i3 %phi_ln371, 1

]]></Node>
<StgValue><ssdm name="add_ln371"/></StgValue>
</operation>

<operation id="345" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="3">
<![CDATA[
meminst3:2  %zext_ln371 = zext i3 %phi_ln371 to i64

]]></Node>
<StgValue><ssdm name="zext_ln371"/></StgValue>
</operation>

<operation id="346" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst3:3  %sums_1_addr = getelementptr [8 x i16]* %sums_1, i64 0, i64 %zext_ln371

]]></Node>
<StgValue><ssdm name="sums_1_addr"/></StgValue>
</operation>

<operation id="347" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
meminst3:4  store i16 0, i16* %sums_1_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln371"/></StgValue>
</operation>

<operation id="348" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
meminst3:5  %icmp_ln371 = icmp eq i3 %phi_ln371, -1

]]></Node>
<StgValue><ssdm name="icmp_ln371"/></StgValue>
</operation>

<operation id="349" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst3:6  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @memset_sums3_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="350" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst3:7  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="351" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst3:8  br i1 %icmp_ln371, label %4, label %meminst3

]]></Node>
<StgValue><ssdm name="br_ln371"/></StgValue>
</operation>

<operation id="352" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
:0  %shl_ln1 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i2_0, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="353" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></Node>
<StgValue><ssdm name="br_ln372"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="354" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %j4_0_0 = phi i7 [ 0, %4 ], [ %add_ln372, %branch6 ]

]]></Node>
<StgValue><ssdm name="j4_0_0"/></StgValue>
</operation>

<operation id="355" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="7">
<![CDATA[
:1  %j4_0_0_cast18 = zext i7 %j4_0_0 to i10

]]></Node>
<StgValue><ssdm name="j4_0_0_cast18"/></StgValue>
</operation>

<operation id="356" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="357" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %icmp_ln372 = icmp eq i7 %j4_0_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln372"/></StgValue>
</operation>

<operation id="358" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln372, label %output_layer_end, label %branch6

]]></Node>
<StgValue><ssdm name="br_ln372"/></StgValue>
</operation>

<operation id="359" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
branch6:0  %add_ln375 = add i10 %j4_0_0_cast18, %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln375"/></StgValue>
</operation>

<operation id="360" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="9" op_0_bw="9" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch6:1  %lshr_ln3 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %add_ln375, i32 1, i32 9)

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="361" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="9">
<![CDATA[
branch6:2  %zext_ln375 = zext i9 %lshr_ln3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln375"/></StgValue>
</operation>

<operation id="362" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:3  %l2_weights_0_addr = getelementptr [320 x i8]* @l2_weights_0, i64 0, i64 %zext_ln375

]]></Node>
<StgValue><ssdm name="l2_weights_0_addr"/></StgValue>
</operation>

<operation id="363" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="9">
<![CDATA[
branch6:4  %l2_weights_0_load = load i8* %l2_weights_0_addr, align 2

]]></Node>
<StgValue><ssdm name="l2_weights_0_load"/></StgValue>
</operation>

<operation id="364" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="3">
<![CDATA[
branch6:11  %sums_1_load = load i16* %sums_1_addr_1, align 16

]]></Node>
<StgValue><ssdm name="sums_1_load"/></StgValue>
</operation>

<operation id="365" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="3">
<![CDATA[
branch6:16  %sums_1_load_8 = load i16* %sums_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="sums_1_load_8"/></StgValue>
</operation>

<operation id="366" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="3">
<![CDATA[
output_layer_end:10  %sums_1_load_15 = load i16* %sums_1_addr_1, align 16

]]></Node>
<StgValue><ssdm name="sums_1_load_15"/></StgValue>
</operation>

<operation id="367" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln372" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="3">
<![CDATA[
output_layer_end:15  %sums_1_load_1 = load i16* %sums_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="sums_1_load_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="368" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="9">
<![CDATA[
branch6:4  %l2_weights_0_load = load i8* %l2_weights_0_addr, align 2

]]></Node>
<StgValue><ssdm name="l2_weights_0_load"/></StgValue>
</operation>

<operation id="369" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="3">
<![CDATA[
branch6:11  %sums_1_load = load i16* %sums_1_addr_1, align 16

]]></Node>
<StgValue><ssdm name="sums_1_load"/></StgValue>
</operation>

<operation id="370" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="3">
<![CDATA[
branch6:16  %sums_1_load_8 = load i16* %sums_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="sums_1_load_8"/></StgValue>
</operation>

<operation id="371" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="3">
<![CDATA[
branch6:21  %sums_1_load_9 = load i16* %sums_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sums_1_load_9"/></StgValue>
</operation>

<operation id="372" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="3">
<![CDATA[
branch6:26  %sums_1_load_10 = load i16* %sums_1_addr_4, align 2

]]></Node>
<StgValue><ssdm name="sums_1_load_10"/></StgValue>
</operation>

<operation id="373" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch6:49  %tmp_5 = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %j4_0_0, i32 1, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="374" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
branch6:50  %lshr_ln375_1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %i2_0, i5 %tmp_5)

]]></Node>
<StgValue><ssdm name="lshr_ln375_1"/></StgValue>
</operation>

<operation id="375" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="9">
<![CDATA[
branch6:51  %zext_ln375_1 = zext i9 %lshr_ln375_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln375_1"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:52  %l2_weights_1_addr = getelementptr [320 x i8]* @l2_weights_1, i64 0, i64 %zext_ln375_1

]]></Node>
<StgValue><ssdm name="l2_weights_1_addr"/></StgValue>
</operation>

<operation id="377" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="9">
<![CDATA[
branch6:53  %l2_weights_1_load = load i8* %l2_weights_1_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_1_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="378" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="7">
<![CDATA[
branch6:6  %zext_ln379 = zext i7 %j4_0_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln379"/></StgValue>
</operation>

<operation id="379" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:7  %l1_out_0_addr_1 = getelementptr [64 x i15]* %l1_out_0, i64 0, i64 %zext_ln379

]]></Node>
<StgValue><ssdm name="l1_out_0_addr_1"/></StgValue>
</operation>

<operation id="380" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="15" op_0_bw="6">
<![CDATA[
branch6:8  %l1_out_0_load = load i15* %l1_out_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l1_out_0_load"/></StgValue>
</operation>

<operation id="381" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:12  %l1_out_1_addr_1 = getelementptr [64 x i15]* %l1_out_1, i64 0, i64 %zext_ln379

]]></Node>
<StgValue><ssdm name="l1_out_1_addr_1"/></StgValue>
</operation>

<operation id="382" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="15" op_0_bw="6">
<![CDATA[
branch6:13  %l1_out_1_load = load i15* %l1_out_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l1_out_1_load"/></StgValue>
</operation>

<operation id="383" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:17  %l1_out_2_addr_1 = getelementptr [64 x i15]* %l1_out_2, i64 0, i64 %zext_ln379

]]></Node>
<StgValue><ssdm name="l1_out_2_addr_1"/></StgValue>
</operation>

<operation id="384" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="15" op_0_bw="6">
<![CDATA[
branch6:18  %l1_out_2_load = load i15* %l1_out_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l1_out_2_load"/></StgValue>
</operation>

<operation id="385" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="3">
<![CDATA[
branch6:21  %sums_1_load_9 = load i16* %sums_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sums_1_load_9"/></StgValue>
</operation>

<operation id="386" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:22  %l1_out_3_addr_1 = getelementptr [64 x i15]* %l1_out_3, i64 0, i64 %zext_ln379

]]></Node>
<StgValue><ssdm name="l1_out_3_addr_1"/></StgValue>
</operation>

<operation id="387" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="15" op_0_bw="6">
<![CDATA[
branch6:23  %l1_out_3_load = load i15* %l1_out_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l1_out_3_load"/></StgValue>
</operation>

<operation id="388" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="3">
<![CDATA[
branch6:26  %sums_1_load_10 = load i16* %sums_1_addr_4, align 2

]]></Node>
<StgValue><ssdm name="sums_1_load_10"/></StgValue>
</operation>

<operation id="389" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:27  %l1_out_4_addr_1 = getelementptr [64 x i15]* %l1_out_4, i64 0, i64 %zext_ln379

]]></Node>
<StgValue><ssdm name="l1_out_4_addr_1"/></StgValue>
</operation>

<operation id="390" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="15" op_0_bw="6">
<![CDATA[
branch6:28  %l1_out_4_load = load i15* %l1_out_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l1_out_4_load"/></StgValue>
</operation>

<operation id="391" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="3">
<![CDATA[
branch6:31  %sums_1_load_11 = load i16* %sums_1_addr_5, align 8

]]></Node>
<StgValue><ssdm name="sums_1_load_11"/></StgValue>
</operation>

<operation id="392" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:32  %l1_out_5_addr_1 = getelementptr [64 x i15]* %l1_out_5, i64 0, i64 %zext_ln379

]]></Node>
<StgValue><ssdm name="l1_out_5_addr_1"/></StgValue>
</operation>

<operation id="393" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="15" op_0_bw="6">
<![CDATA[
branch6:33  %l1_out_5_load = load i15* %l1_out_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l1_out_5_load"/></StgValue>
</operation>

<operation id="394" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="3">
<![CDATA[
branch6:36  %sums_1_load_12 = load i16* %sums_1_addr_6, align 2

]]></Node>
<StgValue><ssdm name="sums_1_load_12"/></StgValue>
</operation>

<operation id="395" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:37  %l1_out_6_addr_1 = getelementptr [64 x i15]* %l1_out_6, i64 0, i64 %zext_ln379

]]></Node>
<StgValue><ssdm name="l1_out_6_addr_1"/></StgValue>
</operation>

<operation id="396" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="15" op_0_bw="6">
<![CDATA[
branch6:38  %l1_out_6_load = load i15* %l1_out_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l1_out_6_load"/></StgValue>
</operation>

<operation id="397" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:42  %l1_out_7_addr_1 = getelementptr [64 x i15]* %l1_out_7, i64 0, i64 %zext_ln379

]]></Node>
<StgValue><ssdm name="l1_out_7_addr_1"/></StgValue>
</operation>

<operation id="398" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="15" op_0_bw="6">
<![CDATA[
branch6:43  %l1_out_7_load = load i15* %l1_out_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l1_out_7_load"/></StgValue>
</operation>

<operation id="399" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="7">
<![CDATA[
branch6:47  %empty_22 = trunc i7 %j4_0_0 to i6

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="400" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
branch6:48  %or_ln372 = or i6 %empty_22, 1

]]></Node>
<StgValue><ssdm name="or_ln372"/></StgValue>
</operation>

<operation id="401" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="9">
<![CDATA[
branch6:53  %l2_weights_1_load = load i8* %l2_weights_1_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_weights_1_load"/></StgValue>
</operation>

<operation id="402" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="64" op_0_bw="6">
<![CDATA[
branch6:55  %zext_ln379_1 = zext i6 %or_ln372 to i64

]]></Node>
<StgValue><ssdm name="zext_ln379_1"/></StgValue>
</operation>

<operation id="403" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:56  %l1_out_0_addr_2 = getelementptr [64 x i15]* %l1_out_0, i64 0, i64 %zext_ln379_1

]]></Node>
<StgValue><ssdm name="l1_out_0_addr_2"/></StgValue>
</operation>

<operation id="404" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="15" op_0_bw="6">
<![CDATA[
branch6:57  %l1_out_0_load_1 = load i15* %l1_out_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l1_out_0_load_1"/></StgValue>
</operation>

<operation id="405" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:63  %l1_out_1_addr_2 = getelementptr [64 x i15]* %l1_out_1, i64 0, i64 %zext_ln379_1

]]></Node>
<StgValue><ssdm name="l1_out_1_addr_2"/></StgValue>
</operation>

<operation id="406" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="15" op_0_bw="6">
<![CDATA[
branch6:64  %l1_out_1_load_1 = load i15* %l1_out_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l1_out_1_load_1"/></StgValue>
</operation>

<operation id="407" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:70  %l1_out_2_addr_2 = getelementptr [64 x i15]* %l1_out_2, i64 0, i64 %zext_ln379_1

]]></Node>
<StgValue><ssdm name="l1_out_2_addr_2"/></StgValue>
</operation>

<operation id="408" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="15" op_0_bw="6">
<![CDATA[
branch6:71  %l1_out_2_load_1 = load i15* %l1_out_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l1_out_2_load_1"/></StgValue>
</operation>

<operation id="409" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:77  %l1_out_3_addr_2 = getelementptr [64 x i15]* %l1_out_3, i64 0, i64 %zext_ln379_1

]]></Node>
<StgValue><ssdm name="l1_out_3_addr_2"/></StgValue>
</operation>

<operation id="410" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="15" op_0_bw="6">
<![CDATA[
branch6:78  %l1_out_3_load_1 = load i15* %l1_out_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l1_out_3_load_1"/></StgValue>
</operation>

<operation id="411" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:84  %l1_out_4_addr_2 = getelementptr [64 x i15]* %l1_out_4, i64 0, i64 %zext_ln379_1

]]></Node>
<StgValue><ssdm name="l1_out_4_addr_2"/></StgValue>
</operation>

<operation id="412" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="15" op_0_bw="6">
<![CDATA[
branch6:85  %l1_out_4_load_1 = load i15* %l1_out_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l1_out_4_load_1"/></StgValue>
</operation>

<operation id="413" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:91  %l1_out_5_addr_2 = getelementptr [64 x i15]* %l1_out_5, i64 0, i64 %zext_ln379_1

]]></Node>
<StgValue><ssdm name="l1_out_5_addr_2"/></StgValue>
</operation>

<operation id="414" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="15" op_0_bw="6">
<![CDATA[
branch6:92  %l1_out_5_load_1 = load i15* %l1_out_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l1_out_5_load_1"/></StgValue>
</operation>

<operation id="415" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:98  %l1_out_6_addr_2 = getelementptr [64 x i15]* %l1_out_6, i64 0, i64 %zext_ln379_1

]]></Node>
<StgValue><ssdm name="l1_out_6_addr_2"/></StgValue>
</operation>

<operation id="416" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="15" op_0_bw="6">
<![CDATA[
branch6:99  %l1_out_6_load_1 = load i15* %l1_out_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l1_out_6_load_1"/></StgValue>
</operation>

<operation id="417" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="6" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch6:105  %l1_out_7_addr_2 = getelementptr [64 x i15]* %l1_out_7, i64 0, i64 %zext_ln379_1

]]></Node>
<StgValue><ssdm name="l1_out_7_addr_2"/></StgValue>
</operation>

<operation id="418" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="15" op_0_bw="6">
<![CDATA[
branch6:106  %l1_out_7_load_1 = load i15* %l1_out_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l1_out_7_load_1"/></StgValue>
</operation>

<operation id="419" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
branch6:112  %add_ln372 = add i7 2, %j4_0_0

]]></Node>
<StgValue><ssdm name="add_ln372"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="420" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="15" op_0_bw="6">
<![CDATA[
branch6:8  %l1_out_0_load = load i15* %l1_out_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l1_out_0_load"/></StgValue>
</operation>

<operation id="421" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="15" op_0_bw="6">
<![CDATA[
branch6:13  %l1_out_1_load = load i15* %l1_out_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l1_out_1_load"/></StgValue>
</operation>

<operation id="422" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="15" op_0_bw="6">
<![CDATA[
branch6:18  %l1_out_2_load = load i15* %l1_out_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l1_out_2_load"/></StgValue>
</operation>

<operation id="423" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="15" op_0_bw="6">
<![CDATA[
branch6:23  %l1_out_3_load = load i15* %l1_out_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l1_out_3_load"/></StgValue>
</operation>

<operation id="424" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="15" op_0_bw="6">
<![CDATA[
branch6:28  %l1_out_4_load = load i15* %l1_out_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l1_out_4_load"/></StgValue>
</operation>

<operation id="425" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="3">
<![CDATA[
branch6:31  %sums_1_load_11 = load i16* %sums_1_addr_5, align 8

]]></Node>
<StgValue><ssdm name="sums_1_load_11"/></StgValue>
</operation>

<operation id="426" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="15" op_0_bw="6">
<![CDATA[
branch6:33  %l1_out_5_load = load i15* %l1_out_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l1_out_5_load"/></StgValue>
</operation>

<operation id="427" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="3">
<![CDATA[
branch6:36  %sums_1_load_12 = load i16* %sums_1_addr_6, align 2

]]></Node>
<StgValue><ssdm name="sums_1_load_12"/></StgValue>
</operation>

<operation id="428" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="15" op_0_bw="6">
<![CDATA[
branch6:38  %l1_out_6_load = load i15* %l1_out_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l1_out_6_load"/></StgValue>
</operation>

<operation id="429" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="3">
<![CDATA[
branch6:41  %sums_1_load_13 = load i16* %sums_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sums_1_load_13"/></StgValue>
</operation>

<operation id="430" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="15" op_0_bw="6">
<![CDATA[
branch6:43  %l1_out_7_load = load i15* %l1_out_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name="l1_out_7_load"/></StgValue>
</operation>

<operation id="431" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="3">
<![CDATA[
branch6:46  %sums_1_load_14 = load i16* %sums_1_addr_8, align 2

]]></Node>
<StgValue><ssdm name="sums_1_load_14"/></StgValue>
</operation>

<operation id="432" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="8">
<![CDATA[
branch6:54  %sext_ln379_1 = sext i8 %l2_weights_1_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln379_1"/></StgValue>
</operation>

<operation id="433" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="15" op_0_bw="6">
<![CDATA[
branch6:57  %l1_out_0_load_1 = load i15* %l1_out_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l1_out_0_load_1"/></StgValue>
</operation>

<operation id="434" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="15">
<![CDATA[
branch6:58  %zext_ln379_10 = zext i15 %l1_out_0_load_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln379_10"/></StgValue>
</operation>

<operation id="435" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:59  %mul_ln379_8 = mul i16 %sext_ln379_1, %zext_ln379_10

]]></Node>
<StgValue><ssdm name="mul_ln379_8"/></StgValue>
</operation>

<operation id="436" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="15" op_0_bw="6">
<![CDATA[
branch6:64  %l1_out_1_load_1 = load i15* %l1_out_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l1_out_1_load_1"/></StgValue>
</operation>

<operation id="437" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="15">
<![CDATA[
branch6:65  %zext_ln379_11 = zext i15 %l1_out_1_load_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln379_11"/></StgValue>
</operation>

<operation id="438" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:66  %mul_ln379_9 = mul i16 %sext_ln379_1, %zext_ln379_11

]]></Node>
<StgValue><ssdm name="mul_ln379_9"/></StgValue>
</operation>

<operation id="439" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="15" op_0_bw="6">
<![CDATA[
branch6:71  %l1_out_2_load_1 = load i15* %l1_out_2_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l1_out_2_load_1"/></StgValue>
</operation>

<operation id="440" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="16" op_0_bw="15">
<![CDATA[
branch6:72  %zext_ln379_12 = zext i15 %l1_out_2_load_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln379_12"/></StgValue>
</operation>

<operation id="441" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:73  %mul_ln379_10 = mul i16 %sext_ln379_1, %zext_ln379_12

]]></Node>
<StgValue><ssdm name="mul_ln379_10"/></StgValue>
</operation>

<operation id="442" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="15" op_0_bw="6">
<![CDATA[
branch6:78  %l1_out_3_load_1 = load i15* %l1_out_3_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l1_out_3_load_1"/></StgValue>
</operation>

<operation id="443" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="15">
<![CDATA[
branch6:79  %zext_ln379_13 = zext i15 %l1_out_3_load_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln379_13"/></StgValue>
</operation>

<operation id="444" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:80  %mul_ln379_11 = mul i16 %sext_ln379_1, %zext_ln379_13

]]></Node>
<StgValue><ssdm name="mul_ln379_11"/></StgValue>
</operation>

<operation id="445" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="15" op_0_bw="6">
<![CDATA[
branch6:85  %l1_out_4_load_1 = load i15* %l1_out_4_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l1_out_4_load_1"/></StgValue>
</operation>

<operation id="446" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="16" op_0_bw="15">
<![CDATA[
branch6:86  %zext_ln379_14 = zext i15 %l1_out_4_load_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln379_14"/></StgValue>
</operation>

<operation id="447" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:87  %mul_ln379_12 = mul i16 %sext_ln379_1, %zext_ln379_14

]]></Node>
<StgValue><ssdm name="mul_ln379_12"/></StgValue>
</operation>

<operation id="448" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="15" op_0_bw="6">
<![CDATA[
branch6:92  %l1_out_5_load_1 = load i15* %l1_out_5_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l1_out_5_load_1"/></StgValue>
</operation>

<operation id="449" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="15">
<![CDATA[
branch6:93  %zext_ln379_15 = zext i15 %l1_out_5_load_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln379_15"/></StgValue>
</operation>

<operation id="450" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:94  %mul_ln379_13 = mul i16 %sext_ln379_1, %zext_ln379_15

]]></Node>
<StgValue><ssdm name="mul_ln379_13"/></StgValue>
</operation>

<operation id="451" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="15" op_0_bw="6">
<![CDATA[
branch6:99  %l1_out_6_load_1 = load i15* %l1_out_6_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l1_out_6_load_1"/></StgValue>
</operation>

<operation id="452" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="15">
<![CDATA[
branch6:100  %zext_ln379_16 = zext i15 %l1_out_6_load_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln379_16"/></StgValue>
</operation>

<operation id="453" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:101  %mul_ln379_14 = mul i16 %sext_ln379_1, %zext_ln379_16

]]></Node>
<StgValue><ssdm name="mul_ln379_14"/></StgValue>
</operation>

<operation id="454" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="15" op_0_bw="6">
<![CDATA[
branch6:106  %l1_out_7_load_1 = load i15* %l1_out_7_addr_2, align 2

]]></Node>
<StgValue><ssdm name="l1_out_7_load_1"/></StgValue>
</operation>

<operation id="455" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="16" op_0_bw="15">
<![CDATA[
branch6:107  %zext_ln379_17 = zext i15 %l1_out_7_load_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln379_17"/></StgValue>
</operation>

<operation id="456" st_id="24" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:108  %mul_ln379_15 = mul i16 %sext_ln379_1, %zext_ln379_17

]]></Node>
<StgValue><ssdm name="mul_ln379_15"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="457" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="8">
<![CDATA[
branch6:5  %sext_ln379 = sext i8 %l2_weights_0_load to i16

]]></Node>
<StgValue><ssdm name="sext_ln379"/></StgValue>
</operation>

<operation id="458" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="15">
<![CDATA[
branch6:9  %zext_ln379_2 = zext i15 %l1_out_0_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln379_2"/></StgValue>
</operation>

<operation id="459" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:10  %mul_ln379 = mul i16 %sext_ln379, %zext_ln379_2

]]></Node>
<StgValue><ssdm name="mul_ln379"/></StgValue>
</operation>

<operation id="460" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="15">
<![CDATA[
branch6:14  %zext_ln379_3 = zext i15 %l1_out_1_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln379_3"/></StgValue>
</operation>

<operation id="461" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:15  %mul_ln379_1 = mul i16 %sext_ln379, %zext_ln379_3

]]></Node>
<StgValue><ssdm name="mul_ln379_1"/></StgValue>
</operation>

<operation id="462" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="15">
<![CDATA[
branch6:19  %zext_ln379_4 = zext i15 %l1_out_2_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln379_4"/></StgValue>
</operation>

<operation id="463" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:20  %mul_ln379_2 = mul i16 %sext_ln379, %zext_ln379_4

]]></Node>
<StgValue><ssdm name="mul_ln379_2"/></StgValue>
</operation>

<operation id="464" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="15">
<![CDATA[
branch6:24  %zext_ln379_5 = zext i15 %l1_out_3_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln379_5"/></StgValue>
</operation>

<operation id="465" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:25  %mul_ln379_3 = mul i16 %sext_ln379, %zext_ln379_5

]]></Node>
<StgValue><ssdm name="mul_ln379_3"/></StgValue>
</operation>

<operation id="466" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="15">
<![CDATA[
branch6:29  %zext_ln379_6 = zext i15 %l1_out_4_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln379_6"/></StgValue>
</operation>

<operation id="467" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:30  %mul_ln379_4 = mul i16 %sext_ln379, %zext_ln379_6

]]></Node>
<StgValue><ssdm name="mul_ln379_4"/></StgValue>
</operation>

<operation id="468" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="15">
<![CDATA[
branch6:34  %zext_ln379_7 = zext i15 %l1_out_5_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln379_7"/></StgValue>
</operation>

<operation id="469" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:35  %mul_ln379_5 = mul i16 %sext_ln379, %zext_ln379_7

]]></Node>
<StgValue><ssdm name="mul_ln379_5"/></StgValue>
</operation>

<operation id="470" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="15">
<![CDATA[
branch6:39  %zext_ln379_8 = zext i15 %l1_out_6_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln379_8"/></StgValue>
</operation>

<operation id="471" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:40  %mul_ln379_6 = mul i16 %sext_ln379, %zext_ln379_8

]]></Node>
<StgValue><ssdm name="mul_ln379_6"/></StgValue>
</operation>

<operation id="472" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="3">
<![CDATA[
branch6:41  %sums_1_load_13 = load i16* %sums_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sums_1_load_13"/></StgValue>
</operation>

<operation id="473" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="15">
<![CDATA[
branch6:44  %zext_ln379_9 = zext i15 %l1_out_7_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln379_9"/></StgValue>
</operation>

<operation id="474" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:45  %mul_ln379_7 = mul i16 %sext_ln379, %zext_ln379_9

]]></Node>
<StgValue><ssdm name="mul_ln379_7"/></StgValue>
</operation>

<operation id="475" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="3">
<![CDATA[
branch6:46  %sums_1_load_14 = load i16* %sums_1_addr_8, align 2

]]></Node>
<StgValue><ssdm name="sums_1_load_14"/></StgValue>
</operation>

<operation id="476" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:60  %add_ln379 = add i16 %mul_ln379_8, %mul_ln379

]]></Node>
<StgValue><ssdm name="add_ln379"/></StgValue>
</operation>

<operation id="477" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:61  %add_ln379_1 = add i16 %sums_1_load, %add_ln379

]]></Node>
<StgValue><ssdm name="add_ln379_1"/></StgValue>
</operation>

<operation id="478" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
branch6:62  store i16 %add_ln379_1, i16* %sums_1_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="479" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:67  %add_ln379_2 = add i16 %mul_ln379_9, %mul_ln379_1

]]></Node>
<StgValue><ssdm name="add_ln379_2"/></StgValue>
</operation>

<operation id="480" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:68  %add_ln379_3 = add i16 %sums_1_load_8, %add_ln379_2

]]></Node>
<StgValue><ssdm name="add_ln379_3"/></StgValue>
</operation>

<operation id="481" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
branch6:69  store i16 %add_ln379_3, i16* %sums_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="482" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:74  %add_ln379_4 = add i16 %mul_ln379_10, %mul_ln379_2

]]></Node>
<StgValue><ssdm name="add_ln379_4"/></StgValue>
</operation>

<operation id="483" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:75  %add_ln379_5 = add i16 %sums_1_load_9, %add_ln379_4

]]></Node>
<StgValue><ssdm name="add_ln379_5"/></StgValue>
</operation>

<operation id="484" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:81  %add_ln379_6 = add i16 %mul_ln379_11, %mul_ln379_3

]]></Node>
<StgValue><ssdm name="add_ln379_6"/></StgValue>
</operation>

<operation id="485" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:82  %add_ln379_7 = add i16 %sums_1_load_10, %add_ln379_6

]]></Node>
<StgValue><ssdm name="add_ln379_7"/></StgValue>
</operation>

<operation id="486" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:88  %add_ln379_8 = add i16 %mul_ln379_12, %mul_ln379_4

]]></Node>
<StgValue><ssdm name="add_ln379_8"/></StgValue>
</operation>

<operation id="487" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:89  %add_ln379_9 = add i16 %sums_1_load_11, %add_ln379_8

]]></Node>
<StgValue><ssdm name="add_ln379_9"/></StgValue>
</operation>

<operation id="488" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:95  %add_ln379_10 = add i16 %mul_ln379_13, %mul_ln379_5

]]></Node>
<StgValue><ssdm name="add_ln379_10"/></StgValue>
</operation>

<operation id="489" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:96  %add_ln379_11 = add i16 %sums_1_load_12, %add_ln379_10

]]></Node>
<StgValue><ssdm name="add_ln379_11"/></StgValue>
</operation>

<operation id="490" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:102  %add_ln379_12 = add i16 %mul_ln379_14, %mul_ln379_6

]]></Node>
<StgValue><ssdm name="add_ln379_12"/></StgValue>
</operation>

<operation id="491" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:103  %add_ln379_13 = add i16 %sums_1_load_13, %add_ln379_12

]]></Node>
<StgValue><ssdm name="add_ln379_13"/></StgValue>
</operation>

<operation id="492" st_id="25" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:109  %add_ln379_14 = add i16 %mul_ln379_15, %mul_ln379_7

]]></Node>
<StgValue><ssdm name="add_ln379_14"/></StgValue>
</operation>

<operation id="493" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:110  %add_ln379_15 = add i16 %sums_1_load_14, %add_ln379_14

]]></Node>
<StgValue><ssdm name="add_ln379_15"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="494" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
branch6:76  store i16 %add_ln379_5, i16* %sums_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="495" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
branch6:83  store i16 %add_ln379_7, i16* %sums_1_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="496" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
branch6:90  store i16 %add_ln379_9, i16* %sums_1_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="497" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
branch6:97  store i16 %add_ln379_11, i16* %sums_1_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="498" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
branch6:104  store i16 %add_ln379_13, i16* %sums_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="499" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
branch6:111  store i16 %add_ln379_15, i16* %sums_1_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln379"/></StgValue>
</operation>

<operation id="500" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
branch6:113  br label %5

]]></Node>
<StgValue><ssdm name="br_ln372"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="501" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="16" op_0_bw="3">
<![CDATA[
output_layer_end:10  %sums_1_load_15 = load i16* %sums_1_addr_1, align 16

]]></Node>
<StgValue><ssdm name="sums_1_load_15"/></StgValue>
</operation>

<operation id="502" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="3">
<![CDATA[
output_layer_end:15  %sums_1_load_1 = load i16* %sums_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="sums_1_load_1"/></StgValue>
</operation>

<operation id="503" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="3">
<![CDATA[
output_layer_end:20  %sums_1_load_2 = load i16* %sums_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sums_1_load_2"/></StgValue>
</operation>

<operation id="504" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="3">
<![CDATA[
output_layer_end:25  %sums_1_load_3 = load i16* %sums_1_addr_4, align 2

]]></Node>
<StgValue><ssdm name="sums_1_load_3"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="505" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
output_layer_end:2  %lshr_ln2 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %i2_0, i32 1, i32 3)

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="506" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="3">
<![CDATA[
output_layer_end:3  %zext_ln386_1 = zext i3 %lshr_ln2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln386_1"/></StgValue>
</operation>

<operation id="507" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
output_layer_end:4  %l2_biases_0_addr = getelementptr [5 x i8]* @l2_biases_0, i64 0, i64 %zext_ln386_1

]]></Node>
<StgValue><ssdm name="l2_biases_0_addr"/></StgValue>
</operation>

<operation id="508" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
output_layer_end:5  %l2_biases_1_addr = getelementptr [5 x i8]* @l2_biases_1, i64 0, i64 %zext_ln386_1

]]></Node>
<StgValue><ssdm name="l2_biases_1_addr"/></StgValue>
</operation>

<operation id="509" st_id="30" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="3">
<![CDATA[
output_layer_end:6  %l2_biases_1_load = load i8* %l2_biases_1_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_biases_1_load"/></StgValue>
</operation>

<operation id="510" st_id="30" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="3">
<![CDATA[
output_layer_end:7  %l2_biases_0_load = load i8* %l2_biases_0_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_biases_0_load"/></StgValue>
</operation>

<operation id="511" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="3">
<![CDATA[
output_layer_end:20  %sums_1_load_2 = load i16* %sums_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="sums_1_load_2"/></StgValue>
</operation>

<operation id="512" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="3">
<![CDATA[
output_layer_end:25  %sums_1_load_3 = load i16* %sums_1_addr_4, align 2

]]></Node>
<StgValue><ssdm name="sums_1_load_3"/></StgValue>
</operation>

<operation id="513" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="3">
<![CDATA[
output_layer_end:30  %sums_1_load_4 = load i16* %sums_1_addr_5, align 8

]]></Node>
<StgValue><ssdm name="sums_1_load_4"/></StgValue>
</operation>

<operation id="514" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="3">
<![CDATA[
output_layer_end:35  %sums_1_load_5 = load i16* %sums_1_addr_6, align 2

]]></Node>
<StgValue><ssdm name="sums_1_load_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="515" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="4">
<![CDATA[
output_layer_end:1  %trunc_ln386 = trunc i4 %i2_0 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln386"/></StgValue>
</operation>

<operation id="516" st_id="31" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="3">
<![CDATA[
output_layer_end:6  %l2_biases_1_load = load i8* %l2_biases_1_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_biases_1_load"/></StgValue>
</operation>

<operation id="517" st_id="31" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="3">
<![CDATA[
output_layer_end:7  %l2_biases_0_load = load i8* %l2_biases_0_addr, align 1

]]></Node>
<StgValue><ssdm name="l2_biases_0_load"/></StgValue>
</operation>

<operation id="518" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
output_layer_end:8  %select_ln386 = select i1 %trunc_ln386, i8 %l2_biases_1_load, i8 %l2_biases_0_load

]]></Node>
<StgValue><ssdm name="select_ln386"/></StgValue>
</operation>

<operation id="519" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="3">
<![CDATA[
output_layer_end:30  %sums_1_load_4 = load i16* %sums_1_addr_5, align 8

]]></Node>
<StgValue><ssdm name="sums_1_load_4"/></StgValue>
</operation>

<operation id="520" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="3">
<![CDATA[
output_layer_end:35  %sums_1_load_5 = load i16* %sums_1_addr_6, align 2

]]></Node>
<StgValue><ssdm name="sums_1_load_5"/></StgValue>
</operation>

<operation id="521" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="3">
<![CDATA[
output_layer_end:40  %sums_1_load_6 = load i16* %sums_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sums_1_load_6"/></StgValue>
</operation>

<operation id="522" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="3">
<![CDATA[
output_layer_end:45  %sums_1_load_7 = load i16* %sums_1_addr_8, align 2

]]></Node>
<StgValue><ssdm name="sums_1_load_7"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="523" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="4">
<![CDATA[
output_layer_end:0  %zext_ln386 = zext i4 %i2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln386"/></StgValue>
</operation>

<operation id="524" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="8">
<![CDATA[
output_layer_end:9  %sext_ln386 = sext i8 %select_ln386 to i16

]]></Node>
<StgValue><ssdm name="sext_ln386"/></StgValue>
</operation>

<operation id="525" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
output_layer_end:11  %add_ln386 = add i16 %sums_1_load_15, %sext_ln386

]]></Node>
<StgValue><ssdm name="add_ln386"/></StgValue>
</operation>

<operation id="526" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
output_layer_end:12  store i16 %add_ln386, i16* %sums_1_addr_1, align 16

]]></Node>
<StgValue><ssdm name="store_ln386"/></StgValue>
</operation>

<operation id="527" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
output_layer_end:13  %prediction_0_addr = getelementptr [10 x i16]* %prediction_0, i64 0, i64 %zext_ln386

]]></Node>
<StgValue><ssdm name="prediction_0_addr"/></StgValue>
</operation>

<operation id="528" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
output_layer_end:14  store i16 %add_ln386, i16* %prediction_0_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="529" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
output_layer_end:16  %add_ln386_1 = add i16 %sums_1_load_1, %sext_ln386

]]></Node>
<StgValue><ssdm name="add_ln386_1"/></StgValue>
</operation>

<operation id="530" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
output_layer_end:17  store i16 %add_ln386_1, i16* %sums_1_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln386"/></StgValue>
</operation>

<operation id="531" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
output_layer_end:18  %prediction_1_addr = getelementptr [10 x i16]* %prediction_1, i64 0, i64 %zext_ln386

]]></Node>
<StgValue><ssdm name="prediction_1_addr"/></StgValue>
</operation>

<operation id="532" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
output_layer_end:19  store i16 %add_ln386_1, i16* %prediction_1_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="533" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
output_layer_end:21  %add_ln386_2 = add i16 %sums_1_load_2, %sext_ln386

]]></Node>
<StgValue><ssdm name="add_ln386_2"/></StgValue>
</operation>

<operation id="534" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
output_layer_end:23  %prediction_2_addr = getelementptr [10 x i16]* %prediction_2, i64 0, i64 %zext_ln386

]]></Node>
<StgValue><ssdm name="prediction_2_addr"/></StgValue>
</operation>

<operation id="535" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
output_layer_end:24  store i16 %add_ln386_2, i16* %prediction_2_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="536" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
output_layer_end:26  %add_ln386_3 = add i16 %sums_1_load_3, %sext_ln386

]]></Node>
<StgValue><ssdm name="add_ln386_3"/></StgValue>
</operation>

<operation id="537" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
output_layer_end:28  %prediction_3_addr = getelementptr [10 x i16]* %prediction_3, i64 0, i64 %zext_ln386

]]></Node>
<StgValue><ssdm name="prediction_3_addr"/></StgValue>
</operation>

<operation id="538" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
output_layer_end:29  store i16 %add_ln386_3, i16* %prediction_3_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="539" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
output_layer_end:31  %add_ln386_4 = add i16 %sums_1_load_4, %sext_ln386

]]></Node>
<StgValue><ssdm name="add_ln386_4"/></StgValue>
</operation>

<operation id="540" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
output_layer_end:33  %prediction_4_addr = getelementptr [10 x i16]* %prediction_4, i64 0, i64 %zext_ln386

]]></Node>
<StgValue><ssdm name="prediction_4_addr"/></StgValue>
</operation>

<operation id="541" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
output_layer_end:34  store i16 %add_ln386_4, i16* %prediction_4_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="542" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
output_layer_end:36  %add_ln386_5 = add i16 %sums_1_load_5, %sext_ln386

]]></Node>
<StgValue><ssdm name="add_ln386_5"/></StgValue>
</operation>

<operation id="543" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
output_layer_end:38  %prediction_5_addr = getelementptr [10 x i16]* %prediction_5, i64 0, i64 %zext_ln386

]]></Node>
<StgValue><ssdm name="prediction_5_addr"/></StgValue>
</operation>

<operation id="544" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
output_layer_end:39  store i16 %add_ln386_5, i16* %prediction_5_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="545" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="3">
<![CDATA[
output_layer_end:40  %sums_1_load_6 = load i16* %sums_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="sums_1_load_6"/></StgValue>
</operation>

<operation id="546" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
output_layer_end:41  %add_ln386_6 = add i16 %sums_1_load_6, %sext_ln386

]]></Node>
<StgValue><ssdm name="add_ln386_6"/></StgValue>
</operation>

<operation id="547" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
output_layer_end:43  %prediction_6_addr = getelementptr [10 x i16]* %prediction_6, i64 0, i64 %zext_ln386

]]></Node>
<StgValue><ssdm name="prediction_6_addr"/></StgValue>
</operation>

<operation id="548" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
output_layer_end:44  store i16 %add_ln386_6, i16* %prediction_6_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="549" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="3">
<![CDATA[
output_layer_end:45  %sums_1_load_7 = load i16* %sums_1_addr_8, align 2

]]></Node>
<StgValue><ssdm name="sums_1_load_7"/></StgValue>
</operation>

<operation id="550" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
output_layer_end:46  %add_ln386_7 = add i16 %sums_1_load_7, %sext_ln386

]]></Node>
<StgValue><ssdm name="add_ln386_7"/></StgValue>
</operation>

<operation id="551" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
output_layer_end:48  %prediction_7_addr = getelementptr [10 x i16]* %prediction_7, i64 0, i64 %zext_ln386

]]></Node>
<StgValue><ssdm name="prediction_7_addr"/></StgValue>
</operation>

<operation id="552" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
output_layer_end:49  store i16 %add_ln386_7, i16* %prediction_7_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="553" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
output_layer_end:22  store i16 %add_ln386_2, i16* %sums_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln386"/></StgValue>
</operation>

<operation id="554" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
output_layer_end:27  store i16 %add_ln386_3, i16* %sums_1_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln386"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="555" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
output_layer_end:32  store i16 %add_ln386_4, i16* %sums_1_addr_5, align 8

]]></Node>
<StgValue><ssdm name="store_ln386"/></StgValue>
</operation>

<operation id="556" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
output_layer_end:37  store i16 %add_ln386_5, i16* %sums_1_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln386"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="557" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
output_layer_end:42  store i16 %add_ln386_6, i16* %sums_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln386"/></StgValue>
</operation>

<operation id="558" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="16" op_1_bw="3" op_2_bw="16">
<![CDATA[
output_layer_end:47  store i16 %add_ln386_7, i16* %sums_1_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln386"/></StgValue>
</operation>

<operation id="559" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
output_layer_end:50  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str7, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="560" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
output_layer_end:51  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
