
 TITLE: Main

 System Verilog client server handshake

 ============================================================================
 Copyright (c) 2016 IC Verimeter. All rights reserved.  
               Licensed under the MIT License. 
               See LICENSE file in the project root for full license information.  
 Description : System Verilog client server handshake (SVCS)
============================================================================= 
TITLE: System Verilog client server handshake 
(SVCS)
******************************************************
Data Types:  
elements:         integer,  double, char
vectors:          integers, doubles , string
array/composite:  integer vectors , double vectors, messages , structure
-------------------------------------------------------
trnx -> header  ->  trnx_atribute  - hash/random double    
                    trnx_type      - hash double 
                    trnx_id        - random double 
                          
        payload -> size - int , >0   
                   data
-------------------------------------------------------
vector
element -> header ->   trnx_atribute - hash/random double     
                       trnx_type     - hash ("SVCS_V_INT","SVCS_V_DOUBLE","SVCS_V_STRING") 
                       trnx_id       - random double 
                       
           payload ->  size - if vector >1, if element = 1;    
                       data element;
---------------------------------------------------------------
array
composite -> header ->     trnx_atribute - hash/random double    
                           trnx_type     - hash ("SVCS_A_STRUCTURE") 
                           trnx_id       - random double 
                           
             payload->     size - int , > 1   
                           data - vector  
---------------------------------------------------------------
nd command :  naturaldocs -p ./doc -i . -o FramedHTML ./doc
see SVCS doc: http://htmlpreview.github.io/?https://github.com/xver/SVCS/blob/master/doc/menu.html

Chris Spear SystemVerilog for Verification

Table 12-1 Data types mapping between SystemVerilog and C
SystemVerilog,C (input),C (output)
byte,char,char*
shortint,short int,short int*
int,int,int*
longint,long long int,long int*
shortreal,float,float*
real,double,double*
string,const char*,char**
string[N],const char**,char**
bit,svBit or unsigned char,svBit* orunsigned char
logic, reg svLogic or unsigned char,svLogic* or unsigned char*
bit[N:0],const svBitVecVal*,svBitVecVal*
reg[N:0] or logic[N:0],const svLogicVecVal*, svLogicVecVal*
open array[] ,const svOpenArrayHandle, svOpenArrayHandle
chandle , const void*, void*