Timing Analyzer report for NiosIITop
Wed Feb 19 16:20:06 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Net Delay Summary
 14. Slow 1200mV 85C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'u0|altpll_0|sd1|pll7|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'Mhz25Clk_ClkIn'
 17. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'Mhz25Clk_ClkIn'
 20. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Hold: 'u0|altpll_0|sd1|pll7|clk[1]'
 22. Slow 1200mV 85C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'Mhz25Clk_ClkIn'
 24. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 25. Slow 1200mV 85C Model Removal: 'Mhz25Clk_ClkIn'
 26. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 27. Slow 1200mV 85C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'
 28. Slow 1200mV 85C Model Net Delay
 29. Slow 1200mV 85C Model Metastability Summary
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Net Delay Summary
 37. Slow 1200mV 0C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'
 38. Slow 1200mV 0C Model Setup: 'u0|altpll_0|sd1|pll7|clk[1]'
 39. Slow 1200mV 0C Model Setup: 'Mhz25Clk_ClkIn'
 40. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 41. Slow 1200mV 0C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'
 42. Slow 1200mV 0C Model Hold: 'Mhz25Clk_ClkIn'
 43. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Hold: 'u0|altpll_0|sd1|pll7|clk[1]'
 45. Slow 1200mV 0C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'
 46. Slow 1200mV 0C Model Recovery: 'Mhz25Clk_ClkIn'
 47. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Removal: 'Mhz25Clk_ClkIn'
 49. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 50. Slow 1200mV 0C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'
 51. Slow 1200mV 0C Model Net Delay
 52. Slow 1200mV 0C Model Metastability Summary
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Net Delay Summary
 59. Fast 1200mV 0C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'
 60. Fast 1200mV 0C Model Setup: 'u0|altpll_0|sd1|pll7|clk[1]'
 61. Fast 1200mV 0C Model Setup: 'Mhz25Clk_ClkIn'
 62. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 63. Fast 1200mV 0C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'
 64. Fast 1200mV 0C Model Hold: 'Mhz25Clk_ClkIn'
 65. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 66. Fast 1200mV 0C Model Hold: 'u0|altpll_0|sd1|pll7|clk[1]'
 67. Fast 1200mV 0C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'
 68. Fast 1200mV 0C Model Recovery: 'Mhz25Clk_ClkIn'
 69. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 70. Fast 1200mV 0C Model Removal: 'Mhz25Clk_ClkIn'
 71. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 72. Fast 1200mV 0C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'
 73. Fast 1200mV 0C Model Net Delay
 74. Fast 1200mV 0C Model Metastability Summary
 75. Multicorner Timing Analysis Summary
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Signal Integrity Metrics (Slow 1200mv 0c Model)
 79. Signal Integrity Metrics (Slow 1200mv 85c Model)
 80. Signal Integrity Metrics (Fast 1200mv 0c Model)
 81. Setup Transfers
 82. Hold Transfers
 83. Recovery Transfers
 84. Removal Transfers
 85. Report TCCS
 86. Report RSKM
 87. Unconstrained Paths Summary
 88. Clock Status Summary
 89. Unconstrained Input Ports
 90. Unconstrained Output Ports
 91. Unconstrained Input Ports
 92. Unconstrained Output Ports
 93. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; NiosIITop                                           ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL055YU484C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.75        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;  14.9%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                       ;
+-------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                   ; Status ; Read at                  ;
+-------------------------------------------------------------------------------------------------+--------+--------------------------+
; TimingConstraint.sdc                                                                            ; OK     ; Wed Feb 19 16:20:00 2020 ;
; c:/opcua/src/quartus_project/db/ip/nios/submodules/nios_cpu_0_cpu.sdc                           ; OK     ; Wed Feb 19 16:20:01 2020 ;
; c:/opcua/src/quartus_project/db/ip/nios/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Wed Feb 19 16:20:01 2020 ;
; c:/opcua/src/quartus_project/db/ip/nios/submodules/altera_eth_tse_mac.sdc                       ; OK     ; Wed Feb 19 16:20:01 2020 ;
; c:/opcua/src/quartus_project/db/ip/nios/submodules/altera_reset_controller.sdc                  ; OK     ; Wed Feb 19 16:20:01 2020 ;
+-------------------------------------------------------------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                        ;
+-----------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------+-------------------------------+---------------------------------+
; Clock Name                  ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master         ; Source                        ; Targets                         ;
+-----------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------+-------------------------------+---------------------------------+
; altera_reserved_tck         ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                ;                               ; { altera_reserved_tck }         ;
; Mhz25Clk_ClkIn              ; Base      ; 40.000  ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                ;                               ; { Mhz25Clk_ClkIn }              ;
; u0|altpll_0|sd1|pll7|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; Mhz25Clk_ClkIn ; u0|altpll_0|sd1|pll7|inclk[0] ; { u0|altpll_0|sd1|pll7|clk[0] } ;
; u0|altpll_0|sd1|pll7|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; 0.192 ; 10.192 ; 50.00      ; 1         ; 2           ; 3.5   ;        ;           ;            ; false    ; Mhz25Clk_ClkIn ; u0|altpll_0|sd1|pll7|inclk[0] ; { u0|altpll_0|sd1|pll7|clk[1] } ;
+-----------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------------+-------------------------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                             ;
+------------+-----------------+-----------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                  ; Note                                              ;
+------------+-----------------+-----------------------------+---------------------------------------------------+
; 50.29 MHz  ; 50.29 MHz       ; altera_reserved_tck         ;                                                   ;
; 62.78 MHz  ; 62.78 MHz       ; u0|altpll_0|sd1|pll7|clk[0] ;                                                   ;
; 131.11 MHz ; 63.75 MHz       ; u0|altpll_0|sd1|pll7|clk[1] ; limit due to minimum port rate restriction (tmin) ;
; 137.48 MHz ; 137.48 MHz      ; Mhz25Clk_ClkIn              ;                                                   ;
+------------+-----------------+-----------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                  ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 4.072  ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[1] ; 12.373 ; 0.000         ;
; Mhz25Clk_ClkIn              ; 13.749 ; 0.000         ;
; altera_reserved_tck         ; 40.057 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                  ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 0.397 ; 0.000         ;
; Mhz25Clk_ClkIn              ; 0.417 ; 0.000         ;
; altera_reserved_tck         ; 0.448 ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[1] ; 0.450 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary               ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 11.404 ; 0.000         ;
; Mhz25Clk_ClkIn              ; 36.702 ; 0.000         ;
; altera_reserved_tck         ; 46.047 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary               ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; Mhz25Clk_ClkIn              ; 1.144 ; 0.000         ;
; altera_reserved_tck         ; 1.388 ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0] ; 1.611 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary    ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[1] ; 4.314  ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0] ; 9.493  ; 0.000         ;
; Mhz25Clk_ClkIn              ; 19.582 ; 0.000         ;
; altera_reserved_tck         ; 49.446 ; 0.000         ;
+-----------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Net Delay Summary                                                                                                                                                                                                                                                                                                            ;
+---------------+--------+----------+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Name          ; Slack  ; Required ; Actual ; From                                                                                                      ; To                                                                                                                                                                                 ; Type ;
+---------------+--------+----------+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; set_net_delay ; 2.990  ; 6.000    ; 3.010  ; [get_pins -compatibility_mode {*|q}]                                                                      ; [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}]                                                                                        ; max  ;
; set_net_delay ; 3.940  ; 6.000    ; 2.060  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] ; [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]    ; max  ;
; set_net_delay ; 4.379  ; 6.000    ; 1.621  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]|q}]                        ; [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] ; max  ;
; set_net_delay ; 4.756  ; 6.000    ; 1.244  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]  ; [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]    ; max  ;
; set_net_delay ; 4.773  ; 6.000    ; 1.227  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]     ; [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]        ; max  ;
; set_net_delay ; 4.798  ; 6.000    ; 1.202  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]  ; [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]    ; max  ;
; set_net_delay ; 4.996  ; 6.000    ; 1.004  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] ; [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]    ; max  ;
; set_net_delay ; 13.044 ; 16.000   ; 2.956  ; [get_registers *]                                                                                         ; [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]                                                                                         ; max  ;
; set_net_delay ; 13.248 ; 16.000   ; 2.752  ; [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]                                       ; [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]                                                                                                               ; max  ;
+---------------+--------+----------+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                                   ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 4.072 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[18]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 15.858     ;
; 4.072 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[17]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 15.858     ;
; 4.072 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[23]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 15.858     ;
; 4.072 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[16]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 15.858     ;
; 4.088 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[12]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 15.836     ;
; 4.088 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[14]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 15.836     ;
; 4.088 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[9]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 15.836     ;
; 4.141 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[26]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 15.787     ;
; 4.141 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[2]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 15.787     ;
; 4.141 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[24]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 15.787     ;
; 4.141 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[7]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 15.787     ;
; 4.141 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[25]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 15.787     ;
; 4.146 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[22]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 15.782     ;
; 4.146 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[21]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 15.782     ;
; 4.146 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[20]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 15.782     ;
; 4.341 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[18]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 15.591     ;
; 4.341 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[17]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 15.591     ;
; 4.341 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[23]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 15.591     ;
; 4.341 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[16]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 15.591     ;
; 4.357 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[12]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 15.569     ;
; 4.357 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[14]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 15.569     ;
; 4.357 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[9]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 15.569     ;
; 4.396 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[13]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 15.531     ;
; 4.396 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[28]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 15.531     ;
; 4.396 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[8]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 15.531     ;
; 4.396 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[11]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 15.531     ;
; 4.396 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[0]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 15.531     ;
; 4.396 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[1]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 15.531     ;
; 4.396 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[10]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 15.531     ;
; 4.396 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[15]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 15.531     ;
; 4.410 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[24]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 15.520     ;
; 4.410 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[7]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 15.520     ;
; 4.410 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[25]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 15.520     ;
; 4.410 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[26]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 15.520     ;
; 4.410 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[2]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 15.520     ;
; 4.415 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[20]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 15.515     ;
; 4.415 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[22]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 15.515     ;
; 4.415 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[21]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 15.515     ;
; 4.609 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[19]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 15.318     ;
; 4.609 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[29]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 15.318     ;
; 4.609 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[27]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 15.318     ;
; 4.609 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[3]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 15.318     ;
; 4.609 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[4]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 15.318     ;
; 4.609 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[5]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 15.318     ;
; 4.609 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[6]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 15.318     ;
; 4.609 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[31]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 15.318     ;
; 4.609 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[30]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 15.318     ;
; 4.665 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[0]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 15.264     ;
; 4.665 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[1]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 15.264     ;
; 4.665 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[10]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 15.264     ;
; 4.665 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[15]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 15.264     ;
; 4.665 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[13]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 15.264     ;
; 4.665 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[8]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 15.264     ;
; 4.665 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[11]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 15.264     ;
; 4.665 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[28]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 15.264     ;
; 4.673 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|burstcount_register_lint[2] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 15.252     ;
; 4.874 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[4]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 15.054     ;
; 4.874 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[8]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 15.054     ;
; 4.874 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[6]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 15.054     ;
; 4.874 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[2]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 15.054     ;
; 4.874 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[3]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 15.054     ;
; 4.874 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[5]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 15.054     ;
; 4.874 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[7]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 15.054     ;
; 4.874 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[13]        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 15.054     ;
; 4.874 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[12]        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 15.054     ;
; 4.874 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[11]        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 15.054     ;
; 4.874 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[10]        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 15.054     ;
; 4.874 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[9]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.073     ; 15.054     ;
; 4.878 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[5]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 15.051     ;
; 4.878 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[6]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 15.051     ;
; 4.878 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[31]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 15.051     ;
; 4.878 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[30]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 15.051     ;
; 4.878 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[19]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 15.051     ;
; 4.878 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[29]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 15.051     ;
; 4.878 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[3]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 15.051     ;
; 4.878 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[4]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 15.051     ;
; 4.878 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[27]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 15.051     ;
; 4.938 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|burstcount_register_lint[3] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 14.987     ;
; 4.938 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|burstcount_register_lint[5] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 14.987     ;
; 4.938 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|burstcount_register_lint[4] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.076     ; 14.987     ;
; 4.942 ; Nios:u0|Nios_cpu_0:cpu_0|d_write                                                                                                ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|burstcount_register_lint[2] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 14.985     ;
; 4.968 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_wr_data_cnt[1]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 14.947     ;
; 4.968 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_wr_data_cnt[0]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 14.947     ;
; 4.968 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_wr_data_cnt[2]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 14.947     ;
; 4.968 ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_wr_data_cnt[3]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.086     ; 14.947     ;
; 5.063 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|end_begintransfer ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[16]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 14.860     ;
; 5.063 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|end_begintransfer ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[23]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 14.860     ;
; 5.063 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|end_begintransfer ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[17]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 14.860     ;
; 5.063 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|end_begintransfer ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[18]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.078     ; 14.860     ;
; 5.079 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|end_begintransfer ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[9]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 14.838     ;
; 5.079 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|end_begintransfer ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[14]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 14.838     ;
; 5.079 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|end_begintransfer ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[12]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 14.838     ;
; 5.132 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|end_begintransfer ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[25]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 14.789     ;
; 5.132 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|end_begintransfer ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[7]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 14.789     ;
; 5.132 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|end_begintransfer ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[24]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 14.789     ;
; 5.132 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|end_begintransfer ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[2]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 14.789     ;
; 5.132 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|end_begintransfer ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[26]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 14.789     ;
; 5.137 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|end_begintransfer ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[20]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 14.784     ;
; 5.137 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|end_begintransfer ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[21]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 14.784     ;
; 5.137 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|end_begintransfer ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[22]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 14.784     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll_0|sd1|pll7|clk[1]'                                                                                                              ;
+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 12.373 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[2]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.544      ;
; 12.373 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[15] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.544      ;
; 12.373 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[3]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.544      ;
; 12.373 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[7]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.544      ;
; 12.373 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[12] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.544      ;
; 12.373 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[13] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.544      ;
; 12.373 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[14] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.544      ;
; 12.373 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[5]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.544      ;
; 12.373 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[8]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.544      ;
; 12.373 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[9]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.544      ;
; 12.373 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[11] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.544      ;
; 12.373 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[10] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.544      ;
; 12.373 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[6]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.544      ;
; 12.373 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[4]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.544      ;
; 12.430 ; BlinkingLedCount_CntReg[10] ; BlinkingLed_DatReg          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.091     ; 7.480      ;
; 12.633 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[13] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.284      ;
; 12.633 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[12] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.284      ;
; 12.633 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[5]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.284      ;
; 12.633 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[14] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.284      ;
; 12.633 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[7]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.284      ;
; 12.633 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[3]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.284      ;
; 12.633 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[4]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.284      ;
; 12.633 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[10] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.284      ;
; 12.633 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[6]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.284      ;
; 12.633 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[2]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.284      ;
; 12.633 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[11] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.284      ;
; 12.633 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[15] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.284      ;
; 12.633 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[9]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.284      ;
; 12.633 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[8]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.284      ;
; 12.690 ; BlinkingLedCount_CntReg[9]  ; BlinkingLed_DatReg          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.091     ; 7.220      ;
; 12.834 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[13] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.083      ;
; 12.834 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[12] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.083      ;
; 12.834 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[14] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.083      ;
; 12.834 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[5]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.083      ;
; 12.834 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[7]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.083      ;
; 12.834 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[4]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.083      ;
; 12.834 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[6]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.083      ;
; 12.834 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[3]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.083      ;
; 12.834 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[10] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.083      ;
; 12.834 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[15] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.083      ;
; 12.834 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[11] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.083      ;
; 12.834 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[9]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.083      ;
; 12.834 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[2]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.083      ;
; 12.834 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[8]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 7.083      ;
; 12.892 ; BlinkingLedCount_CntReg[7]  ; BlinkingLed_DatReg          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.091     ; 7.018      ;
; 12.966 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[13] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.951      ;
; 12.966 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[12] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.951      ;
; 12.966 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[14] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.951      ;
; 12.966 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[5]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.951      ;
; 12.966 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[4]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.951      ;
; 12.966 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[6]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.951      ;
; 12.966 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[3]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.951      ;
; 12.966 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[7]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.951      ;
; 12.966 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[10] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.951      ;
; 12.966 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[15] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.951      ;
; 12.966 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[11] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.951      ;
; 12.966 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[9]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.951      ;
; 12.966 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[8]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.951      ;
; 12.966 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[2]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.951      ;
; 13.037 ; BlinkingLedCount_CntReg[8]  ; BlinkingLed_DatReg          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.091     ; 6.873      ;
; 13.241 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[30] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.082     ; 6.678      ;
; 13.241 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[16] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.082     ; 6.678      ;
; 13.241 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[19] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.082     ; 6.678      ;
; 13.241 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[20] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.082     ; 6.678      ;
; 13.241 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[22] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.082     ; 6.678      ;
; 13.241 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[26] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.082     ; 6.678      ;
; 13.241 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[25] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.082     ; 6.678      ;
; 13.241 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[24] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.082     ; 6.678      ;
; 13.241 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[21] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.082     ; 6.678      ;
; 13.241 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[23] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.082     ; 6.678      ;
; 13.241 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[27] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.082     ; 6.678      ;
; 13.241 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[28] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.082     ; 6.678      ;
; 13.241 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[17] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.082     ; 6.678      ;
; 13.241 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[18] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.082     ; 6.678      ;
; 13.241 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[29] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.082     ; 6.678      ;
; 13.384 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[12] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.533      ;
; 13.384 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[13] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.533      ;
; 13.384 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[5]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.533      ;
; 13.384 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[4]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.533      ;
; 13.384 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[7]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.533      ;
; 13.384 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[14] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.533      ;
; 13.384 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[3]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.533      ;
; 13.384 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[6]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.533      ;
; 13.384 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[11] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.533      ;
; 13.384 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[9]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.533      ;
; 13.384 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[2]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.533      ;
; 13.384 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[10] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.533      ;
; 13.384 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[8]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.533      ;
; 13.384 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[15] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.084     ; 6.533      ;
; 13.456 ; BlinkingLedCount_CntReg[13] ; BlinkingLed_DatReg          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.091     ; 6.454      ;
; 13.470 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[23] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.082     ; 6.449      ;
; 13.470 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[22] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.082     ; 6.449      ;
; 13.470 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[18] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.082     ; 6.449      ;
; 13.470 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[17] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.082     ; 6.449      ;
; 13.470 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[20] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.082     ; 6.449      ;
; 13.470 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[25] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.082     ; 6.449      ;
; 13.470 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[26] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.082     ; 6.449      ;
; 13.470 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[21] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.082     ; 6.449      ;
; 13.470 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[29] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.082     ; 6.449      ;
; 13.470 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[30] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.082     ; 6.449      ;
+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Mhz25Clk_ClkIn'                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock                ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------+--------------+------------+------------+
; 13.749 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|mdio_clk                                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; Mhz25Clk_ClkIn ; 20.000       ; 2.485      ; 8.657      ;
; 13.750 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|mdio_clk                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; Mhz25Clk_ClkIn ; 20.000       ; 2.485      ; 8.656      ;
; 15.765 ; tse_mac_rst_reg                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[1] ; Mhz25Clk_ClkIn ; 19.808       ; 2.517      ; 6.481      ;
; 15.794 ; tse_mac_rst_reg                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[1] ; Mhz25Clk_ClkIn ; 19.808       ; 2.512      ; 6.447      ;
; 32.726 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 7.198      ;
; 32.843 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 7.070      ;
; 32.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 7.045      ;
; 32.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 7.044      ;
; 32.896 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 7.027      ;
; 32.937 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.986      ;
; 32.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.945      ;
; 32.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.943      ;
; 32.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.935      ;
; 32.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 6.920      ;
; 33.004 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.920      ;
; 33.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.875      ;
; 33.064 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.860      ;
; 33.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.837      ;
; 33.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 6.751      ;
; 33.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.738      ;
; 33.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 6.725      ;
; 33.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.725      ;
; 33.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.708      ;
; 33.216 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.707      ;
; 33.224 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.699      ;
; 33.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.686      ;
; 33.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.684      ;
; 33.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.682      ;
; 33.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 6.671      ;
; 33.275 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.648      ;
; 33.298 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.625      ;
; 33.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 6.601      ;
; 33.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.607      ;
; 33.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.605      ;
; 33.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.597      ;
; 33.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.068     ; 6.602      ;
; 33.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.591      ;
; 33.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 6.575      ;
; 33.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.584      ;
; 33.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.582      ;
; 33.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.582      ;
; 33.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.574      ;
; 33.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.559      ;
; 33.366 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.079     ; 6.556      ;
; 33.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.549      ;
; 33.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.541      ;
; 33.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.537      ;
; 33.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.536      ;
; 33.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.075     ; 6.517      ;
; 33.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 6.485      ;
; 33.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.459      ;
; 33.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 6.442      ;
; 33.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 6.440      ;
; 33.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.442      ;
; 33.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.438      ;
; 33.489 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.434      ;
; 33.490 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.433      ;
; 33.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.067     ; 6.430      ;
; 33.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.416      ;
; 33.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.414      ;
; 33.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.079     ; 6.406      ;
; 33.518 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.080     ; 6.403      ;
; 33.523 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.401      ;
; 33.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.400      ;
; 33.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.399      ;
; 33.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.397      ;
; 33.527 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.396      ;
; 33.532 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.089     ; 6.380      ;
; 33.534 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.080     ; 6.387      ;
; 33.534 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.089     ; 6.378      ;
; 33.535 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.090     ; 6.376      ;
; 33.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.383      ;
; 33.544 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.379      ;
; 33.556 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.367      ;
; 33.561 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 6.352      ;
; 33.564 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.068     ; 6.369      ;
; 33.567 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.356      ;
; 33.568 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.079     ; 6.354      ;
; 33.570 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.079     ; 6.352      ;
; 33.576 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.347      ;
; 33.577 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.080     ; 6.344      ;
; 33.578 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 6.335      ;
; 33.579 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.344      ;
; 33.581 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.342      ;
; 33.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.341      ;
; 33.585 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.079     ; 6.337      ;
; 33.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.338      ;
; 33.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.337      ;
; 33.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.079     ; 6.335      ;
; 33.587 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 6.326      ;
; 33.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.336      ;
; 33.588 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.080     ; 6.333      ;
; 33.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.328      ;
; 33.599 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 6.324      ;
; 33.600 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.324      ;
; 33.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.068     ; 6.330      ;
; 33.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.080     ; 6.316      ;
; 33.611 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.077     ; 6.313      ;
; 33.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.089     ; 6.294      ;
; 33.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.079     ; 6.303      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 40.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.096      ; 10.040     ;
; 40.225 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 9.916      ;
; 40.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 9.656      ;
; 40.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 9.367      ;
; 40.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 9.323      ;
; 40.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 9.167      ;
; 40.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 9.159      ;
; 41.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 8.789      ;
; 41.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.096      ; 8.666      ;
; 41.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 8.586      ;
; 41.562 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 8.579      ;
; 41.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 8.203      ;
; 42.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 7.936      ;
; 42.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.096      ; 7.891      ;
; 42.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.096      ; 7.757      ;
; 42.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.096      ; 7.685      ;
; 42.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.126      ; 7.626      ;
; 42.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.118      ; 7.197      ;
; 43.073 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 7.056      ;
; 43.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.122      ; 6.326      ;
; 44.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 5.746      ;
; 44.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 5.681      ;
; 44.558 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 5.559      ;
; 44.646 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.116      ; 5.471      ;
; 45.305 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 4.836      ;
; 45.344 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 4.751      ;
; 45.349 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 4.780      ;
; 45.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 4.600      ;
; 45.537 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 4.592      ;
; 45.764 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.123      ; 4.360      ;
; 45.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 4.349      ;
; 45.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 4.331      ;
; 45.968 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 4.161      ;
; 46.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 4.131      ;
; 46.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 4.015      ;
; 46.311 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.117      ; 3.807      ;
; 46.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 3.821      ;
; 46.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 3.603      ;
; 46.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 3.499      ;
; 46.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 3.486      ;
; 46.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 3.434      ;
; 46.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 3.414      ;
; 46.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 3.179      ;
; 47.016 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 3.126      ;
; 49.097 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                               ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 1.046      ;
; 91.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_r2j:auto_generated|counter_reg_bit[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 8.432      ;
; 91.960 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.945      ;
; 91.994 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.911      ;
; 92.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_r2j:auto_generated|counter_reg_bit[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.839      ;
; 92.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.775      ;
; 92.130 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.775      ;
; 92.131 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.774      ;
; 92.131 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.774      ;
; 92.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.772      ;
; 92.135 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.770      ;
; 92.137 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.768      ;
; 92.150 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[10]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.755      ;
; 92.151 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.742      ;
; 92.172 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.733      ;
; 92.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.731      ;
; 92.174 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.731      ;
; 92.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.730      ;
; 92.175 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.730      ;
; 92.176 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.729      ;
; 92.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.728      ;
; 92.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_r2j:auto_generated|counter_reg_bit[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.725      ;
; 92.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[10]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.709      ;
; 92.224 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_r2j:auto_generated|counter_reg_bit[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 7.675      ;
; 92.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[8]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 7.603      ;
; 92.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[7]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 7.603      ;
; 92.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[6]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 7.603      ;
; 92.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 7.603      ;
; 92.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 7.603      ;
; 92.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 7.603      ;
; 92.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 7.603      ;
; 92.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 7.603      ;
; 92.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 7.603      ;
; 92.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[9]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 7.603      ;
; 92.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.572      ;
; 92.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.572      ;
; 92.322 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.571      ;
; 92.322 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.571      ;
; 92.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.569      ;
; 92.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.567      ;
; 92.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 7.565      ;
; 92.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 7.578      ;
; 92.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.541      ;
; 92.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.541      ;
; 92.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.541      ;
; 92.427 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.477      ;
; 92.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.476      ;
; 92.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.473      ;
; 92.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.472      ;
; 92.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.471      ;
; 92.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.471      ;
; 92.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.470      ;
; 92.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.468      ;
; 92.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.466      ;
; 92.438 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.466      ;
; 92.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 7.464      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.397 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[68]                                                                                       ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a36~porta_datain_reg0                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.489      ; 1.140      ;
; 0.399 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[72]                                                                                       ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a36~porta_datain_reg0                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.489      ; 1.142      ;
; 0.399 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[73]                                                                                       ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 1.141      ;
; 0.399 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|m_readfifo_data[26]                                                                                                                                                                                            ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|altsyncram_gah1:FIFOram|ram_block1a26~porta_datain_reg0 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 1.138      ;
; 0.401 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[200]                                                                                      ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 1.143      ;
; 0.402 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[201]                                                                                      ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 1.144      ;
; 0.404 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[85]                                                                                       ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.488      ; 1.146      ;
; 0.405 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|writedata[6]                                                                                                                                                                                                              ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_ocimem:the_Nios_cpu_0_cpu_nios2_ocimem|Nios_cpu_0_cpu_ociram_sp_ram_module:Nios_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a0~porta_datain_reg0                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.490      ; 1.149      ;
; 0.406 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_xfer_wr_data[20]                                                                                                                                                                                                                                                           ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_dc_victim_module:Nios_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.489      ; 1.149      ;
; 0.406 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                                     ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 1.152      ;
; 0.407 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[197]                                                                                      ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.495      ; 1.156      ;
; 0.407 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                           ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_ic_tag_module:Nios_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_k6d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 1.142      ;
; 0.407 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|writedata[14]                                                                                                                                                                                                             ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_ocimem:the_Nios_cpu_0_cpu_nios2_ocimem|Nios_cpu_0_cpu_ociram_sp_ram_module:Nios_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a0~porta_datain_reg0                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.490      ; 1.151      ;
; 0.408 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[193]                                                                                      ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.493      ; 1.155      ;
; 0.408 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|m_readfifo_data[6]                                                                                                                                                                                             ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|altsyncram_gah1:FIFOram|ram_block1a0~porta_datain_reg0  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.487      ; 1.149      ;
; 0.408 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|m_readfifo_data[13]                                                                                                                                                                                            ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|altsyncram_gah1:FIFOram|ram_block1a0~porta_datain_reg0  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 1.147      ;
; 0.409 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                                                     ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 1.155      ;
; 0.410 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_xfer_wr_data[28]                                                                                                                                                                                                                                                           ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_dc_victim_module:Nios_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.484      ; 1.148      ;
; 0.411 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                                                     ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 1.157      ;
; 0.412 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                           ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_ic_tag_module:Nios_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_k6d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 1.147      ;
; 0.412 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_xfer_wr_data[11]                                                                                                                                                                                                                                                           ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_dc_victim_module:Nios_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.484      ; 1.150      ;
; 0.412 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|m_readfifo_data[12]                                                                                                                                                                                            ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|altsyncram_gah1:FIFOram|ram_block1a0~porta_datain_reg0  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 1.151      ;
; 0.414 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[205]                                                                                      ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.482      ; 1.150      ;
; 0.415 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                       ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_dc_victim_module:Nios_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 1.147      ;
; 0.415 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|m_readfifo_data[14]                                                                                                                                                                                            ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|altsyncram_gah1:FIFOram|ram_block1a0~porta_datain_reg0  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.487      ; 1.156      ;
; 0.417 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                           ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_ic_tag_module:Nios_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_k6d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 1.152      ;
; 0.417 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                                                                                                     ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 1.163      ;
; 0.421 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                           ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_ic_tag_module:Nios_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_k6d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 1.156      ;
; 0.421 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                                                                                                                         ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_bht_module:Nios_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_27d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.476      ; 1.151      ;
; 0.422 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[77]                                                                                       ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.482      ; 1.158      ;
; 0.425 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[89]                                                                                       ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.482      ; 1.161      ;
; 0.425 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|writedata[7]                                                                                                                                                                                                              ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_ocimem:the_Nios_cpu_0_cpu_nios2_ocimem|Nios_cpu_0_cpu_ociram_sp_ram_module:Nios_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a0~porta_datain_reg0                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.490      ; 1.169      ;
; 0.426 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[207]                                                                                      ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.474      ; 1.154      ;
; 0.426 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                                     ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 1.172      ;
; 0.426 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_assembler[250]                                                                                ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a0~porta_datain_reg0                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.493      ; 1.173      ;
; 0.427 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_read:the_Nios_sgdma_tse_tx_0_m_read|received_data_counter[6]                                                                                                                                                                                               ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_status_token_fifo:the_Nios_sgdma_tse_tx_0_status_token_fifo|scfifo:Nios_sgdma_tse_tx_0_status_token_fifo_status_token_fifo|scfifo_na31:auto_generated|a_dpfifo_ug31:dpfifo|altsyncram_o6h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.484      ; 1.165      ;
; 0.427 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|writedata[20]                                                                                                                                                                                                             ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_ocimem:the_Nios_cpu_0_cpu_nios2_ocimem|Nios_cpu_0_cpu_ociram_sp_ram_module:Nios_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a16~porta_datain_reg0                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.490      ; 1.171      ;
; 0.428 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                                                                                                                         ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_bht_module:Nios_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_27d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 1.163      ;
; 0.430 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_assembler[254]                                                                                ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a0~porta_datain_reg0                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.493      ; 1.177      ;
; 0.431 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[195]                                                                                      ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.485      ; 1.170      ;
; 0.434 ; Nios:u0|altera_avalon_mm_bridge:ethernet_bridge|cmd_address[11]                                                                                                                                                                                                                                                             ; Nios:u0|Nios_tse_descriptor_memory_0:tse_descriptor_memory_0|altsyncram:the_altsyncram|altsyncram_1v32:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 1.166      ;
; 0.435 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[11]                                                                                       ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.502      ; 1.191      ;
; 0.436 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_r:the_Nios_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[0]                                                                                                                                ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_r:the_Nios_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 1.167      ;
; 0.436 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[84]                                                                                       ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.482      ; 1.172      ;
; 0.437 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_r:the_Nios_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[1]                                                                                                                                ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_r:the_Nios_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 1.168      ;
; 0.437 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                     ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o2i1:auto_generated|ram_block1a0~porta_address_reg0                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.477      ; 1.168      ;
; 0.437 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[4]                                                                                                                                ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 1.169      ;
; 0.438 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[195]                                                                                      ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.482      ; 1.174      ;
; 0.439 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[20]                                                                                       ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 1.185      ;
; 0.439 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[197]                                                                                      ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.482      ; 1.175      ;
; 0.439 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                                                     ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 1.185      ;
; 0.440 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[5]                                                                                        ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.502      ; 1.196      ;
; 0.440 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[3]                                                                                        ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.502      ; 1.196      ;
; 0.440 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_xfer_wr_data[19]                                                                                                                                                                                                                                                           ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_dc_victim_module:Nios_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.484      ; 1.178      ;
; 0.440 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|m_readfifo_data[8]                                                                                                                                                                                             ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|altsyncram_gah1:FIFOram|ram_block1a0~porta_datain_reg0  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.487      ; 1.181      ;
; 0.442 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_assembler[252]                                                                                ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a0~porta_datain_reg0                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 1.188      ;
; 0.442 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_im:the_Nios_cpu_0_cpu_nios2_oci_im|trc_jtag_addr[1]                                                                                                                                              ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_im:the_Nios_cpu_0_cpu_nios2_oci_im|Nios_cpu_0_cpu_traceram_lpm_dram_sdp_component_module:Nios_cpu_0_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_0mc1:auto_generated|ram_block1a0~portb_address_reg0              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.479      ; 1.175      ;
; 0.444 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_read:the_Nios_sgdma_tse_tx_0_m_read|received_data_counter[10]                                                                                                                                                                                              ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_status_token_fifo:the_Nios_sgdma_tse_tx_0_status_token_fifo|scfifo:Nios_sgdma_tse_tx_0_status_token_fifo_status_token_fifo|scfifo_na31:auto_generated|a_dpfifo_ug31:dpfifo|altsyncram_o6h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.484      ; 1.182      ;
; 0.444 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[67]                                                                                       ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.482      ; 1.180      ;
; 0.444 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[203]                                                                                      ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.482      ; 1.180      ;
; 0.445 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[75]                                                                                       ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.482      ; 1.181      ;
; 0.445 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[1]                                                                                                                                ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.478      ; 1.177      ;
; 0.447 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                                                                                                                         ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_bht_module:Nios_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_27d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.481      ; 1.182      ;
; 0.447 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|cntr_vof:cntr1|counter_reg_bit[1] ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a0~porta_address_reg0                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.483      ; 1.184      ;
; 0.447 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_im:the_Nios_cpu_0_cpu_nios2_oci_im|trc_jtag_addr[0]                                                                                                                                              ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_im:the_Nios_cpu_0_cpu_nios2_oci_im|Nios_cpu_0_cpu_traceram_lpm_dram_sdp_component_module:Nios_cpu_0_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_0mc1:auto_generated|ram_block1a0~portb_address_reg0              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.479      ; 1.180      ;
; 0.448 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_assembler[255]                                                                                ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a0~porta_datain_reg0                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.492      ; 1.194      ;
; 0.448 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state.STM_TYP_HOST_WR_WAIT                                                                                                                                                                             ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state.STM_TYP_HOST_WR_WAIT                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state.STM_TYP_HOST_RD_WAIT                                                                                                                                                                             ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state.STM_TYP_HOST_RD_WAIT                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|run_read                                                                                                                                                                                                    ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|run_read                                                                                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[5]                                                                                                                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[5]                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|m_readfifo_data[5]                                                                                                                                                                                             ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|altsyncram_gah1:FIFOram|ram_block1a0~porta_datain_reg0  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.487      ; 1.189      ;
; 0.448 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_fifo:the_Nios_cpu_0_cpu_nios2_oci_fifo|fifo_rdptr[0]                                                                                                                                             ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_fifo:the_Nios_cpu_0_cpu_nios2_oci_fifo|fifo_rdptr[0]                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_fifo:the_Nios_cpu_0_cpu_nios2_oci_fifo|fifo_rdptr[1]                                                                                                                                             ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_fifo:the_Nios_cpu_0_cpu_nios2_oci_fifo|fifo_rdptr[1]                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|command_config[12]                                                                                                                                                                   ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|command_config[12]                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                   ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                              ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_read:the_Nios_sgdma_tse_tx_0_m_read|m_read_read                                                                                                                                                                                                            ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_read:the_Nios_sgdma_tse_tx_0_m_read|m_read_read                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|low_addressa[0]                                                                                       ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|low_addressa[0]                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_m_write:the_Nios_sgdma_tse_rx_0_m_write|m_write_write                                                                                                                                                                                                        ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_m_write:the_Nios_sgdma_tse_rx_0_m_write|m_write_write                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                              ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                                                                                    ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sgdma_bridge_s0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                           ; Nios:u0|Nios_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sgdma_bridge_s0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sgdma_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                           ; Nios:u0|Nios_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sgdma_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|transmitted_eop                                                                                                                                                                                                ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|transmitted_eop                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_bridge_m0_limiter|pending_response_count[0]                                                                                                                                                                                            ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_bridge_m0_limiter|pending_response_count[0]                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                                                                                                                    ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_tx_barrel:the_Nios_sgdma_tse_tx_0_tx_barrel|state.0001                                                                                                                                                                                                       ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_tx_barrel:the_Nios_sgdma_tse_tx_0_tx_barrel|state.0001                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sgdma_tse_rx_0_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                        ; Nios:u0|Nios_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sgdma_tse_rx_0_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ethernet_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                    ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ethernet_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_1_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                              ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                                                                                    ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[0]                                                                                                                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[0]                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                      ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                             ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                   ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                    ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 0.746      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Mhz25Clk_ClkIn'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fa24:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.480      ; 1.151      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.086      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                           ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                           ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                                    ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                    ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                           ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                        ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                                    ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                           ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                                                                                                                           ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                                                                                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                    ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                           ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                           ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                        ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                                                                                                                                   ; Nios:u0|Nios_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                                                                                                                                     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                        ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                                                                                           ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                                                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.746      ;
; 0.450 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                      ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                      ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                        ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.084      ; 0.746      ;
; 0.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fa24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.484      ; 1.192      ;
; 0.456 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fa24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.484      ; 1.194      ;
; 0.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fa24:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.484      ; 1.199      ;
; 0.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.778      ;
; 0.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.779      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fa24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.484      ; 1.222      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.781      ;
; 0.488 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fa24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.484      ; 1.226      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fa24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.484      ; 1.229      ;
; 0.493 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fa24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.484      ; 1.231      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.793      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.086      ; 0.794      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.086      ; 0.794      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.793      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.084      ; 0.793      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.086      ; 0.795      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.086      ; 0.795      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                               ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                                                                                  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.084      ; 0.793      ;
; 0.497 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                            ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                              ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                            ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.794      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.795      ;
; 0.498 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                               ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                                                                                  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.084      ; 0.794      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.795      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.795      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.795      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.084      ; 0.794      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.795      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.084      ; 0.794      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.795      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.795      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.795      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.795      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.795      ;
; 0.498 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.084      ; 0.794      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.795      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.795      ;
; 0.498 ; Mhz25PllRstNShift_DatReg[4]                                                                                                                                                                                                                                                                                                                 ; Mhz25PllRstNShift_DatReg[5]                                                                                                                                                                                                                                                                                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.084      ; 0.794      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.795      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.795      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.796      ;
; 0.499 ; Mhz25PllRstNShift_DatReg[1]                                                                                                                                                                                                                                                                                                                 ; Mhz25PllRstNShift_DatReg[2]                                                                                                                                                                                                                                                                                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.084      ; 0.795      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.796      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.796      ;
; 0.499 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                                                                                              ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.796      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.796      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.796      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.796      ;
; 0.499 ; Mhz25PllRstNShift_DatReg[2]                                                                                                                                                                                                                                                                                                                 ; Mhz25PllRstNShift_DatReg[3]                                                                                                                                                                                                                                                                                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.084      ; 0.795      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.796      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.796      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.796      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.796      ;
; 0.499 ; Mhz25PllRstNShift_DatReg[5]                                                                                                                                                                                                                                                                                                                 ; Mhz25PllRstNShift_DatReg[6]                                                                                                                                                                                                                                                                                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.084      ; 0.795      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.796      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.796      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 0.796      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.448 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                             ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.746      ;
; 0.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.746      ;
; 0.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                               ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.746      ;
; 0.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.746      ;
; 0.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.746      ;
; 0.450 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.746      ;
; 0.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.758      ;
; 0.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.758      ;
; 0.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.778      ;
; 0.482 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|DRsize.100                                                                                              ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[35]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.779      ;
; 0.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.785      ;
; 0.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.792      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.793      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.793      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.793      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.794      ;
; 0.496 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.794      ;
; 0.496 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.794      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.793      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.793      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.793      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                             ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.794      ;
; 0.497 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.795      ;
; 0.497 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.795      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.795      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.794      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.795      ;
; 0.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.795      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.794      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.795      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.795      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.795      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.795      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.795      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.794      ;
; 0.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.794      ;
; 0.498 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.796      ;
; 0.498 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.796      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.795      ;
; 0.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.795      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.795      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.795      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.795      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.795      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.796      ;
; 0.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.796      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.795      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.796      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.795      ;
; 0.499 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                             ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.796      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.796      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.797      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.796      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.797      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.797      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.801      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.801      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.801      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.801      ;
; 0.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.801      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.801      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.802      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.801      ;
; 0.504 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[28]                                                                                                  ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[27]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.801      ;
; 0.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.801      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.801      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.802      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.801      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.801      ;
; 0.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.802      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.802      ;
; 0.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 0.801      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.802      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.802      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.802      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.803      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 0.802      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll_0|sd1|pll7|clk[1]'                                                                                                              ;
+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.450 ; BlinkingLed_DatReg          ; BlinkingLed_DatReg          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 0.746      ;
; 0.451 ; RstCount_CntReg[2]          ; RstCount_CntReg[2]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 0.746      ;
; 0.684 ; BlinkingLedCount_CntReg[30] ; BlinkingLedCount_CntReg[30] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 0.980      ;
; 0.732 ; BlinkingLedCount_CntReg[3]  ; BlinkingLedCount_CntReg[3]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.028      ;
; 0.733 ; BlinkingLedCount_CntReg[5]  ; BlinkingLedCount_CntReg[5]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.029      ;
; 0.734 ; RstCount_CntReg[6]          ; RstCount_CntReg[6]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.029      ;
; 0.734 ; BlinkingLedCount_CntReg[4]  ; BlinkingLedCount_CntReg[4]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.030      ;
; 0.735 ; RstCount_CntReg[4]          ; RstCount_CntReg[4]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.030      ;
; 0.735 ; BlinkingLedCount_CntReg[6]  ; BlinkingLedCount_CntReg[6]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.031      ;
; 0.736 ; RstCount_CntReg[7]          ; RstCount_CntReg[7]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.031      ;
; 0.737 ; RstCount_CntReg[5]          ; RstCount_CntReg[5]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.032      ;
; 0.739 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[13] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.035      ;
; 0.740 ; BlinkingLedCount_CntReg[11] ; BlinkingLedCount_CntReg[11] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.036      ;
; 0.742 ; BlinkingLedCount_CntReg[29] ; BlinkingLedCount_CntReg[29] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.038      ;
; 0.742 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[9]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.038      ;
; 0.743 ; BlinkingLedCount_CntReg[12] ; BlinkingLedCount_CntReg[12] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.039      ;
; 0.743 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[7]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.039      ;
; 0.744 ; RstCount_CntReg[8]          ; RstCount_CntReg[8]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.039      ;
; 0.745 ; RstCount_CntReg[9]          ; RstCount_CntReg[9]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.040      ;
; 0.745 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[8]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.041      ;
; 0.746 ; BlinkingLedCount_CntReg[28] ; BlinkingLedCount_CntReg[28] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.042      ;
; 0.752 ; RstCount_CntReg[10]         ; RstCount_CntReg[10]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.047      ;
; 0.755 ; RstCount_CntReg[27]         ; RstCount_CntReg[27]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.051      ;
; 0.757 ; BlinkingLedCount_CntReg[15] ; BlinkingLedCount_CntReg[15] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.053      ;
; 0.758 ; BlinkingLedCount_CntReg[19] ; BlinkingLedCount_CntReg[19] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.054      ;
; 0.758 ; RstCount_CntReg[20]         ; RstCount_CntReg[20]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.054      ;
; 0.758 ; RstCount_CntReg[16]         ; RstCount_CntReg[16]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.053      ;
; 0.758 ; BlinkingLedCount_CntReg[2]  ; BlinkingLedCount_CntReg[2]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.054      ;
; 0.759 ; BlinkingLedCount_CntReg[27] ; BlinkingLedCount_CntReg[27] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.055      ;
; 0.759 ; BlinkingLedCount_CntReg[21] ; BlinkingLedCount_CntReg[21] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.055      ;
; 0.759 ; BlinkingLedCount_CntReg[17] ; BlinkingLedCount_CntReg[17] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.055      ;
; 0.759 ; RstCount_CntReg[22]         ; RstCount_CntReg[22]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.055      ;
; 0.759 ; RstCount_CntReg[18]         ; RstCount_CntReg[18]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.055      ;
; 0.761 ; BlinkingLedCount_CntReg[25] ; BlinkingLedCount_CntReg[25] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.057      ;
; 0.761 ; RstCount_CntReg[26]         ; RstCount_CntReg[26]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.057      ;
; 0.761 ; BlinkingLedCount_CntReg[23] ; BlinkingLedCount_CntReg[23] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.057      ;
; 0.761 ; BlinkingLedCount_CntReg[22] ; BlinkingLedCount_CntReg[22] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.057      ;
; 0.761 ; RstCount_CntReg[24]         ; RstCount_CntReg[24]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.057      ;
; 0.761 ; BlinkingLedCount_CntReg[18] ; BlinkingLedCount_CntReg[18] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.057      ;
; 0.761 ; RstCount_CntReg[23]         ; RstCount_CntReg[23]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.057      ;
; 0.761 ; BlinkingLedCount_CntReg[16] ; BlinkingLedCount_CntReg[16] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.057      ;
; 0.761 ; BlinkingLedCount_CntReg[14] ; BlinkingLedCount_CntReg[14] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.057      ;
; 0.761 ; RstCount_CntReg[19]         ; RstCount_CntReg[19]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.057      ;
; 0.761 ; RstCount_CntReg[17]         ; RstCount_CntReg[17]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.057      ;
; 0.762 ; RstCount_CntReg[13]         ; RstCount_CntReg[13]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.057      ;
; 0.762 ; BlinkingLedCount_CntReg[20] ; BlinkingLedCount_CntReg[20] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.058      ;
; 0.762 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[10] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.058      ;
; 0.762 ; RstCount_CntReg[15]         ; RstCount_CntReg[15]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.057      ;
; 0.763 ; BlinkingLedCount_CntReg[26] ; BlinkingLedCount_CntReg[26] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.059      ;
; 0.763 ; BlinkingLedCount_CntReg[24] ; BlinkingLedCount_CntReg[24] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.059      ;
; 0.763 ; RstCount_CntReg[25]         ; RstCount_CntReg[25]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.059      ;
; 0.766 ; RstCount_CntReg[14]         ; RstCount_CntReg[14]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.061      ;
; 0.766 ; RstCount_CntReg[12]         ; RstCount_CntReg[12]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.061      ;
; 0.768 ; RstCount_CntReg[28]         ; RstCount_CntReg[28]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.064      ;
; 0.769 ; RstCount_CntReg[30]         ; RstCount_CntReg[30]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.065      ;
; 0.770 ; RstCount_CntReg[11]         ; RstCount_CntReg[11]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.065      ;
; 0.772 ; RstCount_CntReg[29]         ; RstCount_CntReg[29]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.068      ;
; 0.786 ; RstCount_CntReg[21]         ; RstCount_CntReg[21]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.082      ;
; 0.951 ; RstCount_CntReg[3]          ; RstCount_CntReg[3]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.246      ;
; 0.986 ; RstCount_CntReg[2]          ; RstCount_CntReg[3]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.082      ; 1.280      ;
; 1.075 ; RstCount_CntReg[26]         ; tse_mac_rst_reg             ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.370      ;
; 1.087 ; BlinkingLedCount_CntReg[3]  ; BlinkingLedCount_CntReg[4]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.383      ;
; 1.088 ; BlinkingLedCount_CntReg[5]  ; BlinkingLedCount_CntReg[6]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.384      ;
; 1.088 ; RstCount_CntReg[4]          ; RstCount_CntReg[5]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.383      ;
; 1.089 ; RstCount_CntReg[6]          ; RstCount_CntReg[7]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.384      ;
; 1.094 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[14] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.390      ;
; 1.095 ; BlinkingLedCount_CntReg[11] ; BlinkingLedCount_CntReg[12] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.391      ;
; 1.096 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[10] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.392      ;
; 1.096 ; BlinkingLedCount_CntReg[2]  ; BlinkingLedCount_CntReg[3]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.392      ;
; 1.096 ; BlinkingLedCount_CntReg[6]  ; BlinkingLedCount_CntReg[7]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.392      ;
; 1.097 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[8]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.393      ;
; 1.097 ; RstCount_CntReg[7]          ; RstCount_CntReg[8]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.392      ;
; 1.097 ; BlinkingLedCount_CntReg[4]  ; BlinkingLedCount_CntReg[5]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.393      ;
; 1.097 ; BlinkingLedCount_CntReg[29] ; BlinkingLedCount_CntReg[30] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.393      ;
; 1.098 ; RstCount_CntReg[8]          ; RstCount_CntReg[9]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.393      ;
; 1.098 ; RstCount_CntReg[5]          ; RstCount_CntReg[6]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.393      ;
; 1.104 ; BlinkingLedCount_CntReg[12] ; BlinkingLedCount_CntReg[13] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.400      ;
; 1.105 ; BlinkingLedCount_CntReg[2]  ; BlinkingLedCount_CntReg[4]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.401      ;
; 1.105 ; BlinkingLedCount_CntReg[6]  ; BlinkingLedCount_CntReg[8]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.401      ;
; 1.106 ; BlinkingLedCount_CntReg[4]  ; BlinkingLedCount_CntReg[6]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.402      ;
; 1.106 ; RstCount_CntReg[7]          ; RstCount_CntReg[9]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.401      ;
; 1.106 ; RstCount_CntReg[10]         ; RstCount_CntReg[11]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.401      ;
; 1.106 ; RstCount_CntReg[9]          ; RstCount_CntReg[10]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.401      ;
; 1.106 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[9]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.402      ;
; 1.107 ; RstCount_CntReg[5]          ; RstCount_CntReg[7]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.402      ;
; 1.107 ; BlinkingLedCount_CntReg[28] ; BlinkingLedCount_CntReg[29] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.403      ;
; 1.109 ; RstCount_CntReg[16]         ; RstCount_CntReg[17]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.087      ; 1.408      ;
; 1.110 ; BlinkingLedCount_CntReg[15] ; BlinkingLedCount_CntReg[16] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.086      ; 1.408      ;
; 1.113 ; BlinkingLedCount_CntReg[12] ; BlinkingLedCount_CntReg[14] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.409      ;
; 1.113 ; RstCount_CntReg[18]         ; RstCount_CntReg[19]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.409      ;
; 1.113 ; RstCount_CntReg[20]         ; RstCount_CntReg[21]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.409      ;
; 1.113 ; BlinkingLedCount_CntReg[19] ; BlinkingLedCount_CntReg[20] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.409      ;
; 1.113 ; BlinkingLedCount_CntReg[17] ; BlinkingLedCount_CntReg[18] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.409      ;
; 1.114 ; BlinkingLedCount_CntReg[21] ; BlinkingLedCount_CntReg[22] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.410      ;
; 1.114 ; RstCount_CntReg[22]         ; RstCount_CntReg[23]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.410      ;
; 1.114 ; BlinkingLedCount_CntReg[27] ; BlinkingLedCount_CntReg[28] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.410      ;
; 1.115 ; RstCount_CntReg[9]          ; RstCount_CntReg[11]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.083      ; 1.410      ;
; 1.115 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[10] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.411      ;
; 1.115 ; RstCount_CntReg[26]         ; RstCount_CntReg[27]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.411      ;
; 1.115 ; BlinkingLedCount_CntReg[25] ; BlinkingLedCount_CntReg[26] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.084      ; 1.411      ;
+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.404 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.294     ; 8.054      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.406 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.298     ; 8.048      ;
; 11.409 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.302     ; 8.041      ;
; 11.409 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.302     ; 8.041      ;
; 11.409 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.302     ; 8.041      ;
; 11.409 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.302     ; 8.041      ;
; 11.409 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.302     ; 8.041      ;
; 11.409 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.302     ; 8.041      ;
; 11.409 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.302     ; 8.041      ;
; 11.409 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.302     ; 8.041      ;
; 11.409 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.302     ; 8.041      ;
; 11.409 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.302     ; 8.041      ;
; 11.409 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.302     ; 8.041      ;
; 11.409 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.302     ; 8.041      ;
; 11.409 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.302     ; 8.041      ;
; 11.409 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.302     ; 8.041      ;
; 11.409 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.302     ; 8.041      ;
; 11.409 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.302     ; 8.041      ;
; 11.409 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.302     ; 8.041      ;
; 11.409 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.302     ; 8.041      ;
; 11.409 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.302     ; 8.041      ;
; 11.409 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.302     ; 8.041      ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'Mhz25Clk_ClkIn'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                                                                                                                   ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 36.702 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 3.217      ;
; 36.702 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 3.217      ;
; 36.702 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][73]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 3.217      ;
; 36.702 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 3.217      ;
; 36.702 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 3.217      ;
; 36.702 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][72]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 3.217      ;
; 36.702 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 3.217      ;
; 36.702 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][62]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 3.217      ;
; 36.702 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 3.217      ;
; 36.702 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 3.217      ;
; 36.702 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 3.217      ;
; 36.713 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.084     ; 3.204      ;
; 36.713 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.084     ; 3.204      ;
; 36.713 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.084     ; 3.204      ;
; 36.740 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.083     ; 3.178      ;
; 36.740 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.083     ; 3.178      ;
; 36.740 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.083     ; 3.178      ;
; 36.740 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.083     ; 3.178      ;
; 36.740 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.083     ; 3.178      ;
; 36.740 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.083     ; 3.178      ;
; 36.740 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.083     ; 3.178      ;
; 36.740 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.083     ; 3.178      ;
; 37.008 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 2.911      ;
; 37.008 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 2.911      ;
; 37.008 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 2.911      ;
; 37.008 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 2.911      ;
; 37.008 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|Nios_altpll_0_stdsync_sv6:stdsync2|Nios_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 2.911      ;
; 37.008 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 2.911      ;
; 37.008 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 2.911      ;
; 37.008 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|Nios_altpll_0_stdsync_sv6:stdsync2|Nios_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 2.911      ;
; 37.008 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                 ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 2.911      ;
; 37.008 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 2.911      ;
; 37.008 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|prev_reset                                                                                                                                                                                 ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 2.911      ;
; 37.332 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.089     ; 2.580      ;
; 37.332 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.089     ; 2.580      ;
; 37.332 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.089     ; 2.580      ;
; 37.332 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.089     ; 2.580      ;
; 37.332 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.089     ; 2.580      ;
; 37.332 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.089     ; 2.580      ;
; 37.332 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                           ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.089     ; 2.580      ;
; 37.332 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.089     ; 2.580      ;
; 37.332 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.089     ; 2.580      ;
; 37.342 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.087     ; 2.572      ;
; 37.342 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.087     ; 2.572      ;
; 37.342 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.087     ; 2.572      ;
; 37.342 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.087     ; 2.572      ;
; 37.342 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.087     ; 2.572      ;
; 37.376 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.090     ; 2.535      ;
; 37.376 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.090     ; 2.535      ;
; 37.376 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.090     ; 2.535      ;
; 37.376 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.090     ; 2.535      ;
; 37.376 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.090     ; 2.535      ;
; 37.376 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.090     ; 2.535      ;
; 37.376 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.090     ; 2.535      ;
; 37.376 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.090     ; 2.535      ;
; 37.376 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.090     ; 2.535      ;
; 37.652 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.087     ; 2.262      ;
; 37.652 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.087     ; 2.262      ;
; 37.652 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.087     ; 2.262      ;
; 37.652 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.087     ; 2.262      ;
; 37.652 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.087     ; 2.262      ;
; 37.652 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.087     ; 2.262      ;
; 37.652 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.087     ; 2.262      ;
; 37.652 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.087     ; 2.262      ;
; 37.680 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 2.233      ;
; 37.680 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 2.233      ;
; 37.680 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 2.233      ;
; 37.680 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 2.233      ;
; 37.680 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 2.233      ;
; 37.680 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65]             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 2.233      ;
; 37.680 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 2.233      ;
; 37.680 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 2.233      ;
; 37.680 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 2.233      ;
; 37.680 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 2.233      ;
; 37.680 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 2.233      ;
; 37.680 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 2.233      ;
; 37.680 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]              ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 2.233      ;
; 37.680 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64]             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.088     ; 2.233      ;
; 37.683 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|Nios_altpll_0_stdsync_sv6:stdsync2|Nios_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.096     ; 2.222      ;
; 37.683 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.096     ; 2.222      ;
; 38.069 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.087     ; 1.845      ;
; 38.069 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.087     ; 1.845      ;
; 38.069 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.087     ; 1.845      ;
; 38.069 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.087     ; 1.845      ;
; 38.069 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.087     ; 1.845      ;
; 38.069 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.087     ; 1.845      ;
; 38.069 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.087     ; 1.845      ;
; 38.069 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.087     ; 1.845      ;
; 38.069 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.087     ; 1.845      ;
; 38.069 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.087     ; 1.845      ;
; 38.331 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.085     ; 1.585      ;
; 96.702 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 100.000      ; -0.082     ; 3.217      ;
; 97.652 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 100.000      ; -0.087     ; 2.262      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 4.100      ;
; 46.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 4.100      ;
; 94.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.868      ;
; 94.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.868      ;
; 94.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.868      ;
; 94.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.868      ;
; 94.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.868      ;
; 94.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.868      ;
; 94.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.881      ;
; 94.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.868      ;
; 94.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.868      ;
; 94.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.868      ;
; 94.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.868      ;
; 94.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.868      ;
; 94.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.868      ;
; 94.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.868      ;
; 94.028 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.868      ;
; 94.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.857      ;
; 94.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.857      ;
; 94.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.857      ;
; 94.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.857      ;
; 94.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.857      ;
; 94.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.857      ;
; 94.030 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.857      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.868      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.868      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.868      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.868      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.875      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.875      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.869      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.875      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.875      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.875      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.875      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.875      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.875      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.869      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.869      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.869      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.869      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.869      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.869      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.869      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.869      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.869      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.869      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.869      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.869      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.854      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.854      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.854      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.854      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.854      ;
; 94.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.854      ;
; 94.032 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 5.847      ;
; 94.032 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 5.847      ;
; 94.032 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 5.847      ;
; 94.032 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 5.847      ;
; 94.032 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 5.847      ;
; 94.032 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.869      ;
; 94.032 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.846      ;
; 94.032 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.846      ;
; 94.032 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.846      ;
; 94.032 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.846      ;
; 94.032 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.846      ;
; 94.032 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.846      ;
; 94.032 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 5.846      ;
; 94.032 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 5.847      ;
; 94.032 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 5.847      ;
; 94.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.868      ;
; 94.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.868      ;
; 94.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.868      ;
; 94.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.868      ;
; 94.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.863      ;
; 94.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.863      ;
; 94.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.868      ;
; 94.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.868      ;
; 94.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.868      ;
; 94.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.868      ;
; 94.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.866      ;
; 94.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.862      ;
; 94.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.868      ;
; 94.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.866      ;
; 94.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.862      ;
; 94.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.866      ;
; 94.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.862      ;
; 94.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.862      ;
; 94.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.868      ;
; 94.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.866      ;
; 94.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.862      ;
; 94.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.862      ;
; 94.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.866      ;
; 94.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.862      ;
; 94.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.862      ;
; 94.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.868      ;
; 94.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.868      ;
; 94.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 5.868      ;
; 94.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 5.866      ;
; 94.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.862      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'Mhz25Clk_ClkIn'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                         ; To Node                                                                                                                                                                                                                   ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 1.144   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.085      ; 1.441      ;
; 1.432   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.083      ; 1.727      ;
; 1.432   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.083      ; 1.727      ;
; 1.432   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.083      ; 1.727      ;
; 1.432   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.083      ; 1.727      ;
; 1.432   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.083      ; 1.727      ;
; 1.432   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.083      ; 1.727      ;
; 1.432   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.083      ; 1.727      ;
; 1.432   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.083      ; 1.727      ;
; 1.432   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.083      ; 1.727      ;
; 1.432   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.083      ; 1.727      ;
; 1.771   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|Nios_altpll_0_stdsync_sv6:stdsync2|Nios_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.073      ; 2.056      ;
; 1.771   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.073      ; 2.056      ;
; 1.786   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.081      ; 2.079      ;
; 1.786   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64]             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.081      ; 2.079      ;
; 1.786   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.081      ; 2.079      ;
; 1.786   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.081      ; 2.079      ;
; 1.786   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.081      ; 2.079      ;
; 1.786   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.081      ; 2.079      ;
; 1.786   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.081      ; 2.079      ;
; 1.786   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.081      ; 2.079      ;
; 1.786   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.081      ; 2.079      ;
; 1.786   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.081      ; 2.079      ;
; 1.786   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65]             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.081      ; 2.079      ;
; 1.786   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.081      ; 2.079      ;
; 1.786   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.081      ; 2.079      ;
; 1.786   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]              ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.081      ; 2.079      ;
; 1.806   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.083      ; 2.101      ;
; 1.806   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.083      ; 2.101      ;
; 1.806   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.083      ; 2.101      ;
; 1.806   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.083      ; 2.101      ;
; 1.806   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.083      ; 2.101      ;
; 1.806   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.083      ; 2.101      ;
; 1.806   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.083      ; 2.101      ;
; 1.806   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.083      ; 2.101      ;
; 2.049   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.341      ;
; 2.049   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.341      ;
; 2.049   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.341      ;
; 2.049   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.341      ;
; 2.049   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.341      ;
; 2.049   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.341      ;
; 2.049   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.341      ;
; 2.049   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.341      ;
; 2.049   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.341      ;
; 2.055   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.083      ; 2.350      ;
; 2.055   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.083      ; 2.350      ;
; 2.055   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.083      ; 2.350      ;
; 2.055   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.083      ; 2.350      ;
; 2.055   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.083      ; 2.350      ;
; 2.084   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.081      ; 2.377      ;
; 2.084   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                           ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.081      ; 2.377      ;
; 2.084   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.081      ; 2.377      ;
; 2.084   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.081      ; 2.377      ;
; 2.084   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.081      ; 2.377      ;
; 2.084   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.081      ; 2.377      ;
; 2.084   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.081      ; 2.377      ;
; 2.084   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.081      ; 2.377      ;
; 2.084   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.081      ; 2.377      ;
; 2.353   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                 ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.088      ; 2.653      ;
; 2.353   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.088      ; 2.653      ;
; 2.353   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.088      ; 2.653      ;
; 2.353   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.088      ; 2.653      ;
; 2.353   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.088      ; 2.653      ;
; 2.353   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|Nios_altpll_0_stdsync_sv6:stdsync2|Nios_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.088      ; 2.653      ;
; 2.353   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|prev_reset                                                                                                                                                                                 ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.088      ; 2.653      ;
; 2.353   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.088      ; 2.653      ;
; 2.353   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.088      ; 2.653      ;
; 2.353   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.088      ; 2.653      ;
; 2.353   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|Nios_altpll_0_stdsync_sv6:stdsync2|Nios_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.088      ; 2.653      ;
; 2.593   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.087      ; 2.892      ;
; 2.593   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.087      ; 2.892      ;
; 2.593   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.087      ; 2.892      ;
; 2.593   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.087      ; 2.892      ;
; 2.593   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.087      ; 2.892      ;
; 2.593   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.087      ; 2.892      ;
; 2.593   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.087      ; 2.892      ;
; 2.593   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.087      ; 2.892      ;
; 2.623   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.086      ; 2.921      ;
; 2.623   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.086      ; 2.921      ;
; 2.623   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.086      ; 2.921      ;
; 2.636   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][62]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.087      ; 2.935      ;
; 2.636   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.087      ; 2.935      ;
; 2.636   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.087      ; 2.935      ;
; 2.636   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.087      ; 2.935      ;
; 2.636   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][73]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.087      ; 2.935      ;
; 2.636   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.087      ; 2.935      ;
; 2.636   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][72]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.087      ; 2.935      ;
; 2.636   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.087      ; 2.935      ;
; 2.636   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.087      ; 2.935      ;
; 2.636   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.087      ; 2.935      ;
; 2.636   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.087      ; 2.935      ;
; 101.786 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; -100.000     ; 0.083      ; 2.101      ;
; 102.616 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; -100.000     ; 0.087      ; 2.935      ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.685      ;
; 1.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.685      ;
; 1.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.685      ;
; 1.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.685      ;
; 1.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.685      ;
; 1.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.685      ;
; 1.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.685      ;
; 1.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.685      ;
; 1.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.685      ;
; 1.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.685      ;
; 1.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.685      ;
; 1.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.685      ;
; 1.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 1.929      ;
; 1.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 1.929      ;
; 1.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 1.929      ;
; 1.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 1.929      ;
; 1.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 1.929      ;
; 1.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 1.929      ;
; 1.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 1.929      ;
; 1.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 1.929      ;
; 1.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 1.929      ;
; 1.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 1.929      ;
; 1.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 1.929      ;
; 1.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 1.929      ;
; 1.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 1.929      ;
; 1.587 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 1.929      ;
; 1.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 1.937      ;
; 1.595 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 1.937      ;
; 1.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 2.007      ;
; 1.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 2.007      ;
; 1.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 2.007      ;
; 1.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 2.007      ;
; 1.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.967      ;
; 1.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.235      ;
; 1.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.235      ;
; 1.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.235      ;
; 1.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.235      ;
; 1.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.235      ;
; 1.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.235      ;
; 1.981 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 2.323      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 2.336      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 2.336      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 2.336      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 2.336      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 2.336      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 2.336      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 2.336      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 2.336      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 2.336      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 2.336      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 2.336      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 2.336      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 2.336      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 2.336      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 2.336      ;
; 1.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 2.336      ;
; 2.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.143      ; 2.413      ;
; 2.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.143      ; 2.413      ;
; 2.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.143      ; 2.413      ;
; 2.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.143      ; 2.413      ;
; 2.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.412      ;
; 2.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.412      ;
; 2.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.412      ;
; 2.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.412      ;
; 2.081 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.412      ;
; 2.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.445      ;
; 2.616 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.913      ;
; 2.616 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.913      ;
; 2.616 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.913      ;
; 2.616 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.913      ;
; 2.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 3.108      ;
; 2.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.333      ;
; 2.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.333      ;
; 2.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.333      ;
; 2.990 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.333      ;
; 3.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.547      ;
; 3.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.547      ;
; 3.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.547      ;
; 3.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.547      ;
; 3.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.595      ;
; 3.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.595      ;
; 3.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.595      ;
; 3.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.595      ;
; 3.252 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.595      ;
; 3.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.791      ;
; 3.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.791      ;
; 3.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 3.802      ;
; 3.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 3.802      ;
; 3.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 3.802      ;
; 3.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 3.802      ;
; 3.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 3.802      ;
; 3.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 3.802      ;
; 3.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 3.802      ;
; 3.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 3.802      ;
; 3.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 3.802      ;
; 3.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 3.802      ;
; 3.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 3.802      ;
; 3.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.135      ; 3.802      ;
; 3.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.809      ;
; 3.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.809      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                             ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 1.611 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|altsyncram_nua1:altsyncram2|ram_block5a7  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.252      ;
; 1.611 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|altsyncram_nua1:altsyncram2|ram_block5a6  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.252      ;
; 1.611 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|altsyncram_nua1:altsyncram2|ram_block5a5  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.252      ;
; 1.611 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|altsyncram_nua1:altsyncram2|ram_block5a4  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.252      ;
; 1.611 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|altsyncram_nua1:altsyncram2|ram_block5a3  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.252      ;
; 1.611 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|altsyncram_nua1:altsyncram2|ram_block5a2  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.252      ;
; 1.611 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|altsyncram_nua1:altsyncram2|ram_block5a1  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.252      ;
; 1.611 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|altsyncram_nua1:altsyncram2|ram_block5a0  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.430      ; 2.252      ;
; 1.903 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a17 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.563      ;
; 1.903 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a16 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.563      ;
; 1.903 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a15 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.563      ;
; 1.903 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a14 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.563      ;
; 1.903 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a13 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.563      ;
; 1.903 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a12 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.563      ;
; 1.903 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a11 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.563      ;
; 1.903 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a10 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.563      ;
; 1.903 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a9  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.563      ;
; 1.903 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a8  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.563      ;
; 1.903 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a7  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.563      ;
; 1.903 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a6  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.563      ;
; 1.903 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a5  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.563      ;
; 1.903 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a4  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.563      ;
; 1.903 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a3  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.563      ;
; 1.903 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a2  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.563      ;
; 1.903 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a1  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.563      ;
; 1.903 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a0  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.449      ; 2.563      ;
; 1.917 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a15 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.574      ;
; 1.917 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a14 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.574      ;
; 1.917 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a13 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.574      ;
; 1.917 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a12 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.574      ;
; 1.917 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a11 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.574      ;
; 1.917 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a10 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.574      ;
; 1.917 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a9  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.574      ;
; 1.917 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a8  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.574      ;
; 1.917 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a7  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.574      ;
; 1.917 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a6  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.574      ;
; 1.917 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a5  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.574      ;
; 1.917 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a4  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.574      ;
; 1.917 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a3  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.574      ;
; 1.917 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a2  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.574      ;
; 1.917 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a1  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.574      ;
; 1.917 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a0  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.446      ; 2.574      ;
; 1.940 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|dffe6 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a5  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.564      ;
; 1.940 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|dffe6 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a4  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.564      ;
; 1.940 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|dffe6 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a3  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.564      ;
; 1.940 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|dffe6 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a2  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.564      ;
; 1.940 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|dffe6 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a1  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.564      ;
; 1.940 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|dffe6 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a0  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.413      ; 2.564      ;
; 3.069 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[0]                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.365      ;
; 3.069 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[9]                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.365      ;
; 3.069 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[10]                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.365      ;
; 3.069 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mux_out                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.365      ;
; 3.069 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|cnt_32[4]                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.365      ;
; 3.069 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|cnt_32[1]                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.365      ;
; 3.069 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|cnt_32[0]                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.365      ;
; 3.069 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|cnt_32[2]                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.365      ;
; 3.069 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|cnt_32[3]                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.365      ;
; 3.069 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[1]                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.365      ;
; 3.069 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[2]                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.365      ;
; 3.070 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|reg_data_out[26]                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 3.373      ;
; 3.070 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|command_config[4]                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 3.373      ;
; 3.070 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mdio_data_out_reg[4]                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 3.373      ;
; 3.070 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mdio_addr_reg[4]                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 3.373      ;
; 3.070 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[4]                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 3.373      ;
; 3.070 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mdio_addr_reg[2]                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 3.373      ;
; 3.070 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mdio_addr_reg[3]                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 3.373      ;
; 3.070 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mdio_data_out_reg[3]                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 3.373      ;
; 3.070 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[3]                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 3.373      ;
; 3.070 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|command_config[2]                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 3.373      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mac_1[1]                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 3.375      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[1]                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 3.375      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mac_1[11]                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 3.375      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[2]                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 3.375      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mdio_data_out_reg[5]                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 3.372      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_sel[1]                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 3.376      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[5]                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 3.372      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_csn                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 3.376      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mdio_dev_addr_reg[1]                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 3.372      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mac_1[13]                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 3.375      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mac_0[20]                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 3.373      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[5]                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 3.375      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mdio_data_out_reg[6]                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 3.372      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[0]                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 3.373      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[17]                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 3.374      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|mdio_oen_int_reg1                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 3.374      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mac_0[3]                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 3.373      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|cd_oe                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 3.374      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[8]                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 3.372      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mac_0[1]                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 3.373      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|command_config[1]                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 3.375      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|command_config[0]                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 3.375      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mac_0[0]                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 3.373      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[13]                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 3.374      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mac_0[2]                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 3.373      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mac_1[15]                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 3.374      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_sel[0]                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 3.372      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mdio_dev_addr_reg[3]                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.089      ; 3.372      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[6]                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 3.375      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|run_read                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 3.375      ;
; 3.071 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[18]                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.091      ; 3.374      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Net Delay                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------+--------+----------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Name          ; Slack  ; Required ; Actual ; From                                                                                                                                                                   ; To                                                                                                                                                                                                                                                                                                                                                     ; Type ;
+---------------+--------+----------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; set_net_delay ; 2.990  ; 6.000    ; 3.010  ; [get_pins -compatibility_mode {*|q}]                                                                                                                                   ; [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}]                                                                                                                                                                                                                                                            ; max  ;
;  --           ; 2.990  ; 6.000    ; 3.010  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[10]|q                                                                                                        ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 3.066  ; 6.000    ; 2.934  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[26]|q                                                                                                        ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                        ; max  ;
;  --           ; 3.452  ; 6.000    ; 2.548  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[10]|q                                                                                                        ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                          ; max  ;
;  --           ; 3.465  ; 6.000    ; 2.535  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[10]|q                                                                                                        ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 3.522  ; 6.000    ; 2.478  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[13]|q                                                                                                        ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                        ; max  ;
;  --           ; 3.576  ; 6.000    ; 2.424  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|tx_command_status[17]|q                                                                                                     ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                ; max  ;
;  --           ; 3.682  ; 6.000    ; 2.318  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[0]|q                                                                                                         ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 3.843  ; 6.000    ; 2.157  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|sw_reset_done_reg|q                                                                                                      ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                   ; max  ;
;  --           ; 3.867  ; 6.000    ; 2.133  ; u0|tse_mac_0|i_tse_mac|tx_done_reg|q                                                                                                                                   ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                   ; max  ;
;  --           ; 3.877  ; 6.000    ; 2.123  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[6]|q                                                                                                         ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; max  ;
;  --           ; 3.940  ; 6.000    ; 2.060  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[1]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.077  ; 6.000    ; 1.923  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[2]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.097  ; 6.000    ; 1.903  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[4]|q                                                                                                         ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 4.234  ; 6.000    ; 1.766  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[3]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.379  ; 6.000    ; 1.621  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[4]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 4.409  ; 6.000    ; 1.591  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[4]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.427  ; 6.000    ; 1.573  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[1]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 4.463  ; 6.000    ; 1.537  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[23]|q                                                                                                        ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 4.480  ; 6.000    ; 1.520  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[2]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 4.568  ; 6.000    ; 1.432  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[3]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 4.756  ; 6.000    ; 1.244  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[9]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.773  ; 6.000    ; 1.227  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[5]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 4.798  ; 6.000    ; 1.202  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[0]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.802  ; 6.000    ; 1.198  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[4]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 4.830  ; 6.000    ; 1.170  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[9]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 4.843  ; 6.000    ; 1.157  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[1]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.847  ; 6.000    ; 1.153  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[7]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.854  ; 6.000    ; 1.146  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[1]|q                                                                                                         ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 4.854  ; 6.000    ; 1.146  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[4]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.870  ; 6.000    ; 1.130  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[3]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 4.921  ; 6.000    ; 1.079  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[10]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 4.921  ; 6.000    ; 1.079  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[1]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 4.925  ; 6.000    ; 1.075  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[11]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 4.934  ; 6.000    ; 1.066  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[8]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.952  ; 6.000    ; 1.048  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[10]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 4.959  ; 6.000    ; 1.041  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[9]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.962  ; 6.000    ; 1.038  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[8]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.968  ; 6.000    ; 1.032  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[11]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 4.974  ; 6.000    ; 1.026  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[6]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 4.996  ; 6.000    ; 1.004  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[6]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.999  ; 6.000    ; 1.001  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[7]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.015  ; 6.000    ; 0.985  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[2]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.044  ; 6.000    ; 0.956  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[2]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.168  ; 6.000    ; 0.832  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[1]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.169  ; 6.000    ; 0.831  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[4]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.170  ; 6.000    ; 0.830  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[9]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.170  ; 6.000    ; 0.830  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[9]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.170  ; 6.000    ; 0.830  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[7]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.171  ; 6.000    ; 0.829  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[11]|q                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.171  ; 6.000    ; 0.829  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[0]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.171  ; 6.000    ; 0.829  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[11]|q                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.171  ; 6.000    ; 0.829  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[8]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.176  ; 6.000    ; 0.824  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[6]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.180  ; 6.000    ; 0.820  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[5]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.182  ; 6.000    ; 0.818  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[7]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.192  ; 6.000    ; 0.808  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[8]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.196  ; 6.000    ; 0.804  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[5]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.196  ; 6.000    ; 0.804  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[0]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.198  ; 6.000    ; 0.802  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[9]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.362  ; 6.000    ; 0.638  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|U_LATE_COL|out_data_toggle_flopped|q                                                                                        ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 5.365  ; 6.000    ; 0.635  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|U_EXCESS_COL|out_data_toggle_flopped|q                                                                                      ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                               ; max  ;
;  --           ; 5.367  ; 6.000    ; 0.633  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|U_LATE_COL|in_data_toggle|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 5.367  ; 6.000    ; 0.633  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|U_EXCESS_COL|in_data_toggle|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                               ; max  ;
;  --           ; 5.378  ; 6.000    ; 0.622  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[6]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.378  ; 6.000    ; 0.622  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[3]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.378  ; 6.000    ; 0.622  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[3]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.378  ; 6.000    ; 0.622  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[3]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.379  ; 6.000    ; 0.621  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[5]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.379  ; 6.000    ; 0.621  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[2]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.379  ; 6.000    ; 0.621  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[0]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.379  ; 6.000    ; 0.621  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[6]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.379  ; 6.000    ; 0.621  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[10]|q                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.379  ; 6.000    ; 0.621  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[7]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.379  ; 6.000    ; 0.621  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[2]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.379  ; 6.000    ; 0.621  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[7]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.380  ; 6.000    ; 0.620  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[0]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.380  ; 6.000    ; 0.620  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TX|gm_rx_col_reg|q                                                                                                     ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 5.380  ; 6.000    ; 0.620  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[5]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.380  ; 6.000    ; 0.620  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[5]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.380  ; 6.000    ; 0.620  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[10]|q                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.380  ; 6.000    ; 0.620  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[0]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.380  ; 6.000    ; 0.620  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[6]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.380  ; 6.000    ; 0.620  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[8]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.380  ; 6.000    ; 0.620  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[8]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.380  ; 6.000    ; 0.620  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[1]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.381  ; 6.000    ; 0.619  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[4]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
; set_net_delay ; 3.940  ; 6.000    ; 2.060  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]                                                              ; [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]                                                                                                                                                                        ; max  ;
;  --           ; 3.940  ; 6.000    ; 2.060  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[1]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.077  ; 6.000    ; 1.923  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[2]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.234  ; 6.000    ; 1.766  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[3]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.409  ; 6.000    ; 1.591  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[4]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.171  ; 6.000    ; 0.829  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[11]|q                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.171  ; 6.000    ; 0.829  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[0]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.192  ; 6.000    ; 0.808  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[8]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.198  ; 6.000    ; 0.802  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[9]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.379  ; 6.000    ; 0.621  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[7]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.379  ; 6.000    ; 0.621  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[10]|q                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.379  ; 6.000    ; 0.621  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[6]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.380  ; 6.000    ; 0.620  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[5]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
; set_net_delay ; 4.379  ; 6.000    ; 1.621  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]|q}]                                                                                     ; [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]                                                                                                                                                                     ; max  ;
;  --           ; 4.379  ; 6.000    ; 1.621  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[4]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 4.427  ; 6.000    ; 1.573  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[1]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 4.480  ; 6.000    ; 1.520  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[2]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 4.568  ; 6.000    ; 1.432  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[3]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 4.830  ; 6.000    ; 1.170  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[9]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 4.974  ; 6.000    ; 1.026  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[6]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.196  ; 6.000    ; 0.804  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[5]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.379  ; 6.000    ; 0.621  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[7]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.380  ; 6.000    ; 0.620  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[8]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.380  ; 6.000    ; 0.620  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[0]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
; set_net_delay ; 4.756  ; 6.000    ; 1.244  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]                                                               ; [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]                                                                                                                                                                        ; max  ;
;  --           ; 4.756  ; 6.000    ; 1.244  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[9]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.854  ; 6.000    ; 1.146  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[4]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.921  ; 6.000    ; 1.079  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[10]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 4.925  ; 6.000    ; 1.075  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[11]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 4.934  ; 6.000    ; 1.066  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[8]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.176  ; 6.000    ; 0.824  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[6]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.180  ; 6.000    ; 0.820  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[5]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.182  ; 6.000    ; 0.818  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[7]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.378  ; 6.000    ; 0.622  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[3]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.379  ; 6.000    ; 0.621  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[2]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.380  ; 6.000    ; 0.620  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[1]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.380  ; 6.000    ; 0.620  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[0]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
; set_net_delay ; 4.773  ; 6.000    ; 1.227  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]                                                                  ; [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]                                                                                                                                                                            ; max  ;
;  --           ; 4.773  ; 6.000    ; 1.227  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[5]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 4.802  ; 6.000    ; 1.198  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[4]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 4.870  ; 6.000    ; 1.130  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[3]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 4.921  ; 6.000    ; 1.079  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[1]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 4.999  ; 6.000    ; 1.001  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[7]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.044  ; 6.000    ; 0.956  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[2]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.170  ; 6.000    ; 0.830  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[9]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.171  ; 6.000    ; 0.829  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[8]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.196  ; 6.000    ; 0.804  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[0]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.378  ; 6.000    ; 0.622  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[6]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
; set_net_delay ; 4.798  ; 6.000    ; 1.202  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]                                                               ; [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]                                                                                                                                                                        ; max  ;
;  --           ; 4.798  ; 6.000    ; 1.202  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[0]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.843  ; 6.000    ; 1.157  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[1]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.847  ; 6.000    ; 1.153  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[7]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.952  ; 6.000    ; 1.048  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[10]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 4.959  ; 6.000    ; 1.041  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[9]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.962  ; 6.000    ; 1.038  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[8]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.968  ; 6.000    ; 1.032  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[11]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.015  ; 6.000    ; 0.985  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[2]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.169  ; 6.000    ; 0.831  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[4]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.378  ; 6.000    ; 0.622  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[3]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.380  ; 6.000    ; 0.620  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[6]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.380  ; 6.000    ; 0.620  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[5]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
; set_net_delay ; 4.996  ; 6.000    ; 1.004  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]                                                              ; [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]                                                                                                                                                                        ; max  ;
;  --           ; 4.996  ; 6.000    ; 1.004  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[6]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.168  ; 6.000    ; 0.832  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[1]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.170  ; 6.000    ; 0.830  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[9]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.170  ; 6.000    ; 0.830  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[7]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.171  ; 6.000    ; 0.829  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[11]|q                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.378  ; 6.000    ; 0.622  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[3]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.379  ; 6.000    ; 0.621  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[5]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.379  ; 6.000    ; 0.621  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[2]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.379  ; 6.000    ; 0.621  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[0]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.380  ; 6.000    ; 0.620  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[8]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.380  ; 6.000    ; 0.620  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[10]|q                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.381  ; 6.000    ; 0.619  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[4]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
; set_net_delay ; 13.044 ; 16.000   ; 2.956  ; [get_registers *]                                                                                                                                                      ; [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]                                                                                                                                                                                                                                                             ; max  ;
;  --           ; 13.044 ; 16.000   ; 2.956  ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                      ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                             ; max  ;
;  --           ; 13.131 ; 16.000   ; 2.869  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                             ; max  ;
;  --           ; 13.739 ; 16.000   ; 2.261  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                             ; max  ;
;  --           ; 13.999 ; 16.000   ; 2.001  ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                      ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                 ; max  ;
;  --           ; 14.045 ; 16.000   ; 1.955  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                 ; max  ;
;  --           ; 14.200 ; 16.000   ; 1.800  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                 ; max  ;
; set_net_delay ; 13.248 ; 16.000   ; 2.752  ; [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]                                                                                                    ; [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]                                                                                                                                                                                                                                                                                   ; max  ;
;  --           ; 13.248 ; 16.000   ; 2.752  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]     ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                                                                                                                                    ; max  ;
;  --           ; 13.295 ; 16.000   ; 2.705  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]       ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                      ; max  ;
;  --           ; 13.379 ; 16.000   ; 2.621  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                      ; max  ;
;  --           ; 13.753 ; 16.000   ; 2.247  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                         ; max  ;
;  --           ; 14.047 ; 16.000   ; 1.953  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                                                                                                         ; max  ;
;  --           ; 14.221 ; 16.000   ; 1.779  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                         ; max  ;
;  --           ; 14.318 ; 16.000   ; 1.682  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                         ; max  ;
;  --           ; 14.331 ; 16.000   ; 1.669  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                         ; max  ;
;  --           ; 14.343 ; 16.000   ; 1.657  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                         ; max  ;
;  --           ; 14.354 ; 16.000   ; 1.646  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                         ; max  ;
;  --           ; 14.368 ; 16.000   ; 1.632  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                                         ; max  ;
;  --           ; 14.372 ; 16.000   ; 1.628  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                                                                                                                                        ; max  ;
;  --           ; 14.486 ; 16.000   ; 1.514  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                         ; max  ;
;  --           ; 14.560 ; 16.000   ; 1.440  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]           ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                          ; max  ;
;  --           ; 14.635 ; 16.000   ; 1.365  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]           ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                          ; max  ;
;  --           ; 14.644 ; 16.000   ; 1.356  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                                         ; max  ;
+---------------+--------+----------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 113
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.204
Worst Case Available Settling Time: 34.154 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                              ;
+------------+-----------------+-----------------------------+---------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                  ; Note                                              ;
+------------+-----------------+-----------------------------+---------------------------------------------------+
; 53.21 MHz  ; 53.21 MHz       ; altera_reserved_tck         ;                                                   ;
; 66.21 MHz  ; 66.21 MHz       ; u0|altpll_0|sd1|pll7|clk[0] ;                                                   ;
; 140.63 MHz ; 63.75 MHz       ; u0|altpll_0|sd1|pll7|clk[1] ; limit due to minimum port rate restriction (tmin) ;
; 147.47 MHz ; 147.47 MHz      ; Mhz25Clk_ClkIn              ;                                                   ;
+------------+-----------------+-----------------------------+---------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 4.897  ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[1] ; 12.889 ; 0.000         ;
; Mhz25Clk_ClkIn              ; 13.774 ; 0.000         ;
; altera_reserved_tck         ; 40.603 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                   ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 0.379 ; 0.000         ;
; Mhz25Clk_ClkIn              ; 0.397 ; 0.000         ;
; altera_reserved_tck         ; 0.397 ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[1] ; 0.399 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 11.952 ; 0.000         ;
; Mhz25Clk_ClkIn              ; 36.892 ; 0.000         ;
; altera_reserved_tck         ; 46.356 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; Mhz25Clk_ClkIn              ; 1.049 ; 0.000         ;
; altera_reserved_tck         ; 1.243 ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0] ; 1.467 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[1] ; 4.314  ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0] ; 9.511  ; 0.000         ;
; Mhz25Clk_ClkIn              ; 19.586 ; 0.000         ;
; altera_reserved_tck         ; 49.309 ; 0.000         ;
+-----------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Net Delay Summary                                                                                                                                                                                                                                                                                                             ;
+---------------+--------+----------+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Name          ; Slack  ; Required ; Actual ; From                                                                                                      ; To                                                                                                                                                                                 ; Type ;
+---------------+--------+----------+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; set_net_delay ; 3.111  ; 6.000    ; 2.889  ; [get_pins -compatibility_mode {*|q}]                                                                      ; [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}]                                                                                        ; max  ;
; set_net_delay ; 4.037  ; 6.000    ; 1.963  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] ; [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]    ; max  ;
; set_net_delay ; 4.436  ; 6.000    ; 1.564  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]|q}]                        ; [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] ; max  ;
; set_net_delay ; 4.800  ; 6.000    ; 1.200  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]  ; [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]    ; max  ;
; set_net_delay ; 4.822  ; 6.000    ; 1.178  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]     ; [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]        ; max  ;
; set_net_delay ; 4.852  ; 6.000    ; 1.148  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]  ; [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]    ; max  ;
; set_net_delay ; 5.065  ; 6.000    ; 0.935  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] ; [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]    ; max  ;
; set_net_delay ; 13.202 ; 16.000   ; 2.798  ; [get_registers *]                                                                                         ; [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]                                                                                         ; max  ;
; set_net_delay ; 13.337 ; 16.000   ; 2.663  ; [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]                                       ; [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]                                                                                                               ; max  ;
+---------------+--------+----------+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                 ;
+-------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                                                                                                   ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 4.897 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[18]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 15.043     ;
; 4.897 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[17]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 15.043     ;
; 4.897 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[23]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 15.043     ;
; 4.897 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[16]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 15.043     ;
; 4.909 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[12]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 15.023     ;
; 4.909 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[14]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 15.023     ;
; 4.909 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[9]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 15.023     ;
; 4.956 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[26]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 14.981     ;
; 4.956 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[2]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 14.981     ;
; 4.956 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[24]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 14.981     ;
; 4.956 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[7]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 14.981     ;
; 4.956 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[25]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 14.981     ;
; 4.962 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[22]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 14.975     ;
; 4.962 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[21]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 14.975     ;
; 4.962 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[20]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 14.975     ;
; 5.186 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[13]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 14.750     ;
; 5.186 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[28]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 14.750     ;
; 5.186 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[8]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 14.750     ;
; 5.186 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[11]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 14.750     ;
; 5.186 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[0]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 14.750     ;
; 5.186 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[1]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 14.750     ;
; 5.186 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[10]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 14.750     ;
; 5.186 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[15]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.066     ; 14.750     ;
; 5.233 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[18]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 14.709     ;
; 5.233 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[17]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 14.709     ;
; 5.233 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[23]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 14.709     ;
; 5.233 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[16]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.060     ; 14.709     ;
; 5.245 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[9]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 14.689     ;
; 5.245 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[12]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 14.689     ;
; 5.245 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[14]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.068     ; 14.689     ;
; 5.292 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[26]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 14.647     ;
; 5.292 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[7]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 14.647     ;
; 5.292 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[25]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 14.647     ;
; 5.292 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[2]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 14.647     ;
; 5.292 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[24]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 14.647     ;
; 5.298 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[20]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 14.641     ;
; 5.298 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[21]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 14.641     ;
; 5.298 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[22]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 14.641     ;
; 5.369 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[19]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 14.566     ;
; 5.369 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[29]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 14.566     ;
; 5.369 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[27]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 14.566     ;
; 5.369 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[3]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 14.566     ;
; 5.369 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[4]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 14.566     ;
; 5.369 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[5]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 14.566     ;
; 5.369 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[6]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 14.566     ;
; 5.369 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[31]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 14.566     ;
; 5.369 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[30]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 14.566     ;
; 5.439 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|burstcount_register_lint[2] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 14.494     ;
; 5.522 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[15]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 14.416     ;
; 5.522 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[13]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 14.416     ;
; 5.522 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[1]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 14.416     ;
; 5.522 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[10]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 14.416     ;
; 5.522 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[28]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 14.416     ;
; 5.522 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[11]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 14.416     ;
; 5.522 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[0]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 14.416     ;
; 5.522 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[8]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 14.416     ;
; 5.544 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[4]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 14.394     ;
; 5.544 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[8]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 14.394     ;
; 5.544 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[6]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 14.394     ;
; 5.544 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[2]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 14.394     ;
; 5.544 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[3]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 14.394     ;
; 5.544 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[5]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 14.394     ;
; 5.544 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[7]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 14.394     ;
; 5.544 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[13]        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 14.394     ;
; 5.544 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[12]        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 14.394     ;
; 5.544 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[11]        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 14.394     ;
; 5.544 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[10]        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 14.394     ;
; 5.544 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[9]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 14.394     ;
; 5.649 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|burstcount_register_lint[3] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 14.284     ;
; 5.649 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|burstcount_register_lint[5] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 14.284     ;
; 5.649 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|burstcount_register_lint[4] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 14.284     ;
; 5.678 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_wr_data_cnt[0]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 14.247     ;
; 5.678 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_wr_data_cnt[1]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 14.247     ;
; 5.678 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_wr_data_cnt[2]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 14.247     ;
; 5.678 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_wr_data_cnt[3]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.077     ; 14.247     ;
; 5.705 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[27]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 14.232     ;
; 5.705 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[3]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 14.232     ;
; 5.705 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[4]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 14.232     ;
; 5.705 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[5]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 14.232     ;
; 5.705 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[31]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 14.232     ;
; 5.705 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[30]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 14.232     ;
; 5.705 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[6]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 14.232     ;
; 5.705 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[19]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 14.232     ;
; 5.705 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[29]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 14.232     ;
; 5.775 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|burstcount_register_lint[2] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 14.160     ;
; 5.862 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 14.069     ;
; 5.862 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 14.069     ;
; 5.862 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 14.069     ;
; 5.869 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.075     ; 14.058     ;
; 5.880 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[9]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 14.060     ;
; 5.880 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[5]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 14.060     ;
; 5.880 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[7]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 14.060     ;
; 5.880 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[12]        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 14.060     ;
; 5.880 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[11]        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 14.060     ;
; 5.880 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[10]        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 14.060     ;
; 5.880 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[13]        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 14.060     ;
; 5.880 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[4]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 14.060     ;
; 5.880 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[8]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 14.060     ;
; 5.880 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[2]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 14.060     ;
; 5.880 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[3]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.062     ; 14.060     ;
+-------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll_0|sd1|pll7|clk[1]'                                                                                                               ;
+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 12.889 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[2]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 7.038      ;
; 12.889 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[15] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 7.038      ;
; 12.889 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[3]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 7.038      ;
; 12.889 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[7]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 7.038      ;
; 12.889 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[12] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 7.038      ;
; 12.889 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[13] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 7.038      ;
; 12.889 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[14] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 7.038      ;
; 12.889 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[5]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 7.038      ;
; 12.889 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[8]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 7.038      ;
; 12.889 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[9]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 7.038      ;
; 12.889 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[11] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 7.038      ;
; 12.889 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[10] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 7.038      ;
; 12.889 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[6]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 7.038      ;
; 12.889 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[4]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 7.038      ;
; 12.936 ; BlinkingLedCount_CntReg[10] ; BlinkingLed_DatReg          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.083     ; 6.983      ;
; 13.138 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[13] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.789      ;
; 13.138 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[12] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.789      ;
; 13.138 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[5]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.789      ;
; 13.138 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[14] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.789      ;
; 13.138 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[7]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.789      ;
; 13.138 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[3]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.789      ;
; 13.138 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[4]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.789      ;
; 13.138 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[10] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.789      ;
; 13.138 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[6]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.789      ;
; 13.138 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[2]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.789      ;
; 13.138 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[11] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.789      ;
; 13.138 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[15] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.789      ;
; 13.138 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[9]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.789      ;
; 13.138 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[8]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.789      ;
; 13.185 ; BlinkingLedCount_CntReg[9]  ; BlinkingLed_DatReg          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.083     ; 6.734      ;
; 13.334 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[13] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.593      ;
; 13.334 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[12] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.593      ;
; 13.334 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[14] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.593      ;
; 13.334 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[5]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.593      ;
; 13.334 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[7]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.593      ;
; 13.334 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[4]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.593      ;
; 13.334 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[6]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.593      ;
; 13.334 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[3]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.593      ;
; 13.334 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[10] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.593      ;
; 13.334 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[15] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.593      ;
; 13.334 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[11] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.593      ;
; 13.334 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[9]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.593      ;
; 13.334 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[2]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.593      ;
; 13.334 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[8]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.593      ;
; 13.381 ; BlinkingLedCount_CntReg[7]  ; BlinkingLed_DatReg          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.083     ; 6.538      ;
; 13.467 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[13] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.460      ;
; 13.467 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[12] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.460      ;
; 13.467 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[14] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.460      ;
; 13.467 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[5]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.460      ;
; 13.467 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[4]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.460      ;
; 13.467 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[6]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.460      ;
; 13.467 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[3]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.460      ;
; 13.467 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[7]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.460      ;
; 13.467 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[10] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.460      ;
; 13.467 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[15] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.460      ;
; 13.467 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[11] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.460      ;
; 13.467 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[9]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.460      ;
; 13.467 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[8]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.460      ;
; 13.467 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[2]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.460      ;
; 13.514 ; BlinkingLedCount_CntReg[8]  ; BlinkingLed_DatReg          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.083     ; 6.405      ;
; 13.712 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[30] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 6.216      ;
; 13.712 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[16] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 6.216      ;
; 13.712 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[19] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 6.216      ;
; 13.712 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[20] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 6.216      ;
; 13.712 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[22] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 6.216      ;
; 13.712 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[26] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 6.216      ;
; 13.712 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[25] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 6.216      ;
; 13.712 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[24] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 6.216      ;
; 13.712 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[21] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 6.216      ;
; 13.712 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[23] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 6.216      ;
; 13.712 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[27] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 6.216      ;
; 13.712 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[28] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 6.216      ;
; 13.712 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[17] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 6.216      ;
; 13.712 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[18] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 6.216      ;
; 13.712 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[29] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 6.216      ;
; 13.844 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[12] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.083      ;
; 13.844 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[13] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.083      ;
; 13.844 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[5]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.083      ;
; 13.844 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[4]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.083      ;
; 13.844 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[7]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.083      ;
; 13.844 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[14] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.083      ;
; 13.844 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[3]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.083      ;
; 13.844 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[6]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.083      ;
; 13.844 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[11] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.083      ;
; 13.844 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[9]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.083      ;
; 13.844 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[2]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.083      ;
; 13.844 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[10] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.083      ;
; 13.844 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[8]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.083      ;
; 13.844 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[15] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.075     ; 6.083      ;
; 13.891 ; BlinkingLedCount_CntReg[13] ; BlinkingLed_DatReg          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.083     ; 6.028      ;
; 13.961 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[23] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 5.967      ;
; 13.961 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[22] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 5.967      ;
; 13.961 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[18] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 5.967      ;
; 13.961 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[17] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 5.967      ;
; 13.961 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[20] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 5.967      ;
; 13.961 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[25] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 5.967      ;
; 13.961 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[26] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 5.967      ;
; 13.961 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[21] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 5.967      ;
; 13.961 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[29] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 5.967      ;
; 13.961 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[30] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.074     ; 5.967      ;
+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Mhz25Clk_ClkIn'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock                ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------+--------------+------------+------------+
; 13.774 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|mdio_clk                                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; Mhz25Clk_ClkIn ; 20.000       ; 2.140      ; 8.288      ;
; 13.774 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|mdio_clk                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; Mhz25Clk_ClkIn ; 20.000       ; 2.140      ; 8.288      ;
; 15.727 ; tse_mac_rst_reg                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[1] ; Mhz25Clk_ClkIn ; 19.808       ; 2.178      ; 6.181      ;
; 15.762 ; tse_mac_rst_reg                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[1] ; Mhz25Clk_ClkIn ; 19.808       ; 2.171      ; 6.139      ;
; 33.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.081     ; 6.702      ;
; 33.277 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.655      ;
; 33.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 6.652      ;
; 33.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.081     ; 6.566      ;
; 33.407 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 6.524      ;
; 33.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 6.521      ;
; 33.454 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 6.477      ;
; 33.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.081     ; 6.422      ;
; 33.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.403      ;
; 33.531 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.401      ;
; 33.536 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.081     ; 6.385      ;
; 33.537 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.395      ;
; 33.549 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.383      ;
; 33.559 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 6.372      ;
; 33.572 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.081     ; 6.349      ;
; 33.582 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.350      ;
; 33.583 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.349      ;
; 33.586 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.346      ;
; 33.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 6.335      ;
; 33.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.309      ;
; 33.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.307      ;
; 33.635 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.081     ; 6.286      ;
; 33.644 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.064     ; 6.294      ;
; 33.672 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.081     ; 6.249      ;
; 33.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 6.241      ;
; 33.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 6.219      ;
; 33.727 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 6.204      ;
; 33.752 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.081     ; 6.169      ;
; 33.753 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 6.178      ;
; 33.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 6.172      ;
; 33.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.069     ; 6.174      ;
; 33.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.081     ; 6.133      ;
; 33.790 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.081     ; 6.131      ;
; 33.800 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 6.131      ;
; 33.812 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 6.119      ;
; 33.828 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.104      ;
; 33.834 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.098      ;
; 33.836 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.096      ;
; 33.842 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.090      ;
; 33.844 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 6.087      ;
; 33.844 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 6.076      ;
; 33.844 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 6.076      ;
; 33.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 6.083      ;
; 33.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 6.081      ;
; 33.852 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.081     ; 6.069      ;
; 33.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.078      ;
; 33.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.074     ; 6.070      ;
; 33.866 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.066      ;
; 33.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.063      ;
; 33.874 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.064     ; 6.064      ;
; 33.875 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.057      ;
; 33.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.056      ;
; 33.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.056      ;
; 33.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.048      ;
; 33.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.047      ;
; 33.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.081     ; 6.033      ;
; 33.888 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.044      ;
; 33.889 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.081     ; 6.032      ;
; 33.894 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 6.026      ;
; 33.895 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.037      ;
; 33.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.029      ;
; 33.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 6.026      ;
; 33.904 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 6.026      ;
; 33.905 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 6.027      ;
; 33.911 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 6.009      ;
; 33.914 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 6.006      ;
; 33.915 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 6.005      ;
; 33.918 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.064     ; 6.020      ;
; 33.924 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.081     ; 5.997      ;
; 33.926 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.081     ; 5.995      ;
; 33.937 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.074     ; 5.991      ;
; 33.940 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.064     ; 5.998      ;
; 33.942 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.070     ; 5.990      ;
; 33.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 5.988      ;
; 33.954 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 5.976      ;
; 33.958 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 5.973      ;
; 33.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 5.966      ;
; 33.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 5.963      ;
; 33.971 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 5.959      ;
; 33.974 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 5.956      ;
; 33.974 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 5.956      ;
; 33.975 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 5.955      ;
; 33.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 5.952      ;
; 33.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 5.940      ;
; 33.980 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 5.940      ;
; 33.981 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 5.950      ;
; 33.994 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.074     ; 5.934      ;
; 33.999 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 5.932      ;
; 33.999 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 5.932      ;
; 34.005 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 5.926      ;
; 34.006 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 5.925      ;
; 34.013 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.063     ; 5.926      ;
; 34.015 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.071     ; 5.916      ;
; 34.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 5.909      ;
; 34.023 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.082     ; 5.897      ;
; 34.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 5.904      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 40.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 9.633      ;
; 40.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 9.485      ;
; 40.980 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 9.256      ;
; 41.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 8.901      ;
; 41.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 8.866      ;
; 41.498 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 8.767      ;
; 41.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 8.751      ;
; 41.858 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 8.378      ;
; 42.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 8.219      ;
; 42.073 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 8.199      ;
; 42.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 8.113      ;
; 42.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 7.812      ;
; 42.701 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 7.576      ;
; 42.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 7.505      ;
; 42.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 7.383      ;
; 43.001 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 7.262      ;
; 43.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 7.211      ;
; 43.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 6.852      ;
; 43.545 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 6.719      ;
; 44.230 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 6.029      ;
; 44.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 5.428      ;
; 44.939 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 5.327      ;
; 44.946 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 5.306      ;
; 45.031 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 5.221      ;
; 45.739 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 4.527      ;
; 45.756 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 4.478      ;
; 45.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 4.476      ;
; 45.897 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 4.369      ;
; 45.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 4.301      ;
; 46.067 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 4.203      ;
; 46.068 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 4.191      ;
; 46.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 4.016      ;
; 46.328 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 3.938      ;
; 46.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.851      ;
; 46.469 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 3.786      ;
; 46.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 3.638      ;
; 46.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 3.590      ;
; 46.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 3.454      ;
; 46.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.307      ;
; 47.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.252      ;
; 47.058 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.219      ;
; 47.096 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.181      ;
; 47.369 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.908      ;
; 47.382 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.895      ;
; 49.285 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                               ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 0.988      ;
; 91.852 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_r2j:auto_generated|counter_reg_bit[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 8.072      ;
; 92.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_r2j:auto_generated|counter_reg_bit[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.453      ;
; 92.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[10]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.425      ;
; 92.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.404      ;
; 92.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.403      ;
; 92.575 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_r2j:auto_generated|counter_reg_bit[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 7.338      ;
; 92.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.256      ;
; 92.663 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[10]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.256      ;
; 92.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.251      ;
; 92.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[8]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.239      ;
; 92.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[7]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.239      ;
; 92.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[6]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.239      ;
; 92.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[5]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.239      ;
; 92.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[4]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.239      ;
; 92.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[3]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.239      ;
; 92.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[2]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.239      ;
; 92.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[1]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.239      ;
; 92.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[0]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.239      ;
; 92.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[9]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.239      ;
; 92.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.249      ;
; 92.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.249      ;
; 92.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.248      ;
; 92.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.248      ;
; 92.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.247      ;
; 92.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.247      ;
; 92.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.245      ;
; 92.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.245      ;
; 92.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.234      ;
; 92.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.234      ;
; 92.674 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.234      ;
; 92.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.244      ;
; 92.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.243      ;
; 92.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.241      ;
; 92.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.238      ;
; 92.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.237      ;
; 92.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_r2j:auto_generated|counter_reg_bit[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 7.228      ;
; 92.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[14]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 7.114      ;
; 92.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.098      ;
; 92.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.098      ;
; 92.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.097      ;
; 92.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.096      ;
; 92.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.094      ;
; 92.817 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.091      ;
; 92.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 7.090      ;
; 92.841 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[27]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.077      ;
; 92.850 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 7.079      ;
; 92.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 7.049      ;
; 92.894 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.024      ;
; 92.895 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.023      ;
; 92.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.019      ;
; 92.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.019      ;
; 92.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.018      ;
; 92.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.018      ;
; 92.974 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[14]                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.945      ;
; 92.976 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 6.942      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                  ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.379 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|writedata[6]                                                                                                                                                                                                                   ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_ocimem:the_Nios_cpu_0_cpu_nios2_ocimem|Nios_cpu_0_cpu_ociram_sp_ram_module:Nios_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a0~porta_datain_reg0                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 1.043      ;
; 0.380 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[68]                                                                                            ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a36~porta_datain_reg0                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 1.044      ;
; 0.380 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|writedata[14]                                                                                                                                                                                                                  ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_ocimem:the_Nios_cpu_0_cpu_nios2_ocimem|Nios_cpu_0_cpu_ociram_sp_ram_module:Nios_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a0~porta_datain_reg0                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 1.044      ;
; 0.382 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[72]                                                                                            ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a36~porta_datain_reg0                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 1.046      ;
; 0.384 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|m_readfifo_data[26]                                                                                                                                                                                                 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|altsyncram_gah1:FIFOram|ram_block1a26~porta_datain_reg0 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 1.042      ;
; 0.385 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[73]                                                                                            ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 1.046      ;
; 0.386 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[200]                                                                                           ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 1.047      ;
; 0.386 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[201]                                                                                           ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 1.047      ;
; 0.388 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[197]                                                                                           ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.439      ; 1.057      ;
; 0.389 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[85]                                                                                            ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 1.050      ;
; 0.389 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                                          ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 1.053      ;
; 0.390 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_xfer_wr_data[20]                                                                                                                                                                                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_dc_victim_module:Nios_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.432      ; 1.052      ;
; 0.390 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|m_readfifo_data[6]                                                                                                                                                                                                  ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|altsyncram_gah1:FIFOram|ram_block1a0~porta_datain_reg0  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.431      ; 1.051      ;
; 0.392 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_ic_tag_module:Nios_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_k6d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.423      ; 1.045      ;
; 0.392 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|m_readfifo_data[13]                                                                                                                                                                                                 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|altsyncram_gah1:FIFOram|ram_block1a0~porta_datain_reg0  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 1.050      ;
; 0.393 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                                                          ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 1.057      ;
; 0.394 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[193]                                                                                           ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.436      ; 1.060      ;
; 0.396 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_ic_tag_module:Nios_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_k6d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.423      ; 1.049      ;
; 0.396 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                                                          ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 1.060      ;
; 0.396 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|writedata[7]                                                                                                                                                                                                                   ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_ocimem:the_Nios_cpu_0_cpu_nios2_ocimem|Nios_cpu_0_cpu_ociram_sp_ram_module:Nios_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a0~porta_datain_reg0                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.434      ; 1.060      ;
; 0.396 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|m_readfifo_data[12]                                                                                                                                                                                                 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|altsyncram_gah1:FIFOram|ram_block1a0~porta_datain_reg0  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.428      ; 1.054      ;
; 0.397 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_read:the_Nios_sgdma_tse_tx_0_m_read|m_read_read                                                                                                                                                                                                                 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_read:the_Nios_sgdma_tse_tx_0_m_read|m_read_read                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|low_addressa[0]                                                                                            ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|low_addressa[0]                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|usedw_is_0_dff                                                                                             ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|usedw_is_0_dff                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|usedw_is_1_dff                                                                                             ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|usedw_is_1_dff                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_fill_has_started                                                                                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                            ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_dc_victim_module:Nios_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.420      ; 1.047      ;
; 0.397 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|command_config[13]                                                                                                                                                                        ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|command_config[13]                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_itrace:the_Nios_cpu_0_cpu_nios2_oci_itrace|pending_exc_handler[25]                                                                                                                                    ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_itrace:the_Nios_cpu_0_cpu_nios2_oci_itrace|pending_exc_handler[25]                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|rx_command_status[25]                                                                                                                                                                     ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|rx_command_status[25]                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_grabber:the_Nios_sgdma_tse_tx_0_command_grabber|command_fifo_rdreq_reg                                                                                                                                                                                    ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_grabber:the_Nios_sgdma_tse_tx_0_command_grabber|command_fifo_rdreq_reg                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_fifo:the_Nios_cpu_0_cpu_nios2_oci_fifo|fifo_rdptr[2]                                                                                                                                                  ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_fifo:the_Nios_cpu_0_cpu_nios2_oci_fifo|fifo_rdptr[2]                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_fifo:the_Nios_cpu_0_cpu_nios2_oci_fifo|fifo_rdptr[3]                                                                                                                                                  ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_fifo:the_Nios_cpu_0_cpu_nios2_oci_fifo|fifo_rdptr[3]                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_itrace:the_Nios_cpu_0_cpu_nios2_oci_itrace|pending_exc_record_handler                                                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_itrace:the_Nios_cpu_0_cpu_nios2_oci_itrace|pending_exc_record_handler                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_itrace:the_Nios_cpu_0_cpu_nios2_oci_itrace|pending_exc                                                                                                                                                ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_itrace:the_Nios_cpu_0_cpu_nios2_oci_itrace|pending_exc                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_itrace:the_Nios_cpu_0_cpu_nios2_oci_itrace|pending_frametype[1]                                                                                                                                       ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_itrace:the_Nios_cpu_0_cpu_nios2_oci_itrace|pending_frametype[1]                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_itrace:the_Nios_cpu_0_cpu_nios2_oci_itrace|trc_ctrl_reg[0]                                                                                                                                            ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_itrace:the_Nios_cpu_0_cpu_nios2_oci_itrace|trc_ctrl_reg[0]                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                               ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                               ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|command_config[11]                                                                                                                                                                        ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|command_config[11]                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.077      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ethernet_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ethernet_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sgdma_tse_rx_0_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                             ; Nios:u0|Nios_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sgdma_tse_rx_0_csr_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|transmitted_eop                                                                                                                                                                                                     ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|transmitted_eop                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                     ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ethernet_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                             ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ethernet_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sgdma_bridge_s0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                ; Nios:u0|Nios_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sgdma_bridge_s0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sgdma_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                ; Nios:u0|Nios_mm_interconnect_3:mm_interconnect_3|altera_avalon_sc_fifo:sgdma_bridge_s0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_sdram_controller_0:sdram_controller_0|i_count[1]                                                                                                                                                                                                                                                                    ; Nios:u0|Nios_sdram_controller_0:sdram_controller_0|i_count[1]                                                                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_tx_barrel:the_Nios_sgdma_tse_tx_0_tx_barrel|state.0001                                                                                                                                                                                                            ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_tx_barrel:the_Nios_sgdma_tse_tx_0_tx_barrel|state.0001                                                                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                        ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_0_s1_agent_rsp_fifo|mem[1][87]                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_bridge_m0_limiter|pending_response_count[0]                                                                                                                                                                                                 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_bridge_m0_limiter|pending_response_count[0]                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                   ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                   ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sgdma_tse_rx_0_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                             ; Nios:u0|Nios_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:sgdma_tse_rx_0_csr_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                   ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ethernet_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ethernet_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ethernet_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ethernet_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                              ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                   ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                       ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                        ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                           ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_m_write:the_Nios_sgdma_tse_rx_0_m_write|m_write_write                                                                                                                                                                                                             ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_m_write:the_Nios_sgdma_tse_rx_0_m_write|m_write_write                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_sdram_controller_0:sdram_controller_0|m_count[1]                                                                                                                                                                                                                                                                    ; Nios:u0|Nios_sdram_controller_0:sdram_controller_0|m_count[1]                                                                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ethernet_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:ethernet_bridge_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                              ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                              ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                        ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mem_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                                                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                   ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                   ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|altera_avalon_mm_bridge:sgdma_bridge|use_reg                                                                                                                                                                                                                                                                             ; Nios:u0|altera_avalon_mm_bridge:sgdma_bridge|use_reg                                                                                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:uart_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_uart_0:uart_0|Nios_uart_0_rx:the_Nios_uart_0_rx|rx_char_ready                                                                                                                                                                                                                                                       ; Nios:u0|Nios_uart_0:uart_0|Nios_uart_0_rx:the_Nios_uart_0_rx|rx_char_ready                                                                                                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                                                                                                                                                           ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                      ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|rvalid                                                                                                                                                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_bridge_m0_limiter|has_pending_responses                                                                                                                                                                                                     ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:sgdma_bridge_m0_limiter|has_pending_responses                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_sdram_controller_0:sdram_controller_0|m_next.010000000                                                                                                                                                                                                                                                              ; Nios:u0|Nios_sdram_controller_0:sdram_controller_0|m_next.010000000                                                                                                                                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|control_status_slave_which_resides_within_Nios_sgdma_tse_rx_0:the_control_status_slave_which_resides_within_Nios_sgdma_tse_rx_0|can_have_new_chain_complete                                                                   ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|control_status_slave_which_resides_within_Nios_sgdma_tse_rx_0:the_control_status_slave_which_resides_within_Nios_sgdma_tse_rx_0|can_have_new_chain_complete                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|control_status_slave_which_resides_within_Nios_sgdma_tse_rx_0:the_control_status_slave_which_resides_within_Nios_sgdma_tse_rx_0|descriptor_counter[0]                                                                         ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|control_status_slave_which_resides_within_Nios_sgdma_tse_rx_0:the_control_status_slave_which_resides_within_Nios_sgdma_tse_rx_0|descriptor_counter[0]                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_debug:the_Nios_cpu_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                               ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_debug:the_Nios_cpu_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_debug:the_Nios_cpu_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                   ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_debug:the_Nios_cpu_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|full_dff                                                                                                   ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|full_dff                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_debug:the_Nios_cpu_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                   ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_debug:the_Nios_cpu_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|control_status_slave_which_resides_within_Nios_sgdma_tse_rx_0:the_control_status_slave_which_resides_within_Nios_sgdma_tse_rx_0|descriptor_completed                                                                          ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|control_status_slave_which_resides_within_Nios_sgdma_tse_rx_0:the_control_status_slave_which_resides_within_Nios_sgdma_tse_rx_0|descriptor_completed                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_break:the_Nios_cpu_0_cpu_nios2_oci_break|dbrk_hit0_latch                                                                                                                                              ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_break:the_Nios_cpu_0_cpu_nios2_oci_break|dbrk_hit0_latch                                                                                                                                                                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|sop_tmp                                                                                                                                                        ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|sop_tmp                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_read:the_Nios_sgdma_tse_tx_0_m_read|m_read_state[0]                                                                                                                                                                                                             ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_read:the_Nios_sgdma_tse_tx_0_m_read|m_read_state[0]                                                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|crc_fwd_tmp                                                                                                                                                    ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|crc_fwd_tmp                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_tmp                                                                                                                                                        ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|eop_tmp                                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|wren_tmp                                                                                                                                                       ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|wren_tmp                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|low_addressa[0] ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|low_addressa[0]                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|low_addressa[1] ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|low_addressa[1]                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|low_addressa[2] ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|low_addressa[2]                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 0.669      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Mhz25Clk_ClkIn'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.077      ; 0.669      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.077      ; 0.669      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fa24:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.424      ; 1.052      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                                    ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                    ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                           ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                                                                                                                           ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                                                                                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                    ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                        ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                      ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                      ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                                                                                                                                   ; Nios:u0|Nios_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                                                                                                                                     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                        ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                        ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                                                                                           ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                                                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.669      ;
; 0.399 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                           ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                        ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                                    ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                           ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                           ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                           ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                           ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.075      ; 0.669      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fa24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.426      ; 1.086      ;
; 0.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fa24:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.427      ; 1.097      ;
; 0.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fa24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.426      ; 1.096      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.716      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.719      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.075      ; 0.718      ;
; 0.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fa24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.426      ; 1.117      ;
; 0.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fa24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.426      ; 1.117      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fa24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.426      ; 1.121      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.737      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.077      ; 0.738      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.737      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.077      ; 0.738      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.077      ; 0.738      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.077      ; 0.738      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.737      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.077      ; 0.738      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.737      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.737      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.737      ;
; 0.466 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                               ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                                                                                  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.737      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                            ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                              ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fa24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.426      ; 1.123      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                               ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                                                                                  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                            ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.738      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.075      ; 0.738      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.075      ; 0.738      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.075      ; 0.738      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; Mhz25PllRstNShift_DatReg[4]                                                                                                                                                                                                                                                                                                                 ; Mhz25PllRstNShift_DatReg[5]                                                                                                                                                                                                                                                                                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.075      ; 0.738      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.739      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.740      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.740      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.740      ;
; 0.469 ; Mhz25PllRstNShift_DatReg[1]                                                                                                                                                                                                                                                                                                                 ; Mhz25PllRstNShift_DatReg[2]                                                                                                                                                                                                                                                                                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.075      ; 0.739      ;
; 0.469 ; Mhz25PllRstNShift_DatReg[3]                                                                                                                                                                                                                                                                                                                 ; Mhz25PllRstNShift_DatReg[4]                                                                                                                                                                                                                                                                                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.075      ; 0.739      ;
; 0.469 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                                                                                              ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 0.740      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.397 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                               ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.669      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                             ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.669      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.684      ;
; 0.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.684      ;
; 0.446 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|DRsize.100                                                                                              ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[35]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.717      ;
; 0.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.717      ;
; 0.455 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.725      ;
; 0.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.731      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.737      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.737      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.737      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.737      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.736      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.737      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.737      ;
; 0.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.738      ;
; 0.466 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.738      ;
; 0.466 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.738      ;
; 0.466 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.738      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.737      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.737      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.739      ;
; 0.467 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                             ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.738      ;
; 0.467 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.739      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.738      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.738      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.738      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.739      ;
; 0.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.738      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.738      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.738      ;
; 0.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.738      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.738      ;
; 0.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.738      ;
; 0.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.740      ;
; 0.468 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.740      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.740      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.739      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.739      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.739      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.740      ;
; 0.469 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                             ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.740      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.740      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.741      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.741      ;
; 0.472 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[28]                                                                                                  ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[27]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.743      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.744      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.744      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.745      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.745      ;
; 0.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.744      ;
; 0.473 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.744      ;
; 0.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.744      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.745      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.745      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.745      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.745      ;
; 0.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.744      ;
; 0.474 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[4]                                                                                                   ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.745      ;
; 0.474 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.745      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 0.744      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.746      ;
; 0.475 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.746      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.746      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.746      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.746      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll_0|sd1|pll7|clk[1]'                                                                                                               ;
+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.399 ; BlinkingLed_DatReg          ; BlinkingLed_DatReg          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.669      ;
; 0.399 ; RstCount_CntReg[2]          ; RstCount_CntReg[2]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.669      ;
; 0.617 ; BlinkingLedCount_CntReg[30] ; BlinkingLedCount_CntReg[30] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.888      ;
; 0.681 ; BlinkingLedCount_CntReg[5]  ; BlinkingLedCount_CntReg[5]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.951      ;
; 0.681 ; BlinkingLedCount_CntReg[3]  ; BlinkingLedCount_CntReg[3]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.951      ;
; 0.682 ; RstCount_CntReg[6]          ; RstCount_CntReg[6]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 0.951      ;
; 0.683 ; BlinkingLedCount_CntReg[6]  ; BlinkingLedCount_CntReg[6]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.953      ;
; 0.684 ; RstCount_CntReg[4]          ; RstCount_CntReg[4]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 0.953      ;
; 0.684 ; BlinkingLedCount_CntReg[4]  ; BlinkingLedCount_CntReg[4]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.954      ;
; 0.684 ; RstCount_CntReg[7]          ; RstCount_CntReg[7]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 0.953      ;
; 0.688 ; RstCount_CntReg[5]          ; RstCount_CntReg[5]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 0.957      ;
; 0.688 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[13] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.958      ;
; 0.688 ; BlinkingLedCount_CntReg[11] ; BlinkingLedCount_CntReg[11] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.958      ;
; 0.689 ; BlinkingLedCount_CntReg[29] ; BlinkingLedCount_CntReg[29] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.960      ;
; 0.692 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[9]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.962      ;
; 0.692 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[7]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.962      ;
; 0.693 ; BlinkingLedCount_CntReg[12] ; BlinkingLedCount_CntReg[12] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.963      ;
; 0.693 ; RstCount_CntReg[8]          ; RstCount_CntReg[8]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 0.962      ;
; 0.694 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[8]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.964      ;
; 0.695 ; BlinkingLedCount_CntReg[28] ; BlinkingLedCount_CntReg[28] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.966      ;
; 0.697 ; RstCount_CntReg[9]          ; RstCount_CntReg[9]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 0.966      ;
; 0.699 ; RstCount_CntReg[10]         ; RstCount_CntReg[10]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 0.968      ;
; 0.702 ; BlinkingLedCount_CntReg[21] ; BlinkingLedCount_CntReg[21] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.973      ;
; 0.702 ; BlinkingLedCount_CntReg[19] ; BlinkingLedCount_CntReg[19] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.973      ;
; 0.702 ; BlinkingLedCount_CntReg[15] ; BlinkingLedCount_CntReg[15] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.972      ;
; 0.703 ; BlinkingLedCount_CntReg[27] ; BlinkingLedCount_CntReg[27] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.974      ;
; 0.703 ; RstCount_CntReg[22]         ; RstCount_CntReg[22]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.973      ;
; 0.703 ; RstCount_CntReg[20]         ; RstCount_CntReg[20]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.973      ;
; 0.703 ; RstCount_CntReg[16]         ; RstCount_CntReg[16]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 0.972      ;
; 0.704 ; BlinkingLedCount_CntReg[17] ; BlinkingLedCount_CntReg[17] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.975      ;
; 0.704 ; RstCount_CntReg[27]         ; RstCount_CntReg[27]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.974      ;
; 0.705 ; BlinkingLedCount_CntReg[22] ; BlinkingLedCount_CntReg[22] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.976      ;
; 0.705 ; RstCount_CntReg[18]         ; RstCount_CntReg[18]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.975      ;
; 0.706 ; BlinkingLedCount_CntReg[25] ; BlinkingLedCount_CntReg[25] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.977      ;
; 0.706 ; BlinkingLedCount_CntReg[23] ; BlinkingLedCount_CntReg[23] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.977      ;
; 0.706 ; RstCount_CntReg[23]         ; RstCount_CntReg[23]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.976      ;
; 0.706 ; BlinkingLedCount_CntReg[16] ; BlinkingLedCount_CntReg[16] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.977      ;
; 0.707 ; RstCount_CntReg[26]         ; RstCount_CntReg[26]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.977      ;
; 0.707 ; RstCount_CntReg[24]         ; RstCount_CntReg[24]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.977      ;
; 0.707 ; BlinkingLedCount_CntReg[18] ; BlinkingLedCount_CntReg[18] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.978      ;
; 0.707 ; RstCount_CntReg[17]         ; RstCount_CntReg[17]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.977      ;
; 0.708 ; BlinkingLedCount_CntReg[20] ; BlinkingLedCount_CntReg[20] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.979      ;
; 0.708 ; BlinkingLedCount_CntReg[14] ; BlinkingLedCount_CntReg[14] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.978      ;
; 0.708 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[10] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.978      ;
; 0.708 ; RstCount_CntReg[19]         ; RstCount_CntReg[19]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.978      ;
; 0.709 ; RstCount_CntReg[13]         ; RstCount_CntReg[13]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 0.978      ;
; 0.709 ; BlinkingLedCount_CntReg[26] ; BlinkingLedCount_CntReg[26] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.980      ;
; 0.709 ; BlinkingLedCount_CntReg[24] ; BlinkingLedCount_CntReg[24] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 0.980      ;
; 0.709 ; RstCount_CntReg[15]         ; RstCount_CntReg[15]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 0.978      ;
; 0.710 ; RstCount_CntReg[14]         ; RstCount_CntReg[14]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; RstCount_CntReg[25]         ; RstCount_CntReg[25]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.980      ;
; 0.710 ; BlinkingLedCount_CntReg[2]  ; BlinkingLedCount_CntReg[2]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.980      ;
; 0.712 ; RstCount_CntReg[12]         ; RstCount_CntReg[12]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 0.981      ;
; 0.713 ; RstCount_CntReg[30]         ; RstCount_CntReg[30]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.983      ;
; 0.713 ; RstCount_CntReg[28]         ; RstCount_CntReg[28]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.983      ;
; 0.717 ; RstCount_CntReg[29]         ; RstCount_CntReg[29]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 0.987      ;
; 0.717 ; RstCount_CntReg[11]         ; RstCount_CntReg[11]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 0.986      ;
; 0.731 ; RstCount_CntReg[21]         ; RstCount_CntReg[21]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.001      ;
; 0.848 ; RstCount_CntReg[3]          ; RstCount_CntReg[3]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.117      ;
; 0.877 ; RstCount_CntReg[2]          ; RstCount_CntReg[3]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.146      ;
; 0.975 ; RstCount_CntReg[26]         ; tse_mac_rst_reg             ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.244      ;
; 1.002 ; BlinkingLedCount_CntReg[6]  ; BlinkingLedCount_CntReg[7]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.272      ;
; 1.003 ; BlinkingLedCount_CntReg[3]  ; BlinkingLedCount_CntReg[4]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.273      ;
; 1.003 ; RstCount_CntReg[7]          ; RstCount_CntReg[8]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.272      ;
; 1.003 ; BlinkingLedCount_CntReg[2]  ; BlinkingLedCount_CntReg[3]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.273      ;
; 1.003 ; BlinkingLedCount_CntReg[5]  ; BlinkingLedCount_CntReg[6]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.273      ;
; 1.004 ; BlinkingLedCount_CntReg[4]  ; BlinkingLedCount_CntReg[5]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.274      ;
; 1.004 ; RstCount_CntReg[6]          ; RstCount_CntReg[7]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.273      ;
; 1.004 ; RstCount_CntReg[4]          ; RstCount_CntReg[5]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.273      ;
; 1.005 ; RstCount_CntReg[5]          ; RstCount_CntReg[6]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.274      ;
; 1.010 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[14] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.280      ;
; 1.010 ; BlinkingLedCount_CntReg[11] ; BlinkingLedCount_CntReg[12] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.280      ;
; 1.011 ; BlinkingLedCount_CntReg[29] ; BlinkingLedCount_CntReg[30] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 1.282      ;
; 1.012 ; BlinkingLedCount_CntReg[12] ; BlinkingLedCount_CntReg[13] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.282      ;
; 1.013 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[9]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.283      ;
; 1.014 ; BlinkingLedCount_CntReg[28] ; BlinkingLedCount_CntReg[29] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 1.285      ;
; 1.016 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[10] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.286      ;
; 1.016 ; RstCount_CntReg[9]          ; RstCount_CntReg[10]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.285      ;
; 1.016 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[8]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.286      ;
; 1.017 ; BlinkingLedCount_CntReg[6]  ; BlinkingLedCount_CntReg[8]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.287      ;
; 1.017 ; RstCount_CntReg[8]          ; RstCount_CntReg[9]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.286      ;
; 1.018 ; RstCount_CntReg[7]          ; RstCount_CntReg[9]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.287      ;
; 1.020 ; BlinkingLedCount_CntReg[2]  ; BlinkingLedCount_CntReg[4]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.290      ;
; 1.021 ; BlinkingLedCount_CntReg[4]  ; BlinkingLedCount_CntReg[6]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.291      ;
; 1.021 ; RstCount_CntReg[16]         ; RstCount_CntReg[17]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.078      ; 1.294      ;
; 1.022 ; RstCount_CntReg[5]          ; RstCount_CntReg[7]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.291      ;
; 1.022 ; BlinkingLedCount_CntReg[15] ; BlinkingLedCount_CntReg[16] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.077      ; 1.294      ;
; 1.023 ; RstCount_CntReg[27]         ; RstCount_CntReg[28]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.293      ;
; 1.023 ; RstCount_CntReg[10]         ; RstCount_CntReg[11]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.074      ; 1.292      ;
; 1.024 ; BlinkingLedCount_CntReg[16] ; BlinkingLedCount_CntReg[17] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 1.295      ;
; 1.024 ; BlinkingLedCount_CntReg[21] ; BlinkingLedCount_CntReg[22] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 1.295      ;
; 1.024 ; BlinkingLedCount_CntReg[19] ; BlinkingLedCount_CntReg[20] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 1.295      ;
; 1.024 ; BlinkingLedCount_CntReg[22] ; BlinkingLedCount_CntReg[23] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 1.295      ;
; 1.025 ; RstCount_CntReg[17]         ; RstCount_CntReg[18]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.295      ;
; 1.025 ; BlinkingLedCount_CntReg[18] ; BlinkingLedCount_CntReg[19] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 1.296      ;
; 1.025 ; RstCount_CntReg[22]         ; RstCount_CntReg[23]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.295      ;
; 1.025 ; BlinkingLedCount_CntReg[14] ; BlinkingLedCount_CntReg[15] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.295      ;
; 1.025 ; BlinkingLedCount_CntReg[27] ; BlinkingLedCount_CntReg[28] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.076      ; 1.296      ;
; 1.025 ; RstCount_CntReg[23]         ; RstCount_CntReg[24]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.295      ;
; 1.025 ; RstCount_CntReg[20]         ; RstCount_CntReg[21]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.075      ; 1.295      ;
+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.285     ; 7.532      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.952 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.289     ; 7.528      ;
; 11.954 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.293     ; 7.522      ;
; 11.954 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.293     ; 7.522      ;
; 11.954 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.293     ; 7.522      ;
; 11.954 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.293     ; 7.522      ;
; 11.954 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.293     ; 7.522      ;
; 11.954 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.293     ; 7.522      ;
; 11.954 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.293     ; 7.522      ;
; 11.954 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[24]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.293     ; 7.522      ;
; 11.954 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.293     ; 7.522      ;
; 11.954 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.293     ; 7.522      ;
; 11.954 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.293     ; 7.522      ;
; 11.954 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.293     ; 7.522      ;
; 11.954 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.293     ; 7.522      ;
; 11.954 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.293     ; 7.522      ;
; 11.954 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.293     ; 7.522      ;
; 11.954 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.293     ; 7.522      ;
; 11.954 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.293     ; 7.522      ;
; 11.954 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.293     ; 7.522      ;
; 11.954 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.293     ; 7.522      ;
; 11.954 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.293     ; 7.522      ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'Mhz25Clk_ClkIn'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                                                                                                                   ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 36.892 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 3.038      ;
; 36.892 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 3.038      ;
; 36.892 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][73]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 3.038      ;
; 36.892 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 3.038      ;
; 36.892 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 3.038      ;
; 36.892 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][72]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 3.038      ;
; 36.892 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 3.038      ;
; 36.892 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][62]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 3.038      ;
; 36.892 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 3.038      ;
; 36.892 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 3.038      ;
; 36.892 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 3.038      ;
; 36.904 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.073     ; 3.025      ;
; 36.904 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.073     ; 3.025      ;
; 36.904 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.073     ; 3.025      ;
; 36.930 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 3.000      ;
; 36.930 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 3.000      ;
; 36.930 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 3.000      ;
; 36.930 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 3.000      ;
; 36.930 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 3.000      ;
; 36.930 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 3.000      ;
; 36.930 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 3.000      ;
; 36.930 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 3.000      ;
; 37.179 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 2.751      ;
; 37.179 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 2.751      ;
; 37.179 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 2.751      ;
; 37.179 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 2.751      ;
; 37.179 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|Nios_altpll_0_stdsync_sv6:stdsync2|Nios_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 2.751      ;
; 37.179 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 2.751      ;
; 37.179 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 2.751      ;
; 37.179 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|Nios_altpll_0_stdsync_sv6:stdsync2|Nios_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 2.751      ;
; 37.179 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                 ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 2.751      ;
; 37.179 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 2.751      ;
; 37.179 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|prev_reset                                                                                                                                                                                 ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.072     ; 2.751      ;
; 37.490 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.434      ;
; 37.490 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.434      ;
; 37.490 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.434      ;
; 37.490 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.434      ;
; 37.490 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.434      ;
; 37.490 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.434      ;
; 37.490 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                           ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.434      ;
; 37.490 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.434      ;
; 37.490 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.434      ;
; 37.506 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.418      ;
; 37.506 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.418      ;
; 37.506 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.418      ;
; 37.506 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.418      ;
; 37.506 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.418      ;
; 37.541 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.079     ; 2.382      ;
; 37.541 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.079     ; 2.382      ;
; 37.541 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.079     ; 2.382      ;
; 37.541 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.079     ; 2.382      ;
; 37.541 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.079     ; 2.382      ;
; 37.541 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.079     ; 2.382      ;
; 37.541 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.079     ; 2.382      ;
; 37.541 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.079     ; 2.382      ;
; 37.541 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.079     ; 2.382      ;
; 37.808 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.116      ;
; 37.808 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.116      ;
; 37.808 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.116      ;
; 37.808 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.116      ;
; 37.808 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.116      ;
; 37.808 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.116      ;
; 37.808 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.116      ;
; 37.808 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.116      ;
; 37.837 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.087      ;
; 37.837 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.087      ;
; 37.837 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.087      ;
; 37.837 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.087      ;
; 37.837 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.087      ;
; 37.837 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65]             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.087      ;
; 37.837 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.087      ;
; 37.837 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.087      ;
; 37.837 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.087      ;
; 37.837 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.087      ;
; 37.837 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.087      ;
; 37.837 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.087      ;
; 37.837 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]              ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.087      ;
; 37.837 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64]             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.078     ; 2.087      ;
; 37.839 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|Nios_altpll_0_stdsync_sv6:stdsync2|Nios_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.087     ; 2.076      ;
; 37.839 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.087     ; 2.076      ;
; 38.209 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.076     ; 1.717      ;
; 38.209 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.076     ; 1.717      ;
; 38.209 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.076     ; 1.717      ;
; 38.209 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.076     ; 1.717      ;
; 38.209 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.076     ; 1.717      ;
; 38.209 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.076     ; 1.717      ;
; 38.209 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.076     ; 1.717      ;
; 38.209 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.076     ; 1.717      ;
; 38.209 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.076     ; 1.717      ;
; 38.209 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.076     ; 1.717      ;
; 38.499 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.076     ; 1.427      ;
; 96.892 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 100.000      ; -0.072     ; 3.038      ;
; 97.808 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 100.000      ; -0.078     ; 2.116      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 3.925      ;
; 46.356 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.279      ; 3.925      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.444      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.444      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.444      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.444      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.452      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.452      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.452      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.452      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.444      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.452      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.452      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.444      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.444      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.444      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.444      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.444      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.444      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.444      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.444      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.444      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.452      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.444      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.457      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.444      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 5.444      ;
; 94.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.452      ;
; 94.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.442      ;
; 94.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.442      ;
; 94.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.442      ;
; 94.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.442      ;
; 94.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.442      ;
; 94.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.442      ;
; 94.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.442      ;
; 94.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.442      ;
; 94.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.442      ;
; 94.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.442      ;
; 94.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.442      ;
; 94.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.442      ;
; 94.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.442      ;
; 94.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.442      ;
; 94.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 5.445      ;
; 94.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.436      ;
; 94.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.436      ;
; 94.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.436      ;
; 94.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.436      ;
; 94.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.436      ;
; 94.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.434      ;
; 94.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.434      ;
; 94.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.434      ;
; 94.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.434      ;
; 94.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.434      ;
; 94.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.434      ;
; 94.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.436      ;
; 94.466 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.436      ;
; 94.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.425      ;
; 94.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.425      ;
; 94.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.425      ;
; 94.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.425      ;
; 94.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.425      ;
; 94.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.424      ;
; 94.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.424      ;
; 94.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.424      ;
; 94.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.424      ;
; 94.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.424      ;
; 94.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.424      ;
; 94.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 5.424      ;
; 94.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.425      ;
; 94.467 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.425      ;
; 94.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.448      ;
; 94.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.448      ;
; 94.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.448      ;
; 94.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.448      ;
; 94.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.448      ;
; 94.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.448      ;
; 94.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.448      ;
; 94.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.448      ;
; 94.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.448      ;
; 94.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.448      ;
; 94.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.448      ;
; 94.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.448      ;
; 94.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.448      ;
; 94.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.448      ;
; 94.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 5.448      ;
; 94.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.439      ;
; 94.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.439      ;
; 94.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.439      ;
; 94.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.439      ;
; 94.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.439      ;
; 94.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.439      ;
; 94.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.439      ;
; 94.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.439      ;
; 94.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.439      ;
; 94.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.439      ;
; 94.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.439      ;
; 94.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.439      ;
; 94.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.439      ;
; 94.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 5.439      ;
; 94.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 5.440      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'Mhz25Clk_ClkIn'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                         ; To Node                                                                                                                                                                                                                   ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 1.049   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 1.320      ;
; 1.282   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 1.553      ;
; 1.282   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 1.553      ;
; 1.282   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 1.553      ;
; 1.282   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 1.553      ;
; 1.282   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 1.553      ;
; 1.282   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 1.553      ;
; 1.282   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 1.553      ;
; 1.282   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 1.553      ;
; 1.282   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 1.553      ;
; 1.282   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.076      ; 1.553      ;
; 1.590   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|Nios_altpll_0_stdsync_sv6:stdsync2|Nios_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.065      ; 1.850      ;
; 1.590   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.065      ; 1.850      ;
; 1.599   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 1.868      ;
; 1.599   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64]             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 1.868      ;
; 1.599   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 1.868      ;
; 1.599   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 1.868      ;
; 1.599   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 1.868      ;
; 1.599   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 1.868      ;
; 1.599   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 1.868      ;
; 1.599   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 1.868      ;
; 1.599   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 1.868      ;
; 1.599   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 1.868      ;
; 1.599   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65]             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 1.868      ;
; 1.599   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 1.868      ;
; 1.599   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 1.868      ;
; 1.599   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]              ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 1.868      ;
; 1.613   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 1.882      ;
; 1.613   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 1.882      ;
; 1.613   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 1.882      ;
; 1.613   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 1.882      ;
; 1.613   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 1.882      ;
; 1.613   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 1.882      ;
; 1.613   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 1.882      ;
; 1.613   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 1.882      ;
; 1.830   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.072      ; 2.097      ;
; 1.830   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.072      ; 2.097      ;
; 1.830   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.072      ; 2.097      ;
; 1.830   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.072      ; 2.097      ;
; 1.830   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.072      ; 2.097      ;
; 1.830   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.072      ; 2.097      ;
; 1.830   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.072      ; 2.097      ;
; 1.830   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.072      ; 2.097      ;
; 1.830   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.072      ; 2.097      ;
; 1.838   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 2.107      ;
; 1.838   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 2.107      ;
; 1.838   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 2.107      ;
; 1.838   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 2.107      ;
; 1.838   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.074      ; 2.107      ;
; 1.855   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.073      ; 2.123      ;
; 1.855   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                           ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.073      ; 2.123      ;
; 1.855   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.073      ; 2.123      ;
; 1.855   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.073      ; 2.123      ;
; 1.855   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.073      ; 2.123      ;
; 1.855   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.073      ; 2.123      ;
; 1.855   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.073      ; 2.123      ;
; 1.855   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.073      ; 2.123      ;
; 1.855   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.073      ; 2.123      ;
; 2.105   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                 ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.380      ;
; 2.105   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.380      ;
; 2.105   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.380      ;
; 2.105   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.380      ;
; 2.105   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.380      ;
; 2.105   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|Nios_altpll_0_stdsync_sv6:stdsync2|Nios_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.380      ;
; 2.105   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|prev_reset                                                                                                                                                                                 ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.380      ;
; 2.105   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.380      ;
; 2.105   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.380      ;
; 2.105   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.380      ;
; 2.105   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|Nios_altpll_0_stdsync_sv6:stdsync2|Nios_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.380      ;
; 2.313   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.588      ;
; 2.313   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.588      ;
; 2.313   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.588      ;
; 2.313   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.588      ;
; 2.313   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.588      ;
; 2.313   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.588      ;
; 2.313   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.588      ;
; 2.313   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.588      ;
; 2.338   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.079      ; 2.612      ;
; 2.338   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.079      ; 2.612      ;
; 2.338   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.079      ; 2.612      ;
; 2.351   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][62]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.626      ;
; 2.351   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.626      ;
; 2.351   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.626      ;
; 2.351   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.626      ;
; 2.351   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][73]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.626      ;
; 2.351   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.626      ;
; 2.351   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][72]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.626      ;
; 2.351   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.626      ;
; 2.351   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.626      ;
; 2.351   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.626      ;
; 2.351   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.080      ; 2.626      ;
; 101.593 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; -100.000     ; 0.074      ; 1.882      ;
; 102.331 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; -100.000     ; 0.080      ; 2.626      ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.513      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.513      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.513      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.513      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.513      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.513      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.513      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.513      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.513      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.513      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.513      ;
; 1.243 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.513      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.741      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.741      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.741      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.741      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.741      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.741      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.741      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.741      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.741      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.741      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.741      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.741      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.741      ;
; 1.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.741      ;
; 1.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.751      ;
; 1.440 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.751      ;
; 1.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.762      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.817      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.817      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.817      ;
; 1.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 1.817      ;
; 1.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.048      ;
; 1.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.048      ;
; 1.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.048      ;
; 1.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.048      ;
; 1.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.048      ;
; 1.778 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.048      ;
; 1.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 2.091      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.098      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.098      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.098      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.098      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.098      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.098      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.098      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.098      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.098      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.098      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.098      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.098      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.098      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.098      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.098      ;
; 1.787 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.116      ; 2.098      ;
; 1.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 2.173      ;
; 1.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 2.173      ;
; 1.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 2.173      ;
; 1.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 2.173      ;
; 1.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.170      ;
; 1.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.170      ;
; 1.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.170      ;
; 1.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.170      ;
; 1.870 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.170      ;
; 1.984 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.255      ;
; 2.337 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.608      ;
; 2.337 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.608      ;
; 2.337 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.608      ;
; 2.337 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.608      ;
; 2.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 2.790      ;
; 2.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.997      ;
; 2.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.997      ;
; 2.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.997      ;
; 2.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 2.997      ;
; 2.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 3.181      ;
; 2.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 3.181      ;
; 2.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 3.181      ;
; 2.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 3.181      ;
; 2.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 3.231      ;
; 2.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 3.231      ;
; 2.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 3.231      ;
; 2.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 3.231      ;
; 2.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 3.231      ;
; 3.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 3.396      ;
; 3.082 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 3.396      ;
; 3.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.407      ;
; 3.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.407      ;
; 3.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.407      ;
; 3.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.407      ;
; 3.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.407      ;
; 3.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.407      ;
; 3.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.407      ;
; 3.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.407      ;
; 3.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.407      ;
; 3.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.407      ;
; 3.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.407      ;
; 3.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.122      ; 3.407      ;
; 3.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 3.415      ;
; 3.101 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 3.415      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                             ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 1.467 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|altsyncram_nua1:altsyncram2|ram_block5a7  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 2.035      ;
; 1.467 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|altsyncram_nua1:altsyncram2|ram_block5a6  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 2.035      ;
; 1.467 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|altsyncram_nua1:altsyncram2|ram_block5a5  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 2.035      ;
; 1.467 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|altsyncram_nua1:altsyncram2|ram_block5a4  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 2.035      ;
; 1.467 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|altsyncram_nua1:altsyncram2|ram_block5a3  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 2.035      ;
; 1.467 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|altsyncram_nua1:altsyncram2|ram_block5a2  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 2.035      ;
; 1.467 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|altsyncram_nua1:altsyncram2|ram_block5a1  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 2.035      ;
; 1.467 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|altsyncram_nua1:altsyncram2|ram_block5a0  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.378      ; 2.035      ;
; 1.722 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a17 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.312      ;
; 1.722 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a16 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.312      ;
; 1.722 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a15 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.312      ;
; 1.722 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a14 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.312      ;
; 1.722 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a13 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.312      ;
; 1.722 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a12 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.312      ;
; 1.722 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a11 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.312      ;
; 1.722 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a10 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.312      ;
; 1.722 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a9  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.312      ;
; 1.722 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a8  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.312      ;
; 1.722 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a7  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.312      ;
; 1.722 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a6  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.312      ;
; 1.722 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a5  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.312      ;
; 1.722 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a4  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.312      ;
; 1.722 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a3  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.312      ;
; 1.722 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a2  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.312      ;
; 1.722 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a1  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.312      ;
; 1.722 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a0  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.400      ; 2.312      ;
; 1.736 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a15 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.396      ; 2.322      ;
; 1.736 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a14 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.396      ; 2.322      ;
; 1.736 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a13 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.396      ; 2.322      ;
; 1.736 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a12 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.396      ; 2.322      ;
; 1.736 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a11 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.396      ; 2.322      ;
; 1.736 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a10 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.396      ; 2.322      ;
; 1.736 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a9  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.396      ; 2.322      ;
; 1.736 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a8  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.396      ; 2.322      ;
; 1.736 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a7  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.396      ; 2.322      ;
; 1.736 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a6  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.396      ; 2.322      ;
; 1.736 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a5  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.396      ; 2.322      ;
; 1.736 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a4  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.396      ; 2.322      ;
; 1.736 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a3  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.396      ; 2.322      ;
; 1.736 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a2  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.396      ; 2.322      ;
; 1.736 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a1  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.396      ; 2.322      ;
; 1.736 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a0  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.396      ; 2.322      ;
; 1.761 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|dffe6 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a5  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.363      ; 2.314      ;
; 1.761 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|dffe6 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a4  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.363      ; 2.314      ;
; 1.761 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|dffe6 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a3  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.363      ; 2.314      ;
; 1.761 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|dffe6 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a2  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.363      ; 2.314      ;
; 1.761 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|dffe6 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a1  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.363      ; 2.314      ;
; 1.761 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|dffe6 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a0  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.363      ; 2.314      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|tx_command_status[17]                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.025      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|reg_data_out[26]                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.021      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|command_config[4]                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.021      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mac_0[3]                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.020      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_sel[1]                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.023      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_csn                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.023      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_wr                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.023      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mdio_data_out_reg[4]                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.021      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mdio_data_out_reg[15]                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.023      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mdio_addr_reg[4]                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.021      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[4]                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.021      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state.STM_TYP_HOST_RD_REG_WAIT                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.023      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[15]                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.023      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mdio_addr_reg[2]                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.021      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mdio_addr_reg[3]                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.021      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mdio_data_out_reg[3]                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.021      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[3]                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.021      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[11]                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.023      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[12]                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.023      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[3]                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.023      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[4]                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.023      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mdio_cs_int_reg                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 3.022      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mdio_cs_reg                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 3.022      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mdio_wr_reg                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 3.022      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control_small:U_CTRL|state.STM_TYPE_MDIO_READ                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 3.022      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control_small:U_CTRL|state.STM_TYPE_MDIO_WRITE                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 3.022      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control_small:U_CTRL|state.STM_TYPE_WAIT_BUSY                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 3.022      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|mdio_clk                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.024      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control_small:U_CTRL|state.STM_TYPE_NEXT_CYCLE                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 3.022      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mdio_rd_reg                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 3.022      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|cnt[6]                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.024      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|cnt[7]                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.024      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|cnt[4]                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.024      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|cnt[5]                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.024      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|cnt[2]                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.024      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|cnt[1]                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.024      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|cnt[0]                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.024      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|cnt[3]                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.024      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|clk_ena                                                                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 3.024      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|command_config[2]                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 3.021      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mdio_addr1[1]                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.020      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mdio_addr1[0]                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.020      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|mdio_data_in2[0]                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.023      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|host_data_out[0]                                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.083      ; 3.023      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mdio_addr1[3]                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.020      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mdio_addr1[4]                                                                                                                                                                                ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.020      ;
; 2.745 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|reg_data_out[17]                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 3.025      ;
; 2.746 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mac_0[4]                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.021      ;
; 2.746 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mac_1[4]                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.082      ; 3.023      ;
; 2.746 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mac_0[20]                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 3.021      ;
; 2.746 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|mdio_data_out_reg[8]                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 3.020      ;
; 2.746 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[5]                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 3.020      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Net Delay                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------+--------+----------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Name          ; Slack  ; Required ; Actual ; From                                                                                                                                                                   ; To                                                                                                                                                                                                                                                                                                                                                     ; Type ;
+---------------+--------+----------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; set_net_delay ; 3.111  ; 6.000    ; 2.889  ; [get_pins -compatibility_mode {*|q}]                                                                                                                                   ; [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}]                                                                                                                                                                                                                                                            ; max  ;
;  --           ; 3.111  ; 6.000    ; 2.889  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[10]|q                                                                                                        ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 3.187  ; 6.000    ; 2.813  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[26]|q                                                                                                        ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                        ; max  ;
;  --           ; 3.546  ; 6.000    ; 2.454  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[10]|q                                                                                                        ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                          ; max  ;
;  --           ; 3.572  ; 6.000    ; 2.428  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[10]|q                                                                                                        ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 3.630  ; 6.000    ; 2.370  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[13]|q                                                                                                        ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                        ; max  ;
;  --           ; 3.666  ; 6.000    ; 2.334  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|tx_command_status[17]|q                                                                                                     ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                ; max  ;
;  --           ; 3.783  ; 6.000    ; 2.217  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[0]|q                                                                                                         ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 3.909  ; 6.000    ; 2.091  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|sw_reset_done_reg|q                                                                                                      ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                   ; max  ;
;  --           ; 3.943  ; 6.000    ; 2.057  ; u0|tse_mac_0|i_tse_mac|tx_done_reg|q                                                                                                                                   ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                   ; max  ;
;  --           ; 3.951  ; 6.000    ; 2.049  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[6]|q                                                                                                         ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; max  ;
;  --           ; 4.037  ; 6.000    ; 1.963  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[1]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.158  ; 6.000    ; 1.842  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[2]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.172  ; 6.000    ; 1.828  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[4]|q                                                                                                         ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 4.306  ; 6.000    ; 1.694  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[3]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.436  ; 6.000    ; 1.564  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[4]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 4.469  ; 6.000    ; 1.531  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[4]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.481  ; 6.000    ; 1.519  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[1]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 4.526  ; 6.000    ; 1.474  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[2]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 4.534  ; 6.000    ; 1.466  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[23]|q                                                                                                        ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 4.616  ; 6.000    ; 1.384  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[3]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 4.800  ; 6.000    ; 1.200  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[9]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.822  ; 6.000    ; 1.178  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[5]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 4.852  ; 6.000    ; 1.148  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[0]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.858  ; 6.000    ; 1.142  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[4]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 4.874  ; 6.000    ; 1.126  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[9]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 4.888  ; 6.000    ; 1.112  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[1]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.896  ; 6.000    ; 1.104  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[1]|q                                                                                                         ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 4.896  ; 6.000    ; 1.104  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[7]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.905  ; 6.000    ; 1.095  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[4]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.909  ; 6.000    ; 1.091  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[3]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 4.953  ; 6.000    ; 1.047  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[10]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 4.953  ; 6.000    ; 1.047  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[11]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 4.961  ; 6.000    ; 1.039  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[1]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 4.962  ; 6.000    ; 1.038  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[8]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.995  ; 6.000    ; 1.005  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[10]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.000  ; 6.000    ; 1.000  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[9]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.002  ; 6.000    ; 0.998  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[8]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.006  ; 6.000    ; 0.994  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[11]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.037  ; 6.000    ; 0.963  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[6]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.065  ; 6.000    ; 0.935  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[6]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.069  ; 6.000    ; 0.931  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[7]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.086  ; 6.000    ; 0.914  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[2]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.126  ; 6.000    ; 0.874  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[2]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.210  ; 6.000    ; 0.790  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[6]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.212  ; 6.000    ; 0.788  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[5]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.214  ; 6.000    ; 0.786  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[7]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.223  ; 6.000    ; 0.777  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[8]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.227  ; 6.000    ; 0.773  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[5]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.227  ; 6.000    ; 0.773  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[0]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.228  ; 6.000    ; 0.772  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[9]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.236  ; 6.000    ; 0.764  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[1]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.236  ; 6.000    ; 0.764  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[4]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.238  ; 6.000    ; 0.762  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[9]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.238  ; 6.000    ; 0.762  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[0]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.238  ; 6.000    ; 0.762  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[9]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.238  ; 6.000    ; 0.762  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[7]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.238  ; 6.000    ; 0.762  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[11]|q                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.238  ; 6.000    ; 0.762  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[8]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.239  ; 6.000    ; 0.761  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[11]|q                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.428  ; 6.000    ; 0.572  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|U_LATE_COL|out_data_toggle_flopped|q                                                                                        ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 5.433  ; 6.000    ; 0.567  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|U_LATE_COL|in_data_toggle|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 5.433  ; 6.000    ; 0.567  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|U_EXCESS_COL|out_data_toggle_flopped|q                                                                                      ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                               ; max  ;
;  --           ; 5.434  ; 6.000    ; 0.566  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|U_EXCESS_COL|in_data_toggle|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                               ; max  ;
;  --           ; 5.443  ; 6.000    ; 0.557  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[6]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.443  ; 6.000    ; 0.557  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[3]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.443  ; 6.000    ; 0.557  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[3]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.443  ; 6.000    ; 0.557  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[3]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.444  ; 6.000    ; 0.556  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[5]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.444  ; 6.000    ; 0.556  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[2]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.444  ; 6.000    ; 0.556  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[0]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.444  ; 6.000    ; 0.556  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[6]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.444  ; 6.000    ; 0.556  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[10]|q                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.444  ; 6.000    ; 0.556  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[7]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.444  ; 6.000    ; 0.556  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[2]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.444  ; 6.000    ; 0.556  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[7]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.445  ; 6.000    ; 0.555  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[0]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.445  ; 6.000    ; 0.555  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TX|gm_rx_col_reg|q                                                                                                     ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 5.445  ; 6.000    ; 0.555  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[5]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.445  ; 6.000    ; 0.555  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[5]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.445  ; 6.000    ; 0.555  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[10]|q                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.445  ; 6.000    ; 0.555  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[0]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.445  ; 6.000    ; 0.555  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[8]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.445  ; 6.000    ; 0.555  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[8]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.445  ; 6.000    ; 0.555  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[1]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.446  ; 6.000    ; 0.554  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[4]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.446  ; 6.000    ; 0.554  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[6]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
; set_net_delay ; 4.037  ; 6.000    ; 1.963  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]                                                              ; [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]                                                                                                                                                                        ; max  ;
;  --           ; 4.037  ; 6.000    ; 1.963  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[1]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.158  ; 6.000    ; 1.842  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[2]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.306  ; 6.000    ; 1.694  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[3]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.469  ; 6.000    ; 1.531  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[4]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.223  ; 6.000    ; 0.777  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[8]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.228  ; 6.000    ; 0.772  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[9]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.238  ; 6.000    ; 0.762  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[11]|q                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.238  ; 6.000    ; 0.762  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[0]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.444  ; 6.000    ; 0.556  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[7]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.444  ; 6.000    ; 0.556  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[10]|q                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.444  ; 6.000    ; 0.556  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[6]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.445  ; 6.000    ; 0.555  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[5]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
; set_net_delay ; 4.436  ; 6.000    ; 1.564  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]|q}]                                                                                     ; [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]                                                                                                                                                                     ; max  ;
;  --           ; 4.436  ; 6.000    ; 1.564  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[4]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 4.481  ; 6.000    ; 1.519  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[1]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 4.526  ; 6.000    ; 1.474  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[2]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 4.616  ; 6.000    ; 1.384  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[3]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 4.874  ; 6.000    ; 1.126  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[9]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.037  ; 6.000    ; 0.963  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[6]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.227  ; 6.000    ; 0.773  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[5]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.444  ; 6.000    ; 0.556  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[7]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.445  ; 6.000    ; 0.555  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[8]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.445  ; 6.000    ; 0.555  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[0]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
; set_net_delay ; 4.800  ; 6.000    ; 1.200  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]                                                               ; [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]                                                                                                                                                                        ; max  ;
;  --           ; 4.800  ; 6.000    ; 1.200  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[9]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.905  ; 6.000    ; 1.095  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[4]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.953  ; 6.000    ; 1.047  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[10]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 4.953  ; 6.000    ; 1.047  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[11]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 4.962  ; 6.000    ; 1.038  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[8]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.210  ; 6.000    ; 0.790  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[6]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.212  ; 6.000    ; 0.788  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[5]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.214  ; 6.000    ; 0.786  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[7]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.443  ; 6.000    ; 0.557  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[3]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.444  ; 6.000    ; 0.556  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[2]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.445  ; 6.000    ; 0.555  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[1]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.445  ; 6.000    ; 0.555  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[0]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
; set_net_delay ; 4.822  ; 6.000    ; 1.178  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]                                                                  ; [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]                                                                                                                                                                            ; max  ;
;  --           ; 4.822  ; 6.000    ; 1.178  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[5]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 4.858  ; 6.000    ; 1.142  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[4]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 4.909  ; 6.000    ; 1.091  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[3]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 4.961  ; 6.000    ; 1.039  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[1]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.069  ; 6.000    ; 0.931  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[7]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.126  ; 6.000    ; 0.874  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[2]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.227  ; 6.000    ; 0.773  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[0]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.238  ; 6.000    ; 0.762  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[8]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.238  ; 6.000    ; 0.762  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[9]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.443  ; 6.000    ; 0.557  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[6]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
; set_net_delay ; 4.852  ; 6.000    ; 1.148  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]                                                               ; [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]                                                                                                                                                                        ; max  ;
;  --           ; 4.852  ; 6.000    ; 1.148  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[0]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.888  ; 6.000    ; 1.112  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[1]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.896  ; 6.000    ; 1.104  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[7]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 4.995  ; 6.000    ; 1.005  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[10]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.000  ; 6.000    ; 1.000  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[9]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.002  ; 6.000    ; 0.998  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[8]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.006  ; 6.000    ; 0.994  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[11]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.086  ; 6.000    ; 0.914  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[2]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.236  ; 6.000    ; 0.764  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[4]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.443  ; 6.000    ; 0.557  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[3]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.445  ; 6.000    ; 0.555  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[5]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.446  ; 6.000    ; 0.554  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[6]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
; set_net_delay ; 5.065  ; 6.000    ; 0.935  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]                                                              ; [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]                                                                                                                                                                        ; max  ;
;  --           ; 5.065  ; 6.000    ; 0.935  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[6]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.236  ; 6.000    ; 0.764  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[1]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.238  ; 6.000    ; 0.762  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[9]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.238  ; 6.000    ; 0.762  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[7]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.239  ; 6.000    ; 0.761  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[11]|q                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.443  ; 6.000    ; 0.557  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[3]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.444  ; 6.000    ; 0.556  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[5]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.444  ; 6.000    ; 0.556  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[2]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.444  ; 6.000    ; 0.556  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[0]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.445  ; 6.000    ; 0.555  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[8]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.445  ; 6.000    ; 0.555  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[10]|q                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.446  ; 6.000    ; 0.554  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[4]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
; set_net_delay ; 13.202 ; 16.000   ; 2.798  ; [get_registers *]                                                                                                                                                      ; [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]                                                                                                                                                                                                                                                             ; max  ;
;  --           ; 13.202 ; 16.000   ; 2.798  ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                      ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                             ; max  ;
;  --           ; 13.251 ; 16.000   ; 2.749  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                             ; max  ;
;  --           ; 13.847 ; 16.000   ; 2.153  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                             ; max  ;
;  --           ; 14.124 ; 16.000   ; 1.876  ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                      ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                 ; max  ;
;  --           ; 14.139 ; 16.000   ; 1.861  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                 ; max  ;
;  --           ; 14.258 ; 16.000   ; 1.742  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                 ; max  ;
; set_net_delay ; 13.337 ; 16.000   ; 2.663  ; [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]                                                                                                    ; [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]                                                                                                                                                                                                                                                                                   ; max  ;
;  --           ; 13.337 ; 16.000   ; 2.663  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]     ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                                                                                                                                    ; max  ;
;  --           ; 13.398 ; 16.000   ; 2.602  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]       ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                      ; max  ;
;  --           ; 13.476 ; 16.000   ; 2.524  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                      ; max  ;
;  --           ; 13.851 ; 16.000   ; 2.149  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                         ; max  ;
;  --           ; 14.133 ; 16.000   ; 1.867  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                                                                                                         ; max  ;
;  --           ; 14.288 ; 16.000   ; 1.712  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                         ; max  ;
;  --           ; 14.393 ; 16.000   ; 1.607  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                         ; max  ;
;  --           ; 14.405 ; 16.000   ; 1.595  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                         ; max  ;
;  --           ; 14.424 ; 16.000   ; 1.576  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                         ; max  ;
;  --           ; 14.427 ; 16.000   ; 1.573  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                         ; max  ;
;  --           ; 14.443 ; 16.000   ; 1.557  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                                         ; max  ;
;  --           ; 14.449 ; 16.000   ; 1.551  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                                                                                                                                        ; max  ;
;  --           ; 14.539 ; 16.000   ; 1.461  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                         ; max  ;
;  --           ; 14.618 ; 16.000   ; 1.382  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]           ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                          ; max  ;
;  --           ; 14.683 ; 16.000   ; 1.317  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]           ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                          ; max  ;
;  --           ; 14.694 ; 16.000   ; 1.306  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                                         ; max  ;
+---------------+--------+----------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 113
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.204
Worst Case Available Settling Time: 34.526 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                   ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 12.926 ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[1] ; 16.665 ; 0.000         ;
; Mhz25Clk_ClkIn              ; 17.150 ; 0.000         ;
; altera_reserved_tck         ; 45.751 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                   ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 0.131 ; 0.000         ;
; Mhz25Clk_ClkIn              ; 0.149 ; 0.000         ;
; altera_reserved_tck         ; 0.184 ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[1] ; 0.185 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[0] ; 15.993 ; 0.000         ;
; Mhz25Clk_ClkIn              ; 38.474 ; 0.000         ;
; altera_reserved_tck         ; 48.357 ; 0.000         ;
+-----------------------------+--------+---------------+


+-----------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                ;
+-----------------------------+-------+---------------+
; Clock                       ; Slack ; End Point TNS ;
+-----------------------------+-------+---------------+
; Mhz25Clk_ClkIn              ; 0.486 ; 0.000         ;
; altera_reserved_tck         ; 0.574 ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0] ; 0.693 ; 0.000         ;
+-----------------------------+-------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary     ;
+-----------------------------+--------+---------------+
; Clock                       ; Slack  ; End Point TNS ;
+-----------------------------+--------+---------------+
; u0|altpll_0|sd1|pll7|clk[1] ; 9.543  ; 0.000         ;
; u0|altpll_0|sd1|pll7|clk[0] ; 9.726  ; 0.000         ;
; Mhz25Clk_ClkIn              ; 19.182 ; 0.000         ;
; altera_reserved_tck         ; 49.438 ; 0.000         ;
+-----------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Net Delay Summary                                                                                                                                                                                                                                                                                                             ;
+---------------+--------+----------+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Name          ; Slack  ; Required ; Actual ; From                                                                                                      ; To                                                                                                                                                                                 ; Type ;
+---------------+--------+----------+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; set_net_delay ; 4.579  ; 6.000    ; 1.421  ; [get_pins -compatibility_mode {*|q}]                                                                      ; [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}]                                                                                        ; max  ;
; set_net_delay ; 5.082  ; 6.000    ; 0.918  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] ; [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]    ; max  ;
; set_net_delay ; 5.258  ; 6.000    ; 0.742  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]|q}]                        ; [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] ; max  ;
; set_net_delay ; 5.454  ; 6.000    ; 0.546  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]  ; [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]    ; max  ;
; set_net_delay ; 5.463  ; 6.000    ; 0.537  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]     ; [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]        ; max  ;
; set_net_delay ; 5.472  ; 6.000    ; 0.528  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]  ; [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]    ; max  ;
; set_net_delay ; 5.560  ; 6.000    ; 0.440  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}] ; [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]    ; max  ;
; set_net_delay ; 14.627 ; 16.000   ; 1.373  ; [get_registers *]                                                                                         ; [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]                                                                                         ; max  ;
; set_net_delay ; 14.761 ; 16.000   ; 1.239  ; [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]                                       ; [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]                                                                                                               ; max  ;
+---------------+--------+----------+--------+-----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                  ;
+--------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                                   ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 12.926 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[18]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.027     ; 7.034      ;
; 12.926 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[17]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.027     ; 7.034      ;
; 12.926 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[23]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.027     ; 7.034      ;
; 12.926 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[16]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.027     ; 7.034      ;
; 12.927 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[12]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 7.028      ;
; 12.927 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[14]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 7.028      ;
; 12.927 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[9]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 7.028      ;
; 12.951 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[26]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 7.007      ;
; 12.951 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[2]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 7.007      ;
; 12.951 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[24]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 7.007      ;
; 12.951 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[7]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 7.007      ;
; 12.951 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[25]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 7.007      ;
; 12.955 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[22]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 7.004      ;
; 12.955 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[21]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 7.004      ;
; 12.955 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[20]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 7.004      ;
; 13.069 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[13]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.888      ;
; 13.069 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[28]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.888      ;
; 13.069 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[8]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.888      ;
; 13.069 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[11]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.888      ;
; 13.069 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[0]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.888      ;
; 13.069 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[1]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.888      ;
; 13.069 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[10]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.888      ;
; 13.069 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[15]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.888      ;
; 13.074 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[18]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 6.888      ;
; 13.074 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[17]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 6.888      ;
; 13.074 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[23]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 6.888      ;
; 13.074 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[16]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 6.888      ;
; 13.075 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[14]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.882      ;
; 13.075 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[9]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.882      ;
; 13.075 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[12]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.882      ;
; 13.099 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[24]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.027     ; 6.861      ;
; 13.099 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[7]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.027     ; 6.861      ;
; 13.099 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[25]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.027     ; 6.861      ;
; 13.099 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[26]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.027     ; 6.861      ;
; 13.099 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[2]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.027     ; 6.861      ;
; 13.103 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[20]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 6.858      ;
; 13.103 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[22]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 6.858      ;
; 13.103 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[21]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 6.858      ;
; 13.160 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[19]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.797      ;
; 13.160 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|burstcount_register_lint[2] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.795      ;
; 13.160 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[29]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.797      ;
; 13.160 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[27]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.797      ;
; 13.160 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[3]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.797      ;
; 13.160 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[4]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.797      ;
; 13.160 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[5]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.797      ;
; 13.160 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[6]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.797      ;
; 13.160 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[31]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.797      ;
; 13.160 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[30]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.797      ;
; 13.217 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[0]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.742      ;
; 13.217 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[1]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.742      ;
; 13.217 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[15]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.742      ;
; 13.217 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[10]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.742      ;
; 13.217 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[8]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.742      ;
; 13.217 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[11]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.742      ;
; 13.217 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[13]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.742      ;
; 13.217 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[28]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.742      ;
; 13.279 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[4]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.680      ;
; 13.279 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[8]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.680      ;
; 13.279 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[6]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.680      ;
; 13.279 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[2]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.680      ;
; 13.279 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[3]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.680      ;
; 13.279 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[5]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.680      ;
; 13.279 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[7]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.680      ;
; 13.279 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[13]        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.680      ;
; 13.279 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[12]        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.680      ;
; 13.279 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[11]        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.680      ;
; 13.279 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[10]        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.680      ;
; 13.279 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[9]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.680      ;
; 13.295 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|burstcount_register_lint[3] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.660      ;
; 13.295 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|burstcount_register_lint[5] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.660      ;
; 13.295 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|burstcount_register_lint[4] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.032     ; 6.660      ;
; 13.308 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[5]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.651      ;
; 13.308 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[6]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.651      ;
; 13.308 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[31]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.651      ;
; 13.308 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[30]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.651      ;
; 13.308 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[19]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.651      ;
; 13.308 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|burstcount_register_lint[2] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.030     ; 6.649      ;
; 13.308 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[27]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.651      ;
; 13.308 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[4]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.651      ;
; 13.308 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[3]                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.651      ;
; 13.308 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_cpu_0:cpu_0|d_writedata[29]                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 6.651      ;
; 13.333 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_wr_data_cnt[0]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 6.613      ;
; 13.333 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_wr_data_cnt[1]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 6.613      ;
; 13.333 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_wr_data_cnt[2]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 6.613      ;
; 13.333 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_wr_data_cnt[3]                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.041     ; 6.613      ;
; 13.366 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|d_read                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.038     ; 6.583      ;
; 13.383 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.033     ; 6.571      ;
; 13.383 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_wb_rd_addr_offset[0]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.033     ; 6.571      ;
; 13.383 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.033     ; 6.571      ;
; 13.419 ; Nios:u0|Nios_cpu_0:cpu_0|d_read  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|burst_stalled               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.040     ; 6.528      ;
; 13.427 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[2]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 6.534      ;
; 13.427 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[11]        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 6.534      ;
; 13.427 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[9]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 6.534      ;
; 13.427 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[10]        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 6.534      ;
; 13.427 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[3]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 6.534      ;
; 13.427 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[7]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 6.534      ;
; 13.427 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[13]        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 6.534      ;
; 13.427 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[12]        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 6.534      ;
; 13.427 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[5]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 6.534      ;
; 13.427 ; Nios:u0|Nios_cpu_0:cpu_0|d_write ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator|address_register[8]         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.026     ; 6.534      ;
+--------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll_0|sd1|pll7|clk[1]'                                                                                                               ;
+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 16.665 ; BlinkingLedCount_CntReg[10] ; BlinkingLed_DatReg          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.040     ; 3.282      ;
; 16.718 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[2]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.231      ;
; 16.718 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[3]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.231      ;
; 16.718 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[8]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.231      ;
; 16.718 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[5]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.231      ;
; 16.718 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[7]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.231      ;
; 16.718 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[11] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.231      ;
; 16.718 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[12] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.231      ;
; 16.718 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[13] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.231      ;
; 16.718 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[9]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.231      ;
; 16.718 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[14] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.231      ;
; 16.718 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[15] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.231      ;
; 16.718 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[10] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.231      ;
; 16.718 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[6]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.231      ;
; 16.718 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[4]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.231      ;
; 16.771 ; BlinkingLedCount_CntReg[9]  ; BlinkingLed_DatReg          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.040     ; 3.176      ;
; 16.824 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[12] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.125      ;
; 16.824 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[7]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.125      ;
; 16.824 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[11] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.125      ;
; 16.824 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[5]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.125      ;
; 16.824 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[8]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.125      ;
; 16.824 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[6]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.125      ;
; 16.824 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[4]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.125      ;
; 16.824 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[3]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.125      ;
; 16.824 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[10] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.125      ;
; 16.824 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[15] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.125      ;
; 16.824 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[2]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.125      ;
; 16.824 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[14] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.125      ;
; 16.824 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[9]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.125      ;
; 16.824 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[13] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.125      ;
; 16.864 ; BlinkingLedCount_CntReg[7]  ; BlinkingLed_DatReg          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.040     ; 3.083      ;
; 16.914 ; BlinkingLedCount_CntReg[8]  ; BlinkingLed_DatReg          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.040     ; 3.033      ;
; 16.917 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[5]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.032      ;
; 16.917 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[7]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.032      ;
; 16.917 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[11] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.032      ;
; 16.917 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[12] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.032      ;
; 16.917 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[8]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.032      ;
; 16.917 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[4]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.032      ;
; 16.917 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[6]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.032      ;
; 16.917 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[10] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.032      ;
; 16.917 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[3]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.032      ;
; 16.917 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[15] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.032      ;
; 16.917 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[14] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.032      ;
; 16.917 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[2]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.032      ;
; 16.917 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[9]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.032      ;
; 16.917 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[13] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 3.032      ;
; 16.967 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[11] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.982      ;
; 16.967 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[5]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.982      ;
; 16.967 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[8]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.982      ;
; 16.967 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[7]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.982      ;
; 16.967 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[4]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.982      ;
; 16.967 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[12] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.982      ;
; 16.967 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[6]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.982      ;
; 16.967 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[3]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.982      ;
; 16.967 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[10] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.982      ;
; 16.967 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[15] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.982      ;
; 16.967 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[2]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.982      ;
; 16.967 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[14] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.982      ;
; 16.967 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[9]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.982      ;
; 16.967 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[13] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.982      ;
; 17.062 ; BlinkingLedCount_CntReg[13] ; BlinkingLed_DatReg          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.040     ; 2.885      ;
; 17.115 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[10] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.834      ;
; 17.115 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[5]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.834      ;
; 17.115 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[7]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.834      ;
; 17.115 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[11] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.834      ;
; 17.115 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[12] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.834      ;
; 17.115 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[4]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.834      ;
; 17.115 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[3]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.834      ;
; 17.115 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[15] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.834      ;
; 17.115 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[6]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.834      ;
; 17.115 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[8]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.834      ;
; 17.115 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[14] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.834      ;
; 17.115 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[2]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.834      ;
; 17.115 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[9]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.834      ;
; 17.115 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[13] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.834      ;
; 17.128 ; BlinkingLedCount_CntReg[11] ; BlinkingLed_DatReg          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.040     ; 2.819      ;
; 17.154 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[24] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.036     ; 2.797      ;
; 17.154 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[16] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.036     ; 2.797      ;
; 17.154 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[19] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.036     ; 2.797      ;
; 17.154 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[22] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.036     ; 2.797      ;
; 17.154 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[26] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.036     ; 2.797      ;
; 17.154 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[29] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.036     ; 2.797      ;
; 17.154 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[28] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.036     ; 2.797      ;
; 17.154 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[30] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.036     ; 2.797      ;
; 17.154 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[27] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.036     ; 2.797      ;
; 17.154 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[25] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.036     ; 2.797      ;
; 17.154 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[23] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.036     ; 2.797      ;
; 17.154 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[21] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.036     ; 2.797      ;
; 17.154 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[18] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.036     ; 2.797      ;
; 17.154 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[17] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.036     ; 2.797      ;
; 17.154 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[20] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.036     ; 2.797      ;
; 17.173 ; BlinkingLedCount_CntReg[16] ; BlinkingLed_DatReg          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.042     ; 2.772      ;
; 17.181 ; BlinkingLedCount_CntReg[11] ; BlinkingLedCount_CntReg[7]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.768      ;
; 17.181 ; BlinkingLedCount_CntReg[11] ; BlinkingLedCount_CntReg[15] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.768      ;
; 17.181 ; BlinkingLedCount_CntReg[11] ; BlinkingLedCount_CntReg[5]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.768      ;
; 17.181 ; BlinkingLedCount_CntReg[11] ; BlinkingLedCount_CntReg[12] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.768      ;
; 17.181 ; BlinkingLedCount_CntReg[11] ; BlinkingLedCount_CntReg[11] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.768      ;
; 17.181 ; BlinkingLedCount_CntReg[11] ; BlinkingLedCount_CntReg[3]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.768      ;
; 17.181 ; BlinkingLedCount_CntReg[11] ; BlinkingLedCount_CntReg[4]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.768      ;
; 17.181 ; BlinkingLedCount_CntReg[11] ; BlinkingLedCount_CntReg[10] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 20.000       ; -0.038     ; 2.768      ;
+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Mhz25Clk_ClkIn'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                  ; Launch Clock                ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------+--------------+------------+------------+
; 17.150 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|mdio_clk                                                                                       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; Mhz25Clk_ClkIn ; 20.000       ; 1.258      ; 4.015      ;
; 17.150 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|mdio_clk                                                                                       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; Mhz25Clk_ClkIn ; 20.000       ; 1.258      ; 4.015      ;
; 17.842 ; tse_mac_rst_reg                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[1] ; Mhz25Clk_ClkIn ; 19.808       ; 1.289      ; 3.162      ;
; 17.851 ; tse_mac_rst_reg                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[1] ; Mhz25Clk_ClkIn ; 19.808       ; 1.283      ; 3.147      ;
; 36.821 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.043     ; 3.123      ;
; 36.829 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.033     ; 3.125      ;
; 36.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.043     ; 3.054      ;
; 36.949 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.033     ; 3.005      ;
; 36.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.032     ; 3.004      ;
; 36.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.043     ; 2.993      ;
; 36.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.033     ; 2.995      ;
; 36.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.043     ; 2.979      ;
; 36.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.033     ; 2.981      ;
; 36.974 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.030     ; 2.983      ;
; 36.989 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.033     ; 2.965      ;
; 36.990 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.032     ; 2.965      ;
; 36.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.032     ; 2.962      ;
; 37.013 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.033     ; 2.941      ;
; 37.020 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.043     ; 2.924      ;
; 37.031 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.043     ; 2.913      ;
; 37.032 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.037     ; 2.918      ;
; 37.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.043     ; 2.910      ;
; 37.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.032     ; 2.909      ;
; 37.046 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.032     ; 2.909      ;
; 37.047 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.036     ; 2.904      ;
; 37.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.032     ; 2.905      ;
; 37.059 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.032     ; 2.896      ;
; 37.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.043     ; 2.878      ;
; 37.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.040     ; 2.875      ;
; 37.074 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.033     ; 2.880      ;
; 37.079 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.033     ; 2.875      ;
; 37.080 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.030     ; 2.877      ;
; 37.081 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.032     ; 2.874      ;
; 37.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.043     ; 2.859      ;
; 37.087 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.043     ; 2.857      ;
; 37.093 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.033     ; 2.861      ;
; 37.093 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.033     ; 2.861      ;
; 37.093 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.044     ; 2.850      ;
; 37.094 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.030     ; 2.863      ;
; 37.094 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.044     ; 2.849      ;
; 37.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.033     ; 2.859      ;
; 37.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.032     ; 2.860      ;
; 37.101 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.034     ; 2.852      ;
; 37.102 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.034     ; 2.851      ;
; 37.116 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.045     ; 2.826      ;
; 37.119 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.033     ; 2.835      ;
; 37.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.032     ; 2.835      ;
; 37.123 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.032     ; 2.832      ;
; 37.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 2.828      ;
; 37.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.033     ; 2.821      ;
; 37.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.032     ; 2.821      ;
; 37.135 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.043     ; 2.809      ;
; 37.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.032     ; 2.818      ;
; 37.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 2.812      ;
; 37.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.040     ; 2.806      ;
; 37.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.033     ; 2.811      ;
; 37.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.044     ; 2.796      ;
; 37.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.044     ; 2.793      ;
; 37.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.044     ; 2.792      ;
; 37.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.043     ; 2.790      ;
; 37.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.034     ; 2.798      ;
; 37.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.043     ; 2.788      ;
; 37.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.033     ; 2.797      ;
; 37.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.030     ; 2.799      ;
; 37.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.034     ; 2.795      ;
; 37.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.034     ; 2.794      ;
; 37.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.043     ; 2.783      ;
; 37.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.044     ; 2.781      ;
; 37.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.037     ; 2.788      ;
; 37.163 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.044     ; 2.780      ;
; 37.170 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.033     ; 2.784      ;
; 37.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.030     ; 2.782      ;
; 37.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.043     ; 2.769      ;
; 37.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.032     ; 2.779      ;
; 37.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.040     ; 2.771      ;
; 37.176 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.037     ; 2.774      ;
; 37.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.032     ; 2.775      ;
; 37.180 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.032     ; 2.775      ;
; 37.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.032     ; 2.771      ;
; 37.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.045     ; 2.757      ;
; 37.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.032     ; 2.770      ;
; 37.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.032     ; 2.764      ;
; 37.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.032     ; 2.761      ;
; 37.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.033     ; 2.760      ;
; 37.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.029     ; 2.763      ;
; 37.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.032     ; 2.759      ;
; 37.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.032     ; 2.758      ;
; 37.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.030     ; 2.757      ;
; 37.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig        ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.029     ; 2.756      ;
; 37.204 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.045     ; 2.738      ;
; 37.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.033     ; 2.741      ;
; 37.214 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.034     ; 2.739      ;
; 37.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.033     ; 2.739      ;
; 37.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.032     ; 2.740      ;
; 37.216 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.044     ; 2.727      ;
; 37.217 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]   ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.032     ; 2.738      ;
; 37.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.044     ; 2.724      ;
; 37.220 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.044     ; 2.723      ;
; 37.221 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.034     ; 2.732      ;
; 37.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]  ; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn ; 40.000       ; -0.034     ; 2.731      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 4.480      ;
; 45.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 4.420      ;
; 45.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 4.275      ;
; 46.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 4.205      ;
; 46.120 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 4.137      ;
; 46.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 4.129      ;
; 46.171 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 4.079      ;
; 46.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.902      ;
; 46.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 3.819      ;
; 46.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.822      ;
; 46.448 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.783      ;
; 46.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.619      ;
; 46.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.273      ; 3.549      ;
; 46.724 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.507      ;
; 46.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.450      ;
; 46.853 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.265      ; 3.399      ;
; 46.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.338      ;
; 47.066 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 3.179      ;
; 47.121 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 3.132      ;
; 47.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 2.790      ;
; 47.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 2.529      ;
; 47.794 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.448      ;
; 47.805 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 2.445      ;
; 47.817 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.425      ;
; 48.145 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 2.105      ;
; 48.151 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 2.079      ;
; 48.162 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 2.094      ;
; 48.230 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 2.020      ;
; 48.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 1.996      ;
; 48.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                      ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 1.977      ;
; 48.288 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                                 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 1.959      ;
; 48.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.876      ;
; 48.431 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.263      ; 1.819      ;
; 48.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.778      ;
; 48.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 1.766      ;
; 48.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 1.735      ;
; 48.554 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 1.690      ;
; 48.592 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.661      ;
; 48.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.528      ;
; 48.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.525      ;
; 48.737 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.519      ;
; 48.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.479      ;
; 48.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.386      ;
; 48.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.367      ;
; 49.803 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                                               ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 0.454      ;
; 96.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_r2j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.782      ;
; 96.312 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.629      ;
; 96.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_r2j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.567      ;
; 96.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.556      ;
; 96.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.548      ;
; 96.394 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.547      ;
; 96.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.546      ;
; 96.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.545      ;
; 96.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.545      ;
; 96.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.543      ;
; 96.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.543      ;
; 96.424 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[10]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.518      ;
; 96.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.491      ;
; 96.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.491      ;
; 96.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.490      ;
; 96.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.489      ;
; 96.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.488      ;
; 96.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.488      ;
; 96.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.479      ;
; 96.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.486      ;
; 96.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.446      ;
; 96.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.446      ;
; 96.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.446      ;
; 96.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.446      ;
; 96.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.446      ;
; 96.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.446      ;
; 96.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.446      ;
; 96.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.446      ;
; 96.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.446      ;
; 96.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_19j:auto_generated|counter_reg_bit[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.446      ;
; 96.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_r2j:auto_generated|counter_reg_bit[0]                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.441      ;
; 96.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.431      ;
; 96.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.430      ;
; 96.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.426      ;
; 96.514 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.426      ;
; 96.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.425      ;
; 96.515 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.425      ;
; 96.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.398      ;
; 96.538 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.397      ;
; 96.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.396      ;
; 96.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.392      ;
; 96.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.392      ;
; 96.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.392      ;
; 96.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.397      ;
; 96.539 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.397      ;
; 96.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.395      ;
; 96.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.395      ;
; 96.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.393      ;
; 96.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.393      ;
; 96.546 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[10]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.397      ;
; 96.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.396      ;
; 96.547 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.396      ;
; 96.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.383      ;
; 96.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.383      ;
; 96.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[14]                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.384      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.131 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[197]                                                                                                              ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 0.469      ;
; 0.134 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[193]                                                                                                              ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.469      ;
; 0.134 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]                                                                                                                             ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.468      ;
; 0.134 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[6]                                                                                                                             ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.468      ;
; 0.134 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|m_readfifo_data[6]                                                                                                                                                                                                                     ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|altsyncram_gah1:FIFOram|ram_block1a0~porta_datain_reg0   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 0.465      ;
; 0.135 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[4]                                                                                                                             ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.469      ;
; 0.136 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[201]                                                                                                              ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 0.468      ;
; 0.137 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_xfer_wr_data[20]                                                                                                                                                                                                                                                                                   ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_dc_victim_module:Nios_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 0.470      ;
; 0.137 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|writedata[6]                                                                                                                                                                                                                                      ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_ocimem:the_Nios_cpu_0_cpu_nios2_ocimem|Nios_cpu_0_cpu_ociram_sp_ram_module:Nios_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.471      ;
; 0.138 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|writedata[14]                                                                                                                                                                                                                                     ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_ocimem:the_Nios_cpu_0_cpu_nios2_ocimem|Nios_cpu_0_cpu_ociram_sp_ram_module:Nios_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.472      ;
; 0.139 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[205]                                                                                                              ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.465      ;
; 0.139 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_xfer_wr_data[28]                                                                                                                                                                                                                                                                                   ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_dc_victim_module:Nios_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.466      ;
; 0.139 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|m_readfifo_data[14]                                                                                                                                                                                                                    ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|altsyncram_gah1:FIFOram|ram_block1a0~porta_datain_reg0   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 0.470      ;
; 0.140 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                                   ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_ic_tag_module:Nios_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_k6d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.464      ;
; 0.140 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[72]                                                                                                               ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a36~porta_datain_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 0.473      ;
; 0.140 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[68]                                                                                                               ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a36~porta_datain_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.229      ; 0.473      ;
; 0.140 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                               ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_dc_victim_module:Nios_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.467      ;
; 0.140 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]                                                                                                                             ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.474      ;
; 0.141 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[73]                                                                                                               ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 0.473      ;
; 0.141 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[200]                                                                                                              ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 0.473      ;
; 0.141 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_assembler[250]                                                                                                        ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a0~porta_datain_reg0                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.478      ;
; 0.142 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[11]                                                                                                               ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 0.486      ;
; 0.142 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                                   ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_ic_tag_module:Nios_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_k6d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.466      ;
; 0.143 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[85]                                                                                                               ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 0.475      ;
; 0.143 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|m_readfifo_data[26]                                                                                                                                                                                                                    ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|altsyncram_gah1:FIFOram|ram_block1a26~porta_datain_reg0  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.471      ;
; 0.144 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[5]                                                                                                                ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 0.488      ;
; 0.144 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_assembler[254]                                                                                                        ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a0~porta_datain_reg0                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.233      ; 0.481      ;
; 0.145 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                                   ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_ic_tag_module:Nios_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_k6d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.469      ;
; 0.145 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[77]                                                                                                               ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.470      ;
; 0.146 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                                                                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_bht_module:Nios_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_27d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.475      ;
; 0.146 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_xfer_wr_data[11]                                                                                                                                                                                                                                                                                   ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_dc_victim_module:Nios_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.473      ;
; 0.146 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[5]                                                                                                                             ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.480      ;
; 0.146 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[7]                                                                                                                             ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.480      ;
; 0.146 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|writedata[7]                                                                                                                                                                                                                                      ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_ocimem:the_Nios_cpu_0_cpu_nios2_ocimem|Nios_cpu_0_cpu_ociram_sp_ram_module:Nios_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a0~porta_datain_reg0                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.480      ;
; 0.147 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[14]                                                                                                               ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 0.491      ;
; 0.147 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[89]                                                                                                               ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.472      ;
; 0.147 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_assembler[255]                                                                                                        ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a0~porta_datain_reg0                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 0.483      ;
; 0.147 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|writedata[20]                                                                                                                                                                                                                                     ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_ocimem:the_Nios_cpu_0_cpu_nios2_ocimem|Nios_cpu_0_cpu_ociram_sp_ram_module:Nios_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ram_block1a16~porta_datain_reg0                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.481      ;
; 0.147 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|m_readfifo_data[13]                                                                                                                                                                                                                    ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|altsyncram_gah1:FIFOram|ram_block1a0~porta_datain_reg0   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.475      ;
; 0.148 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_assembler[252]                                                                                                        ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a0~porta_datain_reg0                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.232      ; 0.484      ;
; 0.148 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|m_readfifo_data[8]                                                                                                                                                                                                                     ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|altsyncram_gah1:FIFOram|ram_block1a0~porta_datain_reg0   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 0.479      ;
; 0.149 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[10]                                                                                                               ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 0.493      ;
; 0.149 ; Nios:u0|altera_avalon_mm_bridge:ethernet_bridge|cmd_address[11]                                                                                                                                                                                                                                                                                     ; Nios:u0|Nios_tse_descriptor_memory_0:tse_descriptor_memory_0|altsyncram:the_altsyncram|altsyncram_1v32:auto_generated|ram_block1a4~portb_address_reg0                                                                                                                                                                                                                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.475      ;
; 0.149 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[84]                                                                                                               ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.475      ;
; 0.149 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|M_bht_ptr_unfiltered[1]                                                                                                                                                                                                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_bht_module:Nios_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_27d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[195]                                                                                                              ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.475      ;
; 0.149 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[197]                                                                                                              ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.475      ;
; 0.149 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|m_readfifo_data[12]                                                                                                                                                                                                                    ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|altsyncram_gah1:FIFOram|ram_block1a0~porta_datain_reg0   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.477      ;
; 0.150 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[22]                                                                                                               ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.485      ;
; 0.150 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[6]                                                                                                                ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 0.494      ;
; 0.150 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[20]                                                                                                               ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.485      ;
; 0.150 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[3]                                                                                                                ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 0.494      ;
; 0.150 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|M_bht_ptr_unfiltered[0]                                                                                                                                                                                                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_bht_module:Nios_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_27d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.479      ;
; 0.151 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[2]                                                                                                                ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 0.495      ;
; 0.151 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[75]                                                                                                               ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.477      ;
; 0.151 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|M_bht_ptr_unfiltered[3]                                                                                                                                                                                                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_bht_module:Nios_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_27d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.480      ;
; 0.151 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_xfer_wr_data[19]                                                                                                                                                                                                                                                                                   ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_dc_victim_module:Nios_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.478      ;
; 0.151 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[4] ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|altsyncram_gah1:FIFOram|ram_block1a0~porta_address_reg0  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.228      ; 0.483      ;
; 0.151 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|m_readfifo_data[5]                                                                                                                                                                                                                     ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|altsyncram_gah1:FIFOram|ram_block1a0~porta_datain_reg0   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 0.482      ;
; 0.152 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[4]                                                                                                                ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.235      ; 0.491      ;
; 0.152 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[19]                                                                                                               ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.487      ;
; 0.152 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                             ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o2i1:auto_generated|ram_block1a0~porta_address_reg0                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.477      ;
; 0.152 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                                   ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_ic_tag_module:Nios_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_k6d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.476      ;
; 0.152 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|cntr_vof:cntr1|counter_reg_bit[1]                         ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a0~porta_address_reg0                     ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 0.483      ;
; 0.153 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_r:the_Nios_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[0]                                                                                                                                                        ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_r:the_Nios_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.479      ;
; 0.153 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[200]                                                                                                              ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.234      ; 0.491      ;
; 0.153 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[67]                                                                                                               ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.479      ;
; 0.153 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[203]                                                                                                              ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.479      ;
; 0.153 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|desc_reg[207]                                                                                                              ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_command_fifo:the_Nios_sgdma_tse_rx_0_command_fifo|scfifo:Nios_sgdma_tse_rx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a34~porta_datain_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 0.476      ;
; 0.154 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_r:the_Nios_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[1]                                                                                                                                                        ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_r:the_Nios_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.222      ; 0.480      ;
; 0.155 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[195]                                                                                                              ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.483      ;
; 0.155 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[0] ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|altsyncram_gah1:FIFOram|ram_block1a26~porta_address_reg0 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.484      ;
; 0.155 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[4]                                                                                                                                                        ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.480      ;
; 0.156 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[9]                                                                                                                ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.235      ; 0.495      ;
; 0.156 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[24]                                                                                                               ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.235      ; 0.495      ;
; 0.156 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_read:the_Nios_sgdma_tse_tx_0_m_read|received_data_counter[6]                                                                                                                                                                                                                       ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_status_token_fifo:the_Nios_sgdma_tse_tx_0_status_token_fifo|scfifo:Nios_sgdma_tse_tx_0_status_token_fifo_status_token_fifo|scfifo_na31:auto_generated|a_dpfifo_ug31:dpfifo|altsyncram_o6h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.483      ;
; 0.157 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                                                                                                                                                 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_bht_module:Nios_cpu_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_27d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_im:the_Nios_cpu_0_cpu_nios2_oci_im|trc_jtag_addr[1]                                                                                                                                                                      ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_im:the_Nios_cpu_0_cpu_nios2_oci_im|Nios_cpu_0_cpu_traceram_lpm_dram_sdp_component_module:Nios_cpu_0_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_0mc1:auto_generated|ram_block1a0~portb_address_reg0               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.485      ;
; 0.158 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[17]                                                                                                               ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.493      ;
; 0.158 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[8]                                                                                                             ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_o2i1:auto_generated|ram_block1a0~porta_address_reg0                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.487      ;
; 0.158 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_0_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                                                                             ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.230      ; 0.492      ;
; 0.159 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                                                                                                                                         ; Nios:u0|Nios_mem_0:mem_0|altsyncram:the_altsyncram|altsyncram_erf1:auto_generated|ram_block1a40~porta_address_reg0                                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 0.490      ;
; 0.159 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[21]                                                                                                               ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.494      ;
; 0.159 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|cntr_lnb:wr_ptr|counter_reg_bit[0]                                                                                            ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a0~porta_address_reg0                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.488      ;
; 0.159 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_euh1:auto_generated|ram_block1a1~porta_address_reg0                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.483      ;
; 0.159 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_im:the_Nios_cpu_0_cpu_nios2_oci_im|trc_jtag_addr[0]                                                                                                                                                                      ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_im:the_Nios_cpu_0_cpu_nios2_oci_im|Nios_cpu_0_cpu_traceram_lpm_dram_sdp_component_module:Nios_cpu_0_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_0mc1:auto_generated|ram_block1a0~portb_address_reg0               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.487      ;
; 0.160 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[1]                                                                                                                                                        ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|Nios_jtag_uart_0_scfifo_w:the_Nios_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.221      ; 0.485      ;
; 0.161 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[18]                                                                                                               ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.231      ; 0.496      ;
; 0.161 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                                                                                         ; Nios:u0|Nios_mem_0:mem_0|altsyncram:the_altsyncram|altsyncram_erf1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.485      ;
; 0.162 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|desc_reg[12]                                                                                                               ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_command_fifo:the_Nios_sgdma_tse_tx_0_command_fifo|scfifo:Nios_sgdma_tse_tx_0_command_fifo_command_fifo|scfifo_6c31:auto_generated|a_dpfifo_di31:dpfifo|altsyncram_m9h1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.240      ; 0.506      ;
; 0.162 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_read:the_Nios_sgdma_tse_tx_0_m_read|received_data_counter[4]                                                                                                                                                                                                                       ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_status_token_fifo:the_Nios_sgdma_tse_tx_0_status_token_fifo|scfifo:Nios_sgdma_tse_tx_0_status_token_fifo_status_token_fifo|scfifo_na31:auto_generated|a_dpfifo_ug31:dpfifo|altsyncram_o6h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.489      ;
; 0.162 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|cntr_qnb:wr_ptr|counter_reg_bit[1] ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo|Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo:the_Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo|scfifo:Nios_sgdma_tse_tx_0_m_readfifo_m_readfifo_m_readfifo|scfifo_ru31:auto_generated|a_dpfifo_2541:dpfifo|altsyncram_gah1:FIFOram|ram_block1a26~porta_address_reg0 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.225      ; 0.491      ;
; 0.162 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]                                                                                                                                        ; Nios:u0|Nios_mem_0:mem_0|altsyncram:the_altsyncram|altsyncram_erf1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.486      ;
; 0.162 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|A_dc_xfer_wr_data[3]                                                                                                                                                                                                                                                                                    ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_dc_victim_module:Nios_cpu_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_k3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.489      ;
; 0.162 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_im:the_Nios_cpu_0_cpu_nios2_oci_im|trc_jtag_addr[2]                                                                                                                                                                      ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_im:the_Nios_cpu_0_cpu_nios2_oci_im|Nios_cpu_0_cpu_traceram_lpm_dram_sdp_component_module:Nios_cpu_0_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_0mc1:auto_generated|ram_block1a0~portb_address_reg0               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.490      ;
; 0.162 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_im:the_Nios_cpu_0_cpu_nios2_oci_im|trc_jtag_addr[6]                                                                                                                                                                      ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_im:the_Nios_cpu_0_cpu_nios2_oci_im|Nios_cpu_0_cpu_traceram_lpm_dram_sdp_component_module:Nios_cpu_0_cpu_traceram_lpm_dram_sdp_component|altsyncram:the_altsyncram|altsyncram_0mc1:auto_generated|ram_block1a0~portb_address_reg0               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.224      ; 0.490      ;
; 0.163 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:mem_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                                                                                                                         ; Nios:u0|Nios_mem_0:mem_0|altsyncram:the_altsyncram|altsyncram_erf1:auto_generated|ram_block1a40~porta_address_reg0                                                                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.227      ; 0.494      ;
; 0.163 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_m_read:the_Nios_sgdma_tse_tx_0_m_read|received_data_counter[10]                                                                                                                                                                                                                      ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_status_token_fifo:the_Nios_sgdma_tse_tx_0_status_token_fifo|scfifo:Nios_sgdma_tse_tx_0_status_token_fifo_status_token_fifo|scfifo_na31:auto_generated|a_dpfifo_ug31:dpfifo|altsyncram_o6h1:FIFOram|ram_block1a0~porta_datain_reg0                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.223      ; 0.490      ;
; 0.163 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|b_out[0]                                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_euh1:auto_generated|ram_block1a1~porta_address_reg0                                      ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.487      ;
; 0.163 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                                   ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_ic_tag_module:Nios_cpu_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_k6d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.220      ; 0.487      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Mhz25Clk_ClkIn'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                       ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fa24:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.220      ; 0.473      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fa24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.223      ; 0.484      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fa24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.223      ; 0.485      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fa24:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.222      ; 0.485      ;
; 0.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fa24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.223      ; 0.495      ;
; 0.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fa24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.223      ; 0.495      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fa24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.223      ; 0.499      ;
; 0.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fa24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.223      ; 0.500      ;
; 0.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_fa24:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.223      ; 0.504      ;
; 0.183 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                        ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                                                                                                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Nios:u0|Nios_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                                                                                                                                   ; Nios:u0|Nios_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                                                                                                                                     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                        ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                                                                                                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                           ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]                                                                                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                      ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                    ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                                                           ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                                                           ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                        ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                                    ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                                                           ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                           ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                                    ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]                                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                                                                                                                           ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                                                                                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                    ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                           ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                      ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                        ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                                                                                                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                                                                                           ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]                                                                                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.307      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.313      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.313      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.313      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                               ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                                                                                  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                            ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                              ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                               ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                                                                                  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                            ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.315      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.040      ; 0.316      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; Mhz25PllRstNShift_DatReg[4]                                                                                                                                                                                                                                                                                                                 ; Mhz25PllRstNShift_DatReg[5]                                                                                                                                                                                                                                                                                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                                                                                              ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                                                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.316      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.184 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                             ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                               ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                 ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.316      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                             ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|DRsize.100                                                                                              ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[35]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[28]                                                                                                  ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[27]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                             ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                                             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.318      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.318      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[4]                                                                                                   ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_debug_slave_wrapper:the_Nios_cpu_0_cpu_debug_slave_wrapper|Nios_cpu_0_cpu_debug_slave_tck:the_Nios_cpu_0_cpu_debug_slave_tck|sr[3]                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll_0|sd1|pll7|clk[1]'                                                                                                               ;
+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.185 ; BlinkingLed_DatReg          ; BlinkingLed_DatReg          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; RstCount_CntReg[2]          ; RstCount_CntReg[2]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.263 ; BlinkingLedCount_CntReg[30] ; BlinkingLedCount_CntReg[30] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.385      ;
; 0.291 ; RstCount_CntReg[6]          ; RstCount_CntReg[6]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.413      ;
; 0.291 ; BlinkingLedCount_CntReg[5]  ; BlinkingLedCount_CntReg[5]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.413      ;
; 0.291 ; BlinkingLedCount_CntReg[3]  ; BlinkingLedCount_CntReg[3]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.413      ;
; 0.292 ; RstCount_CntReg[4]          ; RstCount_CntReg[4]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.414      ;
; 0.292 ; BlinkingLedCount_CntReg[6]  ; BlinkingLedCount_CntReg[6]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.414      ;
; 0.292 ; BlinkingLedCount_CntReg[4]  ; BlinkingLedCount_CntReg[4]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.414      ;
; 0.292 ; RstCount_CntReg[7]          ; RstCount_CntReg[7]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.414      ;
; 0.293 ; RstCount_CntReg[5]          ; RstCount_CntReg[5]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.415      ;
; 0.295 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[13] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.417      ;
; 0.296 ; BlinkingLedCount_CntReg[11] ; BlinkingLedCount_CntReg[11] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; BlinkingLedCount_CntReg[29] ; BlinkingLedCount_CntReg[29] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; BlinkingLedCount_CntReg[12] ; BlinkingLedCount_CntReg[12] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[9]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[8]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[7]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; RstCount_CntReg[8]          ; RstCount_CntReg[8]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; RstCount_CntReg[9]          ; RstCount_CntReg[9]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.420      ;
; 0.299 ; BlinkingLedCount_CntReg[28] ; BlinkingLedCount_CntReg[28] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.421      ;
; 0.300 ; RstCount_CntReg[10]         ; RstCount_CntReg[10]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.422      ;
; 0.301 ; BlinkingLedCount_CntReg[15] ; BlinkingLedCount_CntReg[15] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.423      ;
; 0.301 ; RstCount_CntReg[16]         ; RstCount_CntReg[16]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.423      ;
; 0.303 ; BlinkingLedCount_CntReg[27] ; BlinkingLedCount_CntReg[27] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; BlinkingLedCount_CntReg[21] ; BlinkingLedCount_CntReg[21] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; BlinkingLedCount_CntReg[19] ; BlinkingLedCount_CntReg[19] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; BlinkingLedCount_CntReg[17] ; BlinkingLedCount_CntReg[17] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; RstCount_CntReg[22]         ; RstCount_CntReg[22]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; RstCount_CntReg[20]         ; RstCount_CntReg[20]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; RstCount_CntReg[18]         ; RstCount_CntReg[18]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; BlinkingLedCount_CntReg[25] ; BlinkingLedCount_CntReg[25] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; BlinkingLedCount_CntReg[23] ; BlinkingLedCount_CntReg[23] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; BlinkingLedCount_CntReg[22] ; BlinkingLedCount_CntReg[22] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; RstCount_CntReg[24]         ; RstCount_CntReg[24]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; RstCount_CntReg[23]         ; RstCount_CntReg[23]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; BlinkingLedCount_CntReg[16] ; BlinkingLedCount_CntReg[16] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; BlinkingLedCount_CntReg[14] ; BlinkingLedCount_CntReg[14] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; RstCount_CntReg[27]         ; RstCount_CntReg[27]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; RstCount_CntReg[17]         ; RstCount_CntReg[17]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; BlinkingLedCount_CntReg[2]  ; BlinkingLedCount_CntReg[2]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; RstCount_CntReg[15]         ; RstCount_CntReg[15]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; RstCount_CntReg[13]         ; RstCount_CntReg[13]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; BlinkingLedCount_CntReg[24] ; BlinkingLedCount_CntReg[24] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; RstCount_CntReg[26]         ; RstCount_CntReg[26]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; RstCount_CntReg[25]         ; RstCount_CntReg[25]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; BlinkingLedCount_CntReg[20] ; BlinkingLedCount_CntReg[20] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; BlinkingLedCount_CntReg[18] ; BlinkingLedCount_CntReg[18] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; BlinkingLedCount_CntReg[10] ; BlinkingLedCount_CntReg[10] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; RstCount_CntReg[19]         ; RstCount_CntReg[19]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; RstCount_CntReg[14]         ; RstCount_CntReg[14]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.428      ;
; 0.306 ; BlinkingLedCount_CntReg[26] ; BlinkingLedCount_CntReg[26] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.428      ;
; 0.307 ; RstCount_CntReg[12]         ; RstCount_CntReg[12]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.429      ;
; 0.308 ; RstCount_CntReg[30]         ; RstCount_CntReg[30]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.430      ;
; 0.309 ; RstCount_CntReg[28]         ; RstCount_CntReg[28]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.431      ;
; 0.309 ; RstCount_CntReg[11]         ; RstCount_CntReg[11]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.431      ;
; 0.310 ; RstCount_CntReg[29]         ; RstCount_CntReg[29]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.432      ;
; 0.317 ; RstCount_CntReg[21]         ; RstCount_CntReg[21]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.439      ;
; 0.364 ; RstCount_CntReg[3]          ; RstCount_CntReg[3]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.486      ;
; 0.384 ; RstCount_CntReg[2]          ; RstCount_CntReg[3]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.505      ;
; 0.415 ; RstCount_CntReg[26]         ; tse_mac_rst_reg             ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.037      ; 0.536      ;
; 0.440 ; BlinkingLedCount_CntReg[3]  ; BlinkingLedCount_CntReg[4]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.562      ;
; 0.440 ; BlinkingLedCount_CntReg[5]  ; BlinkingLedCount_CntReg[6]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.562      ;
; 0.440 ; RstCount_CntReg[4]          ; RstCount_CntReg[5]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.562      ;
; 0.440 ; RstCount_CntReg[6]          ; RstCount_CntReg[7]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.562      ;
; 0.444 ; BlinkingLedCount_CntReg[13] ; BlinkingLedCount_CntReg[14] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.566      ;
; 0.445 ; BlinkingLedCount_CntReg[11] ; BlinkingLedCount_CntReg[12] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.567      ;
; 0.446 ; BlinkingLedCount_CntReg[9]  ; BlinkingLedCount_CntReg[10] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.568      ;
; 0.446 ; RstCount_CntReg[8]          ; RstCount_CntReg[9]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.568      ;
; 0.446 ; BlinkingLedCount_CntReg[7]  ; BlinkingLedCount_CntReg[8]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.568      ;
; 0.446 ; RstCount_CntReg[16]         ; RstCount_CntReg[17]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.042      ; 0.572      ;
; 0.446 ; BlinkingLedCount_CntReg[29] ; BlinkingLedCount_CntReg[30] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.568      ;
; 0.448 ; BlinkingLedCount_CntReg[15] ; BlinkingLedCount_CntReg[16] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.040      ; 0.572      ;
; 0.449 ; RstCount_CntReg[10]         ; RstCount_CntReg[11]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.571      ;
; 0.450 ; RstCount_CntReg[7]          ; RstCount_CntReg[8]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.572      ;
; 0.450 ; BlinkingLedCount_CntReg[6]  ; BlinkingLedCount_CntReg[7]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.572      ;
; 0.451 ; RstCount_CntReg[5]          ; RstCount_CntReg[6]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.573      ;
; 0.451 ; BlinkingLedCount_CntReg[2]  ; BlinkingLedCount_CntReg[3]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.573      ;
; 0.451 ; BlinkingLedCount_CntReg[4]  ; BlinkingLedCount_CntReg[5]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.573      ;
; 0.452 ; BlinkingLedCount_CntReg[21] ; BlinkingLedCount_CntReg[22] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; RstCount_CntReg[20]         ; RstCount_CntReg[21]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; BlinkingLedCount_CntReg[17] ; BlinkingLedCount_CntReg[18] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; RstCount_CntReg[18]         ; RstCount_CntReg[19]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; BlinkingLedCount_CntReg[19] ; BlinkingLedCount_CntReg[20] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; RstCount_CntReg[22]         ; RstCount_CntReg[23]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.574      ;
; 0.452 ; BlinkingLedCount_CntReg[27] ; BlinkingLedCount_CntReg[28] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.574      ;
; 0.453 ; BlinkingLedCount_CntReg[6]  ; BlinkingLedCount_CntReg[8]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.575      ;
; 0.453 ; RstCount_CntReg[7]          ; RstCount_CntReg[9]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.575      ;
; 0.453 ; BlinkingLedCount_CntReg[23] ; BlinkingLedCount_CntReg[24] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.575      ;
; 0.453 ; RstCount_CntReg[24]         ; RstCount_CntReg[25]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.575      ;
; 0.453 ; BlinkingLedCount_CntReg[25] ; BlinkingLedCount_CntReg[26] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.575      ;
; 0.454 ; RstCount_CntReg[5]          ; RstCount_CntReg[7]          ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.576      ;
; 0.454 ; BlinkingLedCount_CntReg[2]  ; BlinkingLedCount_CntReg[4]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.576      ;
; 0.454 ; BlinkingLedCount_CntReg[4]  ; BlinkingLedCount_CntReg[6]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.576      ;
; 0.454 ; RstCount_CntReg[26]         ; RstCount_CntReg[27]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.576      ;
; 0.455 ; BlinkingLedCount_CntReg[12] ; BlinkingLedCount_CntReg[13] ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.577      ;
; 0.455 ; RstCount_CntReg[14]         ; RstCount_CntReg[15]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.577      ;
; 0.455 ; BlinkingLedCount_CntReg[8]  ; BlinkingLedCount_CntReg[9]  ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.577      ;
; 0.456 ; RstCount_CntReg[12]         ; RstCount_CntReg[13]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.578      ;
; 0.456 ; RstCount_CntReg[9]          ; RstCount_CntReg[10]         ; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 0.000        ; 0.038      ; 0.578      ;
+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                                                                                                                                                                                                                                                                                        ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 15.993 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_fifo:the_Nios_cpu_0_cpu_nios2_oci_fifo|fifo_9[17]                                                                                                                                                   ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.046     ; 3.948      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[15]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[14]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[13]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[12]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[11]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[9]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[8]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[7]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[6]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[5]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[4]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[3]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[2]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[1]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.995 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 3.740      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[15]~_Duplicate_1                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[14]~_Duplicate_1                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[13]~_Duplicate_1                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[12]~_Duplicate_1                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[11]~_Duplicate_1                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[10]~_Duplicate_1                                                                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[9]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[8]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[7]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[6]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[5]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[4]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[3]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[2]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[1]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[0]~_Duplicate_1                                                                                                                                                                                                                                                             ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 15.997 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 3.746      ;
; 16.000 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|i_readdata_d1[10]                                                                                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 3.929      ;
; 16.000 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[16]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 3.734      ;
; 16.000 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 3.734      ;
; 16.000 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[19]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 3.734      ;
; 16.000 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[20]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 3.734      ;
; 16.000 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 3.734      ;
; 16.000 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 3.734      ;
; 16.000 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[22]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 3.734      ;
; 16.000 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 3.734      ;
; 16.000 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|Nios_cpu_0_cpu_mult_cell:the_Nios_cpu_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_hkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 3.734      ;
; 16.000 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[27]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 3.734      ;
; 16.000 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[31]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 3.734      ;
; 16.000 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[23]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 3.734      ;
; 16.000 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[28]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 3.734      ;
; 16.000 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|i_readdata_d1[16]                                                                                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 3.920      ;
; 16.000 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[30]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 3.734      ;
; 16.000 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[25]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 3.734      ;
; 16.000 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 3.734      ;
; 16.000 ; Nios:u0|altera_reset_controller:rst_controller_001|r_sync_rst ; Nios:u0|Nios_cpu_0:cpu_0|Nios_cpu_0_cpu:cpu|E_src1[29]                                                                                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 3.734      ;
+--------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'Mhz25Clk_ClkIn'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                                                                                                                   ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 38.474 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.478      ;
; 38.474 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.478      ;
; 38.474 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][73]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.478      ;
; 38.474 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.478      ;
; 38.474 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.478      ;
; 38.474 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][72]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.478      ;
; 38.474 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.478      ;
; 38.474 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][62]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.478      ;
; 38.474 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.478      ;
; 38.474 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.478      ;
; 38.474 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.478      ;
; 38.489 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.036     ; 1.462      ;
; 38.489 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.036     ; 1.462      ;
; 38.489 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.036     ; 1.462      ;
; 38.495 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.457      ;
; 38.495 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.457      ;
; 38.495 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.457      ;
; 38.495 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.457      ;
; 38.495 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.457      ;
; 38.495 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.457      ;
; 38.495 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.457      ;
; 38.495 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.457      ;
; 38.632 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.320      ;
; 38.632 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.320      ;
; 38.632 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.320      ;
; 38.632 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.320      ;
; 38.632 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|Nios_altpll_0_stdsync_sv6:stdsync2|Nios_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.320      ;
; 38.632 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.320      ;
; 38.632 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.320      ;
; 38.632 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|Nios_altpll_0_stdsync_sv6:stdsync2|Nios_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.320      ;
; 38.632 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                 ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.320      ;
; 38.632 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.320      ;
; 38.632 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|prev_reset                                                                                                                                                                                 ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.035     ; 1.320      ;
; 38.777 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.042     ; 1.168      ;
; 38.777 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.042     ; 1.168      ;
; 38.777 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.042     ; 1.168      ;
; 38.777 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.042     ; 1.168      ;
; 38.777 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.042     ; 1.168      ;
; 38.777 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.042     ; 1.168      ;
; 38.777 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                           ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.042     ; 1.168      ;
; 38.777 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.042     ; 1.168      ;
; 38.777 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.042     ; 1.168      ;
; 38.789 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.043     ; 1.155      ;
; 38.789 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.043     ; 1.155      ;
; 38.789 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.043     ; 1.155      ;
; 38.789 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.043     ; 1.155      ;
; 38.789 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.043     ; 1.155      ;
; 38.789 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.043     ; 1.155      ;
; 38.789 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.043     ; 1.155      ;
; 38.789 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.043     ; 1.155      ;
; 38.789 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.043     ; 1.155      ;
; 38.791 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.155      ;
; 38.791 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.155      ;
; 38.791 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.155      ;
; 38.791 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.155      ;
; 38.791 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.155      ;
; 38.918 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.028      ;
; 38.918 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.028      ;
; 38.918 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.028      ;
; 38.918 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.028      ;
; 38.918 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.028      ;
; 38.918 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.028      ;
; 38.918 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.028      ;
; 38.918 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.028      ;
; 38.920 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|Nios_altpll_0_stdsync_sv6:stdsync2|Nios_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.050     ; 1.017      ;
; 38.920 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.050     ; 1.017      ;
; 38.931 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.015      ;
; 38.931 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.015      ;
; 38.931 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.015      ;
; 38.931 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.015      ;
; 38.931 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65]             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.015      ;
; 38.931 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.015      ;
; 38.931 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.015      ;
; 38.931 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]              ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.015      ;
; 38.931 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.015      ;
; 38.931 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.015      ;
; 38.931 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.015      ;
; 38.931 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.015      ;
; 38.931 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.015      ;
; 38.931 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64]             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.041     ; 1.015      ;
; 39.121 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.039     ; 0.827      ;
; 39.121 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.039     ; 0.827      ;
; 39.121 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.039     ; 0.827      ;
; 39.121 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.039     ; 0.827      ;
; 39.121 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.039     ; 0.827      ;
; 39.121 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.039     ; 0.827      ;
; 39.121 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.039     ; 0.827      ;
; 39.121 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.039     ; 0.827      ;
; 39.121 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.039     ; 0.827      ;
; 39.121 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.039     ; 0.827      ;
; 39.245 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 40.000       ; -0.039     ; 0.703      ;
; 98.474 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 100.000      ; -0.035     ; 1.478      ;
; 98.918 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 100.000      ; -0.041     ; 1.028      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                            ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|adapted_tdo                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.896      ;
; 48.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.896      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.711      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.708      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.713      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.711      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.720      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.720      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.720      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.720      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.713      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.720      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.713      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.720      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.713      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.708      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.713      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.713      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.713      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.713      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.713      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.713      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.713      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.713      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.708      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.711      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.711      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.711      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.713      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.711      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.711      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.720      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.708      ;
; 97.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.720      ;
; 97.226 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.719      ;
; 97.226 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.709      ;
; 97.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.704      ;
; 97.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.704      ;
; 97.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.704      ;
; 97.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.704      ;
; 97.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.704      ;
; 97.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.704      ;
; 97.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.704      ;
; 97.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.704      ;
; 97.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.704      ;
; 97.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.704      ;
; 97.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.704      ;
; 97.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.704      ;
; 97.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.704      ;
; 97.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.704      ;
; 97.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.707      ;
; 97.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.707      ;
; 97.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.707      ;
; 97.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.707      ;
; 97.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.707      ;
; 97.227 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 2.707      ;
; 97.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.699      ;
; 97.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.699      ;
; 97.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.699      ;
; 97.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.699      ;
; 97.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.699      ;
; 97.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.698      ;
; 97.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.698      ;
; 97.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.698      ;
; 97.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.698      ;
; 97.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.698      ;
; 97.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.698      ;
; 97.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.698      ;
; 97.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.699      ;
; 97.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 2.699      ;
; 97.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.718      ;
; 97.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.718      ;
; 97.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.718      ;
; 97.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.718      ;
; 97.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.718      ;
; 97.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.718      ;
; 97.229 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.718      ;
; 97.230 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.717      ;
; 97.230 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.717      ;
; 97.230 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.717      ;
; 97.230 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.717      ;
; 97.230 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.717      ;
; 97.230 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.717      ;
; 97.230 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.717      ;
; 97.230 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.717      ;
; 97.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.710      ;
; 97.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.710      ;
; 97.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.715      ;
; 97.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.710      ;
; 97.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.710      ;
; 97.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.715      ;
; 97.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.710      ;
; 97.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.711      ;
; 97.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.711      ;
; 97.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.711      ;
; 97.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.711      ;
; 97.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.710      ;
; 97.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.711      ;
; 97.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.710      ;
; 97.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.710      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'Mhz25Clk_ClkIn'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                         ; To Node                                                                                                                                                                                                                   ; Launch Clock   ; Latch Clock    ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+
; 0.486   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.609      ;
; 0.584   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[3]         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.707      ;
; 0.584   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.707      ;
; 0.584   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.707      ;
; 0.584   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.707      ;
; 0.584   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.707      ;
; 0.584   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.707      ;
; 0.584   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.707      ;
; 0.584   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[0]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.707      ;
; 0.584   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.707      ;
; 0.584   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]     ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.039      ; 0.707      ;
; 0.742   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.863      ;
; 0.742   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.863      ;
; 0.742   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.863      ;
; 0.742   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.863      ;
; 0.742   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.863      ;
; 0.742   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][107]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.863      ;
; 0.742   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]              ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.863      ;
; 0.742   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.863      ;
; 0.742   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64]             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.863      ;
; 0.742   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.863      ;
; 0.742   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]              ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.863      ;
; 0.742   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.863      ;
; 0.742   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65]             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.863      ;
; 0.742   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]              ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.863      ;
; 0.748   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.869      ;
; 0.748   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.869      ;
; 0.748   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.869      ;
; 0.748   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.869      ;
; 0.748   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.869      ;
; 0.748   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.869      ;
; 0.748   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.869      ;
; 0.748   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.869      ;
; 0.756   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|Nios_altpll_0_stdsync_sv6:stdsync2|Nios_altpll_0_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.028      ; 0.868      ;
; 0.756   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.028      ; 0.868      ;
; 0.859   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.980      ;
; 0.859   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.980      ;
; 0.859   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.980      ;
; 0.859   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.980      ;
; 0.859   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.037      ; 0.980      ;
; 0.864   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.035      ; 0.983      ;
; 0.864   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]         ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.035      ; 0.983      ;
; 0.864   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.035      ; 0.983      ;
; 0.864   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.035      ; 0.983      ;
; 0.864   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.035      ; 0.983      ;
; 0.864   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.035      ; 0.983      ;
; 0.864   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.035      ; 0.983      ;
; 0.864   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]  ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.035      ; 0.983      ;
; 0.864   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.035      ; 0.983      ;
; 0.865   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][62]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.036      ; 0.985      ;
; 0.865   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.036      ; 0.985      ;
; 0.865   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][70]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.036      ; 0.985      ;
; 0.865   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][73]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.036      ; 0.985      ;
; 0.865   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:altpll_0_pll_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.036      ; 0.985      ;
; 0.865   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                           ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.036      ; 0.985      ;
; 0.865   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][71]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.036      ; 0.985      ;
; 0.865   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][72]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.036      ; 0.985      ;
; 0.865   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][108]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.036      ; 0.985      ;
; 0.997   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                 ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.044      ; 1.125      ;
; 0.997   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][1]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.044      ; 1.125      ;
; 0.997   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[0]                                                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.044      ; 1.125      ;
; 0.997   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|Nios_altpll_0_stdsync_sv6:stdsync2|Nios_altpll_0_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.044      ; 1.125      ;
; 0.997   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|Nios_altpll_0_stdsync_sv6:stdsync2|Nios_altpll_0_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                            ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.044      ; 1.125      ;
; 0.997   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[1]                                                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.044      ; 1.125      ;
; 0.997   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][0]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.044      ; 1.125      ;
; 0.997   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|read_latency_shift_reg[0]                                                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.044      ; 1.125      ;
; 0.997   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][1]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.044      ; 1.125      ;
; 0.997   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][0]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.044      ; 1.125      ;
; 0.997   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_altpll_0:altpll_0|prev_reset                                                                                                                                                                                 ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.044      ; 1.125      ;
; 1.116   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.043      ; 1.243      ;
; 1.116   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.042      ; 1.242      ;
; 1.116   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                          ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.042      ; 1.242      ;
; 1.116   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.043      ; 1.243      ;
; 1.116   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.043      ; 1.243      ;
; 1.116   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]                                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.042      ; 1.242      ;
; 1.116   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][71]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.043      ; 1.243      ;
; 1.116   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.043      ; 1.243      ;
; 1.116   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                        ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.043      ; 1.243      ;
; 1.116   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][70]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.043      ; 1.243      ;
; 1.116   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                   ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.043      ; 1.243      ;
; 1.128   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[1]                                                                                                    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.043      ; 1.255      ;
; 1.128   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][62]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.043      ; 1.255      ;
; 1.128   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]               ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.043      ; 1.255      ;
; 1.128   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.043      ; 1.255      ;
; 1.128   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][72]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.043      ; 1.255      ;
; 1.128   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem_used[0]                                                                                                    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.043      ; 1.255      ;
; 1.128   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][108]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.043      ; 1.255      ;
; 1.128   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.043      ; 1.255      ;
; 1.128   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][73]                                                                                                       ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.043      ; 1.255      ;
; 1.128   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][107]                                                                                                      ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.043      ; 1.255      ;
; 1.128   ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                             ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; 0.000        ; 0.043      ; 1.255      ;
; 100.728 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                    ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; -100.000     ; 0.037      ; 0.869      ;
; 101.108 ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                ; Mhz25Clk_ClkIn ; Mhz25Clk_ClkIn ; -100.000     ; 0.043      ; 1.255      ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.695      ;
; 0.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.695      ;
; 0.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.814      ;
; 0.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.814      ;
; 0.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.819      ;
; 0.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.819      ;
; 0.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.819      ;
; 0.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.819      ;
; 0.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.819      ;
; 0.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.819      ;
; 0.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][6]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.819      ;
; 0.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.819      ;
; 0.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.819      ;
; 0.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.819      ;
; 0.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.819      ;
; 0.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.819      ;
; 0.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.819      ;
; 0.672 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.819      ;
; 0.693 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.815      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.845      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.845      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.845      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.845      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.979      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.979      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][5]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.979      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.979      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.979      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.979      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][9]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.979      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.979      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.979      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.979      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.979      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.979      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.979      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.979      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.979      ;
; 0.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.979      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 0.984      ;
; 0.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.960      ;
; 0.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.960      ;
; 0.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.960      ;
; 0.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.960      ;
; 0.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.960      ;
; 0.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.960      ;
; 0.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.023      ;
; 0.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.023      ;
; 0.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.023      ;
; 0.868 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.023      ;
; 0.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.013      ;
; 0.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_1[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.013      ;
; 0.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.013      ;
; 0.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[12]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.013      ;
; 0.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.013      ;
; 0.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_2[3]                                                                                                 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.035      ;
; 1.092 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.214      ;
; 1.092 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.214      ;
; 1.092 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.214      ;
; 1.092 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                                              ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 1.214      ;
; 1.145 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.286      ;
; 1.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.398      ;
; 1.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.398      ;
; 1.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.398      ;
; 1.249 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.398      ;
; 1.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.499      ;
; 1.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.499      ;
; 1.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.499      ;
; 1.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.499      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.512      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.512      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.512      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.512      ;
; 1.363 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.512      ;
; 1.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.613      ;
; 1.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.613      ;
; 1.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.613      ;
; 1.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.613      ;
; 1.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.613      ;
; 1.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.630      ;
; 1.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.630      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.636      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.636      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.636      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.636      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.636      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.636      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.636      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.636      ;
; 1.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; Nios:u0|Nios_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:Nios_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.636      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|altpll_0|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                             ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.693 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|altsyncram_nua1:altsyncram2|ram_block5a7  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.201      ; 0.984      ;
; 0.693 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|altsyncram_nua1:altsyncram2|ram_block5a6  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.201      ; 0.984      ;
; 0.693 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|altsyncram_nua1:altsyncram2|ram_block5a5  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.201      ; 0.984      ;
; 0.693 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|altsyncram_nua1:altsyncram2|ram_block5a4  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.201      ; 0.984      ;
; 0.693 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|altsyncram_nua1:altsyncram2|ram_block5a3  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.201      ; 0.984      ;
; 0.693 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|altsyncram_nua1:altsyncram2|ram_block5a2  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.201      ; 0.984      ;
; 0.693 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|altsyncram_nua1:altsyncram2|ram_block5a1  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.201      ; 0.984      ;
; 0.693 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_rx_0:sgdma_tse_rx_0|Nios_sgdma_tse_rx_0_chain:the_Nios_sgdma_tse_rx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_rx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_84n:auto_generated|altsyncram_nua1:altsyncram2|ram_block5a0  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.201      ; 0.984      ;
; 0.818 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a15 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 1.125      ;
; 0.818 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a14 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 1.125      ;
; 0.818 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a13 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 1.125      ;
; 0.818 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a12 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 1.125      ;
; 0.818 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a11 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 1.125      ;
; 0.818 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a10 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 1.125      ;
; 0.818 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a9  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 1.125      ;
; 0.818 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a8  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 1.125      ;
; 0.818 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a7  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 1.125      ;
; 0.818 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a6  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 1.125      ;
; 0.818 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a5  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 1.125      ;
; 0.818 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a4  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 1.125      ;
; 0.818 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a3  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 1.125      ;
; 0.818 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a2  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 1.125      ;
; 0.818 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a1  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 1.125      ;
; 0.818 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_0|shift_taps_74n:auto_generated|altsyncram_l1b1:altsyncram2|ram_block5a0  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.217      ; 1.125      ;
; 0.822 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a17 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 1.131      ;
; 0.822 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a16 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 1.131      ;
; 0.822 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a15 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 1.131      ;
; 0.822 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a14 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 1.131      ;
; 0.822 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a13 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 1.131      ;
; 0.822 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a12 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 1.131      ;
; 0.822 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a11 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 1.131      ;
; 0.822 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a10 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 1.131      ;
; 0.822 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a9  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 1.131      ;
; 0.822 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a8  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 1.131      ;
; 0.822 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a7  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 1.131      ;
; 0.822 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a6  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 1.131      ;
; 0.822 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a5  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 1.131      ;
; 0.822 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a4  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 1.131      ;
; 0.822 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a3  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 1.131      ;
; 0.822 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a2  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 1.131      ;
; 0.822 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a1  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 1.131      ;
; 0.822 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|dffe4 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_1|shift_taps_n5n:auto_generated|altsyncram_p1b1:altsyncram2|ram_block5a0  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.219      ; 1.131      ;
; 0.839 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|dffe6 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a5  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.198      ; 1.127      ;
; 0.839 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|dffe6 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a4  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.198      ; 1.127      ;
; 0.839 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|dffe6 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a3  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.198      ; 1.127      ;
; 0.839 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|dffe6 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a2  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.198      ; 1.127      ;
; 0.839 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|dffe6 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a1  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.198      ; 1.127      ;
; 0.839 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|dffe6 ; Nios:u0|Nios_sgdma_tse_tx_0:sgdma_tse_tx_0|Nios_sgdma_tse_tx_0_chain:the_Nios_sgdma_tse_tx_0_chain|descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0:the_descriptor_read_which_resides_within_Nios_sgdma_tse_tx_0|altshift_taps:desc_assembler_rtl_2|shift_taps_44n:auto_generated|altsyncram_i861:altsyncram4|ram_block7a0  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.198      ; 1.127      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|tx_command_status[17]                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 1.544      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_wr                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.542      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_csn                                                                                                                                                                                                       ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.542      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_sel[1]                                                                                                                                                                                                    ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.542      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[16]                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.540      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[18]                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.540      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[15]                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.540      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[14]                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.539      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[10]                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.539      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[13]                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.539      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state.STM_TYP_HOST_RD_REG_WAIT                                                                                                                                                                                 ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.542      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|cd_oe                                                                                                                                                                                                               ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.540      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[10]                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.539      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[8]                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.539      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[9]                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.539      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[12]                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.539      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[14]                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.539      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[4]                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.539      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[5]                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.539      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[6]                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.539      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[11]                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.539      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[0]                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.540      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[7]                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.539      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[11]                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.539      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[2]                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.540      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[1]                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.540      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|mdio_oen_int_reg1                                                                                                                                                                                                                          ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.540      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[12]                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.539      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|run_read                                                                                                                                                                                                            ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.540      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[17]                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.540      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|mdio_data_out[15]                                                                                                                                                                                              ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.542      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[4]                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.540      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[3]                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.540      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[5]                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.540      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[6]                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.540      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[11]                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.542      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[7]                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.540      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[12]                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.542      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[8]                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.540      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[9]                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.540      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[13]                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.540      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[14]                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.540      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[3]                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.542      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[4]                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 1.542      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[5]                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.540      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[6]                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.540      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[7]                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.540      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_run[8]                                                                                                                                                                                                         ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.540      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|run_write                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.540      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mdio_wait                                                                                                                                                                                                           ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.039      ; 1.540      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[13]                                                                                                                                                                                                        ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.038      ; 1.539      ;
; 1.417 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|mdio_clk                                                                                                                                                                                                  ; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 1.543      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Net Delay                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------+--------+----------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Name          ; Slack  ; Required ; Actual ; From                                                                                                                                                                   ; To                                                                                                                                                                                                                                                                                                                                                     ; Type ;
+---------------+--------+----------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; set_net_delay ; 4.579  ; 6.000    ; 1.421  ; [get_pins -compatibility_mode {*|q}]                                                                                                                                   ; [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}]                                                                                                                                                                                                                                                            ; max  ;
;  --           ; 4.579  ; 6.000    ; 1.421  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[10]|q                                                                                                        ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 4.600  ; 6.000    ; 1.400  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[26]|q                                                                                                        ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                        ; max  ;
;  --           ; 4.816  ; 6.000    ; 1.184  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[10]|q                                                                                                        ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                          ; max  ;
;  --           ; 4.836  ; 6.000    ; 1.164  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|tx_command_status[17]|q                                                                                                     ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                                                ; max  ;
;  --           ; 4.850  ; 6.000    ; 1.150  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[10]|q                                                                                                        ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 4.881  ; 6.000    ; 1.119  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[13]|q                                                                                                        ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                        ; max  ;
;  --           ; 4.991  ; 6.000    ; 1.009  ; u0|tse_mac_0|i_tse_mac|tx_done_reg|q                                                                                                                                   ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                   ; max  ;
;  --           ; 4.999  ; 6.000    ; 1.001  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[0]|q                                                                                                         ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 5.006  ; 6.000    ; 0.994  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|sw_reset_done_reg|q                                                                                                      ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                                                                   ; max  ;
;  --           ; 5.063  ; 6.000    ; 0.937  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[6]|q                                                                                                         ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                ; max  ;
;  --           ; 5.082  ; 6.000    ; 0.918  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[1]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.126  ; 6.000    ; 0.874  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[2]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.148  ; 6.000    ; 0.852  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[4]|q                                                                                                         ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 5.195  ; 6.000    ; 0.805  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[3]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.258  ; 6.000    ; 0.742  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[4]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.265  ; 6.000    ; 0.735  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[4]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.294  ; 6.000    ; 0.706  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[1]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.311  ; 6.000    ; 0.689  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[2]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.325  ; 6.000    ; 0.675  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[23]|q                                                                                                        ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 5.357  ; 6.000    ; 0.643  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[3]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.454  ; 6.000    ; 0.546  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[9]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.463  ; 6.000    ; 0.537  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[5]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.471  ; 6.000    ; 0.529  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[9]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.472  ; 6.000    ; 0.528  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[0]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.474  ; 6.000    ; 0.526  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[4]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.478  ; 6.000    ; 0.522  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[1]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.480  ; 6.000    ; 0.520  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[7]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.482  ; 6.000    ; 0.518  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[4]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.511  ; 6.000    ; 0.489  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|command_config[1]|q                                                                                                         ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 5.515  ; 6.000    ; 0.485  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[3]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.528  ; 6.000    ; 0.472  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[10]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.532  ; 6.000    ; 0.468  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[11]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.532  ; 6.000    ; 0.468  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[1]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.535  ; 6.000    ; 0.465  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[8]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.545  ; 6.000    ; 0.455  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[10]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.545  ; 6.000    ; 0.455  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[9]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.546  ; 6.000    ; 0.454  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[11]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.546  ; 6.000    ; 0.454  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[8]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.560  ; 6.000    ; 0.440  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[6]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.561  ; 6.000    ; 0.439  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[7]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.569  ; 6.000    ; 0.431  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[6]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.585  ; 6.000    ; 0.415  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[2]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.590  ; 6.000    ; 0.410  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[2]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.634  ; 6.000    ; 0.366  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[5]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.635  ; 6.000    ; 0.365  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[6]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.637  ; 6.000    ; 0.363  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[7]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.644  ; 6.000    ; 0.356  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[0]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.644  ; 6.000    ; 0.356  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[8]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.645  ; 6.000    ; 0.355  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[5]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.647  ; 6.000    ; 0.353  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[9]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.665  ; 6.000    ; 0.335  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[1]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.665  ; 6.000    ; 0.335  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[4]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.666  ; 6.000    ; 0.334  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[0]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.666  ; 6.000    ; 0.334  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[8]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.667  ; 6.000    ; 0.333  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[9]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.667  ; 6.000    ; 0.333  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[7]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.668  ; 6.000    ; 0.332  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[11]|q                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.668  ; 6.000    ; 0.332  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[9]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.668  ; 6.000    ; 0.332  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[11]|q                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.722  ; 6.000    ; 0.278  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|U_LATE_COL|out_data_toggle_flopped|q                                                                                        ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 5.724  ; 6.000    ; 0.276  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|U_EXCESS_COL|out_data_toggle_flopped|q                                                                                      ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                               ; max  ;
;  --           ; 5.725  ; 6.000    ; 0.275  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|U_LATE_COL|in_data_toggle|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 5.725  ; 6.000    ; 0.275  ; u0|tse_mac_0|i_tse_mac|U_MAC_CONTROL|U_REG|U_EXCESS_COL|in_data_toggle|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map_small:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                               ; max  ;
;  --           ; 5.730  ; 6.000    ; 0.270  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[6]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.730  ; 6.000    ; 0.270  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[3]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.730  ; 6.000    ; 0.270  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[3]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.730  ; 6.000    ; 0.270  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[6]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.731  ; 6.000    ; 0.269  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[0]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.731  ; 6.000    ; 0.269  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[2]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.731  ; 6.000    ; 0.269  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[5]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.731  ; 6.000    ; 0.269  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[3]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.732  ; 6.000    ; 0.268  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_GETH|U_TX|gm_rx_col_reg|q                                                                                                     ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1                                                                 ; max  ;
;  --           ; 5.732  ; 6.000    ; 0.268  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[2]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.732  ; 6.000    ; 0.268  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[10]|q                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.732  ; 6.000    ; 0.268  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[7]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.732  ; 6.000    ; 0.268  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[10]|q                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.732  ; 6.000    ; 0.268  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[4]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.732  ; 6.000    ; 0.268  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[7]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.732  ; 6.000    ; 0.268  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[8]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.733  ; 6.000    ; 0.267  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[6]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.733  ; 6.000    ; 0.267  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[8]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.733  ; 6.000    ; 0.267  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[0]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.733  ; 6.000    ; 0.267  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[5]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.733  ; 6.000    ; 0.267  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[1]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.733  ; 6.000    ; 0.267  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[0]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.733  ; 6.000    ; 0.267  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[5]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
; set_net_delay ; 5.082  ; 6.000    ; 0.918  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]                                                              ; [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]                                                                                                                                                                        ; max  ;
;  --           ; 5.082  ; 6.000    ; 0.918  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[1]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.126  ; 6.000    ; 0.874  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[2]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.195  ; 6.000    ; 0.805  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[3]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.265  ; 6.000    ; 0.735  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[4]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.644  ; 6.000    ; 0.356  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[8]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.647  ; 6.000    ; 0.353  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[9]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.666  ; 6.000    ; 0.334  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[0]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.668  ; 6.000    ; 0.332  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[11]|q                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.730  ; 6.000    ; 0.270  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[6]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.732  ; 6.000    ; 0.268  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[7]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.732  ; 6.000    ; 0.268  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[10]|q                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.733  ; 6.000    ; 0.267  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_WRT|g_out[5]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
; set_net_delay ; 5.258  ; 6.000    ; 0.742  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]|q}]                                                                                     ; [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]                                                                                                                                                                     ; max  ;
;  --           ; 5.258  ; 6.000    ; 0.742  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[4]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.294  ; 6.000    ; 0.706  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[1]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.311  ; 6.000    ; 0.689  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[2]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.357  ; 6.000    ; 0.643  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[3]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.471  ; 6.000    ; 0.529  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[9]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.569  ; 6.000    ; 0.431  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[6]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.645  ; 6.000    ; 0.355  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[5]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.732  ; 6.000    ; 0.268  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[7]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.733  ; 6.000    ; 0.267  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[8]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
;  --           ; 5.733  ; 6.000    ; 0.267  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_STATUS|wr_g_ptr_reg[0]|q                                                                                              ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1 ; max  ;
; set_net_delay ; 5.454  ; 6.000    ; 0.546  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]                                                               ; [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]                                                                                                                                                                        ; max  ;
;  --           ; 5.454  ; 6.000    ; 0.546  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[9]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.482  ; 6.000    ; 0.518  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[4]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.528  ; 6.000    ; 0.472  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[10]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.532  ; 6.000    ; 0.468  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[11]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.535  ; 6.000    ; 0.465  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[8]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.634  ; 6.000    ; 0.366  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[5]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.635  ; 6.000    ; 0.365  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[6]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.637  ; 6.000    ; 0.363  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[7]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.730  ; 6.000    ; 0.270  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[3]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.732  ; 6.000    ; 0.268  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[2]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.733  ; 6.000    ; 0.267  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[1]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.733  ; 6.000    ; 0.267  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_DATA|U_RD|g_out[0]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
; set_net_delay ; 5.463  ; 6.000    ; 0.537  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]                                                                  ; [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]                                                                                                                                                                            ; max  ;
;  --           ; 5.463  ; 6.000    ; 0.537  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[5]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.474  ; 6.000    ; 0.526  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[4]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.515  ; 6.000    ; 0.485  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[3]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.532  ; 6.000    ; 0.468  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[1]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.561  ; 6.000    ; 0.439  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[7]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.585  ; 6.000    ; 0.415  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[2]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.644  ; 6.000    ; 0.356  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[0]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.666  ; 6.000    ; 0.334  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[8]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.668  ; 6.000    ; 0.332  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[9]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
;  --           ; 5.730  ; 6.000    ; 0.270  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_TXFF|TX_STATUS|U_WRT|g_out[6]|q                                                                                               ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1        ; max  ;
; set_net_delay ; 5.472  ; 6.000    ; 0.528  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]                                                               ; [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]                                                                                                                                                                        ; max  ;
;  --           ; 5.472  ; 6.000    ; 0.528  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[0]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.478  ; 6.000    ; 0.522  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[1]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.480  ; 6.000    ; 0.520  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[7]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.545  ; 6.000    ; 0.455  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[9]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.545  ; 6.000    ; 0.455  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[10]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.546  ; 6.000    ; 0.454  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[8]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.546  ; 6.000    ; 0.454  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[11]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.590  ; 6.000    ; 0.410  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[2]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.665  ; 6.000    ; 0.335  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[4]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.731  ; 6.000    ; 0.269  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[3]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.733  ; 6.000    ; 0.267  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[6]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.733  ; 6.000    ; 0.267  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_RD|g_out[5]|q                                                                                                  ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
; set_net_delay ; 5.560  ; 6.000    ; 0.440  ; [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]                                                              ; [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]                                                                                                                                                                        ; max  ;
;  --           ; 5.560  ; 6.000    ; 0.440  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[6]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.665  ; 6.000    ; 0.335  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[1]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.667  ; 6.000    ; 0.333  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[9]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.667  ; 6.000    ; 0.333  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[7]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.668  ; 6.000    ; 0.332  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[11]|q                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.730  ; 6.000    ; 0.270  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[3]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.731  ; 6.000    ; 0.269  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[5]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.731  ; 6.000    ; 0.269  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[2]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.731  ; 6.000    ; 0.269  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[0]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.732  ; 6.000    ; 0.268  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[8]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
;  --           ; 5.732  ; 6.000    ; 0.268  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[10]|q                                                                                                ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1   ; max  ;
;  --           ; 5.732  ; 6.000    ; 0.268  ; u0|tse_mac_0|i_tse_mac|U_MAC_TOP|U_MAC|U_RXFF|RX_DATA|U_WRT|g_out[4]|q                                                                                                 ; Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut|din_s1    ; max  ;
; set_net_delay ; 14.627 ; 16.000   ; 1.373  ; [get_registers *]                                                                                                                                                      ; [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]                                                                                                                                                                                                                                                             ; max  ;
;  --           ; 14.627 ; 16.000   ; 1.373  ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                      ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                             ; max  ;
;  --           ; 14.704 ; 16.000   ; 1.296  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                             ; max  ;
;  --           ; 14.918 ; 16.000   ; 1.082  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                             ; max  ;
;  --           ; 15.077 ; 16.000   ; 0.923  ; Nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                      ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                 ; max  ;
;  --           ; 15.153 ; 16.000   ; 0.847  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle              ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                 ; max  ;
;  --           ; 15.189 ; 16.000   ; 0.811  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped     ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                 ; max  ;
; set_net_delay ; 14.761 ; 16.000   ; 1.239  ; [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]                                                                                                    ; [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]                                                                                                                                                                                                                                                                                   ; max  ;
;  --           ; 14.761 ; 16.000   ; 1.239  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]     ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                                                                                                                                    ; max  ;
;  --           ; 14.781 ; 16.000   ; 1.219  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]       ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                      ; max  ;
;  --           ; 14.816 ; 16.000   ; 1.184  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                      ; max  ;
;  --           ; 15.034 ; 16.000   ; 0.966  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                                                                                                                                                                         ; max  ;
;  --           ; 15.157 ; 16.000   ; 0.843  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]                                                                                                                                                                                         ; max  ;
;  --           ; 15.206 ; 16.000   ; 0.794  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                                                                                                                         ; max  ;
;  --           ; 15.269 ; 16.000   ; 0.731  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                                                                                         ; max  ;
;  --           ; 15.269 ; 16.000   ; 0.731  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                                                                                         ; max  ;
;  --           ; 15.277 ; 16.000   ; 0.723  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                                                                                                                                                                         ; max  ;
;  --           ; 15.282 ; 16.000   ; 0.718  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                                                                                                                         ; max  ;
;  --           ; 15.293 ; 16.000   ; 0.707  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                                                                                                                                                                         ; max  ;
;  --           ; 15.300 ; 16.000   ; 0.700  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]         ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]                                                                                                                                                                                        ; max  ;
;  --           ; 15.329 ; 16.000   ; 0.671  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                                                                                         ; max  ;
;  --           ; 15.359 ; 16.000   ; 0.641  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]           ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                          ; max  ;
;  --           ; 15.406 ; 16.000   ; 0.594  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]          ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                                         ; max  ;
;  --           ; 15.412 ; 16.000   ; 0.588  ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]           ; Nios:u0|Nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                          ; max  ;
+---------------+--------+----------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 113
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.204
Worst Case Available Settling Time: 37.484 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                      ;
+------------------------------+--------+-------+----------+---------+---------------------+
; Clock                        ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack             ; 4.072  ; 0.131 ; 11.404   ; 0.486   ; 4.314               ;
;  Mhz25Clk_ClkIn              ; 13.749 ; 0.149 ; 36.702   ; 0.486   ; 19.182              ;
;  altera_reserved_tck         ; 40.057 ; 0.184 ; 46.047   ; 0.574   ; 49.309              ;
;  u0|altpll_0|sd1|pll7|clk[0] ; 4.072  ; 0.131 ; 11.404   ; 0.693   ; 9.493               ;
;  u0|altpll_0|sd1|pll7|clk[1] ; 12.373 ; 0.185 ; N/A      ; N/A     ; 4.314               ;
; Design-wide TNS              ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  Mhz25Clk_ClkIn              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck         ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|altpll_0|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|altpll_0|sd1|pll7|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Led_DatOut[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Led_DatOut[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Led_DatOut[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Led_DatOut[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Led_DatOut[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Led_DatOut[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Led_DatOut[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Led_DatOut[7]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Uart_DatOut         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_addr[0]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_addr[1]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_addr[2]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_addr[3]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_addr[4]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_addr[5]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_addr[6]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_addr[7]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_addr[8]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_addr[9]     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_addr[10]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_addr[11]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_ba[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_ba[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_cas_n       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_cke         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_cs_n        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_ras_n       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_we_n        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_dqm[0]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_dqm[1]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth1_rst            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_mdc            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_rst            ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_txd[0]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_txd[1]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_txd[2]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_txd[3]         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_txen           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_dq[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_dq[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_dq[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_dq[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_dq[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_dq[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_dq[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_dq[7]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_dq[8]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_dq[9]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_dq[10]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_dq[11]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_dq[12]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_dq[13]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_dq[14]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_0_dq[15]      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; eth0_mdio           ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_0_dq[0]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_0_dq[1]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_0_dq[2]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_0_dq[3]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_0_dq[4]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_0_dq[5]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_0_dq[6]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_0_dq[7]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_0_dq[8]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_0_dq[9]           ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_0_dq[10]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_0_dq[11]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_0_dq[12]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_0_dq[13]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_0_dq[14]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_0_dq[15]          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; eth0_mdio               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; Mhz25Clk_ClkIn          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; RstN_RstIn              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; eth0_txc                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; eth0_rxc                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; eth0_col                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; eth0_crs                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; Uart_DatIn              ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; eth0_rxdv               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; eth0_rxd[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; eth0_rxd[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; eth0_rxd[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; eth0_rxd[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; eth0_rxer               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Led_DatOut[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Led_DatOut[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Led_DatOut[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Led_DatOut[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Led_DatOut[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Led_DatOut[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Led_DatOut[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Led_DatOut[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; Uart_DatOut         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; sdram_0_addr[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_addr[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_addr[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_addr[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_addr[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_addr[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_addr[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_addr[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_addr[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_addr[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_addr[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_addr[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_ba[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_ba[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_cas_n       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_cke         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_cs_n        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_ras_n       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_we_n        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dqm[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dqm[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; eth1_rst            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; eth0_mdc            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; eth0_rst            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; eth0_txd[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; eth0_txd[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; eth0_txd[2]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; eth0_txd[3]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; eth0_txen           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[8]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[9]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[10]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[11]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[12]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[13]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[14]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[15]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; eth0_mdio           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0301 V           ; 0.124 V                              ; 0.185 V                              ; 1.09e-09 s                  ; 1.06e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0301 V          ; 0.124 V                             ; 0.185 V                             ; 1.09e-09 s                 ; 1.06e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Led_DatOut[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Led_DatOut[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Led_DatOut[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Led_DatOut[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Led_DatOut[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Led_DatOut[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Led_DatOut[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Led_DatOut[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; Uart_DatOut         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; sdram_0_addr[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_addr[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_addr[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_addr[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_addr[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_addr[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_addr[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_addr[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_addr[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_addr[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_addr[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_addr[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_ba[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_ba[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_cas_n       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_cke         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_cs_n        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_ras_n       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_we_n        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dqm[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dqm[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; eth1_rst            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; eth0_mdc            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; eth0_rst            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; eth0_txd[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; eth0_txd[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; eth0_txd[2]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; eth0_txd[3]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; eth0_txen           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[8]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[9]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[10]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[11]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[12]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[13]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[14]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_0_dq[15]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; eth0_mdio           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0131 V           ; 0.048 V                              ; 0.136 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0131 V          ; 0.048 V                             ; 0.136 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Led_DatOut[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Led_DatOut[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Led_DatOut[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Led_DatOut[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Led_DatOut[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Led_DatOut[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Led_DatOut[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Led_DatOut[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; Uart_DatOut         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; sdram_0_addr[0]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_addr[1]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_addr[2]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_addr[3]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_addr[4]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_addr[5]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_addr[6]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_addr[7]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_addr[8]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_addr[9]     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_addr[10]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_addr[11]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_ba[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_ba[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_cas_n       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_cke         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_cs_n        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_ras_n       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_we_n        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_dqm[0]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_dqm[1]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_clk           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; eth1_rst            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; eth0_mdc            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; eth0_rst            ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; eth0_txd[0]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; eth0_txd[1]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; eth0_txd[2]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; eth0_txd[3]         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; eth0_txen           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_0_dq[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_dq[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_dq[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_dq[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_dq[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_dq[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_dq[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_dq[7]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_dq[8]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_dq[9]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_dq[10]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_dq[11]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_dq[12]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_dq[13]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_dq[14]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_0_dq[15]      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; eth0_mdio           ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.52 V              ; -0.0531 V           ; 0.244 V                              ; 0.257 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.52 V             ; -0.0531 V          ; 0.244 V                             ; 0.257 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                           ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 7200       ; 0          ; 170      ; 3        ;
; Mhz25Clk_ClkIn              ; altera_reserved_tck         ; false path ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; altera_reserved_tck         ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck         ; Mhz25Clk_ClkIn              ; false path ; 0          ; 0        ; 0        ;
; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn              ; 4475       ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; Mhz25Clk_ClkIn              ; 17         ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[1] ; Mhz25Clk_ClkIn              ; 2          ; 0          ; 0        ; 0        ;
; altera_reserved_tck         ; u0|altpll_0|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; Mhz25Clk_ClkIn              ; u0|altpll_0|sd1|pll7|clk[0] ; 5          ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 891924     ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 2398       ; 0          ; 0        ; 0        ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                            ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 7200       ; 0          ; 170      ; 3        ;
; Mhz25Clk_ClkIn              ; altera_reserved_tck         ; false path ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; altera_reserved_tck         ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck         ; Mhz25Clk_ClkIn              ; false path ; 0          ; 0        ; 0        ;
; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn              ; 4475       ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; Mhz25Clk_ClkIn              ; 17         ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[1] ; Mhz25Clk_ClkIn              ; 2          ; 0          ; 0        ; 0        ;
; altera_reserved_tck         ; u0|altpll_0|sd1|pll7|clk[0] ; false path ; false path ; 0        ; 0        ;
; Mhz25Clk_ClkIn              ; u0|altpll_0|sd1|pll7|clk[0] ; 5          ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 891924     ; 0          ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; 2398       ; 0          ; 0        ; 0        ;
+-----------------------------+-----------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+-----------------------------+-----------------------------+------------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+------------+----------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 269        ; 0        ; 2        ; 0        ;
; altera_reserved_tck         ; Mhz25Clk_ClkIn              ; false path ; 0        ; 0        ; 0        ;
; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn              ; 96         ; 0        ; 0        ; 0        ;
; Mhz25Clk_ClkIn              ; u0|altpll_0|sd1|pll7|clk[0] ; 6          ; 0        ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 7070       ; 0        ; 0        ; 0        ;
+-----------------------------+-----------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+-----------------------------+-----------------------------+------------+----------+----------+----------+
; From Clock                  ; To Clock                    ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------+-----------------------------+------------+----------+----------+----------+
; altera_reserved_tck         ; altera_reserved_tck         ; 269        ; 0        ; 2        ; 0        ;
; altera_reserved_tck         ; Mhz25Clk_ClkIn              ; false path ; 0        ; 0        ; 0        ;
; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn              ; 96         ; 0        ; 0        ; 0        ;
; Mhz25Clk_ClkIn              ; u0|altpll_0|sd1|pll7|clk[0] ; 6          ; 0        ; 0        ; 0        ;
; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; 7070       ; 0        ; 0        ; 0        ;
+-----------------------------+-----------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 30    ; 30   ;
; Unconstrained Input Port Paths  ; 205   ; 205  ;
; Unconstrained Output Ports      ; 48    ; 48   ;
; Unconstrained Output Port Paths ; 70    ; 70   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------+
; Clock Status Summary                                                                  ;
+-----------------------------+-----------------------------+-----------+---------------+
; Target                      ; Clock                       ; Type      ; Status        ;
+-----------------------------+-----------------------------+-----------+---------------+
; Mhz25Clk_ClkIn              ; Mhz25Clk_ClkIn              ; Base      ; Constrained   ;
; altera_reserved_tck         ; altera_reserved_tck         ; Base      ; Constrained   ;
; eth0_rxc                    ;                             ; Base      ; Unconstrained ;
; eth0_txc                    ;                             ; Base      ; Unconstrained ;
; u0|altpll_0|sd1|pll7|clk[0] ; u0|altpll_0|sd1|pll7|clk[0] ; Generated ; Constrained   ;
; u0|altpll_0|sd1|pll7|clk[1] ; u0|altpll_0|sd1|pll7|clk[1] ; Generated ; Constrained   ;
+-----------------------------+-----------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; RstN_RstIn          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; Partially constrained                                                                ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_col            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_crs            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_mdio           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_rxc            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_rxd[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_rxd[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_rxd[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_rxd[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_rxdv           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_rxer           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_txc            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[12]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[13]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[14]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[15]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; Led_DatOut[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Uart_DatOut         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_mdc            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_mdio           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_rst            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_txd[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_txd[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_txd[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_txd[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_txen           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_addr[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_addr[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_addr[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_addr[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_addr[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_addr[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_addr[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_addr[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_addr[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_addr[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_addr[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_addr[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_ba[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_ba[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_cas_n       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_cs_n        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dqm[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dqm[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_ras_n       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_we_n        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; RstN_RstIn          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; Partially constrained                                                                ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_col            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_crs            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_mdio           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_rxc            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_rxd[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_rxd[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_rxd[2]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_rxd[3]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_rxdv           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_rxer           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_txc            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[12]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[13]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[14]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[15]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; Led_DatOut[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Uart_DatOut         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_mdc            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_mdio           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_rst            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_txd[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_txd[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_txd[2]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_txd[3]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; eth0_txen           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_addr[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_addr[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_addr[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_addr[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_addr[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_addr[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_addr[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_addr[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_addr[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_addr[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_addr[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_addr[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_ba[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_ba[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_cas_n       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_cs_n        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dq[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dqm[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_dqm[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_ras_n       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_0_we_n        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Feb 19 16:19:58 2020
Info: Command: quartus_sta NiosIITop -c NiosIITop
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'TimingConstraint.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name Mhz25Clk_ClkIn Mhz25Clk_ClkIn
    Info (332110): create_generated_clock -source {u0|altpll_0|sd1|pll7|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u0|altpll_0|sd1|pll7|clk[0]} {u0|altpll_0|sd1|pll7|clk[0]}
    Info (332110): create_generated_clock -source {u0|altpll_0|sd1|pll7|inclk[0]} -multiply_by 2 -phase 3.46 -duty_cycle 50.00 -name {u0|altpll_0|sd1|pll7|clk[1]} {u0|altpll_0|sd1|pll7|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at TimingConstraint.sdc(31): DummyClk could not be matched with a clock File: C:/opcua/Src/Quartus_Project/TimingConstraint.sdc Line: 31
Warning (332049): Ignored set_input_delay at TimingConstraint.sdc(31): Argument -clock is an empty collection File: C:/opcua/Src/Quartus_Project/TimingConstraint.sdc Line: 31
    Info (332050): set_input_delay -min 0.000 -clock [get_clocks {DummyClk}] [get_ports {RstN_RstIn Uart_DatIn}] File: C:/opcua/Src/Quartus_Project/TimingConstraint.sdc Line: 31
Warning (332049): Ignored set_input_delay at TimingConstraint.sdc(32): Argument -clock is an empty collection File: C:/opcua/Src/Quartus_Project/TimingConstraint.sdc Line: 32
    Info (332050): set_input_delay -max 5.000 -clock [get_clocks {DummyClk}] [get_ports {RstN_RstIn Uart_DatIn}] File: C:/opcua/Src/Quartus_Project/TimingConstraint.sdc Line: 32
Info (332104): Reading SDC File: 'c:/opcua/src/quartus_project/db/ip/nios/submodules/nios_cpu_0_cpu.sdc'
Warning (332174): Ignored filter at Nios_cpu_0_cpu.sdc(65): *Nios_cpu_0_cpu:*|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_im:the_Nios_cpu_0_cpu_nios2_oci_im|Nios_cpu_0_cpu_traceram_lpm_dram_bdp_component_module:Nios_cpu_0_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper File: C:/opcua/Src/Quartus_Project/db/ip/Nios/submodules/Nios_cpu_0_cpu.sdc Line: 65
Warning (332049): Ignored set_false_path at Nios_cpu_0_cpu.sdc(65): Argument <from> is an empty collection File: C:/opcua/Src/Quartus_Project/db/ip/Nios/submodules/Nios_cpu_0_cpu.sdc Line: 65
    Info (332050): set_false_path -from [get_keepers *$Nios_cpu_0_cpu_traceram_path*address*] -to [get_keepers *$Nios_cpu_0_cpu_jtag_sr*] File: C:/opcua/Src/Quartus_Project/db/ip/Nios/submodules/Nios_cpu_0_cpu.sdc Line: 65
Warning (332174): Ignored filter at Nios_cpu_0_cpu.sdc(66): *Nios_cpu_0_cpu:*|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_im:the_Nios_cpu_0_cpu_nios2_oci_im|Nios_cpu_0_cpu_traceram_lpm_dram_bdp_component_module:Nios_cpu_0_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper File: C:/opcua/Src/Quartus_Project/db/ip/Nios/submodules/Nios_cpu_0_cpu.sdc Line: 66
Warning (332049): Ignored set_false_path at Nios_cpu_0_cpu.sdc(66): Argument <from> is an empty collection File: C:/opcua/Src/Quartus_Project/db/ip/Nios/submodules/Nios_cpu_0_cpu.sdc Line: 66
    Info (332050): set_false_path -from [get_keepers *$Nios_cpu_0_cpu_traceram_path*we_reg*] -to [get_keepers *$Nios_cpu_0_cpu_jtag_sr*] File: C:/opcua/Src/Quartus_Project/db/ip/Nios/submodules/Nios_cpu_0_cpu.sdc Line: 66
Warning (332174): Ignored filter at Nios_cpu_0_cpu.sdc(70): *Nios_cpu_0_cpu:*|Nios_cpu_0_cpu_nios2_oci:the_Nios_cpu_0_cpu_nios2_oci|Nios_cpu_0_cpu_nios2_oci_itrace:the_Nios_cpu_0_cpu_nios2_oci_itrace|debugack could not be matched with a keeper File: C:/opcua/Src/Quartus_Project/db/ip/Nios/submodules/Nios_cpu_0_cpu.sdc Line: 70
Warning (332049): Ignored set_false_path at Nios_cpu_0_cpu.sdc(70): Argument <from> is an empty collection File: C:/opcua/Src/Quartus_Project/db/ip/Nios/submodules/Nios_cpu_0_cpu.sdc Line: 70
    Info (332050): set_false_path -from [get_keepers *$Nios_cpu_0_cpu_oci_itrace_path|debugack] -to [get_keepers *$Nios_cpu_0_cpu_jtag_sr*] File: C:/opcua/Src/Quartus_Project/db/ip/Nios/submodules/Nios_cpu_0_cpu.sdc Line: 70
Info (332104): Reading SDC File: 'c:/opcua/src/quartus_project/db/ip/nios/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'c:/opcua/src/quartus_project/db/ip/nios/submodules/altera_eth_tse_mac.sdc'
Info (332104): Reading SDC File: 'c:/opcua/src/quartus_project/db/ip/nios/submodules/altera_reset_controller.sdc'
Warning (332060): Node: eth0_txc was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[2] is being clocked by eth0_txc
Warning (332060): Node: eth0_rxc was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[3] is being clocked by eth0_rxc
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.072
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.072               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    12.373               0.000 u0|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    13.749               0.000 Mhz25Clk_ClkIn 
    Info (332119):    40.057               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.397
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.397               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.417               0.000 Mhz25Clk_ClkIn 
    Info (332119):     0.448               0.000 altera_reserved_tck 
    Info (332119):     0.450               0.000 u0|altpll_0|sd1|pll7|clk[1] 
Info (332146): Worst-case recovery slack is 11.404
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.404               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    36.702               0.000 Mhz25Clk_ClkIn 
    Info (332119):    46.047               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.144
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.144               0.000 Mhz25Clk_ClkIn 
    Info (332119):     1.388               0.000 altera_reserved_tck 
    Info (332119):     1.611               0.000 u0|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.314               0.000 u0|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     9.493               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    19.582               0.000 Mhz25Clk_ClkIn 
    Info (332119):    49.446               0.000 altera_reserved_tck 
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_registers {Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 ". This assignment will be ignored.
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_registers {Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 ". This assignment will be ignored.
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_registers {Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 ". This assignment will be ignored.
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_registers {Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 ". This assignment will be ignored.
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_registers {Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 ". This assignment will be ignored.
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_registers {Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]}] -to [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 ". This assignment will be ignored.
Info (332163): Slow 1200mV 85C Model Net Delay Summary
    Info (332163): 
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  2.990  6.000  3.010 [get_pins -compatibility_mode {*|q}]
    Info (332163):  [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  3.940  6.000  2.060 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  4.379  6.000  1.621 [get_pins -compatibility_mode {*altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  4.756  6.000  1.244 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  4.773  6.000  1.227 [get_pins -compatibility_mode {*altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  4.798  6.000  1.202 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  4.996  6.000  1.004 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay 13.044 16.000  2.956 [get_registers *]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay 13.248 16.000  2.752 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 113 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 113
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.204
    Info (332114): Worst Case Available Settling Time: 34.154 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: eth0_txc was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[2] is being clocked by eth0_txc
Warning (332060): Node: eth0_rxc was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[3] is being clocked by eth0_rxc
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.897
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.897               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    12.889               0.000 u0|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    13.774               0.000 Mhz25Clk_ClkIn 
    Info (332119):    40.603               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.379
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.379               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.397               0.000 Mhz25Clk_ClkIn 
    Info (332119):     0.397               0.000 altera_reserved_tck 
    Info (332119):     0.399               0.000 u0|altpll_0|sd1|pll7|clk[1] 
Info (332146): Worst-case recovery slack is 11.952
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.952               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    36.892               0.000 Mhz25Clk_ClkIn 
    Info (332119):    46.356               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.049
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.049               0.000 Mhz25Clk_ClkIn 
    Info (332119):     1.243               0.000 altera_reserved_tck 
    Info (332119):     1.467               0.000 u0|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.314               0.000 u0|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     9.511               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    19.586               0.000 Mhz25Clk_ClkIn 
    Info (332119):    49.309               0.000 altera_reserved_tck 
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_registers {Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 ". This assignment will be ignored.
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_registers {Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 ". This assignment will be ignored.
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_registers {Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 ". This assignment will be ignored.
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_registers {Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 ". This assignment will be ignored.
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_registers {Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 ". This assignment will be ignored.
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_registers {Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]}] -to [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 ". This assignment will be ignored.
Info (332163): Slow 1200mV 0C Model Net Delay Summary
    Info (332163): 
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  3.111  6.000  2.889 [get_pins -compatibility_mode {*|q}]
    Info (332163):  [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  4.037  6.000  1.963 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  4.436  6.000  1.564 [get_pins -compatibility_mode {*altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  4.800  6.000  1.200 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  4.822  6.000  1.178 [get_pins -compatibility_mode {*altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  4.852  6.000  1.148 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  5.065  6.000  0.935 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay 13.202 16.000  2.798 [get_registers *]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay 13.337 16.000  2.663 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 113 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 113
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.204
    Info (332114): Worst Case Available Settling Time: 34.526 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: eth0_txc was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[2] is being clocked by eth0_txc
Warning (332060): Node: eth0_rxc was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[3] is being clocked by eth0_rxc
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 12.926
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.926               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    16.665               0.000 u0|altpll_0|sd1|pll7|clk[1] 
    Info (332119):    17.150               0.000 Mhz25Clk_ClkIn 
    Info (332119):    45.751               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.131
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.131               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):     0.149               0.000 Mhz25Clk_ClkIn 
    Info (332119):     0.184               0.000 altera_reserved_tck 
    Info (332119):     0.185               0.000 u0|altpll_0|sd1|pll7|clk[1] 
Info (332146): Worst-case recovery slack is 15.993
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.993               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    38.474               0.000 Mhz25Clk_ClkIn 
    Info (332119):    48.357               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.486
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.486               0.000 Mhz25Clk_ClkIn 
    Info (332119):     0.574               0.000 altera_reserved_tck 
    Info (332119):     0.693               0.000 u0|altpll_0|sd1|pll7|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.543
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.543               0.000 u0|altpll_0|sd1|pll7|clk[1] 
    Info (332119):     9.726               0.000 u0|altpll_0|sd1|pll7|clk[0] 
    Info (332119):    19.182               0.000 Mhz25Clk_ClkIn 
    Info (332119):    49.438               0.000 altera_reserved_tck 
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_registers {Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 ". This assignment will be ignored.
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_registers {Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 ". This assignment will be ignored.
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_registers {Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 ". This assignment will be ignored.
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_registers {Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 ". This assignment will be ignored.
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_registers {Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]}] -to [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 ". This assignment will be ignored.
Warning (332182): No path is found satisfying assignment "set_max_skew -from [get_registers {Nios:u0|Nios_tse_mac_0:tse_mac_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]}] -to [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}] 7.500 ". This assignment will be ignored.
Info (332163): Fast 1200mV 0C Model Net Delay Summary
    Info (332163): 
    Info (332163):          Name  Slack    Req Actual            From              To Type 
    Info (332163): ============= ====== ====== ====== =============== =============== ==== 
    Info (332163): set_net_delay  4.579  6.000  1.421 [get_pins -compatibility_mode {*|q}]
    Info (332163):  [get_registers {*altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  5.082  6.000  0.918 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  5.258  6.000  0.742 [get_pins -compatibility_mode {*altera_tse_a_fifo_34:RX_STATUS|wr_g_ptr_reg[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  5.454  6.000  0.546 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  5.463  6.000  0.537 [get_pins -compatibility_mode {*altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  5.472  6.000  0.528 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay  5.560  6.000  0.440 [get_pins -compatibility_mode {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|g_out[*]|q}]
    Info (332163):  [get_registers {*altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:*|altera_std_synchronizer_nocut:*|din_s1*}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay 14.627 16.000  1.373 [get_registers *]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|altera_std_synchronizer_nocut:*|din_s1}]
    Info (332163):                                                                     max 
    Info (332163): 
    Info (332163): set_net_delay 14.761 16.000  1.239 [get_registers {*altera_avalon_st_clock_crosser:*|in_data_buffer*}]
    Info (332163):  [get_registers {*altera_avalon_st_clock_crosser:*|out_data_buffer*}]
    Info (332163):                                                                     max 
Info (332114): Report Metastability: Found 113 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 113
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.204
    Info (332114): Worst Case Available Settling Time: 37.484 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 33 warnings
    Info: Peak virtual memory: 5067 megabytes
    Info: Processing ended: Wed Feb 19 16:20:06 2020
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:13


