 Timing Path to regA/out_reg[18]/D 
  
 Path Start Point : inputA[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[18]                 Rise  0.2000  0.0000 0.0000             1.10332  0.894119 1.99744           1       100      c             | 
|    regA/inp[18]               Rise  0.2000  0.0000                                                                                       | 
|    regA/i_0_20/A2     AND2_X1 Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regA/i_0_20/ZN     AND2_X1 Rise  0.2410  0.0410 0.0190             5.46762  1.06234  6.52997           1       100                    | 
|    regA/out_reg[18]/D DFF_X1  Rise  0.2390 -0.0020 0.0190    -0.0030           1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[18]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[18]/CK         DFF_X1        Rise  0.1960 0.0010 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0230 0.2190 | 
| data required time                        |  0.2190        | 
|                                           |                | 
| data arrival time                         |  0.2390        | 
| data required time                        | -0.2190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0200        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[3]/D 
  
 Path Start Point : inputA[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[3]                       Rise  0.2000 0.0000 0.0000 0.366749 0.894119 1.26087           1       100      c             | 
|    regA/inp[3]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_5/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_5/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.169292 0.699202 0.868494          1       100                    | 
|    regA/CLOCK_slh__c15/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c15/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0070 0.183967 1.06234  1.24631           1       100                    | 
|    regA/out_reg[3]/D     DFF_X1    Rise  0.2520 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[3]/CK          DFF_X1        Rise  0.2000 0.0050 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0200 0.2200 | 
| data required time                        |  0.2200        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[5]/D 
  
 Path Start Point : inputA[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    inputA[5]                      Rise  0.2000 0.0000 0.0000 0.532813 0.894119 1.42693           1       100      c             | 
|    regA/inp[5]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_7/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_7/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.14352  0.699202 0.842722          1       100                    | 
|    regA/CLOCK_slh__c7/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c7/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0070 0.253059 1.06234  1.3154            1       100                    | 
|    regA/out_reg[5]/D    DFF_X1    Rise  0.2520 0.0000 0.0070          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[5]/CK          DFF_X1        Rise  0.2000 0.0050 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0200 0.2200 | 
| data required time                        |  0.2200        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[7]/D 
  
 Path Start Point : inputA[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[7]                      Rise  0.2000 0.0000 0.0000 0.252541   0.894119 1.14666           1       100      c             | 
|    regA/inp[7]                    Rise  0.2000 0.0000                                                                             | 
|    regA/i_0_9/A2        AND2_X1   Rise  0.2000 0.0000 0.0000            0.97463                                                   | 
|    regA/i_0_9/ZN        AND2_X1   Rise  0.2250 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    regA/CLOCK_slh__c9/A CLKBUF_X1 Rise  0.2250 0.0000 0.0060            0.77983                                                   | 
|    regA/CLOCK_slh__c9/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0080 0.520736   1.06234  1.58308           1       100                    | 
|    regA/out_reg[7]/D    DFF_X1    Rise  0.2520 0.0000 0.0080            1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[7]/CK          DFF_X1        Rise  0.2000 0.0050 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0200 0.2200 | 
| data required time                        |  0.2200        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0320        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[1]/D 
  
 Path Start Point : inputA[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[1]                       Rise  0.2000 0.0000 0.0000 0.144031 0.894119 1.03815           1       100      c             | 
|    regA/inp[1]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_3/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_3/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.180472 0.699202 0.879674          1       100                    | 
|    regA/CLOCK_slh__c25/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c25/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0070 0.299315 1.06234  1.36166           1       100                    | 
|    regA/out_reg[1]/D     DFF_X1    Rise  0.2520 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[1]/CK          DFF_X1        Rise  0.1990 0.0040 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0200 0.2190 | 
| data required time                        |  0.2190        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[6]/D 
  
 Path Start Point : inputA[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[6]                       Rise  0.2000 0.0000 0.0000 0.258496 0.894119 1.15262           1       100      c             | 
|    regA/inp[6]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_8/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_8/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.164457 0.699202 0.863659          1       100                    | 
|    regA/CLOCK_slh__c17/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c17/Z CLKBUF_X1 Rise  0.2530 0.0280 0.0080 0.55039  1.06234  1.61273           1       100                    | 
|    regA/out_reg[6]/D     DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[6]/CK          DFF_X1        Rise  0.2000 0.0050 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0200 0.2200 | 
| data required time                        |  0.2200        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0330        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[25]/D 
  
 Path Start Point : inputA[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[25]                      Rise  0.2000 0.0000 0.0000 1.15604  0.894119 2.05016           1       100      c             | 
|    regA/inp[25]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_27/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_27/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.147895 0.699202 0.847097          1       100                    | 
|    regA/CLOCK_slh__c33/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c33/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0080 0.444358 1.06234  1.5067            1       100                    | 
|    regA/out_reg[25]/D    DFF_X1    Rise  0.2520 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[25]/CK         DFF_X1        Rise  0.1980 0.0030 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1980 0.1980 | 
| library hold check                        |  0.0200 0.2180 | 
| data required time                        |  0.2180        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[0]/D 
  
 Path Start Point : inputA[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[0]                       Rise  0.2000 0.0000 0.0000 0.426795 0.894119 1.32091           1       100      c             | 
|    regA/inp[0]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_2/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_2/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.145918 0.699202 0.84512           1       100                    | 
|    regA/CLOCK_slh__c39/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c39/Z CLKBUF_X1 Rise  0.2530 0.0280 0.0080 0.692386 1.06234  1.75473           1       100                    | 
|    regA/out_reg[0]/D     DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[0]/CK          DFF_X1        Rise  0.1990 0.0040 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0200 0.2190 | 
| data required time                        |  0.2190        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[2]/D 
  
 Path Start Point : inputA[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[2]                       Rise  0.2000 0.0000 0.0000 0.234567   0.894119 1.12869           1       100      c             | 
|    regA/inp[2]                     Rise  0.2000 0.0000                                                                             | 
|    regA/i_0_4/A2         AND2_X1   Rise  0.2000 0.0000 0.0000            0.97463                                                   | 
|    regA/i_0_4/ZN         AND2_X1   Rise  0.2250 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    regA/CLOCK_slh__c23/A CLKBUF_X1 Rise  0.2250 0.0000 0.0060            0.77983                                                   | 
|    regA/CLOCK_slh__c23/Z CLKBUF_X1 Rise  0.2530 0.0280 0.0080 0.86449    1.06234  1.92683           1       100                    | 
|    regA/out_reg[2]/D     DFF_X1    Rise  0.2530 0.0000 0.0080            1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[2]/CK          DFF_X1        Rise  0.1990 0.0040 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0200 0.2190 | 
| data required time                        |  0.2190        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[8]/D 
  
 Path Start Point : inputA[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[8]                       Rise  0.2000 0.0000 0.0000 0.706324 0.894119 1.60044           1       100      c             | 
|    regA/inp[8]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_10/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_10/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.132905 0.699202 0.832107          1       100                    | 
|    regA/CLOCK_slh__c41/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c41/Z CLKBUF_X1 Rise  0.2530 0.0280 0.0080 0.623783 1.06234  1.68613           1       100                    | 
|    regA/out_reg[8]/D     DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[8]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[8]/CK          DFF_X1        Rise  0.1990 0.0040 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0200 0.2190 | 
| data required time                        |  0.2190        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[28]/D 
  
 Path Start Point : inputA[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[28]                      Rise  0.2000  0.0000 0.0000             1.55103  0.894119 2.44514           1       100      c             | 
|    regA/inp[28]                    Rise  0.2000  0.0000                                                                                       | 
|    regA/i_0_30/A2        AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regA/i_0_30/ZN        AND2_X1   Rise  0.2260  0.0260 0.0070             0.292192 0.699202 0.991394          1       100                    | 
|    regA/CLOCK_slh__c27/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    regA/CLOCK_slh__c27/Z CLKBUF_X1 Rise  0.2540  0.0280 0.0080             0.712613 1.06234  1.77495           1       100                    | 
|    regA/out_reg[28]/D    DFF_X1    Rise  0.2530 -0.0010 0.0080    -0.0010           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[28]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[28]/CK         DFF_X1        Rise  0.1990 0.0040 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0200 0.2190 | 
| data required time                        |  0.2190        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[29]/D 
  
 Path Start Point : inputA[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[29]                      Rise  0.2000  0.0000 0.0000             1.27014  0.894119 2.16425           1       100      c             | 
|    regA/inp[29]                    Rise  0.2000  0.0000                                                                                       | 
|    regA/i_0_31/A2        AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regA/i_0_31/ZN        AND2_X1   Rise  0.2260  0.0260 0.0070             0.286129 0.699202 0.985331          1       100                    | 
|    regA/CLOCK_slh__c47/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    regA/CLOCK_slh__c47/Z CLKBUF_X1 Rise  0.2540  0.0280 0.0080             0.646203 1.06234  1.70854           1       100                    | 
|    regA/out_reg[29]/D    DFF_X1    Rise  0.2530 -0.0010 0.0080    -0.0010           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[29]/CK         DFF_X1        Rise  0.1990 0.0040 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0200 0.2190 | 
| data required time                        |  0.2190        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[30]/D 
  
 Path Start Point : inputA[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[30]                      Rise  0.2000 0.0000 0.0000 1.15775  0.894119 2.05187           1       100      c             | 
|    regA/inp[30]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_32/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_32/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.13279  0.699202 0.831992          1       100                    | 
|    regA/CLOCK_slh__c29/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c29/Z CLKBUF_X1 Rise  0.2530 0.0280 0.0080 0.661892 1.06234  1.72423           1       100                    | 
|    regA/out_reg[30]/D    DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[30]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[30]/CK         DFF_X1        Rise  0.1990 0.0040 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0200 0.2190 | 
| data required time                        |  0.2190        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[31]/D 
  
 Path Start Point : inputA[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[31]                      Rise  0.2000 0.0000 0.0000 1.1933   0.894119 2.08742           1       100      c             | 
|    regA/inp[31]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_33/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_33/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.148865 0.699202 0.848067          1       100                    | 
|    regA/CLOCK_slh__c31/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c31/Z CLKBUF_X1 Rise  0.2530 0.0280 0.0080 0.538834 1.06234  1.60118           1       100                    | 
|    regA/out_reg[31]/D    DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[31]/CK         DFF_X1        Rise  0.1990 0.0040 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0200 0.2190 | 
| data required time                        |  0.2190        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[4]/D 
  
 Path Start Point : inputA[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[4]                       Rise  0.2000 0.0000 0.0000 0.278765 0.894119 1.17288           1       100      c             | 
|    regA/inp[4]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_6/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_6/ZN         AND2_X1   Rise  0.2260 0.0260 0.0070 0.239807 0.699202 0.939009          1       100                    | 
|    regA/CLOCK_slh__c13/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c13/Z CLKBUF_X1 Rise  0.2540 0.0280 0.0080 0.5558   1.06234  1.61814           1       100                    | 
|    regA/out_reg[4]/D     DFF_X1    Rise  0.2540 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[4]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[4]/CK          DFF_X1        Rise  0.2000 0.0050 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0200 0.2200 | 
| data required time                        |  0.2200        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[11]/D 
  
 Path Start Point : inputA[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[11]                      Rise  0.2000 0.0000 0.0000 0.310276 0.894119 1.20439           1       100      c             | 
|    regA/inp[11]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_13/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_13/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.267649 0.699202 0.966851          1       100                    | 
|    regA/CLOCK_slh__c11/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c11/Z CLKBUF_X1 Rise  0.2540 0.0280 0.0080 0.588838 1.06234  1.65118           1       100                    | 
|    regA/out_reg[11]/D    DFF_X1    Rise  0.2540 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[11]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[11]/CK         DFF_X1        Rise  0.2000 0.0050 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2000 0.2000 | 
| library hold check                        |  0.0200 0.2200 | 
| data required time                        |  0.2200        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2200        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0340        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[9]/D 
  
 Path Start Point : inputA[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[9]                       Rise  0.2000 0.0000 0.0000 0.983653 0.894119 1.87777           1       100      c             | 
|    regA/inp[9]                     Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_11/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_11/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.185769 0.699202 0.884971          1       100                    | 
|    regA/CLOCK_slh__c35/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c35/Z CLKBUF_X1 Rise  0.2540 0.0290 0.0080 0.786492 1.06234  1.84883           1       100                    | 
|    regA/out_reg[9]/D     DFF_X1    Rise  0.2540 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[9]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[9]/CK          DFF_X1        Rise  0.1990 0.0040 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0200 0.2190 | 
| data required time                        |  0.2190        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0350        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[13]/D 
  
 Path Start Point : inputA[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[13]                      Rise  0.2000 0.0000 0.0000 1.23616  0.894119 2.13028           1       100      c             | 
|    regA/inp[13]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_15/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_15/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.134368 0.699202 0.83357           1       100                    | 
|    regA/CLOCK_slh__c21/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c21/Z CLKBUF_X1 Rise  0.2540 0.0290 0.0080 0.873116 1.06234  1.93546           1       100                    | 
|    regA/out_reg[13]/D    DFF_X1    Rise  0.2540 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[13]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[13]/CK         DFF_X1        Rise  0.1990 0.0040 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0200 0.2190 | 
| data required time                        |  0.2190        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0350        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[6]/D 
  
 Path Start Point : inputB[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[6]                       Rise  0.2000  0.0000 0.0000             0.444602 0.894119 1.33872           1       100      c             | 
|    regB/inp[6]                     Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_8/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regB/i_0_8/ZN         AND2_X1   Rise  0.2250  0.0250 0.0070             0.13612  0.699202 0.835322          1       100                    | 
|    regB/CLOCK_slh__c38/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    regB/CLOCK_slh__c38/Z CLKBUF_X1 Rise  0.2520  0.0270 0.0080             0.409317 1.06234  1.47166           1       100                    | 
|    regB/out_reg[6]/D     DFF_X1    Rise  0.2510 -0.0010 0.0080    -0.0010           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[6]/CK          DFF_X1        Rise  0.1950 0.0040 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0200 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2510        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0360        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[2]/D 
  
 Path Start Point : inputB[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[2]                       Rise  0.2000 0.0000 0.0000 0.201463 0.894119 1.09558           1       100      c             | 
|    regB/inp[2]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_4/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_4/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.149423 0.699202 0.848625          1       100                    | 
|    regB/CLOCK_slh__c26/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c26/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0080 0.39562  1.06234  1.45796           1       100                    | 
|    regB/out_reg[2]/D     DFF_X1    Rise  0.2520 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[2]/CK          DFF_X1        Rise  0.1960 0.0050 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0200 0.2160 | 
| data required time                        |  0.2160        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0360        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[9]/D 
  
 Path Start Point : inputB[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[9]                       Rise  0.2000 0.0000 0.0000 0.139728 0.894119 1.03385           1       100      c             | 
|    regB/inp[9]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_11/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_11/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.13953  0.699202 0.838732          1       100                    | 
|    regB/CLOCK_slh__c42/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c42/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0080 0.417626 1.06234  1.47997           1       100                    | 
|    regB/out_reg[9]/D     DFF_X1    Rise  0.2520 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[9]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[9]/CK          DFF_X1        Rise  0.1960 0.0050 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0200 0.2160 | 
| data required time                        |  0.2160        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0360        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[18]/D 
  
 Path Start Point : inputB[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[18]                      Rise  0.2000 0.0000 0.0000 0.344489 0.894119 1.23861           1       100      c             | 
|    regB/inp[18]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_20/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_20/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.178631 0.699202 0.877833          1       100                    | 
|    regB/CLOCK_slh__c22/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c22/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0070 0.332478 1.06234  1.39482           1       100                    | 
|    regB/out_reg[18]/D    DFF_X1    Rise  0.2520 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[18]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[18]/CK         DFF_X1        Rise  0.1960 0.0050 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0200 0.2160 | 
| data required time                        |  0.2160        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0360        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[20]/D 
  
 Path Start Point : inputA[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[20]                      Rise  0.2000 0.0000 0.0000 1.18986    0.894119 2.08398           1       100      c             | 
|    regA/inp[20]                    Rise  0.2000 0.0000                                                                             | 
|    regA/i_0_22/A2        AND2_X1   Rise  0.2000 0.0000 0.0000            0.97463                                                   | 
|    regA/i_0_22/ZN        AND2_X1   Rise  0.2250 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    regA/CLOCK_slh__c53/A CLKBUF_X1 Rise  0.2250 0.0000 0.0060            0.77983                                                   | 
|    regA/CLOCK_slh__c53/Z CLKBUF_X1 Rise  0.2530 0.0280 0.0080 0.619093   1.06234  1.68143           1       100                    | 
|    regA/out_reg[20]/D    DFF_X1    Rise  0.2530 0.0000 0.0080            1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[20]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[20]/CK         DFF_X1        Rise  0.1970 0.0020 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1970 0.1970 | 
| library hold check                        |  0.0200 0.2170 | 
| data required time                        |  0.2170        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2170        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0360        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[10]/D 
  
 Path Start Point : inputA[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[10]                      Rise  0.2000 0.0000 0.0000 0.612061 0.894119 1.50618           1       100      c             | 
|    regA/inp[10]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_12/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_12/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.268672 0.699202 0.967874          1       100                    | 
|    regA/CLOCK_slh__c19/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c19/Z CLKBUF_X1 Rise  0.2550 0.0290 0.0090 1.01885  1.06234  2.08119           1       100                    | 
|    regA/out_reg[10]/D    DFF_X1    Rise  0.2550 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[10]/CK         DFF_X1        Rise  0.1990 0.0040 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1990 0.1990 | 
| library hold check                        |  0.0200 0.2190 | 
| data required time                        |  0.2190        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0360        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[12]/D 
  
 Path Start Point : inputB[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[12]                      Rise  0.2000  0.0000 0.0000             0.2015   0.894119 1.09562           1       100      c             | 
|    regB/inp[12]                    Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_14/A2        AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regB/i_0_14/ZN        AND2_X1   Rise  0.2250  0.0250 0.0070             0.167138 0.699202 0.86634           1       100                    | 
|    regB/CLOCK_slh__c46/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    regB/CLOCK_slh__c46/Z CLKBUF_X1 Rise  0.2530  0.0280 0.0080             0.460873 1.06234  1.52322           1       100                    | 
|    regB/out_reg[12]/D    DFF_X1    Rise  0.2510 -0.0020 0.0080    -0.0020           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[12]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[12]/CK         DFF_X1        Rise  0.1940 0.0030 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0200 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2510        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[29]/D 
  
 Path Start Point : inputB[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[29]                      Rise  0.2000  0.0000 0.0000             0.3194   0.894119 1.21352           1       100      c             | 
|    regB/inp[29]                    Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_31/A2        AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regB/i_0_31/ZN        AND2_X1   Rise  0.2250  0.0250 0.0070             0.133183 0.699202 0.832385          1       100                    | 
|    regB/CLOCK_slh__c44/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    regB/CLOCK_slh__c44/Z CLKBUF_X1 Rise  0.2520  0.0270 0.0080             0.381045 1.06234  1.44339           1       100                    | 
|    regB/out_reg[29]/D    DFF_X1    Rise  0.2510 -0.0010 0.0080    -0.0010           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[29]/CK         DFF_X1        Rise  0.1940 0.0030 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0200 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2510        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[0]/D 
  
 Path Start Point : inputB[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[0]                       Rise  0.2000 0.0000 0.0000 0.550967   0.894119 1.44509           1       100      c             | 
|    regB/inp[0]                     Rise  0.2000 0.0000                                                                             | 
|    regB/i_0_2/A2         AND2_X1   Rise  0.2000 0.0000 0.0000            0.97463                                                   | 
|    regB/i_0_2/ZN         AND2_X1   Rise  0.2250 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    regB/CLOCK_slh__c28/A CLKBUF_X1 Rise  0.2250 0.0000 0.0060            0.77983                                                   | 
|    regB/CLOCK_slh__c28/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0070 0.27474    1.06234  1.33708           1       100                    | 
|    regB/out_reg[0]/D     DFF_X1    Rise  0.2520 0.0000 0.0070            1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[0]/CK          DFF_X1        Rise  0.1950 0.0040 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0200 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[1]/D 
  
 Path Start Point : inputB[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[1]                       Rise  0.2000 0.0000 0.0000 0.213622 0.894119 1.10774           1       100      c             | 
|    regB/inp[1]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_3/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_3/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.124723 0.699202 0.823925          1       100                    | 
|    regB/CLOCK_slh__c24/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c24/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0070 0.268354 1.06234  1.3307            1       100                    | 
|    regB/out_reg[1]/D     DFF_X1    Rise  0.2520 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[1]/CK          DFF_X1        Rise  0.1950 0.0040 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0200 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[22]/D 
  
 Path Start Point : inputB[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[22]                      Rise  0.2000 0.0000 0.0000 0.408681 0.894119 1.3028            1       100      c             | 
|    regB/inp[22]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_24/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_24/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.142968 0.699202 0.84217           1       100                    | 
|    regB/CLOCK_slh__c34/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c34/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0070 0.319836 1.06234  1.38218           1       100                    | 
|    regB/out_reg[22]/D    DFF_X1    Rise  0.2520 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[22]/CK         DFF_X1        Rise  0.1950 0.0040 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0200 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[25]/D 
  
 Path Start Point : inputB[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[25]                      Rise  0.2000 0.0000 0.0000 0.130815 0.894119 1.02493           1       100      c             | 
|    regB/inp[25]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_27/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_27/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.133853 0.699202 0.833055          1       100                    | 
|    regB/CLOCK_slh__c36/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c36/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0070 0.248208 1.06234  1.31055           1       100                    | 
|    regB/out_reg[25]/D    DFF_X1    Rise  0.2520 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[25]/CK         DFF_X1        Rise  0.1950 0.0040 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0200 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[15]/D 
  
 Path Start Point : inputA[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[15]                      Rise  0.2000 0.0000 0.0000 1.24894  0.894119 2.14306           1       100      c             | 
|    regA/inp[15]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_17/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_17/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.277308 0.699202 0.97651           1       100                    | 
|    regA/CLOCK_slh__c45/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c45/Z CLKBUF_X1 Rise  0.2550 0.0290 0.0090 0.895303 1.06234  1.95765           1       100                    | 
|    regA/out_reg[15]/D    DFF_X1    Rise  0.2550 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[15]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[15]/CK         DFF_X1        Rise  0.1980 0.0030 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1980 0.1980 | 
| library hold check                        |  0.0200 0.2180 | 
| data required time                        |  0.2180        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0370        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[27]/D 
  
 Path Start Point : inputB[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[27]                      Rise  0.2000  0.0000 0.0000             0.279347 0.894119 1.17347           1       100      c             | 
|    regB/inp[27]                    Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_29/A2        AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regB/i_0_29/ZN        AND2_X1   Rise  0.2250  0.0250 0.0070             0.151955 0.699202 0.851157          1       100                    | 
|    regB/CLOCK_slh__c70/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    regB/CLOCK_slh__c70/Z CLKBUF_X1 Rise  0.2530  0.0280 0.0080             0.723546 1.06234  1.78589           1       100                    | 
|    regB/out_reg[27]/D    DFF_X1    Rise  0.2500 -0.0030 0.0080    -0.0030           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[27]/CK         DFF_X1        Rise  0.1920 0.0010 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1920 0.1920 | 
| library hold check                        |  0.0200 0.2120 | 
| data required time                        |  0.2120        | 
|                                           |                | 
| data arrival time                         |  0.2500        | 
| data required time                        | -0.2120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[13]/D 
  
 Path Start Point : inputB[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[13]                      Rise  0.2000 0.0000 0.0000 0.195144 0.894119 1.08926           1       100      c             | 
|    regB/inp[13]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_15/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_15/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.15983  0.699202 0.859032          1       100                    | 
|    regB/CLOCK_slh__c50/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c50/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0080 0.390739 1.06234  1.45308           1       100                    | 
|    regB/out_reg[13]/D    DFF_X1    Rise  0.2520 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[13]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[13]/CK         DFF_X1        Rise  0.1940 0.0030 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0200 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[16]/D 
  
 Path Start Point : inputB[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[16]                      Rise  0.2000 0.0000 0.0000 0.718755 0.894119 1.61287           1       100      c             | 
|    regB/inp[16]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_18/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_18/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.152856 0.699202 0.852058          1       100                    | 
|    regB/CLOCK_slh__c30/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c30/Z CLKBUF_X1 Rise  0.2530 0.0280 0.0080 0.542967 1.06234  1.60531           1       100                    | 
|    regB/out_reg[16]/D    DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[16]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[16]/CK         DFF_X1        Rise  0.1950 0.0040 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0200 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[17]/D 
  
 Path Start Point : inputB[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[17]                      Rise  0.2000 0.0000 0.0000 0.261182 0.894119 1.1553            1       100      c             | 
|    regB/inp[17]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_19/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_19/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.148692 0.699202 0.847894          1       100                    | 
|    regB/CLOCK_slh__c32/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c32/Z CLKBUF_X1 Rise  0.2530 0.0280 0.0080 0.559583 1.06234  1.62193           1       100                    | 
|    regB/out_reg[17]/D    DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[17]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[17]/CK         DFF_X1        Rise  0.1950 0.0040 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0200 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[22]/D 
  
 Path Start Point : inputA[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[22]                      Rise  0.2000 0.0000 0.0000 2.13309  0.894119 3.02721           1       100      c             | 
|    regA/inp[22]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_24/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_24/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.166198 0.699202 0.8654            1       100                    | 
|    regA/CLOCK_slh__c61/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c61/Z CLKBUF_X1 Rise  0.2530 0.0280 0.0080 0.534308 1.06234  1.59665           1       100                    | 
|    regA/out_reg[22]/D    DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[22]/CK         DFF_X1        Rise  0.1950 0.0000 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0200 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[12]/D 
  
 Path Start Point : inputA[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[12]                      Rise  0.2000 0.0000 0.0000 1.02298  0.894119 1.9171            1       100      c             | 
|    regA/inp[12]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_14/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_14/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.276027 0.699202 0.975229          1       100                    | 
|    regA/CLOCK_slh__c37/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c37/Z CLKBUF_X1 Rise  0.2570 0.0310 0.0100 1.5517   1.06234  2.61404           1       100                    | 
|    regA/out_reg[12]/D    DFF_X1    Rise  0.2570 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[12]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[12]/CK         DFF_X1        Rise  0.1980 0.0030 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1980 0.1980 | 
| library hold check                        |  0.0210 0.2190 | 
| data required time                        |  0.2190        | 
|                                           |                | 
| data arrival time                         |  0.2570        | 
| data required time                        | -0.2190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[14]/D 
  
 Path Start Point : inputA[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[14]                      Rise  0.2000 0.0000 0.0000 0.442801 0.894119 1.33692           1       100      c             | 
|    regA/inp[14]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_16/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_16/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.223964 0.699202 0.923166          1       100                    | 
|    regA/CLOCK_slh__c49/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c49/Z CLKBUF_X1 Rise  0.2570 0.0310 0.0100 1.68098  1.06234  2.74332           1       100                    | 
|    regA/out_reg[14]/D    DFF_X1    Rise  0.2570 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[14]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[14]/CK         DFF_X1        Rise  0.1980 0.0030 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1980 0.1980 | 
| library hold check                        |  0.0210 0.2190 | 
| data required time                        |  0.2190        | 
|                                           |                | 
| data arrival time                         |  0.2570        | 
| data required time                        | -0.2190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0380        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[31]/D 
  
 Path Start Point : inputB[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[31]                      Rise  0.2000  0.0000 0.0000             0.196738 0.894119 1.09086           1       100      c             | 
|    regB/inp[31]                    Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_33/A2        AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regB/i_0_33/ZN        AND2_X1   Rise  0.2250  0.0250 0.0070             0.169163 0.699202 0.868366          1       100                    | 
|    regB/CLOCK_slh__c68/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    regB/CLOCK_slh__c68/Z CLKBUF_X1 Rise  0.2530  0.0280 0.0080             0.466001 1.06234  1.52834           1       100                    | 
|    regB/out_reg[31]/D    DFF_X1    Rise  0.2510 -0.0020 0.0080    -0.0020           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[31]/CK         DFF_X1        Rise  0.1920 0.0010 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1920 0.1920 | 
| library hold check                        |  0.0200 0.2120 | 
| data required time                        |  0.2120        | 
|                                           |                | 
| data arrival time                         |  0.2510        | 
| data required time                        | -0.2120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[21]/D 
  
 Path Start Point : inputB[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[21]                      Rise  0.2000 0.0000 0.0000 0.793434 0.894119 1.68755           1       100      c             | 
|    regB/inp[21]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_23/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_23/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.181615 0.699202 0.880817          1       100                    | 
|    regB/CLOCK_slh__c52/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c52/Z CLKBUF_X1 Rise  0.2530 0.0280 0.0080 0.534975 1.06234  1.59732           1       100                    | 
|    regB/out_reg[21]/D    DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[21]/CK         DFF_X1        Rise  0.1940 0.0030 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0200 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[20]/D 
  
 Path Start Point : inputB[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[20]                      Rise  0.2000 0.0000 0.0000 0.309469 0.894119 1.20359           1       100      c             | 
|    regB/inp[20]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_22/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_22/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.182778 0.699202 0.88198           1       100                    | 
|    regB/CLOCK_slh__c40/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c40/Z CLKBUF_X1 Rise  0.2540 0.0290 0.0090 0.957709 1.06234  2.02005           1       100                    | 
|    regB/out_reg[20]/D    DFF_X1    Rise  0.2540 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[20]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[20]/CK         DFF_X1        Rise  0.1950 0.0040 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0200 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[27]/D 
  
 Path Start Point : inputA[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[27]                      Rise  0.2000 0.0000 0.0000 1.29969  0.894119 2.19381           1       100      c             | 
|    regA/inp[27]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_29/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_29/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.177013 0.699202 0.876215          1       100                    | 
|    regA/CLOCK_slh__c59/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c59/Z CLKBUF_X1 Rise  0.2540 0.0290 0.0090 1.00641  1.06234  2.06875           1       100                    | 
|    regA/out_reg[27]/D    DFF_X1    Rise  0.2540 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[27]/CK         DFF_X1        Rise  0.1950 0.0000 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0200 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[24]/D 
  
 Path Start Point : inputA[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[24]                      Rise  0.2000 0.0000 0.0000 1.09193    0.894119 1.98605           1       100      c             | 
|    regA/inp[24]                    Rise  0.2000 0.0000                                                                             | 
|    regA/i_0_26/A2        AND2_X1   Rise  0.2000 0.0000 0.0000            0.97463                                                   | 
|    regA/i_0_26/ZN        AND2_X1   Rise  0.2250 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    regA/CLOCK_slh__c63/A CLKBUF_X1 Rise  0.2250 0.0000 0.0060            0.77983                                                   | 
|    regA/CLOCK_slh__c63/Z CLKBUF_X1 Rise  0.2550 0.0300 0.0090 1.29526    1.06234  2.3576            1       100                    | 
|    regA/out_reg[24]/D    DFF_X1    Rise  0.2550 0.0000 0.0090            1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[24]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[24]/CK         DFF_X1        Rise  0.1950 0.0000 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0210 0.2160 | 
| data required time                        |  0.2160        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[16]/D 
  
 Path Start Point : inputA[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[16]                      Rise  0.2000 0.0000 0.0000 1.19567  0.894119 2.08979           1       100      c             | 
|    regA/inp[16]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_18/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_18/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.27422  0.699202 0.973422          1       100                    | 
|    regA/CLOCK_slh__c55/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c55/Z CLKBUF_X1 Rise  0.2570 0.0310 0.0100 1.69641  1.06234  2.75875           1       100                    | 
|    regA/out_reg[16]/D    DFF_X1    Rise  0.2570 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[16]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[16]/CK         DFF_X1        Rise  0.1970 0.0020 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1970 0.1970 | 
| library hold check                        |  0.0210 0.2180 | 
| data required time                        |  0.2180        | 
|                                           |                | 
| data arrival time                         |  0.2570        | 
| data required time                        | -0.2180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[23]/D 
  
 Path Start Point : inputA[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[23]                      Rise  0.2000 0.0000 0.0000 0.957151 0.894119 1.85127           1       100      c             | 
|    regA/inp[23]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_25/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_25/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.171894 0.699202 0.871096          1       100                    | 
|    regA/CLOCK_slh__c43/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c43/Z CLKBUF_X1 Rise  0.2580 0.0330 0.0120 2.5224   1.06234  3.58474           1       100                    | 
|    regA/out_reg[23]/D    DFF_X1    Rise  0.2580 0.0000 0.0120          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[23]/CK         DFF_X1        Rise  0.1980 0.0030 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1980 0.1980 | 
| library hold check                        |  0.0210 0.2190 | 
| data required time                        |  0.2190        | 
|                                           |                | 
| data arrival time                         |  0.2580        | 
| data required time                        | -0.2190        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[3]/D 
  
 Path Start Point : inputB[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[3]                       Rise  0.2000 0.0000 0.0000 0.188212 0.894119 1.08233           1       100      c             | 
|    regB/inp[3]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_5/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_5/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.125094 0.699202 0.824296          1       100                    | 
|    regB/CLOCK_slh__c71/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c71/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0080 0.399338 1.06234  1.46168           1       100                    | 
|    regB/out_reg[3]/D     DFF_X1    Rise  0.2520 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[3]/CK          DFF_X1        Rise  0.1920 0.0010 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1920 0.1920 | 
| library hold check                        |  0.0200 0.2120 | 
| data required time                        |  0.2120        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[15]/D 
  
 Path Start Point : inputB[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[15]                      Rise  0.2000 0.0000 0.0000 0.234863 0.894119 1.12898           1       100      c             | 
|    regB/inp[15]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_17/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_17/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.188489 0.699202 0.887691          1       100                    | 
|    regB/CLOCK_slh__c69/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c69/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0080 0.431911 1.06234  1.49425           1       100                    | 
|    regB/out_reg[15]/D    DFF_X1    Rise  0.2520 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[15]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[15]/CK         DFF_X1        Rise  0.1920 0.0010 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1920 0.1920 | 
| library hold check                        |  0.0200 0.2120 | 
| data required time                        |  0.2120        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[19]/D 
  
 Path Start Point : inputB[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[19]                      Rise  0.2000 0.0000 0.0000 0.300817 0.894119 1.19494           1       100      c             | 
|    regB/inp[19]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_21/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_21/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.161927 0.699202 0.861129          1       100                    | 
|    regB/CLOCK_slh__c67/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c67/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0070 0.363533 1.06234  1.42587           1       100                    | 
|    regB/out_reg[19]/D    DFF_X1    Rise  0.2520 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[19]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[19]/CK         DFF_X1        Rise  0.1920 0.0010 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1920 0.1920 | 
| library hold check                        |  0.0200 0.2120 | 
| data required time                        |  0.2120        | 
|                                           |                | 
| data arrival time                         |  0.2520        | 
| data required time                        | -0.2120        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[7]/D 
  
 Path Start Point : inputB[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[7]                       Rise  0.2000 0.0000 0.0000 0.317804 0.894119 1.21192           1       100      c             | 
|    regB/inp[7]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_9/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_9/ZN         AND2_X1   Rise  0.2260 0.0260 0.0070 0.198942 0.699202 0.898144          1       100                    | 
|    regB/CLOCK_slh__c60/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c60/Z CLKBUF_X1 Rise  0.2530 0.0270 0.0080 0.36797  1.06234  1.43031           1       100                    | 
|    regB/out_reg[7]/D     DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[7]/CK          DFF_X1        Rise  0.1930 0.0020 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0200 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[8]/D 
  
 Path Start Point : inputB[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[8]                       Rise  0.2000 0.0000 0.0000 0.357377 0.894119 1.2515            1       100      c             | 
|    regB/inp[8]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_10/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_10/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.195735 0.699202 0.894937          1       100                    | 
|    regB/CLOCK_slh__c62/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c62/Z CLKBUF_X1 Rise  0.2530 0.0270 0.0080 0.43569  1.06234  1.49803           1       100                    | 
|    regB/out_reg[8]/D     DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[8]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[8]/CK          DFF_X1        Rise  0.1930 0.0020 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0200 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[10]/D 
  
 Path Start Point : inputB[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[10]                      Rise  0.2000 0.0000 0.0000 0.214217 0.894119 1.10834           1       100      c             | 
|    regB/inp[10]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_12/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_12/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.277818 0.699202 0.97702           1       100                    | 
|    regB/CLOCK_slh__c65/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c65/Z CLKBUF_X1 Rise  0.2530 0.0270 0.0070 0.311094 1.06234  1.37344           1       100                    | 
|    regB/out_reg[10]/D    DFF_X1    Rise  0.2530 0.0000 0.0070          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[10]/CK         DFF_X1        Rise  0.1930 0.0020 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0200 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[26]/D 
  
 Path Start Point : inputB[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[26]                      Rise  0.2000 0.0000 0.0000 0.415696 0.894119 1.30982           1       100      c             | 
|    regB/inp[26]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_28/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_28/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.141266 0.699202 0.840468          1       100                    | 
|    regB/CLOCK_slh__c63/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c63/Z CLKBUF_X1 Rise  0.2530 0.0280 0.0080 0.615789 1.06234  1.67813           1       100                    | 
|    regB/out_reg[26]/D    DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[26]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[26]/CK         DFF_X1        Rise  0.1930 0.0020 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0200 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[30]/D 
  
 Path Start Point : inputB[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[30]                      Rise  0.2000 0.0000 0.0000 0.549355 0.894119 1.44347           1       100      c             | 
|    regB/inp[30]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_32/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_32/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.237347 0.699202 0.936549          1       100                    | 
|    regB/CLOCK_slh__c64/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c64/Z CLKBUF_X1 Rise  0.2530 0.0270 0.0080 0.367728 1.06234  1.43007           1       100                    | 
|    regB/out_reg[30]/D    DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[30]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[30]/CK         DFF_X1        Rise  0.1930 0.0020 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0200 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[4]/D 
  
 Path Start Point : inputB[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[4]                       Rise  0.2000 0.0000 0.0000 0.633401 0.894119 1.52752           1       100      c             | 
|    regB/inp[4]                     Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_6/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_6/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.167983 0.699202 0.867185          1       100                    | 
|    regB/CLOCK_slh__c48/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c48/Z CLKBUF_X1 Rise  0.2540 0.0290 0.0080 0.83411  1.06234  1.89645           1       100                    | 
|    regB/out_reg[4]/D     DFF_X1    Rise  0.2540 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[4]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[4]/CK          DFF_X1        Rise  0.1940 0.0030 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0200 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[5]/D 
  
 Path Start Point : inputB[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[5]                       Rise  0.2000  0.0000 0.0000             1.04443  0.894119 1.93855           1       100      c             | 
|    regB/inp[5]                     Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_7/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regB/i_0_7/ZN         AND2_X1   Rise  0.2260  0.0260 0.0070             0.217484 0.699202 0.916686          1       100                    | 
|    regB/CLOCK_slh__c72/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    regB/CLOCK_slh__c72/Z CLKBUF_X1 Rise  0.2550  0.0290 0.0090             0.980423 1.06234  2.04277           1       100                    | 
|    regB/out_reg[5]/D     DFF_X1    Rise  0.2540 -0.0010 0.0090    -0.0010           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[5]/CK          DFF_X1        Rise  0.1940 0.0030 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0200 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[23]/D 
  
 Path Start Point : inputB[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    inputB[23]                      Rise  0.2000  0.0000 0.0000             0.500283 0.894119 1.3944            1       100      c             | 
|    regB/inp[23]                    Rise  0.2000  0.0000                                                                                       | 
|    regB/i_0_25/A2        AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    regB/i_0_25/ZN        AND2_X1   Rise  0.2250  0.0250 0.0070             0.141567 0.699202 0.840769          1       100                    | 
|    regB/CLOCK_slh__c73/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    regB/CLOCK_slh__c73/Z CLKBUF_X1 Rise  0.2560  0.0310 0.0100             1.46541  1.06234  2.52775           1       100                    | 
|    regB/out_reg[23]/D    DFF_X1    Rise  0.2540 -0.0020 0.0100    -0.0020           1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[23]/CK         DFF_X1        Rise  0.1930 0.0020 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0210 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[21]/D 
  
 Path Start Point : inputA[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    inputA[21]                      Rise  0.2000 0.0000 0.0000 5.50002    0.894119 6.39414           1       100      c             | 
|    regA/inp[21]                    Rise  0.2000 0.0000                                                                             | 
|    regA/i_0_23/A2        AND2_X1   Rise  0.2010 0.0010 0.0000            0.97463                                                   | 
|    regA/i_0_23/ZN        AND2_X1   Rise  0.2260 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    regA/CLOCK_slh__c67/A CLKBUF_X1 Rise  0.2260 0.0000 0.0060            0.77983                                                   | 
|    regA/CLOCK_slh__c67/Z CLKBUF_X1 Rise  0.2550 0.0290 0.0090 0.911622   1.06234  1.97396           1       100                    | 
|    regA/out_reg[21]/D    DFF_X1    Rise  0.2550 0.0000 0.0090            1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[21]/CK         DFF_X1        Rise  0.1950 0.0000 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0200 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[19]/D 
  
 Path Start Point : inputA[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[19]                      Rise  0.2000 0.0000 0.0000 1.54807  0.894119 2.44218           1       100      c             | 
|    regA/inp[19]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_21/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_21/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.202685 0.699202 0.901887          1       100                    | 
|    regA/CLOCK_slh__c57/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c57/Z CLKBUF_X1 Rise  0.2560 0.0300 0.0090 1.15612  1.06234  2.21847           1       100                    | 
|    regA/out_reg[19]/D    DFF_X1    Rise  0.2560 0.0000 0.0090          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[19]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[19]/CK         DFF_X1        Rise  0.1960 0.0010 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1960 0.1960 | 
| library hold check                        |  0.0200 0.2160 | 
| data required time                        |  0.2160        | 
|                                           |                | 
| data arrival time                         |  0.2560        | 
| data required time                        | -0.2160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[17]/D 
  
 Path Start Point : inputA[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[17]                      Rise  0.2000 0.0000 0.0000 0.756513 0.894119 1.65063           1       100      c             | 
|    regA/inp[17]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_19/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_19/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.204831 0.699202 0.904033          1       100                    | 
|    regA/CLOCK_slh__c51/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c51/Z CLKBUF_X1 Rise  0.2580 0.0320 0.0110 2.15724  1.06234  3.21958           1       100                    | 
|    regA/out_reg[17]/D    DFF_X1    Rise  0.2580 0.0000 0.0110          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[17]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[17]/CK         DFF_X1        Rise  0.1970 0.0020 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1970 0.1970 | 
| library hold check                        |  0.0210 0.2180 | 
| data required time                        |  0.2180        | 
|                                           |                | 
| data arrival time                         |  0.2580        | 
| data required time                        | -0.2180        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[11]/D 
  
 Path Start Point : inputB[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[11]                      Rise  0.2000 0.0000 0.0000 0.427668 0.894119 1.32179           1       100      c             | 
|    regB/inp[11]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_13/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_13/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.371714 0.699202 1.07092           1       100                    | 
|    regB/CLOCK_slh__c66/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c66/Z CLKBUF_X1 Rise  0.2540 0.0280 0.0080 0.499024 1.06234  1.56137           1       100                    | 
|    regB/out_reg[11]/D    DFF_X1    Rise  0.2540 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[11]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[11]/CK         DFF_X1        Rise  0.1930 0.0020 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0200 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[14]/D 
  
 Path Start Point : inputB[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[14]                      Rise  0.2000 0.0000 0.0000 0.552219 0.894119 1.44634           1       100      c             | 
|    regB/inp[14]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_16/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_16/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.27587  0.699202 0.975072          1       100                    | 
|    regB/CLOCK_slh__c58/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c58/Z CLKBUF_X1 Rise  0.2540 0.0280 0.0080 0.561034 1.06234  1.62338           1       100                    | 
|    regB/out_reg[14]/D    DFF_X1    Rise  0.2540 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[14]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[14]/CK         DFF_X1        Rise  0.1930 0.0020 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0200 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[24]/D 
  
 Path Start Point : inputB[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[24]                      Rise  0.2000 0.0000 0.0000 0.679278 0.894119 1.5734            1       100      c             | 
|    regB/inp[24]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_26/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_26/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.2017   0.699202 0.900902          1       100                    | 
|    regB/CLOCK_slh__c54/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c54/Z CLKBUF_X1 Rise  0.2540 0.0280 0.0080 0.543023 1.06234  1.60537           1       100                    | 
|    regB/out_reg[24]/D    DFF_X1    Rise  0.2540 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[24]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[24]/CK         DFF_X1        Rise  0.1930 0.0020 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0200 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to regB/out_reg[28]/D 
  
 Path Start Point : inputB[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regB/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputB[28]                      Rise  0.2000 0.0000 0.0000 0.394337 0.894119 1.28846           1       100      c             | 
|    regB/inp[28]                    Rise  0.2000 0.0000                                                                           | 
|    regB/i_0_30/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regB/i_0_30/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.27764  0.699202 0.976842          1       100                    | 
|    regB/CLOCK_slh__c56/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regB/CLOCK_slh__c56/Z CLKBUF_X1 Rise  0.2540 0.0280 0.0080 0.532707 1.06234  1.59505           1       100                    | 
|    regB/out_reg[28]/D    DFF_X1    Rise  0.2540 0.0000 0.0080          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regB/out_reg[28]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regB/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1910 0.1320 0.1050             13.6202  30.3889  44.0091           32      100      FA   K        | 
|    regB/out_reg[28]/CK         DFF_X1        Rise  0.1930 0.0020 0.1050                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0200 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to regA/out_reg[26]/D 
  
 Path Start Point : inputA[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : regA/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    inputA[26]                      Rise  0.2000 0.0000 0.0000 0.986578 0.894119 1.8807            1       100      c             | 
|    regA/inp[26]                    Rise  0.2000 0.0000                                                                           | 
|    regA/i_0_28/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    regA/i_0_28/ZN        AND2_X1   Rise  0.2260 0.0260 0.0070 0.28582  0.699202 0.985022          1       100                    | 
|    regA/CLOCK_slh__c65/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    regA/CLOCK_slh__c65/Z CLKBUF_X1 Rise  0.2570 0.0310 0.0100 1.67048  1.06234  2.73282           1       100                    | 
|    regA/out_reg[26]/D    DFF_X1    Rise  0.2570 0.0000 0.0100          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to regA/out_reg[26]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    regA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0590 0.0090 0.0230    0.0010            1.8122                                      FA            | 
|    regA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1950 0.1360 0.1090             15.2234  30.3889  45.6123           32      100      FA   K        | 
|    regA/out_reg[26]/CK         DFF_X1        Rise  0.1950 0.0000 0.1090                      0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0210 0.2160 | 
| data required time                        |  0.2160        | 
|                                           |                | 
| data arrival time                         |  0.2570        | 
| data required time                        | -0.2160        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to radix4BoothIns/clk_gate_counter_reg/E 
  
 Path Start Point : en 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : radix4BoothIns/clk_gate_counter_reg (CLKGATETST_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                      Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    en                                                  Rise  0.2000 0.0000 0.0000 9.14317  7.88776 17.0309           7       100      c             | 
|    radix4BoothIns/en                                   Rise  0.2000 0.0000                                                                          | 
|    radix4BoothIns/clk_gate_counter_reg/E CLKGATETST_X1 Rise  0.2010 0.0010 0.0000          0.87798                                    FA            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to radix4BoothIns/clk_gate_counter_reg/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000             0.52277  6.58518 7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                    F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843 6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                                      | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                    F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843 13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                    F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218 32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0500 0.0000                                                                                      | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0500 0.0000                                                                                      | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0570 0.0070 0.0230    0.0010            6.58518                                    F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0890 0.0320 0.0180             11.0455  39.4457 50.4913           3       100      F    K        | 
|    radix4BoothIns/CTS_L5_c_tid0_154/A     INV_X4        Rise  0.1010 0.0120 0.0210                      6.25843                                    F             | 
|    radix4BoothIns/CTS_L5_c_tid0_154/ZN    INV_X4        Fall  0.1180 0.0170 0.0130             6.01342  31.4866 37.5              2       100      F    K        | 
|    radix4BoothIns/CTS_L6_c_tid0_126/A     INV_X4        Fall  0.1270 0.0090 0.0170                      5.70005                                    F             | 
|    radix4BoothIns/CTS_L6_c_tid0_126/ZN    INV_X4        Rise  0.1460 0.0190 0.0110             7.59451  3.71151 11.306            3       100      F    K        | 
|    radix4BoothIns/clk_gate_counter_reg/CK CLKGATETST_X1 Rise  0.1500 0.0040 0.0110    0.0010            1.8122                                     FA            | 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1500 0.1500 | 
| library hold check                        | -0.0060 0.1440 | 
| data required time                        |  0.1440        | 
|                                           |                | 
| data arrival time                         |  0.2010        | 
| data required time                        | -0.1440        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0570        | 
--------------------------------------------------------------


 Timing Path to radix4BoothIns/enableOutput_reg/D 
  
 Path Start Point : en 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : radix4BoothIns/enableOutput_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                  Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    en                                         Rise  0.2000  0.0000 0.0000             9.14317  7.88776 17.0309           7       100      c             | 
|    radix4BoothIns/en                          Rise  0.2000  0.0000                                                                                      | 
|    radix4BoothIns/i_1_981/A          OAI21_X1 Rise  0.2010  0.0010 0.0000                      1.67072                                                  | 
|    radix4BoothIns/i_1_981/ZN         OAI21_X1 Fall  0.2120  0.0110 0.0070             1.35963  1.06234 2.42197           1       100                    | 
|    radix4BoothIns/enableOutput_reg/D DFF_X1   Fall  0.2110 -0.0010 0.0070    -0.0010           1.06234                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to radix4BoothIns/enableOutput_reg/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                    Cell   Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A         BUF_X8 Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z         BUF_X8 Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                        Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A              INV_X4 Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN             INV_X4 Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A              INV_X4 Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN             INV_X4 Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                        Rise  0.0500 0.0000                                                                                       | 
|    radix4BoothIns/clk_CTS_0_PP_14             Rise  0.0500 0.0000                                                                                       | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A  BUF_X8 Rise  0.0570 0.0070 0.0230    0.0010            6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z  BUF_X8 Rise  0.0890 0.0320 0.0180             11.0455  39.4457  50.4913           3       100      F    K        | 
|    radix4BoothIns/CTS_L5_c_tid0_154/A  INV_X4 Rise  0.1010 0.0120 0.0210                      6.25843                                     F             | 
|    radix4BoothIns/CTS_L5_c_tid0_154/ZN INV_X4 Fall  0.1180 0.0170 0.0130             6.01342  31.4866  37.5              2       100      F    K        | 
|    radix4BoothIns/CTS_L6_c_tid0_126/A  INV_X4 Fall  0.1270 0.0090 0.0170                      5.70005                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_126/ZN INV_X4 Rise  0.1460 0.0190 0.0110             7.59451  3.71151  11.306            3       100      F    K        | 
|    radix4BoothIns/enableOutput_reg/CK  DFF_X1 Rise  0.1490 0.0030 0.0110    0.0010            0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1490 0.1490 | 
| library hold check                        |  0.0040 0.1530 | 
| data required time                        |  0.1530        | 
|                                           |                | 
| data arrival time                         |  0.2110        | 
| data required time                        | -0.1530        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0580        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[27]/D 
  
 Path Start Point : radix4BoothIns/result_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[27]/CK       DFF_X1        Rise  0.1700 0.0080 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[27]/Q        DFF_X1        Rise  0.2630 0.0930 0.0070 0.141102 0.894119 1.03522           1       100      F             | 
|    radix4BoothIns/result[27]                            Rise  0.2630 0.0000                                                                           | 
|    outA/inp[27]                                         Rise  0.2630 0.0000                                                                           | 
|    outA/i_0_29/A2                         AND2_X1       Rise  0.2630 0.0000 0.0070          0.97463                                                   | 
|    outA/i_0_29/ZN                         AND2_X1       Rise  0.2920 0.0290 0.0080 0.168575 1.06234  1.23092           1       100                    | 
|    outA/out_reg[27]/D                     DFF_X1        Rise  0.2920 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[27]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[27]/CK         DFF_X1        Rise  0.1940 0.0050 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0210 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2920        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[25]/D 
  
 Path Start Point : radix4BoothIns/result_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[25]/CK       DFF_X1        Rise  0.1690 0.0070 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[25]/Q        DFF_X1        Rise  0.2630 0.0940 0.0080 0.335157 0.894119 1.22928           1       100      F             | 
|    radix4BoothIns/result[25]                            Rise  0.2630 0.0000                                                                           | 
|    outA/inp[25]                                         Rise  0.2630 0.0000                                                                           | 
|    outA/i_0_27/A2                         AND2_X1       Rise  0.2630 0.0000 0.0080          0.97463                                                   | 
|    outA/i_0_27/ZN                         AND2_X1       Rise  0.2920 0.0290 0.0080 0.174135 1.06234  1.23648           1       100                    | 
|    outA/out_reg[25]/D                     DFF_X1        Rise  0.2920 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[25]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[25]/CK         DFF_X1        Rise  0.1940 0.0050 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0210 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2920        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[26]/D 
  
 Path Start Point : radix4BoothIns/result_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[26]/CK       DFF_X1        Rise  0.1690 0.0070 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[26]/Q        DFF_X1        Rise  0.2620 0.0930 0.0070 0.149886 0.894119 1.04401           1       100      F             | 
|    radix4BoothIns/result[26]                            Rise  0.2620 0.0000                                                                           | 
|    outA/inp[26]                                         Rise  0.2620 0.0000                                                                           | 
|    outA/i_0_28/A2                         AND2_X1       Rise  0.2620 0.0000 0.0070          0.97463                                                   | 
|    outA/i_0_28/ZN                         AND2_X1       Rise  0.2920 0.0300 0.0080 0.329527 1.06234  1.39187           1       100                    | 
|    outA/out_reg[26]/D                     DFF_X1        Rise  0.2920 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[26]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[26]/CK         DFF_X1        Rise  0.1940 0.0050 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0210 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2920        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0790        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[30]/D 
  
 Path Start Point : radix4BoothIns/result_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[30]/CK       DFF_X1        Rise  0.1710 0.0090 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[30]/Q        DFF_X1        Rise  0.2640 0.0930 0.0070 0.133354 0.894119 1.02747           1       100      F             | 
|    radix4BoothIns/result[30]                            Rise  0.2640 0.0000                                                                           | 
|    outA/inp[30]                                         Rise  0.2640 0.0000                                                                           | 
|    outA/i_0_32/A2                         AND2_X1       Rise  0.2640 0.0000 0.0070          0.97463                                                   | 
|    outA/i_0_32/ZN                         AND2_X1       Rise  0.2930 0.0290 0.0080 0.2891   1.06234  1.35144           1       100                    | 
|    outA/out_reg[30]/D                     DFF_X1        Rise  0.2930 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[30]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[30]/CK         DFF_X1        Rise  0.1940 0.0050 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0210 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2930        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[28]/D 
  
 Path Start Point : radix4BoothIns/result_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[28]/CK       DFF_X1        Rise  0.1700 0.0080 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[28]/Q        DFF_X1        Rise  0.2630 0.0930 0.0070 0.174615 0.894119 1.06873           1       100      F             | 
|    radix4BoothIns/result[28]                            Rise  0.2630 0.0000                                                                           | 
|    outA/inp[28]                                         Rise  0.2630 0.0000                                                                           | 
|    outA/i_0_30/A2                         AND2_X1       Rise  0.2630 0.0000 0.0070          0.97463                                                   | 
|    outA/i_0_30/ZN                         AND2_X1       Rise  0.2930 0.0300 0.0080 0.419923 1.06234  1.48226           1       100                    | 
|    outA/out_reg[28]/D                     DFF_X1        Rise  0.2930 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[28]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[28]/CK         DFF_X1        Rise  0.1940 0.0050 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0210 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2930        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[29]/D 
  
 Path Start Point : radix4BoothIns/result_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[29]/CK       DFF_X1        Rise  0.1700 0.0080 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[29]/Q        DFF_X1        Rise  0.2630 0.0930 0.0070 0.172305 0.894119 1.06642           1       100      F             | 
|    radix4BoothIns/result[29]                            Rise  0.2630 0.0000                                                                           | 
|    outA/inp[29]                                         Rise  0.2630 0.0000                                                                           | 
|    outA/i_0_31/A2                         AND2_X1       Rise  0.2630 0.0000 0.0070          0.97463                                                   | 
|    outA/i_0_31/ZN                         AND2_X1       Rise  0.2930 0.0300 0.0080 0.449457 1.06234  1.5118            1       100                    | 
|    outA/out_reg[29]/D                     DFF_X1        Rise  0.2930 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[29]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[29]/CK         DFF_X1        Rise  0.1940 0.0050 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0210 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2930        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0800        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[24]/D 
  
 Path Start Point : radix4BoothIns/result_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[24]/CK       DFF_X1        Rise  0.1710 0.0090 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[24]/Q        DFF_X1        Rise  0.2640 0.0930 0.0070 0.175242 0.894119 1.06936           1       100      F             | 
|    radix4BoothIns/result[24]                            Rise  0.2640 0.0000                                                                           | 
|    outA/inp[24]                                         Rise  0.2640 0.0000                                                                           | 
|    outA/i_0_26/A2                         AND2_X1       Rise  0.2640 0.0000 0.0070          0.97463                                                   | 
|    outA/i_0_26/ZN                         AND2_X1       Rise  0.2930 0.0290 0.0080 0.209774 1.06234  1.27212           1       100                    | 
|    outA/out_reg[24]/D                     DFF_X1        Rise  0.2930 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[24]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[24]/CK         DFF_X1        Rise  0.1930 0.0040 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0210 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2930        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[23]/D 
  
 Path Start Point : radix4BoothIns/result_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[23]/CK       DFF_X1        Rise  0.1710 0.0090 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[23]/Q        DFF_X1        Rise  0.2640 0.0930 0.0070 0.158468 0.894119 1.05259           1       100      F             | 
|    radix4BoothIns/result[23]                            Rise  0.2640 0.0000                                                                           | 
|    outA/inp[23]                                         Rise  0.2640 0.0000                                                                           | 
|    outA/i_0_25/A2                         AND2_X1       Rise  0.2640 0.0000 0.0070          0.97463                                                   | 
|    outA/i_0_25/ZN                         AND2_X1       Rise  0.2940 0.0300 0.0080 0.381247 1.06234  1.44359           1       100                    | 
|    outA/out_reg[23]/D                     DFF_X1        Rise  0.2940 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[23]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[23]/CK         DFF_X1        Rise  0.1940 0.0050 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0210 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2940        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[31]/D 
  
 Path Start Point : radix4BoothIns/result_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[31]/CK       DFF_X1        Rise  0.1710 0.0090 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[31]/Q        DFF_X1        Rise  0.2640 0.0930 0.0070 0.154314 0.894119 1.04843           1       100      F             | 
|    radix4BoothIns/result[31]                            Rise  0.2640 0.0000                                                                           | 
|    outA/inp[31]                                         Rise  0.2640 0.0000                                                                           | 
|    outA/i_0_33/A2                         AND2_X1       Rise  0.2640 0.0000 0.0070          0.97463                                                   | 
|    outA/i_0_33/ZN                         AND2_X1       Rise  0.2940 0.0300 0.0080 0.394714 1.06234  1.45706           1       100                    | 
|    outA/out_reg[31]/D                     DFF_X1        Rise  0.2940 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[31]/CK         DFF_X1        Rise  0.1940 0.0050 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0210 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2940        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0810        | 
--------------------------------------------------------------


 Timing Path to radix4BoothIns/counter_reg[1]/D 
  
 Path Start Point : en 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : radix4BoothIns/counter_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    en                                       Rise  0.2000 0.0000 0.0000 9.14317  7.88776 17.0309           7       100      c             | 
|    radix4BoothIns/en                        Rise  0.2000 0.0000                                                                          | 
|    radix4BoothIns/i_1_1121/A       INV_X1   Rise  0.2010 0.0010 0.0000          1.70023                                                  | 
|    radix4BoothIns/i_1_1121/ZN      INV_X1   Fall  0.2110 0.0100 0.0070 1.73076  4.27343 6.00419           3       100                    | 
|    radix4BoothIns/i_1_73/B1        OAI21_X1 Fall  0.2110 0.0000 0.0070          1.45983                                                  | 
|    radix4BoothIns/i_1_73/ZN        OAI21_X1 Rise  0.2690 0.0580 0.0400 1.70501  6.25538 7.96039           4       100                    | 
|    radix4BoothIns/i_1_69/A2        NOR2_X1  Rise  0.2690 0.0000 0.0400          1.65135                                                  | 
|    radix4BoothIns/i_1_69/ZN        NOR2_X1  Fall  0.2830 0.0140 0.0050 0.36747  1.06234 1.42981           1       100                    | 
|    radix4BoothIns/counter_reg[1]/D DFF_X1   Fall  0.2830 0.0000 0.0050          1.06234                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to radix4BoothIns/counter_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                   Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A             BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z             BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                   Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A                  INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                 INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                  INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                 INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                   Rise  0.0500 0.0000                                                                                       | 
|    radix4BoothIns/clk_CTS_0_PP_14                        Rise  0.0500 0.0000                                                                                       | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A      BUF_X8        Rise  0.0570 0.0070 0.0230    0.0010            6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z      BUF_X8        Rise  0.0890 0.0320 0.0180             11.0455  39.4457  50.4913           3       100      F    K        | 
|    radix4BoothIns/CTS_L5_c_tid0_154/A      INV_X4        Rise  0.1010 0.0120 0.0210                      6.25843                                     F             | 
|    radix4BoothIns/CTS_L5_c_tid0_154/ZN     INV_X4        Fall  0.1180 0.0170 0.0130             6.01342  31.4866  37.5              2       100      F    K        | 
|    radix4BoothIns/CTS_L6_c_tid0_126/A      INV_X4        Fall  0.1270 0.0090 0.0170                      5.70005                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_126/ZN     INV_X4        Rise  0.1460 0.0190 0.0110             7.59451  3.71151  11.306            3       100      F    K        | 
|    radix4BoothIns/clk_gate_counter_reg/CK  CLKGATETST_X1 Rise  0.1500 0.0040 0.0110    0.0010            1.8122                                      FA            | 
|    radix4BoothIns/clk_gate_counter_reg/GCK CLKGATETST_X1 Rise  0.1930 0.0430 0.0220             3.33201  4.74827  8.08028           5       100      FA   K        | 
|    radix4BoothIns/counter_reg[1]/CK        DFF_X1        Rise  0.1950 0.0020 0.0220    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0060 0.2010 | 
| data required time                        |  0.2010        | 
|                                           |                | 
| data arrival time                         |  0.2830        | 
| data required time                        | -0.2010        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0820        | 
--------------------------------------------------------------


 Timing Path to radix4BoothIns/counter_reg[2]/D 
  
 Path Start Point : en 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : radix4BoothIns/counter_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    en                                       Rise  0.2000 0.0000 0.0000 9.14317  7.88776 17.0309           7       100      c             | 
|    radix4BoothIns/en                        Rise  0.2000 0.0000                                                                          | 
|    radix4BoothIns/i_1_1121/A       INV_X1   Rise  0.2010 0.0010 0.0000          1.70023                                                  | 
|    radix4BoothIns/i_1_1121/ZN      INV_X1   Fall  0.2110 0.0100 0.0070 1.73076  4.27343 6.00419           3       100                    | 
|    radix4BoothIns/i_1_73/B1        OAI21_X1 Fall  0.2110 0.0000 0.0070          1.45983                                                  | 
|    radix4BoothIns/i_1_73/ZN        OAI21_X1 Rise  0.2690 0.0580 0.0400 1.70501  6.25538 7.96039           4       100                    | 
|    radix4BoothIns/i_1_70/A2        NOR2_X1  Rise  0.2690 0.0000 0.0400          1.65135                                                  | 
|    radix4BoothIns/i_1_70/ZN        NOR2_X1  Fall  0.2830 0.0140 0.0040 0.336212 1.06234 1.39855           1       100                    | 
|    radix4BoothIns/counter_reg[2]/D DFF_X1   Fall  0.2830 0.0000 0.0040          1.06234                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to radix4BoothIns/counter_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                   Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A             BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z             BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                   Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A                  INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                 INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                  INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                 INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                   Rise  0.0500 0.0000                                                                                       | 
|    radix4BoothIns/clk_CTS_0_PP_14                        Rise  0.0500 0.0000                                                                                       | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A      BUF_X8        Rise  0.0570 0.0070 0.0230    0.0010            6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z      BUF_X8        Rise  0.0890 0.0320 0.0180             11.0455  39.4457  50.4913           3       100      F    K        | 
|    radix4BoothIns/CTS_L5_c_tid0_154/A      INV_X4        Rise  0.1010 0.0120 0.0210                      6.25843                                     F             | 
|    radix4BoothIns/CTS_L5_c_tid0_154/ZN     INV_X4        Fall  0.1180 0.0170 0.0130             6.01342  31.4866  37.5              2       100      F    K        | 
|    radix4BoothIns/CTS_L6_c_tid0_126/A      INV_X4        Fall  0.1270 0.0090 0.0170                      5.70005                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_126/ZN     INV_X4        Rise  0.1460 0.0190 0.0110             7.59451  3.71151  11.306            3       100      F    K        | 
|    radix4BoothIns/clk_gate_counter_reg/CK  CLKGATETST_X1 Rise  0.1500 0.0040 0.0110    0.0010            1.8122                                      FA            | 
|    radix4BoothIns/clk_gate_counter_reg/GCK CLKGATETST_X1 Rise  0.1930 0.0430 0.0220             3.33201  4.74827  8.08028           5       100      FA   K        | 
|    radix4BoothIns/counter_reg[2]/CK        DFF_X1        Rise  0.1940 0.0010 0.0220    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0060 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data arrival time                         |  0.2830        | 
| data required time                        | -0.2000        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to radix4BoothIns/counter_reg[4]/D 
  
 Path Start Point : en 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : radix4BoothIns/counter_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    en                                       Rise  0.2000 0.0000 0.0000 9.14317  7.88776 17.0309           7       100      c             | 
|    radix4BoothIns/en                        Rise  0.2000 0.0000                                                                          | 
|    radix4BoothIns/i_1_1121/A       INV_X1   Rise  0.2010 0.0010 0.0000          1.70023                                                  | 
|    radix4BoothIns/i_1_1121/ZN      INV_X1   Fall  0.2110 0.0100 0.0070 1.73076  4.27343 6.00419           3       100                    | 
|    radix4BoothIns/i_1_73/B1        OAI21_X1 Fall  0.2110 0.0000 0.0070          1.45983                                                  | 
|    radix4BoothIns/i_1_73/ZN        OAI21_X1 Rise  0.2690 0.0580 0.0400 1.70501  6.25538 7.96039           4       100                    | 
|    radix4BoothIns/i_1_72/A2        NOR2_X1  Rise  0.2690 0.0000 0.0400          1.65135                                                  | 
|    radix4BoothIns/i_1_72/ZN        NOR2_X1  Fall  0.2830 0.0140 0.0080 0.573738 1.06234 1.63608           1       100                    | 
|    radix4BoothIns/counter_reg[4]/D DFF_X1   Fall  0.2830 0.0000 0.0080          1.06234                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to radix4BoothIns/counter_reg[4]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                   Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A             BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z             BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                   Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A                  INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                 INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                  INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                 INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                   Rise  0.0500 0.0000                                                                                       | 
|    radix4BoothIns/clk_CTS_0_PP_14                        Rise  0.0500 0.0000                                                                                       | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A      BUF_X8        Rise  0.0570 0.0070 0.0230    0.0010            6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z      BUF_X8        Rise  0.0890 0.0320 0.0180             11.0455  39.4457  50.4913           3       100      F    K        | 
|    radix4BoothIns/CTS_L5_c_tid0_154/A      INV_X4        Rise  0.1010 0.0120 0.0210                      6.25843                                     F             | 
|    radix4BoothIns/CTS_L5_c_tid0_154/ZN     INV_X4        Fall  0.1180 0.0170 0.0130             6.01342  31.4866  37.5              2       100      F    K        | 
|    radix4BoothIns/CTS_L6_c_tid0_126/A      INV_X4        Fall  0.1270 0.0090 0.0170                      5.70005                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_126/ZN     INV_X4        Rise  0.1460 0.0190 0.0110             7.59451  3.71151  11.306            3       100      F    K        | 
|    radix4BoothIns/clk_gate_counter_reg/CK  CLKGATETST_X1 Rise  0.1500 0.0040 0.0110    0.0010            1.8122                                      FA            | 
|    radix4BoothIns/clk_gate_counter_reg/GCK CLKGATETST_X1 Rise  0.1930 0.0430 0.0220             3.33201  4.74827  8.08028           5       100      FA   K        | 
|    radix4BoothIns/counter_reg[4]/CK        DFF_X1        Rise  0.1940 0.0010 0.0220    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0060 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data arrival time                         |  0.2830        | 
| data required time                        | -0.2000        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[20]/D 
  
 Path Start Point : radix4BoothIns/result_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[20]/CK       DFF_X1        Rise  0.1730 0.0110 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[20]/Q        DFF_X1        Rise  0.2660 0.0930 0.0080 0.19302  0.894119 1.08714           1       100      F             | 
|    radix4BoothIns/result[20]                            Rise  0.2660 0.0000                                                                           | 
|    outA/inp[20]                                         Rise  0.2660 0.0000                                                                           | 
|    outA/i_0_22/A2                         AND2_X1       Rise  0.2660 0.0000 0.0080          0.97463                                                   | 
|    outA/i_0_22/ZN                         AND2_X1       Rise  0.2950 0.0290 0.0080 0.204045 1.06234  1.26639           1       100                    | 
|    outA/out_reg[20]/D                     DFF_X1        Rise  0.2950 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[20]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[20]/CK         DFF_X1        Rise  0.1930 0.0040 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0210 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2950        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[21]/D 
  
 Path Start Point : radix4BoothIns/result_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[21]/CK       DFF_X1        Rise  0.1720 0.0100 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[21]/Q        DFF_X1        Rise  0.2650 0.0930 0.0070 0.129421 0.894119 1.02354           1       100      F             | 
|    radix4BoothIns/result[21]                            Rise  0.2650 0.0000                                                                           | 
|    outA/inp[21]                                         Rise  0.2650 0.0000                                                                           | 
|    outA/i_0_23/A2                         AND2_X1       Rise  0.2650 0.0000 0.0070          0.97463                                                   | 
|    outA/i_0_23/ZN                         AND2_X1       Rise  0.2950 0.0300 0.0080 0.38584  1.06234  1.44818           1       100                    | 
|    outA/out_reg[21]/D                     DFF_X1        Rise  0.2950 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[21]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[21]/CK         DFF_X1        Rise  0.1930 0.0040 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0210 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2950        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[22]/D 
  
 Path Start Point : radix4BoothIns/result_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[22]/CK       DFF_X1        Rise  0.1720 0.0100 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[22]/Q        DFF_X1        Rise  0.2650 0.0930 0.0070 0.1533   0.894119 1.04742           1       100      F             | 
|    radix4BoothIns/result[22]                            Rise  0.2650 0.0000                                                                           | 
|    outA/inp[22]                                         Rise  0.2650 0.0000                                                                           | 
|    outA/i_0_24/A2                         AND2_X1       Rise  0.2650 0.0000 0.0070          0.97463                                                   | 
|    outA/i_0_24/ZN                         AND2_X1       Rise  0.2950 0.0300 0.0080 0.397118 1.06234  1.45946           1       100                    | 
|    outA/out_reg[22]/D                     DFF_X1        Rise  0.2950 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[22]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[22]/CK         DFF_X1        Rise  0.1930 0.0040 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0210 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2950        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0830        | 
--------------------------------------------------------------


 Timing Path to radix4BoothIns/counter_reg[3]/D 
  
 Path Start Point : en 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : radix4BoothIns/counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    en                                       Rise  0.2000 0.0000 0.0000 9.14317  7.88776 17.0309           7       100      c             | 
|    radix4BoothIns/en                        Rise  0.2000 0.0000                                                                          | 
|    radix4BoothIns/i_1_1121/A       INV_X1   Rise  0.2010 0.0010 0.0000          1.70023                                                  | 
|    radix4BoothIns/i_1_1121/ZN      INV_X1   Fall  0.2110 0.0100 0.0070 1.73076  4.27343 6.00419           3       100                    | 
|    radix4BoothIns/i_1_73/B1        OAI21_X1 Fall  0.2110 0.0000 0.0070          1.45983                                                  | 
|    radix4BoothIns/i_1_73/ZN        OAI21_X1 Rise  0.2690 0.0580 0.0400 1.70501  6.25538 7.96039           4       100                    | 
|    radix4BoothIns/i_1_71/A2        NOR2_X1  Rise  0.2690 0.0000 0.0400          1.65135                                                  | 
|    radix4BoothIns/i_1_71/ZN        NOR2_X1  Fall  0.2840 0.0150 0.0050 0.752975 1.06234 1.81532           1       100                    | 
|    radix4BoothIns/counter_reg[3]/D DFF_X1   Fall  0.2840 0.0000 0.0050          1.06234                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to radix4BoothIns/counter_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                        Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                   Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A             BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z             BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                   Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A                  INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                 INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                  INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                 INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                   Rise  0.0500 0.0000                                                                                       | 
|    radix4BoothIns/clk_CTS_0_PP_14                        Rise  0.0500 0.0000                                                                                       | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A      BUF_X8        Rise  0.0570 0.0070 0.0230    0.0010            6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z      BUF_X8        Rise  0.0890 0.0320 0.0180             11.0455  39.4457  50.4913           3       100      F    K        | 
|    radix4BoothIns/CTS_L5_c_tid0_154/A      INV_X4        Rise  0.1010 0.0120 0.0210                      6.25843                                     F             | 
|    radix4BoothIns/CTS_L5_c_tid0_154/ZN     INV_X4        Fall  0.1180 0.0170 0.0130             6.01342  31.4866  37.5              2       100      F    K        | 
|    radix4BoothIns/CTS_L6_c_tid0_126/A      INV_X4        Fall  0.1270 0.0090 0.0170                      5.70005                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_126/ZN     INV_X4        Rise  0.1460 0.0190 0.0110             7.59451  3.71151  11.306            3       100      F    K        | 
|    radix4BoothIns/clk_gate_counter_reg/CK  CLKGATETST_X1 Rise  0.1500 0.0040 0.0110    0.0010            1.8122                                      FA            | 
|    radix4BoothIns/clk_gate_counter_reg/GCK CLKGATETST_X1 Rise  0.1930 0.0430 0.0220             3.33201  4.74827  8.08028           5       100      FA   K        | 
|    radix4BoothIns/counter_reg[3]/CK        DFF_X1        Rise  0.1940 0.0010 0.0220    0.0010            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0060 0.2000 | 
| data required time                        |  0.2000        | 
|                                           |                | 
| data arrival time                         |  0.2840        | 
| data required time                        | -0.2000        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[18]/D 
  
 Path Start Point : radix4BoothIns/result_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[18]/CK       DFF_X1        Rise  0.1740 0.0120 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[18]/Q        DFF_X1        Rise  0.2670 0.0930 0.0070 0.154573 0.894119 1.04869           1       100      F             | 
|    radix4BoothIns/result[18]                            Rise  0.2670 0.0000                                                                           | 
|    outA/inp[18]                                         Rise  0.2670 0.0000                                                                           | 
|    outA/i_0_20/A2                         AND2_X1       Rise  0.2670 0.0000 0.0070          0.97463                                                   | 
|    outA/i_0_20/ZN                         AND2_X1       Rise  0.2960 0.0290 0.0080 0.182191 1.06234  1.24453           1       100                    | 
|    outA/out_reg[18]/D                     DFF_X1        Rise  0.2960 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[18]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[18]/CK         DFF_X1        Rise  0.1930 0.0040 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0210 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2960        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[19]/D 
  
 Path Start Point : radix4BoothIns/result_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[19]/CK       DFF_X1        Rise  0.1730 0.0110 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[19]/Q        DFF_X1        Rise  0.2670 0.0940 0.0080 0.261647 0.894119 1.15577           1       100      F             | 
|    radix4BoothIns/result[19]                            Rise  0.2670 0.0000                                                                           | 
|    outA/inp[19]                                         Rise  0.2670 0.0000                                                                           | 
|    outA/i_0_21/A2                         AND2_X1       Rise  0.2670 0.0000 0.0080          0.97463                                                   | 
|    outA/i_0_21/ZN                         AND2_X1       Rise  0.2960 0.0290 0.0080 0.155474 1.06234  1.21782           1       100                    | 
|    outA/out_reg[19]/D                     DFF_X1        Rise  0.2960 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[19]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[19]/CK         DFF_X1        Rise  0.1930 0.0040 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0210 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2960        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[10]/D 
  
 Path Start Point : radix4BoothIns/result_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[10]/CK       DFF_X1        Rise  0.1760 0.0140 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[10]/Q        DFF_X1        Rise  0.2690 0.0930 0.0070 0.1494   0.894119 1.04352           1       100      F             | 
|    radix4BoothIns/result[10]                            Rise  0.2690 0.0000                                                                           | 
|    outA/inp[10]                                         Rise  0.2690 0.0000                                                                           | 
|    outA/i_0_12/A2                         AND2_X1       Rise  0.2690 0.0000 0.0070          0.97463                                                   | 
|    outA/i_0_12/ZN                         AND2_X1       Rise  0.2980 0.0290 0.0080 0.168581 1.06234  1.23092           1       100                    | 
|    outA/out_reg[10]/D                     DFF_X1        Rise  0.2980 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[10]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[10]/CK         DFF_X1        Rise  0.1950 0.0060 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0210 0.2160 | 
| data required time                        |  0.2160        | 
|                                           |                | 
| data arrival time                         |  0.2980        | 
| data required time                        | -0.2160        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0840        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[15]/D 
  
 Path Start Point : radix4BoothIns/result_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[15]/CK       DFF_X1        Rise  0.1740 0.0120 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[15]/Q        DFF_X1        Rise  0.2670 0.0930 0.0080 0.191981 0.894119 1.0861            1       100      F             | 
|    radix4BoothIns/result[15]                            Rise  0.2670 0.0000                                                                           | 
|    outA/inp[15]                                         Rise  0.2670 0.0000                                                                           | 
|    outA/i_0_17/A2                         AND2_X1       Rise  0.2670 0.0000 0.0080          0.97463                                                   | 
|    outA/i_0_17/ZN                         AND2_X1       Rise  0.2970 0.0300 0.0080 0.395082 1.06234  1.45742           1       100                    | 
|    outA/out_reg[15]/D                     DFF_X1        Rise  0.2970 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[15]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[15]/CK         DFF_X1        Rise  0.1930 0.0040 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0210 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2970        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[9]/D 
  
 Path Start Point : radix4BoothIns/result_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[9]/CK        DFF_X1        Rise  0.1760 0.0140 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[9]/Q         DFF_X1        Rise  0.2690 0.0930 0.0070 0.140859 0.894119 1.03498           1       100      F             | 
|    radix4BoothIns/result[9]                             Rise  0.2690 0.0000                                                                           | 
|    outA/inp[9]                                          Rise  0.2690 0.0000                                                                           | 
|    outA/i_0_11/A2                         AND2_X1       Rise  0.2690 0.0000 0.0070          0.97463                                                   | 
|    outA/i_0_11/ZN                         AND2_X1       Rise  0.2990 0.0300 0.0080 0.600842 1.06234  1.66318           1       100                    | 
|    outA/out_reg[9]/D                      DFF_X1        Rise  0.2990 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[9]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[9]/CK          DFF_X1        Rise  0.1950 0.0060 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0210 0.2160 | 
| data required time                        |  0.2160        | 
|                                           |                | 
| data arrival time                         |  0.2990        | 
| data required time                        | -0.2160        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[11]/D 
  
 Path Start Point : radix4BoothIns/result_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[11]/CK       DFF_X1        Rise  0.1750 0.0130 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[11]/Q        DFF_X1        Rise  0.2690 0.0940 0.0080 0.303318 0.894119 1.19744           1       100      F             | 
|    radix4BoothIns/result[11]                            Rise  0.2690 0.0000                                                                           | 
|    outA/inp[11]                                         Rise  0.2690 0.0000                                                                           | 
|    outA/i_0_13/A2                         AND2_X1       Rise  0.2690 0.0000 0.0080          0.97463                                                   | 
|    outA/i_0_13/ZN                         AND2_X1       Rise  0.2990 0.0300 0.0080 0.432224 1.06234  1.49457           1       100                    | 
|    outA/out_reg[11]/D                     DFF_X1        Rise  0.2990 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[11]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[11]/CK         DFF_X1        Rise  0.1950 0.0060 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1950 0.1950 | 
| library hold check                        |  0.0210 0.2160 | 
| data required time                        |  0.2160        | 
|                                           |                | 
| data arrival time                         |  0.2990        | 
| data required time                        | -0.2160        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[7]/D 
  
 Path Start Point : radix4BoothIns/result_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[7]/CK        DFF_X1        Rise  0.1760 0.0140 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[7]/Q         DFF_X1        Rise  0.2690 0.0930 0.0070 0.136482 0.894119 1.0306            1       100      F             | 
|    radix4BoothIns/result[7]                             Rise  0.2690 0.0000                                                                           | 
|    outA/inp[7]                                          Rise  0.2690 0.0000                                                                           | 
|    outA/i_0_9/A2                          AND2_X1       Rise  0.2690 0.0000 0.0070          0.97463                                                   | 
|    outA/i_0_9/ZN                          AND2_X1       Rise  0.2980 0.0290 0.0080 0.159947 1.06234  1.22229           1       100                    | 
|    outA/out_reg[7]/D                      DFF_X1        Rise  0.2980 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[7]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[7]/CK          DFF_X1        Rise  0.1930 0.0040 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0210 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2980        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[13]/D 
  
 Path Start Point : radix4BoothIns/result_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[13]/CK       DFF_X1        Rise  0.1750 0.0130 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[13]/Q        DFF_X1        Rise  0.2680 0.0930 0.0080 0.193734 0.894119 1.08785           1       100      F             | 
|    radix4BoothIns/result[13]                            Rise  0.2680 0.0000                                                                           | 
|    outA/inp[13]                                         Rise  0.2680 0.0000                                                                           | 
|    outA/i_0_15/A2                         AND2_X1       Rise  0.2680 0.0000 0.0080          0.97463                                                   | 
|    outA/i_0_15/ZN                         AND2_X1       Rise  0.2980 0.0300 0.0080 0.307123 1.06234  1.36947           1       100                    | 
|    outA/out_reg[13]/D                     DFF_X1        Rise  0.2980 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[13]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[13]/CK         DFF_X1        Rise  0.1930 0.0040 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0210 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2980        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[16]/D 
  
 Path Start Point : radix4BoothIns/result_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[16]/CK       DFF_X1        Rise  0.1750 0.0130 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[16]/Q        DFF_X1        Rise  0.2680 0.0930 0.0080 0.183287 0.894119 1.07741           1       100      F             | 
|    radix4BoothIns/result[16]                            Rise  0.2680 0.0000                                                                           | 
|    outA/inp[16]                                         Rise  0.2680 0.0000                                                                           | 
|    outA/i_0_18/A2                         AND2_X1       Rise  0.2680 0.0000 0.0080          0.97463                                                   | 
|    outA/i_0_18/ZN                         AND2_X1       Rise  0.2980 0.0300 0.0080 0.303347 1.06234  1.36569           1       100                    | 
|    outA/out_reg[16]/D                     DFF_X1        Rise  0.2980 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[16]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[16]/CK         DFF_X1        Rise  0.1930 0.0040 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0210 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2980        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[6]/D 
  
 Path Start Point : radix4BoothIns/result_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[6]/CK        DFF_X1        Rise  0.1770 0.0150 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[6]/Q         DFF_X1        Rise  0.2700 0.0930 0.0070 0.172835 0.894119 1.06695           1       100      F             | 
|    radix4BoothIns/result[6]                             Rise  0.2700 0.0000                                                                           | 
|    outA/inp[6]                                          Rise  0.2700 0.0000                                                                           | 
|    outA/i_0_8/A2                          AND2_X1       Rise  0.2700 0.0000 0.0070          0.97463                                                   | 
|    outA/i_0_8/ZN                          AND2_X1       Rise  0.2990 0.0290 0.0080 0.266255 1.06234  1.3286            1       100                    | 
|    outA/out_reg[6]/D                      DFF_X1        Rise  0.2990 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[6]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[6]/CK          DFF_X1        Rise  0.1940 0.0050 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0210 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.2990        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[12]/D 
  
 Path Start Point : radix4BoothIns/result_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[12]/CK       DFF_X1        Rise  0.1760 0.0140 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[12]/Q        DFF_X1        Rise  0.2690 0.0930 0.0070 0.160983 0.894119 1.0551            1       100      F             | 
|    radix4BoothIns/result[12]                            Rise  0.2690 0.0000                                                                           | 
|    outA/inp[12]                                         Rise  0.2690 0.0000                                                                           | 
|    outA/i_0_14/A2                         AND2_X1       Rise  0.2690 0.0000 0.0070          0.97463                                                   | 
|    outA/i_0_14/ZN                         AND2_X1       Rise  0.2990 0.0300 0.0080 0.471548 1.06234  1.53389           1       100                    | 
|    outA/out_reg[12]/D                     DFF_X1        Rise  0.2990 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[12]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[12]/CK         DFF_X1        Rise  0.1930 0.0040 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0210 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2990        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[14]/D 
  
 Path Start Point : radix4BoothIns/result_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[14]/CK       DFF_X1        Rise  0.1750 0.0130 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[14]/Q        DFF_X1        Rise  0.2690 0.0940 0.0080 0.342884 0.894119 1.237             1       100      F             | 
|    radix4BoothIns/result[14]                            Rise  0.2690 0.0000                                                                           | 
|    outA/inp[14]                                         Rise  0.2690 0.0000                                                                           | 
|    outA/i_0_16/A2                         AND2_X1       Rise  0.2690 0.0000 0.0080          0.97463                                                   | 
|    outA/i_0_16/ZN                         AND2_X1       Rise  0.2990 0.0300 0.0080 0.433589 1.06234  1.49593           1       100                    | 
|    outA/out_reg[14]/D                     DFF_X1        Rise  0.2990 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[14]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[14]/CK         DFF_X1        Rise  0.1930 0.0040 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1930 0.1930 | 
| library hold check                        |  0.0210 0.2140 | 
| data required time                        |  0.2140        | 
|                                           |                | 
| data arrival time                         |  0.2990        | 
| data required time                        | -0.2140        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[5]/D 
  
 Path Start Point : radix4BoothIns/result_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[5]/CK        DFF_X1        Rise  0.1770 0.0150 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[5]/Q         DFF_X1        Rise  0.2700 0.0930 0.0070 0.167327 0.894119 1.06145           1       100      F             | 
|    radix4BoothIns/result[5]                             Rise  0.2700 0.0000                                                                           | 
|    outA/inp[5]                                          Rise  0.2700 0.0000                                                                           | 
|    outA/i_0_7/A2                          AND2_X1       Rise  0.2700 0.0000 0.0070          0.97463                                                   | 
|    outA/i_0_7/ZN                          AND2_X1       Rise  0.3000 0.0300 0.0080 0.437224 1.06234  1.49957           1       100                    | 
|    outA/out_reg[5]/D                      DFF_X1        Rise  0.3000 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[5]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[5]/CK          DFF_X1        Rise  0.1940 0.0050 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0210 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.3000        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[17]/D 
  
 Path Start Point : radix4BoothIns/result_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[17]/CK       DFF_X1        Rise  0.1740 0.0120 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[17]/Q        DFF_X1        Rise  0.2680 0.0940 0.0080 0.432234 0.894119 1.32635           1       100      F             | 
|    radix4BoothIns/result[17]                            Rise  0.2680 0.0000                                                                           | 
|    outA/inp[17]                                         Rise  0.2680 0.0000                                                                           | 
|    outA/i_0_19/A2                         AND2_X1       Rise  0.2680 0.0000 0.0080          0.97463                                                   | 
|    outA/i_0_19/ZN                         AND2_X1       Rise  0.2990 0.0310 0.0080 0.520887 1.06234  1.58323           1       100                    | 
|    outA/out_reg[17]/D                     DFF_X1        Rise  0.2990 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[17]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[17]/CK         DFF_X1        Rise  0.1920 0.0030 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1920 0.1920 | 
| library hold check                        |  0.0210 0.2130 | 
| data required time                        |  0.2130        | 
|                                           |                | 
| data arrival time                         |  0.2990        | 
| data required time                        | -0.2130        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[1]/D 
  
 Path Start Point : radix4BoothIns/result_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[1]/CK        DFF_X1        Rise  0.1770 0.0150 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[1]/Q         DFF_X1        Rise  0.2710 0.0940 0.0080 0.347933 0.894119 1.24205           1       100      F             | 
|    radix4BoothIns/result[1]                             Rise  0.2710 0.0000                                                                           | 
|    outA/inp[1]                                          Rise  0.2710 0.0000                                                                           | 
|    outA/i_0_3/A2                          AND2_X1       Rise  0.2710 0.0000 0.0080          0.97463                                                   | 
|    outA/i_0_3/ZN                          AND2_X1       Rise  0.3010 0.0300 0.0080 0.416422 1.06234  1.47876           1       100                    | 
|    outA/out_reg[1]/D                      DFF_X1        Rise  0.3010 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[1]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[1]/CK          DFF_X1        Rise  0.1940 0.0050 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0210 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.3010        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[2]/D 
  
 Path Start Point : radix4BoothIns/result_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[2]/CK        DFF_X1        Rise  0.1770 0.0150 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[2]/Q         DFF_X1        Rise  0.2710 0.0940 0.0080 0.352507 0.894119 1.24663           1       100      F             | 
|    radix4BoothIns/result[2]                             Rise  0.2710 0.0000                                                                           | 
|    outA/inp[2]                                          Rise  0.2710 0.0000                                                                           | 
|    outA/i_0_4/A2                          AND2_X1       Rise  0.2710 0.0000 0.0080          0.97463                                                   | 
|    outA/i_0_4/ZN                          AND2_X1       Rise  0.3010 0.0300 0.0080 0.427624 1.06234  1.48997           1       100                    | 
|    outA/out_reg[2]/D                      DFF_X1        Rise  0.3010 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[2]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[2]/CK          DFF_X1        Rise  0.1940 0.0050 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0210 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.3010        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[3]/D 
  
 Path Start Point : radix4BoothIns/result_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[3]/CK        DFF_X1        Rise  0.1770 0.0150 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[3]/Q         DFF_X1        Rise  0.2710 0.0940 0.0080 0.337981 0.894119 1.2321            1       100      F             | 
|    radix4BoothIns/result[3]                             Rise  0.2710 0.0000                                                                           | 
|    outA/inp[3]                                          Rise  0.2710 0.0000                                                                           | 
|    outA/i_0_5/A2                          AND2_X1       Rise  0.2710 0.0000 0.0080          0.97463                                                   | 
|    outA/i_0_5/ZN                          AND2_X1       Rise  0.3010 0.0300 0.0080 0.301636 1.06234  1.36398           1       100                    | 
|    outA/out_reg[3]/D                      DFF_X1        Rise  0.3010 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[3]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[3]/CK          DFF_X1        Rise  0.1940 0.0050 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0210 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.3010        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to outA/out_reg[0]/D 
  
 Path Start Point : radix4BoothIns/result_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Path End Point   : outA/out_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : vsysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                  Rise  0.0000 0.0000 0.0000 0.52277  5.81013  6.3329            1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A            BUF_X8        Rise  0.0000 0.0000 0.0000          6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z            BUF_X8        Rise  0.0150 0.0150 0.0050 0.246639 5.70005  5.94669           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                                  Rise  0.0150 0.0000                                                                           | 
|    regB/CTS_L2_c_tid0_8/A                 INV_X4        Rise  0.0150 0.0000 0.0050          6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN                INV_X4        Fall  0.0230 0.0080 0.0050 7.66131  5.70005  13.3614           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A                 INV_X4        Fall  0.0250 0.0020 0.0050          5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN                INV_X4        Rise  0.0480 0.0230 0.0220 20.0415  10.8129  30.8544           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                                  Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/clk_CTS_0_PP_14                       Rise  0.0480 0.0000                                                                           | 
|    radix4BoothIns/CTS_L4_c_tid0_181/A     BUF_X8        Rise  0.0540 0.0060 0.0220          6.58518                                     F             | 
|    radix4BoothIns/CTS_L4_c_tid0_181/Z     BUF_X8        Rise  0.0850 0.0310 0.0170 11.0455  35.9182  46.9638           3       100      F    K        | 
|    radix4BoothIns/clk_gate_result_reg/CK  CLKGATETST_X8 Rise  0.0960 0.0110 0.0200          7.95918                                     FA            | 
|    radix4BoothIns/clk_gate_result_reg/GCK CLKGATETST_X8 Rise  0.1310 0.0350 0.0110 0.791069 23.0141  23.8052           1       100      FA   K        | 
|    radix4BoothIns/CTS_L6_c_tid0_72/A      INV_X16       Rise  0.1320 0.0010 0.0110          25.2281                                     F             | 
|    radix4BoothIns/CTS_L6_c_tid0_72/ZN     INV_X16       Fall  0.1380 0.0060 0.0040 4.30358  10.8     15.1036           1       100      F    K        | 
|    radix4BoothIns/CTS_L7_c_tid0_71/A      INV_X8        Fall  0.1400 0.0020 0.0050          10.8                                        F             | 
|    radix4BoothIns/CTS_L7_c_tid0_71/ZN     INV_X8        Rise  0.1620 0.0220 0.0260 32.9003  54.8122  87.7125           64      100      F    K        | 
| Data Path:                                                                                                                                            | 
|    radix4BoothIns/result_reg[0]/CK        DFF_X1        Rise  0.1770 0.0150 0.0260          0.949653                                    F             | 
|    radix4BoothIns/result_reg[0]/Q         DFF_X1        Rise  0.2710 0.0940 0.0080 0.491905 0.894119 1.38602           1       100      F             | 
|    radix4BoothIns/result[0]                             Rise  0.2710 0.0000                                                                           | 
|    outA/inp[0]                                          Rise  0.2710 0.0000                                                                           | 
|    outA/i_0_2/A2                          AND2_X1       Rise  0.2710 0.0000 0.0080          0.97463                                                   | 
|    outA/i_0_2/ZN                          AND2_X1       Rise  0.3020 0.0310 0.0090 0.746768 1.06234  1.80911           1       100                    | 
|    outA/out_reg[0]/D                      DFF_X1        Rise  0.3020 0.0000 0.0090          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outA/out_reg[0]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000             0.52277  6.58518  7.10795           1       100      c    K        | 
|    CTS_L1_tid0__c1_tid0__c63/A BUF_X8        Rise  0.0000 0.0000 0.0000                      6.58518                                     F             | 
|    CTS_L1_tid0__c1_tid0__c63/Z BUF_X8        Rise  0.0150 0.0150 0.0050             0.246639 6.25843  6.50506           1       100      F    K        | 
|    regB/clk_CTS_0_PP_1                       Rise  0.0150 0.0000                                                                                       | 
|    regB/CTS_L2_c_tid0_8/A      INV_X4        Rise  0.0150 0.0000 0.0050                      6.25843                                     F             | 
|    regB/CTS_L2_c_tid0_8/ZN     INV_X4        Fall  0.0230 0.0080 0.0050             7.66131  6.25843  13.9197           1       100      F    K        | 
|    regB/CTS_L3_c_tid0_7/A      INV_X4        Fall  0.0260 0.0030 0.0060                      5.70005                                     F             | 
|    regB/CTS_L3_c_tid0_7/ZN     INV_X4        Rise  0.0500 0.0240 0.0230             20.0415  12.0218  32.0633           4       100      F    K        | 
|    regB/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_CTS_0_PP_0                       Rise  0.0500 0.0000                                                                                       | 
|    outA/clk_gate_out_reg/CK    CLKGATETST_X1 Rise  0.0560 0.0060 0.0230    0.0010            1.8122                                      FA            | 
|    outA/clk_gate_out_reg/GCK   CLKGATETST_X1 Rise  0.1890 0.1330 0.1050             13.6745  30.3889  44.0634           32      100      FA   K        | 
|    outA/out_reg[0]/CK          DFF_X1        Rise  0.1940 0.0050 0.1050    0.0030            0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1940 0.1940 | 
| library hold check                        |  0.0210 0.2150 | 
| data required time                        |  0.2150        | 
|                                           |                | 
| data arrival time                         |  0.3020        | 
| data required time                        | -0.2150        | 
| pessimism                                 |  0.0020        | 
|                                           |                | 
| slack                                     |  0.0890        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 540M, CVMEM - 1822M, PVMEM - 2263M)
