"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/util_reduced_logic_v2_0_4
"C:\Program Files\ModelSim\win64/vmap" util_reduced_logic_v2_0_4 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/util_reduced_logic_v2_0_4
"C:\Program Files\ModelSim\win64/vlog"  -64 +incdir+c:\Users\fei_l\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -work util_reduced_logic_v2_0_4 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/util_reduced_logic_v2_0_4/.cxl.verilog.util_reduced_logic_v2_0_4.util_reduced_logic_v2_0_4.nt64.cmf
