TimeQuest Timing Analyzer report for drum
Tue Mar 10 19:05:15 2015
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Recovery: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Removal: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Slow 1200mV 85C Model Metastability Report
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 34. Slow 1200mV 0C Model Setup: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Hold: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 37. Slow 1200mV 0C Model Recovery: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Removal: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 41. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Slow 1200mV 0C Model Metastability Report
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 54. Fast 1200mV 0C Model Setup: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Hold: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 57. Fast 1200mV 0C Model Recovery: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 58. Fast 1200mV 0C Model Removal: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 60. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 61. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 62. Fast 1200mV 0C Model Minimum Pulse Width: 'p1|altpll_component|auto_generated|pll1|clk[0]'
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Fast 1200mV 0C Model Metastability Report
 68. Multicorner Timing Analysis Summary
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Board Trace Model Assignments
 74. Input Transition Times
 75. Signal Integrity Metrics (Slow 1200mv 0c Model)
 76. Signal Integrity Metrics (Slow 1200mv 85c Model)
 77. Signal Integrity Metrics (Fast 1200mv 0c Model)
 78. Setup Transfers
 79. Hold Transfers
 80. Recovery Transfers
 81. Removal Transfers
 82. Report TCCS
 83. Report RSKM
 84. Unconstrained Paths
 85. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name      ; drum                                              ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE115F29C7                                     ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; drum.SDC      ; OK     ; Tue Mar 10 19:05:12 2015 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; CLOCK2_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { CLOCK2_50 }                                      ;
; CLOCK3_50                                      ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { CLOCK3_50 }                                      ;
; CLOCK_50                                       ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                  ; { CLOCK_50 }                                       ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 55.555 ; 18.0 MHz  ; 0.000 ; 27.777 ; 50.00      ; 25        ; 9           ;       ;        ;           ;            ; false    ; CLOCK_50 ; p1|altpll_component|auto_generated|pll1|inclk[0] ; { p1|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 85.31 MHz  ; 85.31 MHz       ; CLOCK_50                                       ;      ;
; 288.35 MHz ; 288.35 MHz      ; p1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; 8.278  ; 0.000         ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 52.087 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.385 ; 0.000         ;
; CLOCK_50                                       ; 0.406 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; -2.800 ; -32.048       ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                  ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; 3.322 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; 9.421  ; 0.000         ;
; CLOCK2_50                                      ; 16.000 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 27.486 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                     ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 8.278 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 11.270     ;
; 8.303 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 11.245     ;
; 8.316 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 11.232     ;
; 8.361 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 11.187     ;
; 8.389 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 11.159     ;
; 8.404 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 11.144     ;
; 8.414 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 11.134     ;
; 8.427 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 11.121     ;
; 8.429 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 11.119     ;
; 8.442 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 11.106     ;
; 8.472 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 11.076     ;
; 8.486 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 11.062     ;
; 8.487 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 11.061     ;
; 8.511 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 11.037     ;
; 8.517 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 11.031     ;
; 8.524 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 11.024     ;
; 8.540 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 11.008     ;
; 8.540 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 11.008     ;
; 8.541 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 11.007     ;
; 8.543 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 11.005     ;
; 8.548 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 11.000     ;
; 8.563 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.985     ;
; 8.565 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.983     ;
; 8.565 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.983     ;
; 8.568 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.980     ;
; 8.569 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.979     ;
; 8.572 ; test_node:t_n1|v1[12] ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.976     ;
; 8.578 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.970     ;
; 8.578 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.970     ;
; 8.579 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.969     ;
; 8.581 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.967     ;
; 8.588 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.960     ;
; 8.601 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.947     ;
; 8.604 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.944     ;
; 8.617 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.931     ;
; 8.623 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.925     ;
; 8.623 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.925     ;
; 8.626 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.922     ;
; 8.627 ; test_node:t_n1|v1[9]  ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.921     ;
; 8.628 ; test_node:t_n1|v1[4]  ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.230     ; 10.918     ;
; 8.628 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.920     ;
; 8.630 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.918     ;
; 8.638 ; test_node:t_n1|v1[7]  ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.230     ; 10.908     ;
; 8.643 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.905     ;
; 8.646 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.902     ;
; 8.652 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.896     ;
; 8.655 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.893     ;
; 8.659 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.889     ;
; 8.662 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.886     ;
; 8.667 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.881     ;
; 8.668 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.880     ;
; 8.674 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.874     ;
; 8.683 ; test_node:t_n1|v1[12] ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.865     ;
; 8.698 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.850     ;
; 8.698 ; test_node:t_n1|v1[12] ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.850     ;
; 8.713 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.835     ;
; 8.723 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.825     ;
; 8.725 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.823     ;
; 8.736 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.812     ;
; 8.738 ; test_node:t_n1|v1[9]  ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.810     ;
; 8.739 ; test_node:t_n1|v1[4]  ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.230     ; 10.807     ;
; 8.749 ; test_node:t_n1|v1[7]  ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.230     ; 10.797     ;
; 8.749 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.799     ;
; 8.753 ; test_node:t_n1|v1[9]  ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.795     ;
; 8.754 ; test_node:t_n1|v1[4]  ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.230     ; 10.792     ;
; 8.756 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.792     ;
; 8.764 ; test_node:t_n1|v1[7]  ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.230     ; 10.782     ;
; 8.778 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.770     ;
; 8.779 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.769     ;
; 8.779 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.769     ;
; 8.780 ; test_node:t_n1|v1[12] ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.768     ;
; 8.781 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.767     ;
; 8.782 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.766     ;
; 8.802 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.746     ;
; 8.803 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.745     ;
; 8.803 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.745     ;
; 8.803 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.745     ;
; 8.806 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.742     ;
; 8.810 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.738     ;
; 8.810 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.738     ;
; 8.813 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.735     ;
; 8.816 ; test_node:t_n1|v1[3]  ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.230     ; 10.730     ;
; 8.816 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.732     ;
; 8.818 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.730     ;
; 8.826 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.722     ;
; 8.832 ; test_node:t_n1|v1[5]  ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.230     ; 10.714     ;
; 8.833 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.715     ;
; 8.834 ; test_node:t_n1|v1[12] ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.714     ;
; 8.834 ; test_node:t_n1|v1[12] ; test_node:t_n1|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.714     ;
; 8.835 ; test_node:t_n1|v1[9]  ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.713     ;
; 8.836 ; test_node:t_n1|v1[4]  ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.230     ; 10.710     ;
; 8.837 ; test_node:t_n1|v1[12] ; test_node:t_n1|v2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.711     ;
; 8.839 ; test_node:t_n1|v1[1]  ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.230     ; 10.707     ;
; 8.842 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.706     ;
; 8.845 ; test_node:t_n1|v1[0]  ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.230     ; 10.701     ;
; 8.846 ; test_node:t_n1|v1[7]  ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.230     ; 10.700     ;
; 8.849 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.699     ;
; 8.853 ; test_node:t_n1|v1[6]  ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.230     ; 10.693     ;
; 8.857 ; test_node:t_n1|v1[12] ; test_node:t_n1|v2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.228     ; 10.691     ;
; 8.858 ; test_node:t_n1|v1[2]  ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.230     ; 10.688     ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+--------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 52.087 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.368      ;
; 52.123 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.332      ;
; 52.123 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.332      ;
; 52.123 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.332      ;
; 52.123 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.332      ;
; 52.123 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.332      ;
; 52.123 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.332      ;
; 52.123 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.332      ;
; 52.123 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.332      ;
; 52.123 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.332      ;
; 52.132 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.323      ;
; 52.132 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.323      ;
; 52.132 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.323      ;
; 52.132 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.323      ;
; 52.132 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.323      ;
; 52.132 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.323      ;
; 52.132 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.323      ;
; 52.132 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.323      ;
; 52.132 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.323      ;
; 52.263 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.192      ;
; 52.263 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.192      ;
; 52.263 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.192      ;
; 52.263 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.192      ;
; 52.263 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.192      ;
; 52.263 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.192      ;
; 52.263 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.192      ;
; 52.263 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.192      ;
; 52.285 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.170      ;
; 52.285 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.170      ;
; 52.285 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.170      ;
; 52.285 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.170      ;
; 52.285 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.170      ;
; 52.285 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.170      ;
; 52.285 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.170      ;
; 52.285 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.170      ;
; 52.285 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 3.170      ;
; 52.518 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.937      ;
; 52.582 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.511     ; 2.460      ;
; 52.589 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.866      ;
; 52.589 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.866      ;
; 52.589 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.866      ;
; 52.589 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.866      ;
; 52.589 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.866      ;
; 52.589 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.866      ;
; 52.589 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.866      ;
; 52.589 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.866      ;
; 52.589 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.866      ;
; 52.590 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.511     ; 2.452      ;
; 52.600 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.855      ;
; 52.631 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.824      ;
; 52.634 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.821      ;
; 52.706 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.749      ;
; 52.706 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.749      ;
; 52.706 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.749      ;
; 52.706 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.749      ;
; 52.706 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.749      ;
; 52.706 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.749      ;
; 52.706 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.749      ;
; 52.717 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.738      ;
; 52.723 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.511     ; 2.319      ;
; 52.745 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.511     ; 2.297      ;
; 52.839 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.616      ;
; 52.956 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.499      ;
; 52.956 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.499      ;
; 52.956 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.499      ;
; 52.956 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.499      ;
; 52.956 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.499      ;
; 52.956 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.499      ;
; 53.020 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.511     ; 2.022      ;
; 53.131 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.511     ; 1.911      ;
; 53.262 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 2.193      ;
; 53.381 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.511     ; 1.661      ;
; 53.482 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 1.973      ;
; 53.482 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 1.973      ;
; 53.482 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 1.973      ;
; 53.482 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 1.973      ;
; 53.482 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 1.973      ;
; 53.482 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 1.973      ;
; 53.482 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 1.973      ;
; 53.544 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 1.911      ;
; 53.621 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 1.834      ;
; 53.621 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 1.834      ;
; 53.621 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 1.834      ;
; 53.621 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 1.834      ;
; 53.621 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 1.834      ;
; 53.621 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 1.834      ;
; 53.621 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 1.834      ;
; 53.621 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 1.834      ;
; 53.755 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.511     ; 1.287      ;
; 53.819 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.511     ; 1.223      ;
; 53.823 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.511     ; 1.219      ;
; 54.043 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.511     ; 0.999      ;
; 54.046 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.511     ; 0.996      ;
; 54.283 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 1.172      ;
; 54.307 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 1.148      ;
; 54.343 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 1.112      ;
; 54.619 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 0.836      ;
; 54.620 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 0.835      ;
; 54.620 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 0.835      ;
; 54.690 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.098     ; 0.765      ;
+--------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                         ;
+-------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.385 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.669      ;
; 0.390 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.674      ;
; 0.403 ; AUDIO_DAC_ADC:u4|LRCK_1X        ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.434 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.718      ;
; 0.435 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.719      ;
; 0.436 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.720      ;
; 0.650 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.934      ;
; 0.679 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.963      ;
; 0.712 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 0.996      ;
; 1.040 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.333     ; 0.893      ;
; 1.049 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.333     ; 0.902      ;
; 1.258 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.333     ; 1.111      ;
; 1.260 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.333     ; 1.113      ;
; 1.307 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.333     ; 1.160      ;
; 1.473 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.757      ;
; 1.485 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.769      ;
; 1.485 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.769      ;
; 1.485 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.769      ;
; 1.485 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.769      ;
; 1.485 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.769      ;
; 1.485 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.769      ;
; 1.485 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.769      ;
; 1.485 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.769      ;
; 1.545 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.829      ;
; 1.589 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.873      ;
; 1.589 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.873      ;
; 1.589 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.873      ;
; 1.589 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.873      ;
; 1.589 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.873      ;
; 1.589 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.873      ;
; 1.589 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.873      ;
; 1.589 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.873      ;
; 1.589 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.873      ;
; 1.668 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.333     ; 1.521      ;
; 1.673 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.957      ;
; 1.696 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.980      ;
; 1.701 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 1.985      ;
; 1.727 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.011      ;
; 1.730 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.014      ;
; 1.818 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.102      ;
; 1.830 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.114      ;
; 1.869 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.153      ;
; 1.908 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.333     ; 1.761      ;
; 1.927 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.333     ; 1.780      ;
; 1.928 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.212      ;
; 1.989 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.273      ;
; 2.002 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.286      ;
; 2.005 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.289      ;
; 2.016 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.300      ;
; 2.039 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.323      ;
; 2.052 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.336      ;
; 2.059 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.343      ;
; 2.063 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.347      ;
; 2.083 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.367      ;
; 2.092 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.376      ;
; 2.092 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.376      ;
; 2.092 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.376      ;
; 2.092 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.376      ;
; 2.092 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.376      ;
; 2.092 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.376      ;
; 2.095 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.379      ;
; 2.130 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.414      ;
; 2.138 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.422      ;
; 2.164 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.448      ;
; 2.177 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.461      ;
; 2.180 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.464      ;
; 2.196 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.480      ;
; 2.233 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.517      ;
; 2.254 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.538      ;
; 2.263 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.547      ;
; 2.267 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.551      ;
; 2.278 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.333     ; 2.131      ;
; 2.295 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.333     ; 2.148      ;
; 2.297 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.581      ;
; 2.305 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.589      ;
; 2.310 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.594      ;
; 2.313 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.597      ;
; 2.332 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.616      ;
; 2.332 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.616      ;
; 2.332 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.616      ;
; 2.332 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.616      ;
; 2.351 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.635      ;
; 2.351 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.635      ;
; 2.351 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.635      ;
; 2.351 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.635      ;
; 2.351 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.635      ;
; 2.351 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.635      ;
; 2.361 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.645      ;
; 2.395 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.679      ;
; 2.428 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.333     ; 2.281      ;
; 2.433 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.717      ;
; 2.435 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.333     ; 2.288      ;
; 2.438 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.722      ;
; 2.491 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.775      ;
; 2.525 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.809      ;
; 2.571 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.855      ;
; 2.719 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 3.003      ;
; 2.852 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 3.136      ;
+-------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.406 ; Reset_Delay:r0|Cont[0]             ; Reset_Delay:r0|Cont[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.674      ;
; 0.407 ; test_node:t_n1|count[0]            ; test_node:t_n1|count[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.425 ; I2C_AV_Config:u3|mI2C_CTRL_CLK     ; I2C_AV_Config:u3|mI2C_CTRL_CLK     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.058      ; 0.669      ;
; 0.426 ; Reset_Delay:r0|Cont[19]            ; Reset_Delay:r0|Cont[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.694      ;
; 0.442 ; test_node:t_n1|v1[17]              ; test_node:t_n1|v1[17]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.709      ;
; 0.634 ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.901      ;
; 0.640 ; Reset_Delay:r0|Cont[7]             ; Reset_Delay:r0|Cont[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.908      ;
; 0.640 ; Reset_Delay:r0|Cont[9]             ; Reset_Delay:r0|Cont[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.908      ;
; 0.640 ; test_node:t_n1|count[2]            ; test_node:t_n1|count[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.907      ;
; 0.641 ; Reset_Delay:r0|Cont[5]             ; Reset_Delay:r0|Cont[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.909      ;
; 0.641 ; Reset_Delay:r0|Cont[6]             ; Reset_Delay:r0|Cont[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.909      ;
; 0.641 ; Reset_Delay:r0|Cont[16]            ; Reset_Delay:r0|Cont[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.909      ;
; 0.641 ; Reset_Delay:r0|Cont[12]            ; Reset_Delay:r0|Cont[12]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.909      ;
; 0.641 ; Reset_Delay:r0|Cont[13]            ; Reset_Delay:r0|Cont[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.909      ;
; 0.641 ; Reset_Delay:r0|Cont[8]             ; Reset_Delay:r0|Cont[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.909      ;
; 0.642 ; Reset_Delay:r0|Cont[4]             ; Reset_Delay:r0|Cont[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.910      ;
; 0.642 ; Reset_Delay:r0|Cont[2]             ; Reset_Delay:r0|Cont[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.910      ;
; 0.642 ; Reset_Delay:r0|Cont[15]            ; Reset_Delay:r0|Cont[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.910      ;
; 0.642 ; Reset_Delay:r0|Cont[14]            ; Reset_Delay:r0|Cont[14]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.910      ;
; 0.644 ; Reset_Delay:r0|Cont[18]            ; Reset_Delay:r0|Cont[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.912      ;
; 0.645 ; Reset_Delay:r0|Cont[3]             ; Reset_Delay:r0|Cont[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.913      ;
; 0.645 ; test_node:t_n1|count[3]            ; test_node:t_n1|count[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.912      ;
; 0.647 ; Reset_Delay:r0|Cont[17]            ; Reset_Delay:r0|Cont[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.915      ;
; 0.655 ; I2C_AV_Config:u3|mI2C_CLK_DIV[13]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; Reset_Delay:r0|Cont[10]            ; Reset_Delay:r0|Cont[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.923      ;
; 0.655 ; test_node:t_n1|v1[6]               ; test_node:t_n1|v1[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; test_node:t_n1|v1[4]               ; test_node:t_n1|v1[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; I2C_AV_Config:u3|mI2C_CLK_DIV[11]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[11]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; I2C_AV_Config:u3|mI2C_CLK_DIV[15]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[15]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; test_node:t_n1|count[4]            ; test_node:t_n1|count[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; test_node:t_n1|v1[10]              ; test_node:t_n1|v1[10]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; test_node:t_n1|v1[2]               ; test_node:t_n1|v1[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; Reset_Delay:r0|Cont[11]            ; Reset_Delay:r0|Cont[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.927      ;
; 0.659 ; test_node:t_n1|v1[9]               ; test_node:t_n1|v1[9]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; test_node:t_n1|v1[16]              ; test_node:t_n1|v1[16]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; Reset_Delay:r0|Cont[1]             ; Reset_Delay:r0|Cont[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 0.928      ;
; 0.660 ; test_node:t_n1|v1[7]               ; test_node:t_n1|v1[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; test_node:t_n1|count[1]            ; test_node:t_n1|count[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; test_node:t_n1|v1[5]               ; test_node:t_n1|v1[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; test_node:t_n1|v1[11]              ; test_node:t_n1|v1[11]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; I2C_AV_Config:u3|mI2C_CLK_DIV[14]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[14]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; I2C_AV_Config:u3|mI2C_CLK_DIV[12]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; I2C_AV_Config:u3|mI2C_CLK_DIV[10]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[10]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; test_node:t_n1|v1[1]               ; test_node:t_n1|v1[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; test_node:t_n1|v1[8]               ; test_node:t_n1|v1[8]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; test_node:t_n1|v1[13]              ; test_node:t_n1|v1[13]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; test_node:t_n1|count[0]            ; test_node:t_n1|count[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.779 ; test_node:t_n1|v2[17]~_Duplicate_1 ; test_node:t_n1|v2[17]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.046      ;
; 0.810 ; test_node:t_n1|v1[14]              ; test_node:t_n1|v1[14]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.077      ;
; 0.825 ; Reset_Delay:r0|Cont[0]             ; Reset_Delay:r0|Cont[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.092      ;
; 0.828 ; test_node:t_n1|v1[15]              ; test_node:t_n1|v1[15]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.095      ;
; 0.829 ; test_node:t_n1|v1[12]              ; test_node:t_n1|v1[12]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.096      ;
; 0.951 ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.218      ;
; 0.958 ; Reset_Delay:r0|Cont[6]             ; Reset_Delay:r0|Cont[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.226      ;
; 0.958 ; Reset_Delay:r0|Cont[8]             ; Reset_Delay:r0|Cont[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.226      ;
; 0.958 ; Reset_Delay:r0|Cont[12]            ; Reset_Delay:r0|Cont[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.226      ;
; 0.958 ; test_node:t_n1|count[2]            ; test_node:t_n1|count[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.225      ;
; 0.959 ; Reset_Delay:r0|Cont[4]             ; Reset_Delay:r0|Cont[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.227      ;
; 0.959 ; Reset_Delay:r0|Cont[14]            ; Reset_Delay:r0|Cont[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.227      ;
; 0.959 ; Reset_Delay:r0|Cont[2]             ; Reset_Delay:r0|Cont[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.227      ;
; 0.959 ; Reset_Delay:r0|Cont[16]            ; Reset_Delay:r0|Cont[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.227      ;
; 0.961 ; Reset_Delay:r0|Cont[18]            ; Reset_Delay:r0|Cont[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.229      ;
; 0.964 ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.231      ;
; 0.967 ; Reset_Delay:r0|Cont[7]             ; Reset_Delay:r0|Cont[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.235      ;
; 0.968 ; Reset_Delay:r0|Cont[5]             ; Reset_Delay:r0|Cont[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.236      ;
; 0.968 ; Reset_Delay:r0|Cont[13]            ; Reset_Delay:r0|Cont[14]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.236      ;
; 0.968 ; Reset_Delay:r0|Cont[9]             ; Reset_Delay:r0|Cont[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.235      ;
; 0.969 ; Reset_Delay:r0|Cont[15]            ; Reset_Delay:r0|Cont[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.237      ;
; 0.969 ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.236      ;
; 0.971 ; test_node:t_n1|count[0]            ; test_node:t_n1|count[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.238      ;
; 0.972 ; Reset_Delay:r0|Cont[10]            ; Reset_Delay:r0|Cont[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.240      ;
; 0.972 ; Reset_Delay:r0|Cont[3]             ; Reset_Delay:r0|Cont[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.240      ;
; 0.972 ; Reset_Delay:r0|Cont[7]             ; Reset_Delay:r0|Cont[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.240      ;
; 0.972 ; test_node:t_n1|count[3]            ; test_node:t_n1|count[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.239      ;
; 0.973 ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; I2C_AV_Config:u3|mI2C_CLK_DIV[13]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[14]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; Reset_Delay:r0|Cont[1]             ; Reset_Delay:r0|Cont[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.241      ;
; 0.973 ; Reset_Delay:r0|Cont[5]             ; Reset_Delay:r0|Cont[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.241      ;
; 0.973 ; Reset_Delay:r0|Cont[13]            ; Reset_Delay:r0|Cont[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.241      ;
; 0.973 ; Reset_Delay:r0|Cont[9]             ; Reset_Delay:r0|Cont[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; test_node:t_n1|v1[9]               ; test_node:t_n1|v1[10]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; test_node:t_n1|count[1]            ; test_node:t_n1|count[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; I2C_AV_Config:u3|mI2C_CLK_DIV[11]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; Reset_Delay:r0|Cont[17]            ; Reset_Delay:r0|Cont[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.242      ;
; 0.974 ; Reset_Delay:r0|Cont[15]            ; Reset_Delay:r0|Cont[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.082      ; 1.242      ;
; 0.974 ; test_node:t_n1|v1[5]               ; test_node:t_n1|v1[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; test_node:t_n1|v1[7]               ; test_node:t_n1|v1[8]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; test_node:t_n1|v1[11]              ; test_node:t_n1|v1[12]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[10]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                          ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -2.800 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.298     ; 1.670      ;
; -2.800 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -3.298     ; 1.670      ;
; -2.204 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.487      ;
; -2.204 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.487      ;
; -2.204 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.487      ;
; -2.204 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.487      ;
; -2.204 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.487      ;
; -2.204 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.487      ;
; -2.204 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.487      ;
; -2.204 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.487      ;
; -2.204 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.487      ;
; -2.204 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.487      ;
; -2.204 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.487      ;
; -2.204 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.885     ; 1.487      ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                          ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.322 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.267     ; 1.336      ;
; 3.322 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.267     ; 1.336      ;
; 3.322 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.267     ; 1.336      ;
; 3.322 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.267     ; 1.336      ;
; 3.322 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.267     ; 1.336      ;
; 3.322 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.267     ; 1.336      ;
; 3.322 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.267     ; 1.336      ;
; 3.322 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.267     ; 1.336      ;
; 3.322 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.267     ; 1.336      ;
; 3.322 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.267     ; 1.336      ;
; 3.322 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.267     ; 1.336      ;
; 3.322 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.267     ; 1.336      ;
; 3.949 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.698     ; 1.532      ;
; 3.949 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.698     ; 1.532      ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------+
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[0]                           ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[10]                          ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[11]                          ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[12]                          ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[13]                          ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[14]                          ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[15]                          ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[16]                          ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[17]                          ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[1]                           ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[2]                           ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[3]                           ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[4]                           ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[5]                           ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[6]                           ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[7]                           ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[8]                           ;
; 9.421 ; 9.772        ; 0.351          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[9]                           ;
; 9.640 ; 9.828        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK                 ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[10]                        ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[11]                        ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[12]                        ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[13]                        ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[14]                        ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[15]                        ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[16]                        ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[17]                        ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[18]                        ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[19]                        ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[11]~_Duplicate_1             ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[12]~_Duplicate_1             ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[13]~_Duplicate_1             ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[14]~_Duplicate_1             ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[15]~_Duplicate_1             ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[16]~_Duplicate_1             ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[17]~_Duplicate_1             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]               ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[10]              ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[11]              ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[12]              ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[13]              ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[14]              ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[15]              ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]               ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]               ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]               ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]               ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]               ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]               ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]               ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]               ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]               ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]                         ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[1]                         ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[2]                         ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[3]                         ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[4]                         ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[5]                         ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[6]                         ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[7]                         ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[8]                         ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[9]                         ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|oRESET                          ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|count[0]                        ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|count[1]                        ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|count[2]                        ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|count[3]                        ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|count[4]                        ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[0]                           ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[10]                          ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[11]                          ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[12]                          ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[13]                          ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[14]                          ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[15]                          ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[16]                          ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[17]                          ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[1]                           ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[2]                           ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[3]                           ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[4]                           ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[5]                           ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[6]                           ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[7]                           ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[8]                           ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[9]                           ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[0]~_Duplicate_1              ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[10]~_Duplicate_1             ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[1]~_Duplicate_1              ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[2]~_Duplicate_1              ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[3]~_Duplicate_1              ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[4]~_Duplicate_1              ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[5]~_Duplicate_1              ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[6]~_Duplicate_1              ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[7]~_Duplicate_1              ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[8]~_Duplicate_1              ;
; 9.684 ; 9.872        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[9]~_Duplicate_1              ;
; 9.793 ; 9.793        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u3|mI2C_CTRL_CLK|clk                           ;
; 9.819 ; 9.819        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                               ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 27.486 ; 27.706       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X                                             ;
; 27.486 ; 27.706       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK                                            ;
; 27.492 ; 27.712       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[0]                                          ;
; 27.492 ; 27.712       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[1]                                          ;
; 27.492 ; 27.712       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[2]                                          ;
; 27.492 ; 27.712       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0]                                      ;
; 27.492 ; 27.712       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1]                                      ;
; 27.492 ; 27.712       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2]                                      ;
; 27.492 ; 27.712       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3]                                      ;
; 27.492 ; 27.712       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4]                                      ;
; 27.492 ; 27.712       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5]                                      ;
; 27.492 ; 27.712       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6]                                      ;
; 27.492 ; 27.712       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7]                                      ;
; 27.492 ; 27.712       ; 0.220          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8]                                      ;
; 27.654 ; 27.842       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[0]                                          ;
; 27.654 ; 27.842       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[1]                                          ;
; 27.654 ; 27.842       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[2]                                          ;
; 27.654 ; 27.842       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0]                                      ;
; 27.654 ; 27.842       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1]                                      ;
; 27.654 ; 27.842       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2]                                      ;
; 27.654 ; 27.842       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3]                                      ;
; 27.654 ; 27.842       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4]                                      ;
; 27.654 ; 27.842       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5]                                      ;
; 27.654 ; 27.842       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6]                                      ;
; 27.654 ; 27.842       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7]                                      ;
; 27.654 ; 27.842       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8]                                      ;
; 27.660 ; 27.848       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X                                             ;
; 27.660 ; 27.848       ; 0.188          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK                                            ;
; 27.742 ; 27.742       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X|clk                                                       ;
; 27.742 ; 27.742       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|oAUD_BCK|clk                                                      ;
; 27.746 ; 27.746       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 27.746 ; 27.746       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 27.748 ; 27.748       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[0]|clk                                                    ;
; 27.748 ; 27.748       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[1]|clk                                                    ;
; 27.748 ; 27.748       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[2]|clk                                                    ;
; 27.748 ; 27.748       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[0]|clk                                                ;
; 27.748 ; 27.748       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[1]|clk                                                ;
; 27.748 ; 27.748       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[2]|clk                                                ;
; 27.748 ; 27.748       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[3]|clk                                                ;
; 27.748 ; 27.748       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[4]|clk                                                ;
; 27.748 ; 27.748       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[5]|clk                                                ;
; 27.748 ; 27.748       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[6]|clk                                                ;
; 27.748 ; 27.748       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[7]|clk                                                ;
; 27.748 ; 27.748       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[8]|clk                                                ;
; 27.807 ; 27.807       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[0]|clk                                                    ;
; 27.807 ; 27.807       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[1]|clk                                                    ;
; 27.807 ; 27.807       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[2]|clk                                                    ;
; 27.807 ; 27.807       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[0]|clk                                                ;
; 27.807 ; 27.807       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[1]|clk                                                ;
; 27.807 ; 27.807       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[2]|clk                                                ;
; 27.807 ; 27.807       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[3]|clk                                                ;
; 27.807 ; 27.807       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[4]|clk                                                ;
; 27.807 ; 27.807       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[5]|clk                                                ;
; 27.807 ; 27.807       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[6]|clk                                                ;
; 27.807 ; 27.807       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[7]|clk                                                ;
; 27.807 ; 27.807       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[8]|clk                                                ;
; 27.809 ; 27.809       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 27.809 ; 27.809       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 27.813 ; 27.813       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X|clk                                                       ;
; 27.813 ; 27.813       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|oAUD_BCK|clk                                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[0]                                          ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[1]                                          ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[2]                                          ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X                                             ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 3.918 ; 4.510 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 3.918 ; 4.510 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -1.690 ; -2.180 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -1.690 ; -2.180 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; I2C_SCLK    ; CLOCK_50   ; 9.236 ; 9.187 ; Rise       ; CLOCK_50                                       ;
; AUD_ADCLRCK ; CLOCK_50   ; 5.513 ; 5.444 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 5.650 ; 5.562 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACDAT  ; CLOCK_50   ; 6.651 ; 6.475 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 5.711 ; 5.664 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 2.807 ;       ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 2.691 ; Fall       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; I2C_SCLK    ; CLOCK_50   ; 8.912 ; 8.859 ; Rise       ; CLOCK_50                                       ;
; AUD_ADCLRCK ; CLOCK_50   ; 4.852 ; 4.782 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 4.983 ; 4.896 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACDAT  ; CLOCK_50   ; 5.880 ; 5.716 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 5.041 ; 4.993 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 2.264 ;       ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 2.147 ; Fall       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 94.02 MHz  ; 94.02 MHz       ; CLOCK_50                                       ;      ;
; 317.06 MHz ; 317.06 MHz      ; p1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; 9.364  ; 0.000         ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 52.401 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.337 ; 0.000         ;
; CLOCK_50                                       ; 0.364 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; -2.220 ; -24.432       ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.904 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; 9.445  ; 0.000         ;
; CLOCK2_50                                      ; 16.000 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 27.474 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                      ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 9.364 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 10.210     ;
; 9.381 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 10.193     ;
; 9.402 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 10.172     ;
; 9.435 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 10.139     ;
; 9.448 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 10.126     ;
; 9.465 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 10.109     ;
; 9.486 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 10.088     ;
; 9.519 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 10.055     ;
; 9.519 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 10.055     ;
; 9.525 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 10.049     ;
; 9.536 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 10.038     ;
; 9.542 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 10.032     ;
; 9.557 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 10.017     ;
; 9.563 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 10.011     ;
; 9.577 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.997      ;
; 9.590 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.984      ;
; 9.594 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.980      ;
; 9.596 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.978      ;
; 9.600 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.974      ;
; 9.602 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.972      ;
; 9.615 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.959      ;
; 9.617 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.957      ;
; 9.625 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.949      ;
; 9.631 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.943      ;
; 9.638 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.936      ;
; 9.642 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.932      ;
; 9.646 ; test_node:t_n1|v1[12] ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.928      ;
; 9.647 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.927      ;
; 9.648 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.926      ;
; 9.657 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.917      ;
; 9.659 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.915      ;
; 9.660 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.914      ;
; 9.664 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.910      ;
; 9.671 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.903      ;
; 9.674 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.900      ;
; 9.677 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.897      ;
; 9.680 ; test_node:t_n1|v1[4]  ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 9.892      ;
; 9.680 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.894      ;
; 9.685 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.889      ;
; 9.686 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.888      ;
; 9.695 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.879      ;
; 9.698 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.876      ;
; 9.703 ; test_node:t_n1|v1[9]  ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.871      ;
; 9.709 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.865      ;
; 9.712 ; test_node:t_n1|v1[7]  ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 9.860      ;
; 9.713 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.861      ;
; 9.715 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.859      ;
; 9.718 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.856      ;
; 9.728 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.846      ;
; 9.730 ; test_node:t_n1|v1[12] ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.844      ;
; 9.731 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.843      ;
; 9.757 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.817      ;
; 9.763 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.811      ;
; 9.764 ; test_node:t_n1|v1[4]  ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 9.808      ;
; 9.775 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.799      ;
; 9.780 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.794      ;
; 9.786 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.788      ;
; 9.786 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.788      ;
; 9.787 ; test_node:t_n1|v1[9]  ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.787      ;
; 9.792 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.782      ;
; 9.792 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.782      ;
; 9.796 ; test_node:t_n1|v1[7]  ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 9.776      ;
; 9.801 ; test_node:t_n1|v1[12] ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.773      ;
; 9.807 ; test_node:t_n1|v1[12] ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.767      ;
; 9.813 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.761      ;
; 9.815 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.759      ;
; 9.835 ; test_node:t_n1|v1[4]  ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 9.737      ;
; 9.838 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.736      ;
; 9.838 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.736      ;
; 9.838 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.736      ;
; 9.841 ; test_node:t_n1|v1[4]  ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 9.731      ;
; 9.844 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.730      ;
; 9.846 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.728      ;
; 9.855 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.719      ;
; 9.858 ; test_node:t_n1|v1[9]  ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.716      ;
; 9.859 ; test_node:t_n1|v1[12] ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.715      ;
; 9.861 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.713      ;
; 9.864 ; test_node:t_n1|v1[9]  ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.710      ;
; 9.867 ; test_node:t_n1|v1[7]  ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 9.705      ;
; 9.867 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.707      ;
; 9.873 ; test_node:t_n1|v1[3]  ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 9.699      ;
; 9.873 ; test_node:t_n1|v1[7]  ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 9.699      ;
; 9.876 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.698      ;
; 9.880 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.694      ;
; 9.882 ; test_node:t_n1|v1[12] ; test_node:t_n1|v2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.692      ;
; 9.885 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.689      ;
; 9.886 ; test_node:t_n1|v1[5]  ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 9.686      ;
; 9.892 ; test_node:t_n1|v1[1]  ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 9.680      ;
; 9.893 ; test_node:t_n1|v1[4]  ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 9.679      ;
; 9.895 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.679      ;
; 9.898 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.676      ;
; 9.900 ; test_node:t_n1|v1[0]  ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 9.672      ;
; 9.903 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.671      ;
; 9.904 ; test_node:t_n1|v1[6]  ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 9.668      ;
; 9.908 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.666      ;
; 9.909 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.665      ;
; 9.909 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.665      ;
; 9.910 ; test_node:t_n1|v1[2]  ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.219     ; 9.662      ;
; 9.914 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.660      ;
; 9.916 ; test_node:t_n1|v1[9]  ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.217     ; 9.658      ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+--------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 52.401 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 3.064      ;
; 52.401 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 3.064      ;
; 52.401 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 3.064      ;
; 52.401 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 3.064      ;
; 52.401 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 3.064      ;
; 52.401 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 3.064      ;
; 52.401 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 3.064      ;
; 52.401 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 3.064      ;
; 52.401 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 3.064      ;
; 52.409 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 3.056      ;
; 52.409 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 3.056      ;
; 52.409 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 3.056      ;
; 52.409 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 3.056      ;
; 52.409 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 3.056      ;
; 52.409 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 3.056      ;
; 52.409 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 3.056      ;
; 52.409 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 3.056      ;
; 52.409 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 3.056      ;
; 52.427 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 3.038      ;
; 52.518 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.947      ;
; 52.518 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.947      ;
; 52.518 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.947      ;
; 52.518 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.947      ;
; 52.518 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.947      ;
; 52.518 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.947      ;
; 52.518 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.947      ;
; 52.518 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.947      ;
; 52.549 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.916      ;
; 52.549 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.916      ;
; 52.549 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.916      ;
; 52.549 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.916      ;
; 52.549 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.916      ;
; 52.549 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.916      ;
; 52.549 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.916      ;
; 52.549 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.916      ;
; 52.549 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.916      ;
; 52.806 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.659      ;
; 52.823 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.642      ;
; 52.823 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.642      ;
; 52.823 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.642      ;
; 52.823 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.642      ;
; 52.823 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.642      ;
; 52.823 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.642      ;
; 52.823 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.642      ;
; 52.823 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.642      ;
; 52.823 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.642      ;
; 52.840 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.470     ; 2.244      ;
; 52.848 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.470     ; 2.236      ;
; 52.874 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.591      ;
; 52.876 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.589      ;
; 52.908 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.557      ;
; 52.932 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.533      ;
; 52.932 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.533      ;
; 52.932 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.533      ;
; 52.932 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.533      ;
; 52.932 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.533      ;
; 52.932 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.533      ;
; 52.932 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.533      ;
; 52.957 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.470     ; 2.127      ;
; 52.988 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.470     ; 2.096      ;
; 52.989 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.476      ;
; 53.101 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.364      ;
; 53.167 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.298      ;
; 53.167 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.298      ;
; 53.167 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.298      ;
; 53.167 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.298      ;
; 53.167 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.298      ;
; 53.167 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 2.298      ;
; 53.262 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.470     ; 1.822      ;
; 53.366 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.470     ; 1.718      ;
; 53.466 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 1.999      ;
; 53.586 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.470     ; 1.498      ;
; 53.656 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 1.809      ;
; 53.656 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 1.809      ;
; 53.656 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 1.809      ;
; 53.656 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 1.809      ;
; 53.656 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 1.809      ;
; 53.656 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 1.809      ;
; 53.656 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 1.809      ;
; 53.715 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 1.750      ;
; 53.752 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 1.713      ;
; 53.752 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 1.713      ;
; 53.752 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 1.713      ;
; 53.752 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 1.713      ;
; 53.752 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 1.713      ;
; 53.752 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 1.713      ;
; 53.752 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 1.713      ;
; 53.752 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 1.713      ;
; 53.935 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.470     ; 1.149      ;
; 53.986 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.470     ; 1.098      ;
; 53.988 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.470     ; 1.096      ;
; 54.185 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.470     ; 0.899      ;
; 54.189 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.470     ; 0.895      ;
; 54.413 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 1.052      ;
; 54.429 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 1.036      ;
; 54.464 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 1.001      ;
; 54.706 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 0.759      ;
; 54.707 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 0.758      ;
; 54.707 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 0.758      ;
; 54.782 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.089     ; 0.683      ;
+--------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+-------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.337 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.337 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.597      ;
; 0.348 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.608      ;
; 0.352 ; AUDIO_DAC_ADC:u4|LRCK_1X        ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.392 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.652      ;
; 0.392 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.652      ;
; 0.393 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.653      ;
; 0.593 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.853      ;
; 0.616 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.876      ;
; 0.649 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.909      ;
; 0.960 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.307     ; 0.824      ;
; 0.968 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.307     ; 0.832      ;
; 1.165 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.307     ; 1.029      ;
; 1.166 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.307     ; 1.030      ;
; 1.209 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.307     ; 1.073      ;
; 1.342 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.602      ;
; 1.342 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.602      ;
; 1.342 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.602      ;
; 1.342 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.602      ;
; 1.342 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.602      ;
; 1.342 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.602      ;
; 1.342 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.602      ;
; 1.342 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.602      ;
; 1.342 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.602      ;
; 1.410 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.670      ;
; 1.465 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.725      ;
; 1.465 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.725      ;
; 1.465 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.725      ;
; 1.465 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.725      ;
; 1.465 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.725      ;
; 1.465 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.725      ;
; 1.465 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.725      ;
; 1.465 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.725      ;
; 1.465 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.725      ;
; 1.513 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.307     ; 1.377      ;
; 1.529 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.789      ;
; 1.532 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.792      ;
; 1.556 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.816      ;
; 1.560 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.820      ;
; 1.587 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.847      ;
; 1.677 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.937      ;
; 1.688 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.948      ;
; 1.693 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 1.953      ;
; 1.724 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.307     ; 1.588      ;
; 1.740 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.307     ; 1.604      ;
; 1.750 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.010      ;
; 1.826 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.086      ;
; 1.827 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.087      ;
; 1.830 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.090      ;
; 1.843 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.103      ;
; 1.857 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.117      ;
; 1.870 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.130      ;
; 1.876 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.136      ;
; 1.879 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.139      ;
; 1.885 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.145      ;
; 1.906 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.166      ;
; 1.908 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.168      ;
; 1.908 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.168      ;
; 1.908 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.168      ;
; 1.908 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.168      ;
; 1.908 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.168      ;
; 1.908 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.168      ;
; 1.940 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.200      ;
; 1.942 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.202      ;
; 1.952 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.212      ;
; 1.966 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.226      ;
; 1.979 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.239      ;
; 2.011 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.271      ;
; 2.015 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.275      ;
; 2.022 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.282      ;
; 2.046 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.306      ;
; 2.072 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.307     ; 1.936      ;
; 2.077 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.337      ;
; 2.082 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.342      ;
; 2.082 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.307     ; 1.946      ;
; 2.084 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.344      ;
; 2.095 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.355      ;
; 2.111 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.371      ;
; 2.119 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.379      ;
; 2.119 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.379      ;
; 2.119 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.379      ;
; 2.119 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.379      ;
; 2.126 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.386      ;
; 2.135 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.395      ;
; 2.135 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.395      ;
; 2.135 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.395      ;
; 2.135 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.395      ;
; 2.135 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.395      ;
; 2.135 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.395      ;
; 2.157 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.417      ;
; 2.168 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.428      ;
; 2.200 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.307     ; 2.064      ;
; 2.204 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.464      ;
; 2.208 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.307     ; 2.072      ;
; 2.217 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.477      ;
; 2.248 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.508      ;
; 2.336 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.596      ;
; 2.477 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.737      ;
; 2.595 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.855      ;
+-------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                 ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.364 ; Reset_Delay:r0|Cont[0]             ; Reset_Delay:r0|Cont[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; test_node:t_n1|count[0]            ; test_node:t_n1|count[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.374 ; I2C_AV_Config:u3|mI2C_CTRL_CLK     ; I2C_AV_Config:u3|mI2C_CTRL_CLK     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.597      ;
; 0.386 ; Reset_Delay:r0|Cont[19]            ; Reset_Delay:r0|Cont[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.630      ;
; 0.400 ; test_node:t_n1|v1[17]              ; test_node:t_n1|v1[17]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.643      ;
; 0.581 ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.824      ;
; 0.584 ; Reset_Delay:r0|Cont[7]             ; Reset_Delay:r0|Cont[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.828      ;
; 0.584 ; Reset_Delay:r0|Cont[9]             ; Reset_Delay:r0|Cont[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.828      ;
; 0.585 ; Reset_Delay:r0|Cont[13]            ; Reset_Delay:r0|Cont[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.829      ;
; 0.585 ; test_node:t_n1|count[2]            ; test_node:t_n1|count[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; Reset_Delay:r0|Cont[5]             ; Reset_Delay:r0|Cont[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.830      ;
; 0.586 ; Reset_Delay:r0|Cont[8]             ; Reset_Delay:r0|Cont[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.830      ;
; 0.587 ; Reset_Delay:r0|Cont[6]             ; Reset_Delay:r0|Cont[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.831      ;
; 0.587 ; Reset_Delay:r0|Cont[16]            ; Reset_Delay:r0|Cont[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.831      ;
; 0.587 ; Reset_Delay:r0|Cont[15]            ; Reset_Delay:r0|Cont[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.831      ;
; 0.587 ; Reset_Delay:r0|Cont[12]            ; Reset_Delay:r0|Cont[12]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.831      ;
; 0.588 ; Reset_Delay:r0|Cont[4]             ; Reset_Delay:r0|Cont[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; Reset_Delay:r0|Cont[2]             ; Reset_Delay:r0|Cont[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.588 ; Reset_Delay:r0|Cont[14]            ; Reset_Delay:r0|Cont[14]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.832      ;
; 0.590 ; Reset_Delay:r0|Cont[18]            ; Reset_Delay:r0|Cont[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.834      ;
; 0.590 ; Reset_Delay:r0|Cont[3]             ; Reset_Delay:r0|Cont[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.834      ;
; 0.590 ; test_node:t_n1|count[3]            ; test_node:t_n1|count[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.833      ;
; 0.592 ; Reset_Delay:r0|Cont[17]            ; Reset_Delay:r0|Cont[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.836      ;
; 0.599 ; I2C_AV_Config:u3|mI2C_CLK_DIV[13]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; test_node:t_n1|v1[6]               ; test_node:t_n1|v1[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; test_node:t_n1|v1[4]               ; test_node:t_n1|v1[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; I2C_AV_Config:u3|mI2C_CLK_DIV[11]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[11]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; I2C_AV_Config:u3|mI2C_CLK_DIV[15]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[15]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Reset_Delay:r0|Cont[10]            ; Reset_Delay:r0|Cont[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; test_node:t_n1|count[4]            ; test_node:t_n1|count[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; test_node:t_n1|v1[10]              ; test_node:t_n1|v1[10]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Reset_Delay:r0|Cont[11]            ; Reset_Delay:r0|Cont[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; test_node:t_n1|v1[2]               ; test_node:t_n1|v1[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; test_node:t_n1|v1[9]               ; test_node:t_n1|v1[9]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; I2C_AV_Config:u3|mI2C_CLK_DIV[14]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[14]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; test_node:t_n1|v1[7]               ; test_node:t_n1|v1[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; test_node:t_n1|v1[5]               ; test_node:t_n1|v1[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; test_node:t_n1|v1[8]               ; test_node:t_n1|v1[8]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; test_node:t_n1|v1[11]              ; test_node:t_n1|v1[11]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; test_node:t_n1|v1[16]              ; test_node:t_n1|v1[16]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; I2C_AV_Config:u3|mI2C_CLK_DIV[12]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; I2C_AV_Config:u3|mI2C_CLK_DIV[10]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[10]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; test_node:t_n1|count[1]            ; test_node:t_n1|count[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; test_node:t_n1|v1[1]               ; test_node:t_n1|v1[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; test_node:t_n1|v1[13]              ; test_node:t_n1|v1[13]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; Reset_Delay:r0|Cont[1]             ; Reset_Delay:r0|Cont[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 0.850      ;
; 0.609 ; test_node:t_n1|count[0]            ; test_node:t_n1|count[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.852      ;
; 0.703 ; test_node:t_n1|v2[17]~_Duplicate_1 ; test_node:t_n1|v2[17]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.946      ;
; 0.752 ; test_node:t_n1|v1[14]              ; test_node:t_n1|v1[14]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.995      ;
; 0.763 ; Reset_Delay:r0|Cont[0]             ; Reset_Delay:r0|Cont[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.006      ;
; 0.770 ; test_node:t_n1|v1[12]              ; test_node:t_n1|v1[12]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.013      ;
; 0.770 ; test_node:t_n1|v1[15]              ; test_node:t_n1|v1[15]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.013      ;
; 0.868 ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.111      ;
; 0.871 ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.114      ;
; 0.871 ; test_node:t_n1|count[2]            ; test_node:t_n1|count[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.114      ;
; 0.872 ; Reset_Delay:r0|Cont[7]             ; Reset_Delay:r0|Cont[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.116      ;
; 0.872 ; Reset_Delay:r0|Cont[9]             ; Reset_Delay:r0|Cont[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.116      ;
; 0.873 ; Reset_Delay:r0|Cont[8]             ; Reset_Delay:r0|Cont[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.117      ;
; 0.873 ; Reset_Delay:r0|Cont[16]            ; Reset_Delay:r0|Cont[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.117      ;
; 0.873 ; Reset_Delay:r0|Cont[13]            ; Reset_Delay:r0|Cont[14]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.117      ;
; 0.874 ; Reset_Delay:r0|Cont[6]             ; Reset_Delay:r0|Cont[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.118      ;
; 0.874 ; Reset_Delay:r0|Cont[12]            ; Reset_Delay:r0|Cont[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.118      ;
; 0.874 ; Reset_Delay:r0|Cont[5]             ; Reset_Delay:r0|Cont[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.118      ;
; 0.875 ; Reset_Delay:r0|Cont[4]             ; Reset_Delay:r0|Cont[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.119      ;
; 0.875 ; Reset_Delay:r0|Cont[14]            ; Reset_Delay:r0|Cont[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.119      ;
; 0.875 ; Reset_Delay:r0|Cont[2]             ; Reset_Delay:r0|Cont[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.119      ;
; 0.875 ; Reset_Delay:r0|Cont[15]            ; Reset_Delay:r0|Cont[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.119      ;
; 0.877 ; Reset_Delay:r0|Cont[18]            ; Reset_Delay:r0|Cont[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.121      ;
; 0.877 ; test_node:t_n1|count[0]            ; test_node:t_n1|count[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.120      ;
; 0.878 ; Reset_Delay:r0|Cont[3]             ; Reset_Delay:r0|Cont[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.122      ;
; 0.878 ; test_node:t_n1|count[3]            ; test_node:t_n1|count[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.121      ;
; 0.878 ; test_node:t_n1|count[1]            ; test_node:t_n1|count[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.121      ;
; 0.879 ; Reset_Delay:r0|Cont[1]             ; Reset_Delay:r0|Cont[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.123      ;
; 0.880 ; Reset_Delay:r0|Cont[17]            ; Reset_Delay:r0|Cont[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.124      ;
; 0.882 ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.125      ;
; 0.883 ; Reset_Delay:r0|Cont[9]             ; Reset_Delay:r0|Cont[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.127      ;
; 0.883 ; Reset_Delay:r0|Cont[7]             ; Reset_Delay:r0|Cont[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.127      ;
; 0.884 ; Reset_Delay:r0|Cont[13]            ; Reset_Delay:r0|Cont[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.128      ;
; 0.885 ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; I2C_AV_Config:u3|mI2C_CLK_DIV[13]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[14]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.128      ;
; 0.885 ; Reset_Delay:r0|Cont[5]             ; Reset_Delay:r0|Cont[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.129      ;
; 0.886 ; I2C_AV_Config:u3|mI2C_CLK_DIV[11]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.129      ;
; 0.886 ; Reset_Delay:r0|Cont[15]            ; Reset_Delay:r0|Cont[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.130      ;
; 0.887 ; Reset_Delay:r0|Cont[10]            ; Reset_Delay:r0|Cont[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; test_node:t_n1|v1[9]               ; test_node:t_n1|v1[10]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; test_node:t_n1|v1[6]               ; test_node:t_n1|v1[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; test_node:t_n1|v1[4]               ; test_node:t_n1|v1[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; test_node:t_n1|count[0]            ; test_node:t_n1|count[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.889 ; Reset_Delay:r0|Cont[3]             ; Reset_Delay:r0|Cont[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.073      ; 1.133      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                           ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -2.220 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.882     ; 1.507      ;
; -2.220 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.882     ; 1.507      ;
; -1.666 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.501     ; 1.334      ;
; -1.666 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.501     ; 1.334      ;
; -1.666 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.501     ; 1.334      ;
; -1.666 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.501     ; 1.334      ;
; -1.666 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.501     ; 1.334      ;
; -1.666 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.501     ; 1.334      ;
; -1.666 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.501     ; 1.334      ;
; -1.666 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.501     ; 1.334      ;
; -1.666 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.501     ; 1.334      ;
; -1.666 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.501     ; 1.334      ;
; -1.666 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.501     ; 1.334      ;
; -1.666 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -2.501     ; 1.334      ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                           ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.904 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.953     ; 1.217      ;
; 2.904 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.953     ; 1.217      ;
; 2.904 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.953     ; 1.217      ;
; 2.904 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.953     ; 1.217      ;
; 2.904 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.953     ; 1.217      ;
; 2.904 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.953     ; 1.217      ;
; 2.904 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.953     ; 1.217      ;
; 2.904 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.953     ; 1.217      ;
; 2.904 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.953     ; 1.217      ;
; 2.904 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.953     ; 1.217      ;
; 2.904 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.953     ; 1.217      ;
; 2.904 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.953     ; 1.217      ;
; 3.487 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.349     ; 1.404      ;
; 3.487 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -2.349     ; 1.404      ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------+
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[0]                                     ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[10]                                    ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[11]                                    ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[12]                                    ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[13]                                    ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[14]                                    ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[15]                                    ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[16]                                    ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[17]                                    ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[1]                                     ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[2]                                     ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[3]                                     ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[4]                                     ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[5]                                     ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[6]                                     ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[7]                                     ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[8]                                     ;
; 9.445 ; 9.775        ; 0.330          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[9]                                     ;
; 9.636 ; 9.822        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK                           ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]                                   ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[10]                                  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[11]                                  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[12]                                  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[13]                                  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[14]                                  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[15]                                  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[16]                                  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[17]                                  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[18]                                  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[19]                                  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[1]                                   ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[2]                                   ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[3]                                   ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[4]                                   ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[5]                                   ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[6]                                   ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[7]                                   ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[8]                                   ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[9]                                   ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|oRESET                                    ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[10]                                    ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[11]                                    ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[12]                                    ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[13]                                    ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[14]                                    ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[15]                                    ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[16]                                    ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[17]                                    ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[9]                                     ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[10]~_Duplicate_1                       ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[9]~_Duplicate_1                        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]                         ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[10]                        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[11]                        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[12]                        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[13]                        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[14]                        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[15]                        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]                         ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]                         ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]                         ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]                         ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]                         ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]                         ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]                         ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]                         ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]                         ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|count[0]                                  ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|count[1]                                  ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|count[2]                                  ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|count[3]                                  ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|count[4]                                  ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[0]                                     ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[1]                                     ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[2]                                     ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[3]                                     ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[4]                                     ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[5]                                     ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[6]                                     ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[7]                                     ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[8]                                     ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[0]~_Duplicate_1                        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[11]~_Duplicate_1                       ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[12]~_Duplicate_1                       ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[13]~_Duplicate_1                       ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[14]~_Duplicate_1                       ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[15]~_Duplicate_1                       ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[16]~_Duplicate_1                       ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[17]~_Duplicate_1                       ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[1]~_Duplicate_1                        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[2]~_Duplicate_1                        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[3]~_Duplicate_1                        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[4]~_Duplicate_1                        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[5]~_Duplicate_1                        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[6]~_Duplicate_1                        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[7]~_Duplicate_1                        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[8]~_Duplicate_1                        ;
; 9.782 ; 9.782        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u3|mI2C_CTRL_CLK|clk                                     ;
; 9.799 ; 9.799        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.799 ; 9.799        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; p1|altpll_component|auto_generated|pll1|observablevcoout ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 27.474 ; 27.692       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[0]                                          ;
; 27.474 ; 27.692       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[1]                                          ;
; 27.474 ; 27.692       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[2]                                          ;
; 27.474 ; 27.692       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0]                                      ;
; 27.474 ; 27.692       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1]                                      ;
; 27.474 ; 27.692       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2]                                      ;
; 27.474 ; 27.692       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3]                                      ;
; 27.474 ; 27.692       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4]                                      ;
; 27.474 ; 27.692       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5]                                      ;
; 27.474 ; 27.692       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6]                                      ;
; 27.474 ; 27.692       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7]                                      ;
; 27.474 ; 27.692       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8]                                      ;
; 27.487 ; 27.705       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X                                             ;
; 27.487 ; 27.705       ; 0.218          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK                                            ;
; 27.660 ; 27.846       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X                                             ;
; 27.660 ; 27.846       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK                                            ;
; 27.673 ; 27.859       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[0]                                          ;
; 27.673 ; 27.859       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[1]                                          ;
; 27.673 ; 27.859       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[2]                                          ;
; 27.673 ; 27.859       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0]                                      ;
; 27.673 ; 27.859       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1]                                      ;
; 27.673 ; 27.859       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2]                                      ;
; 27.673 ; 27.859       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3]                                      ;
; 27.673 ; 27.859       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4]                                      ;
; 27.673 ; 27.859       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5]                                      ;
; 27.673 ; 27.859       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6]                                      ;
; 27.673 ; 27.859       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7]                                      ;
; 27.673 ; 27.859       ; 0.186          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8]                                      ;
; 27.732 ; 27.732       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[0]|clk                                                    ;
; 27.732 ; 27.732       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[1]|clk                                                    ;
; 27.732 ; 27.732       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[2]|clk                                                    ;
; 27.732 ; 27.732       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[0]|clk                                                ;
; 27.732 ; 27.732       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[1]|clk                                                ;
; 27.732 ; 27.732       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[2]|clk                                                ;
; 27.732 ; 27.732       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[3]|clk                                                ;
; 27.732 ; 27.732       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[4]|clk                                                ;
; 27.732 ; 27.732       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[5]|clk                                                ;
; 27.732 ; 27.732       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[6]|clk                                                ;
; 27.732 ; 27.732       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[7]|clk                                                ;
; 27.732 ; 27.732       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[8]|clk                                                ;
; 27.745 ; 27.745       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X|clk                                                       ;
; 27.745 ; 27.745       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|oAUD_BCK|clk                                                      ;
; 27.750 ; 27.750       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 27.750 ; 27.750       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 27.803 ; 27.803       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 27.803 ; 27.803       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 27.808 ; 27.808       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X|clk                                                       ;
; 27.808 ; 27.808       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|oAUD_BCK|clk                                                      ;
; 27.821 ; 27.821       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[0]|clk                                                    ;
; 27.821 ; 27.821       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[1]|clk                                                    ;
; 27.821 ; 27.821       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[2]|clk                                                    ;
; 27.821 ; 27.821       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[0]|clk                                                ;
; 27.821 ; 27.821       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[1]|clk                                                ;
; 27.821 ; 27.821       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[2]|clk                                                ;
; 27.821 ; 27.821       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[3]|clk                                                ;
; 27.821 ; 27.821       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[4]|clk                                                ;
; 27.821 ; 27.821       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[5]|clk                                                ;
; 27.821 ; 27.821       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[6]|clk                                                ;
; 27.821 ; 27.821       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[7]|clk                                                ;
; 27.821 ; 27.821       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[8]|clk                                                ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[0]                                          ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[1]                                          ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[2]                                          ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X                                             ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8]                                      ;
; 53.270 ; 55.555       ; 2.285          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 3.564 ; 3.994 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 3.564 ; 3.994 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -1.496 ; -1.842 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -1.496 ; -1.842 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; I2C_SCLK    ; CLOCK_50   ; 8.421 ; 8.401 ; Rise       ; CLOCK_50                                       ;
; AUD_ADCLRCK ; CLOCK_50   ; 5.103 ; 4.924 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 5.223 ; 5.047 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACDAT  ; CLOCK_50   ; 6.147 ; 5.869 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 5.271 ; 5.123 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 2.573 ;       ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 2.430 ; Fall       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; I2C_SCLK    ; CLOCK_50   ; 8.110 ; 8.086 ; Rise       ; CLOCK_50                                       ;
; AUD_ADCLRCK ; CLOCK_50   ; 4.496 ; 4.320 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 4.611 ; 4.438 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACDAT  ; CLOCK_50   ; 5.449 ; 5.182 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 4.656 ; 4.510 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 2.077 ;       ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 1.936 ; Fall       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; 14.250 ; 0.000         ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 53.869 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.173 ; 0.000         ;
; CLOCK_50                                       ; 0.188 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.487 ; -3.314        ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; p1|altpll_component|auto_generated|pll1|clk[0] ; 1.743 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLOCK_50                                       ; 9.242  ; 0.000         ;
; CLOCK2_50                                      ; 16.000 ; 0.000         ;
; CLOCK3_50                                      ; 16.000 ; 0.000         ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; 27.557 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                       ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 14.250 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.520      ;
; 14.268 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.502      ;
; 14.270 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.500      ;
; 14.276 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.494      ;
; 14.294 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.476      ;
; 14.296 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.474      ;
; 14.296 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.474      ;
; 14.319 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.451      ;
; 14.322 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.448      ;
; 14.337 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.433      ;
; 14.339 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.431      ;
; 14.351 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.419      ;
; 14.351 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.419      ;
; 14.365 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.405      ;
; 14.369 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.401      ;
; 14.369 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.401      ;
; 14.369 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.401      ;
; 14.369 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.401      ;
; 14.371 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.399      ;
; 14.371 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.399      ;
; 14.383 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.387      ;
; 14.384 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.386      ;
; 14.387 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.383      ;
; 14.387 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.383      ;
; 14.389 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.381      ;
; 14.389 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.381      ;
; 14.394 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.376      ;
; 14.395 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.375      ;
; 14.397 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.373      ;
; 14.397 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.373      ;
; 14.399 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.371      ;
; 14.402 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.368      ;
; 14.404 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.366      ;
; 14.409 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.361      ;
; 14.412 ; test_node:t_n1|v1[12] ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.358      ;
; 14.412 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.358      ;
; 14.414 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.356      ;
; 14.415 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.355      ;
; 14.415 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.355      ;
; 14.421 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.349      ;
; 14.421 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.349      ;
; 14.425 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.345      ;
; 14.425 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.345      ;
; 14.430 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.340      ;
; 14.438 ; test_node:t_n1|v1[12] ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.332      ;
; 14.439 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.331      ;
; 14.440 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.330      ;
; 14.441 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.329      ;
; 14.443 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.327      ;
; 14.445 ; test_node:t_n1|v1[9]  ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.325      ;
; 14.445 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.325      ;
; 14.448 ; test_node:t_n1|v1[4]  ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 5.320      ;
; 14.450 ; test_node:t_n1|v1[7]  ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 5.318      ;
; 14.452 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.318      ;
; 14.463 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.307      ;
; 14.464 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.306      ;
; 14.467 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.303      ;
; 14.468 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.302      ;
; 14.471 ; test_node:t_n1|v1[9]  ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.299      ;
; 14.471 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.299      ;
; 14.474 ; test_node:t_n1|v1[4]  ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 5.294      ;
; 14.476 ; test_node:t_n1|v1[7]  ; test_node:t_n1|v2[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 5.292      ;
; 14.481 ; test_node:t_n1|v1[12] ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.289      ;
; 14.481 ; test_node:t_n1|v1[15] ; test_node:t_n1|v2[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.289      ;
; 14.483 ; test_node:t_n1|v1[16] ; test_node:t_n1|v2[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.287      ;
; 14.484 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.286      ;
; 14.484 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.286      ;
; 14.496 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.274      ;
; 14.496 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.274      ;
; 14.500 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.270      ;
; 14.500 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.270      ;
; 14.502 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.268      ;
; 14.502 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.268      ;
; 14.509 ; test_node:t_n1|v1[11] ; test_node:t_n1|v2[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.261      ;
; 14.513 ; test_node:t_n1|v1[12] ; test_node:t_n1|v2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.257      ;
; 14.513 ; test_node:t_n1|v1[12] ; test_node:t_n1|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.257      ;
; 14.514 ; test_node:t_n1|v1[9]  ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.256      ;
; 14.514 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.256      ;
; 14.514 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.256      ;
; 14.517 ; test_node:t_n1|v1[4]  ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 5.251      ;
; 14.517 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.253      ;
; 14.518 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.252      ;
; 14.518 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.252      ;
; 14.519 ; test_node:t_n1|v1[7]  ; test_node:t_n1|v2[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 5.249      ;
; 14.527 ; test_node:t_n1|v1[13] ; test_node:t_n1|v2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.243      ;
; 14.529 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.241      ;
; 14.531 ; test_node:t_n1|v1[12] ; test_node:t_n1|v2[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.239      ;
; 14.531 ; test_node:t_n1|v1[12] ; test_node:t_n1|v2[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.239      ;
; 14.533 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.237      ;
; 14.539 ; test_node:t_n1|v1[17] ; test_node:t_n1|v2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.231      ;
; 14.541 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.229      ;
; 14.543 ; test_node:t_n1|v1[14] ; test_node:t_n1|v2[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.227      ;
; 14.543 ; test_node:t_n1|v1[10] ; test_node:t_n1|v2[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.227      ;
; 14.546 ; test_node:t_n1|v1[9]  ; test_node:t_n1|v2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.224      ;
; 14.546 ; test_node:t_n1|v1[9]  ; test_node:t_n1|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.224      ;
; 14.546 ; test_node:t_n1|v1[12] ; test_node:t_n1|v2[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.102     ; 5.224      ;
; 14.549 ; test_node:t_n1|v1[3]  ; test_node:t_n1|v2[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 5.219      ;
; 14.549 ; test_node:t_n1|v1[4]  ; test_node:t_n1|v2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 5.219      ;
; 14.549 ; test_node:t_n1|v1[4]  ; test_node:t_n1|v2[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 5.219      ;
; 14.551 ; test_node:t_n1|v1[7]  ; test_node:t_n1|v2[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.104     ; 5.217      ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+--------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 53.869 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.623      ;
; 53.940 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.552      ;
; 53.942 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.550      ;
; 53.942 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.550      ;
; 53.942 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.550      ;
; 53.942 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.550      ;
; 53.942 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.550      ;
; 53.942 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.550      ;
; 53.942 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.550      ;
; 53.942 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.550      ;
; 53.942 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.550      ;
; 53.947 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.545      ;
; 53.947 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.545      ;
; 53.947 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.545      ;
; 53.947 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.545      ;
; 53.947 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.545      ;
; 53.947 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.545      ;
; 53.947 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.545      ;
; 53.947 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.545      ;
; 53.947 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.545      ;
; 53.957 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.535      ;
; 53.985 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.507      ;
; 53.986 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.506      ;
; 54.010 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.482      ;
; 54.017 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.475      ;
; 54.017 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.475      ;
; 54.017 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.475      ;
; 54.017 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.475      ;
; 54.034 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.458      ;
; 54.034 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.458      ;
; 54.034 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.458      ;
; 54.034 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.458      ;
; 54.034 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.458      ;
; 54.034 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.458      ;
; 54.034 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.458      ;
; 54.034 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.458      ;
; 54.092 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.400      ;
; 54.129 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.245     ; 1.168      ;
; 54.134 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.245     ; 1.163      ;
; 54.137 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.355      ;
; 54.137 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.355      ;
; 54.137 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.355      ;
; 54.137 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.355      ;
; 54.137 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.355      ;
; 54.137 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.355      ;
; 54.137 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.355      ;
; 54.137 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.355      ;
; 54.137 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.355      ;
; 54.138 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.354      ;
; 54.149 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.343      ;
; 54.163 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.329      ;
; 54.187 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.305      ;
; 54.195 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.297      ;
; 54.195 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.297      ;
; 54.195 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.297      ;
; 54.195 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.297      ;
; 54.195 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.297      ;
; 54.195 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.297      ;
; 54.195 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.297      ;
; 54.204 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.245     ; 1.093      ;
; 54.222 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.245     ; 1.075      ;
; 54.249 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.243      ;
; 54.322 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.170      ;
; 54.322 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.170      ;
; 54.322 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.170      ;
; 54.322 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.170      ;
; 54.322 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.170      ;
; 54.322 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.170      ;
; 54.324 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.245     ; 0.973      ;
; 54.382 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.245     ; 0.915      ;
; 54.469 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 1.023      ;
; 54.509 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.245     ; 0.788      ;
; 54.565 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 0.927      ;
; 54.565 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 0.927      ;
; 54.565 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 0.927      ;
; 54.565 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 0.927      ;
; 54.565 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 0.927      ;
; 54.565 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 0.927      ;
; 54.565 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 0.927      ;
; 54.586 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 0.906      ;
; 54.626 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 0.866      ;
; 54.626 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 0.866      ;
; 54.626 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 0.866      ;
; 54.626 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 0.866      ;
; 54.626 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 0.866      ;
; 54.626 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 0.866      ;
; 54.626 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 0.866      ;
; 54.626 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 0.866      ;
; 54.675 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.245     ; 0.622      ;
; 54.708 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.245     ; 0.589      ;
; 54.709 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.245     ; 0.588      ;
; 54.817 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.245     ; 0.480      ;
; 54.817 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.245     ; 0.480      ;
; 54.928 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 0.564      ;
; 54.942 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 0.550      ;
; 54.963 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 0.529      ;
; 55.098 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 0.394      ;
; 55.101 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 0.391      ;
; 55.102 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 0.390      ;
; 55.133 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 55.555       ; -0.050     ; 0.359      ;
+--------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                          ;
+-------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.173 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.307      ;
; 0.180 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; AUDIO_DAC_ADC:u4|LRCK_1X        ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.198 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.332      ;
; 0.202 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.336      ;
; 0.202 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.336      ;
; 0.296 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.430      ;
; 0.308 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.442      ;
; 0.329 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.463      ;
; 0.469 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.400      ;
; 0.474 ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.405      ;
; 0.570 ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.501      ;
; 0.573 ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.504      ;
; 0.596 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.527      ;
; 0.646 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.780      ;
; 0.646 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.780      ;
; 0.646 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.780      ;
; 0.646 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.780      ;
; 0.646 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.780      ;
; 0.646 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.780      ;
; 0.646 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.780      ;
; 0.646 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.780      ;
; 0.646 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.780      ;
; 0.676 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.810      ;
; 0.697 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.831      ;
; 0.697 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.831      ;
; 0.697 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.831      ;
; 0.697 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.831      ;
; 0.697 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.831      ;
; 0.697 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.831      ;
; 0.697 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.831      ;
; 0.697 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.831      ;
; 0.697 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.831      ;
; 0.740 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.874      ;
; 0.740 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.874      ;
; 0.752 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.886      ;
; 0.761 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.895      ;
; 0.780 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.914      ;
; 0.783 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.714      ;
; 0.809 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.943      ;
; 0.820 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.954      ;
; 0.836 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.970      ;
; 0.852 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 0.986      ;
; 0.890 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.024      ;
; 0.893 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.824      ;
; 0.903 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.037      ;
; 0.905 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.039      ;
; 0.908 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.839      ;
; 0.909 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.043      ;
; 0.912 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.046      ;
; 0.918 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.052      ;
; 0.922 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.056      ;
; 0.923 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.057      ;
; 0.950 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.084      ;
; 0.954 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.088      ;
; 0.954 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.088      ;
; 0.954 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.088      ;
; 0.954 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.088      ;
; 0.954 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.088      ;
; 0.954 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.088      ;
; 0.961 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.095      ;
; 0.970 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.104      ;
; 0.971 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.105      ;
; 0.973 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.107      ;
; 0.979 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.113      ;
; 0.985 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.119      ;
; 0.992 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.126      ;
; 1.011 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.145      ;
; 1.020 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.154      ;
; 1.031 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.165      ;
; 1.035 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.169      ;
; 1.041 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.175      ;
; 1.044 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.178      ;
; 1.054 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.188      ;
; 1.059 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.193      ;
; 1.063 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 0.994      ;
; 1.064 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.198      ;
; 1.064 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.198      ;
; 1.064 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.198      ;
; 1.064 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.198      ;
; 1.078 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.212      ;
; 1.079 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.213      ;
; 1.079 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.213      ;
; 1.079 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.213      ;
; 1.079 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.213      ;
; 1.079 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.213      ;
; 1.079 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.213      ;
; 1.080 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 1.011      ;
; 1.109 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.243      ;
; 1.111 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.245      ;
; 1.121 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.255      ;
; 1.128 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.262      ;
; 1.148 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 1.079      ;
; 1.153 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; AUDIO_DAC_ADC:u4|LRCK_1X        ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.153     ; 1.084      ;
; 1.161 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.295      ;
; 1.171 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.305      ;
; 1.265 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.399      ;
; 1.325 ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.459      ;
+-------+---------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                 ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.188 ; Reset_Delay:r0|Cont[0]             ; Reset_Delay:r0|Cont[0]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; test_node:t_n1|count[0]            ; test_node:t_n1|count[0]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.191 ; Reset_Delay:r0|Cont[19]            ; Reset_Delay:r0|Cont[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.318      ;
; 0.194 ; I2C_AV_Config:u3|mI2C_CTRL_CLK     ; I2C_AV_Config:u3|mI2C_CTRL_CLK     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.029      ; 0.307      ;
; 0.199 ; test_node:t_n1|v1[17]              ; test_node:t_n1|v1[17]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.325      ;
; 0.288 ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.414      ;
; 0.290 ; Reset_Delay:r0|Cont[9]             ; Reset_Delay:r0|Cont[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.417      ;
; 0.290 ; Reset_Delay:r0|Cont[8]             ; Reset_Delay:r0|Cont[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.417      ;
; 0.291 ; Reset_Delay:r0|Cont[7]             ; Reset_Delay:r0|Cont[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.418      ;
; 0.291 ; Reset_Delay:r0|Cont[6]             ; Reset_Delay:r0|Cont[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.418      ;
; 0.291 ; Reset_Delay:r0|Cont[2]             ; Reset_Delay:r0|Cont[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.418      ;
; 0.291 ; Reset_Delay:r0|Cont[13]            ; Reset_Delay:r0|Cont[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.418      ;
; 0.291 ; test_node:t_n1|count[2]            ; test_node:t_n1|count[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; Reset_Delay:r0|Cont[5]             ; Reset_Delay:r0|Cont[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.419      ;
; 0.292 ; Reset_Delay:r0|Cont[4]             ; Reset_Delay:r0|Cont[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.419      ;
; 0.292 ; Reset_Delay:r0|Cont[16]            ; Reset_Delay:r0|Cont[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.419      ;
; 0.292 ; Reset_Delay:r0|Cont[18]            ; Reset_Delay:r0|Cont[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.419      ;
; 0.292 ; Reset_Delay:r0|Cont[12]            ; Reset_Delay:r0|Cont[12]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.419      ;
; 0.293 ; Reset_Delay:r0|Cont[17]            ; Reset_Delay:r0|Cont[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.420      ;
; 0.293 ; Reset_Delay:r0|Cont[3]             ; Reset_Delay:r0|Cont[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.420      ;
; 0.293 ; Reset_Delay:r0|Cont[15]            ; Reset_Delay:r0|Cont[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.420      ;
; 0.293 ; Reset_Delay:r0|Cont[14]            ; Reset_Delay:r0|Cont[14]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.420      ;
; 0.293 ; test_node:t_n1|count[3]            ; test_node:t_n1|count[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.298 ; I2C_AV_Config:u3|mI2C_CLK_DIV[15]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[15]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Reset_Delay:r0|Cont[1]             ; Reset_Delay:r0|Cont[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; Reset_Delay:r0|Cont[10]            ; Reset_Delay:r0|Cont[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; test_node:t_n1|count[4]            ; test_node:t_n1|count[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; test_node:t_n1|v1[6]               ; test_node:t_n1|v1[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; I2C_AV_Config:u3|mI2C_CLK_DIV[11]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[11]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u3|mI2C_CLK_DIV[13]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[13]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:r0|Cont[11]            ; Reset_Delay:r0|Cont[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; test_node:t_n1|count[1]            ; test_node:t_n1|count[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; test_node:t_n1|v1[4]               ; test_node:t_n1|v1[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; test_node:t_n1|v1[10]              ; test_node:t_n1|v1[10]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; test_node:t_n1|v1[7]               ; test_node:t_n1|v1[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; test_node:t_n1|v1[2]               ; test_node:t_n1|v1[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; test_node:t_n1|v1[9]               ; test_node:t_n1|v1[9]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; test_node:t_n1|v1[16]              ; test_node:t_n1|v1[16]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_AV_Config:u3|mI2C_CLK_DIV[14]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[14]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; test_node:t_n1|v1[5]               ; test_node:t_n1|v1[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; test_node:t_n1|v1[1]               ; test_node:t_n1|v1[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; test_node:t_n1|v1[11]              ; test_node:t_n1|v1[11]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; test_node:t_n1|count[0]            ; test_node:t_n1|count[1]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; I2C_AV_Config:u3|mI2C_CLK_DIV[12]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; I2C_AV_Config:u3|mI2C_CLK_DIV[10]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[10]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; test_node:t_n1|v1[8]               ; test_node:t_n1|v1[8]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; test_node:t_n1|v1[13]              ; test_node:t_n1|v1[13]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.352 ; test_node:t_n1|v2[17]~_Duplicate_1 ; test_node:t_n1|v2[17]~_Duplicate_1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.478      ;
; 0.361 ; test_node:t_n1|v1[14]              ; test_node:t_n1|v1[14]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.487      ;
; 0.367 ; Reset_Delay:r0|Cont[0]             ; Reset_Delay:r0|Cont[1]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.493      ;
; 0.371 ; test_node:t_n1|v1[12]              ; test_node:t_n1|v1[12]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.497      ;
; 0.372 ; test_node:t_n1|v1[15]              ; test_node:t_n1|v1[15]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.498      ;
; 0.437 ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.563      ;
; 0.439 ; Reset_Delay:r0|Cont[8]             ; Reset_Delay:r0|Cont[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.566      ;
; 0.440 ; Reset_Delay:r0|Cont[6]             ; Reset_Delay:r0|Cont[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.567      ;
; 0.440 ; Reset_Delay:r0|Cont[2]             ; Reset_Delay:r0|Cont[3]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.567      ;
; 0.440 ; test_node:t_n1|count[2]            ; test_node:t_n1|count[3]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.566      ;
; 0.441 ; Reset_Delay:r0|Cont[18]            ; Reset_Delay:r0|Cont[19]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.568      ;
; 0.441 ; Reset_Delay:r0|Cont[12]            ; Reset_Delay:r0|Cont[13]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.568      ;
; 0.441 ; Reset_Delay:r0|Cont[4]             ; Reset_Delay:r0|Cont[5]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.568      ;
; 0.441 ; Reset_Delay:r0|Cont[16]            ; Reset_Delay:r0|Cont[17]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.568      ;
; 0.442 ; Reset_Delay:r0|Cont[14]            ; Reset_Delay:r0|Cont[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.569      ;
; 0.446 ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.572      ;
; 0.447 ; Reset_Delay:r0|Cont[10]            ; Reset_Delay:r0|Cont[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.574      ;
; 0.448 ; Reset_Delay:r0|Cont[9]             ; Reset_Delay:r0|Cont[10]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.575      ;
; 0.448 ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; I2C_AV_Config:u3|mI2C_CLK_DIV[13]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[14]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; I2C_AV_Config:u3|mI2C_CLK_DIV[11]  ; I2C_AV_Config:u3|mI2C_CLK_DIV[12]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; test_node:t_n1|v1[9]               ; test_node:t_n1|v1[10]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; test_node:t_n1|v1[7]               ; test_node:t_n1|v1[8]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; Reset_Delay:r0|Cont[7]             ; Reset_Delay:r0|Cont[8]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.576      ;
; 0.449 ; Reset_Delay:r0|Cont[13]            ; Reset_Delay:r0|Cont[14]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.576      ;
; 0.449 ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[10]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]   ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; test_node:t_n1|v1[5]               ; test_node:t_n1|v1[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; test_node:t_n1|v1[1]               ; test_node:t_n1|v1[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; test_node:t_n1|v1[11]              ; test_node:t_n1|v1[12]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; Reset_Delay:r0|Cont[5]             ; Reset_Delay:r0|Cont[6]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.577      ;
; 0.450 ; test_node:t_n1|v1[13]              ; test_node:t_n1|v1[14]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.576      ;
; 0.451 ; Reset_Delay:r0|Cont[1]             ; Reset_Delay:r0|Cont[2]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.578      ;
; 0.451 ; Reset_Delay:r0|Cont[3]             ; Reset_Delay:r0|Cont[4]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.578      ;
; 0.451 ; Reset_Delay:r0|Cont[15]            ; Reset_Delay:r0|Cont[16]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.578      ;
; 0.451 ; Reset_Delay:r0|Cont[17]            ; Reset_Delay:r0|Cont[18]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.578      ;
; 0.451 ; Reset_Delay:r0|Cont[9]             ; Reset_Delay:r0|Cont[11]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.578      ;
; 0.451 ; test_node:t_n1|count[3]            ; test_node:t_n1|count[4]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.577      ;
; 0.452 ; Reset_Delay:r0|Cont[7]             ; Reset_Delay:r0|Cont[9]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.579      ;
; 0.452 ; Reset_Delay:r0|Cont[13]            ; Reset_Delay:r0|Cont[15]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.579      ;
; 0.452 ; test_node:t_n1|count[1]            ; test_node:t_n1|count[2]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; Reset_Delay:r0|Cont[5]             ; Reset_Delay:r0|Cont[7]             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.580      ;
+-------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                           ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -0.487 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.813     ; 0.831      ;
; -0.487 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.813     ; 0.831      ;
; -0.195 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.618     ; 0.734      ;
; -0.195 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.618     ; 0.734      ;
; -0.195 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.618     ; 0.734      ;
; -0.195 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.618     ; 0.734      ;
; -0.195 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.618     ; 0.734      ;
; -0.195 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.618     ; 0.734      ;
; -0.195 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.618     ; 0.734      ;
; -0.195 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.618     ; 0.734      ;
; -0.195 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.618     ; 0.734      ;
; -0.195 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.618     ; 0.734      ;
; -0.195 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.618     ; 0.734      ;
; -0.195 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; 2.220        ; -1.618     ; 0.734      ;
+--------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                           ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                         ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 1.743 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.290     ; 0.632      ;
; 1.743 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.290     ; 0.632      ;
; 1.743 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.290     ; 0.632      ;
; 1.743 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.290     ; 0.632      ;
; 1.743 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.290     ; 0.632      ;
; 1.743 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.290     ; 0.632      ;
; 1.743 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.290     ; 0.632      ;
; 1.743 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.290     ; 0.632      ;
; 1.743 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1] ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.290     ; 0.632      ;
; 1.743 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[1]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.290     ; 0.632      ;
; 1.743 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[0]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.290     ; 0.632      ;
; 1.743 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|BCK_DIV[2]     ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.290     ; 0.632      ;
; 2.028 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|LRCK_1X        ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.493     ; 0.714      ;
; 2.028 ; Reset_Delay:r0|oRESET ; AUDIO_DAC_ADC:u4|oAUD_BCK       ; CLOCK_50     ; p1|altpll_component|auto_generated|pll1|clk[0] ; -0.005       ; -1.493     ; 0.714      ;
+-------+-----------------------+---------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------+
; 9.242 ; 9.421        ; 0.179          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[0]                                     ;
; 9.242 ; 9.421        ; 0.179          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[10]                                    ;
; 9.242 ; 9.421        ; 0.179          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[11]                                    ;
; 9.242 ; 9.421        ; 0.179          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[12]                                    ;
; 9.242 ; 9.421        ; 0.179          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[13]                                    ;
; 9.242 ; 9.421        ; 0.179          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[14]                                    ;
; 9.242 ; 9.421        ; 0.179          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[15]                                    ;
; 9.242 ; 9.421        ; 0.179          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[16]                                    ;
; 9.242 ; 9.421        ; 0.179          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[17]                                    ;
; 9.242 ; 9.421        ; 0.179          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[1]                                     ;
; 9.242 ; 9.421        ; 0.179          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[2]                                     ;
; 9.242 ; 9.421        ; 0.179          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[3]                                     ;
; 9.242 ; 9.421        ; 0.179          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[4]                                     ;
; 9.242 ; 9.421        ; 0.179          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[5]                                     ;
; 9.242 ; 9.421        ; 0.179          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[6]                                     ;
; 9.242 ; 9.421        ; 0.179          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[7]                                     ;
; 9.242 ; 9.421        ; 0.179          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[8]                                     ;
; 9.242 ; 9.421        ; 0.179          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[9]                                     ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|count[0]                                  ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|count[1]                                  ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|count[2]                                  ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|count[3]                                  ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|count[4]                                  ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[0]                                     ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[1]                                     ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[2]                                     ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[3]                                     ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[4]                                     ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[5]                                     ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[6]                                     ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[7]                                     ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[8]                                     ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[0]~_Duplicate_1                        ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[1]~_Duplicate_1                        ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[2]~_Duplicate_1                        ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[3]~_Duplicate_1                        ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[4]~_Duplicate_1                        ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[5]~_Duplicate_1                        ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[6]~_Duplicate_1                        ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[7]~_Duplicate_1                        ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[8]~_Duplicate_1                        ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[0]                                   ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|oRESET                                    ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[10]                                    ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[11]                                    ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[12]                                    ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[13]                                    ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[14]                                    ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[15]                                    ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[16]                                    ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[17]                                    ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v1[9]                                     ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[10]~_Duplicate_1                       ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[11]~_Duplicate_1                       ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[12]~_Duplicate_1                       ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[13]~_Duplicate_1                       ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[14]~_Duplicate_1                       ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[15]~_Duplicate_1                       ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[16]~_Duplicate_1                       ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[17]~_Duplicate_1                       ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; test_node:t_n1|v2[9]~_Duplicate_1                        ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[0]                         ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[10]                        ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[11]                        ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[12]                        ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[13]                        ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[14]                        ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[15]                        ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[1]                         ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[2]                         ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[3]                         ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[4]                         ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[5]                         ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[6]                         ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[7]                         ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[8]                         ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CLK_DIV[9]                         ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[10]                                  ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[11]                                  ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[12]                                  ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[13]                                  ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[14]                                  ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[15]                                  ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[16]                                  ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[17]                                  ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[18]                                  ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[19]                                  ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[1]                                   ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[2]                                   ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[3]                                   ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[4]                                   ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[5]                                   ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[6]                                   ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[7]                                   ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[8]                                   ;
; 9.268 ; 9.452        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:r0|Cont[9]                                   ;
; 9.276 ; 9.460        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_AV_Config:u3|mI2C_CTRL_CLK                           ;
; 9.400 ; 9.400        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.400 ; 9.400        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; p1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.446 ; 9.446        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; t_n1|D_M|Mult0|auto_generated|mac_mult1|clk              ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK2_50 ; Rise       ; CLOCK2_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'p1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+
; 27.557 ; 27.773       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X                                             ;
; 27.557 ; 27.773       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK                                            ;
; 27.569 ; 27.753       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[0]                                          ;
; 27.569 ; 27.753       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[1]                                          ;
; 27.569 ; 27.753       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[2]                                          ;
; 27.569 ; 27.753       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0]                                      ;
; 27.569 ; 27.753       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1]                                      ;
; 27.569 ; 27.753       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2]                                      ;
; 27.569 ; 27.753       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3]                                      ;
; 27.569 ; 27.753       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4]                                      ;
; 27.569 ; 27.753       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5]                                      ;
; 27.569 ; 27.753       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6]                                      ;
; 27.569 ; 27.753       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7]                                      ;
; 27.569 ; 27.753       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8]                                      ;
; 27.582 ; 27.798       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[0]                                          ;
; 27.582 ; 27.798       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[1]                                          ;
; 27.582 ; 27.798       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[2]                                          ;
; 27.582 ; 27.798       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0]                                      ;
; 27.582 ; 27.798       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1]                                      ;
; 27.582 ; 27.798       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2]                                      ;
; 27.582 ; 27.798       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3]                                      ;
; 27.582 ; 27.798       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4]                                      ;
; 27.582 ; 27.798       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5]                                      ;
; 27.582 ; 27.798       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6]                                      ;
; 27.582 ; 27.798       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7]                                      ;
; 27.582 ; 27.798       ; 0.216          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8]                                      ;
; 27.595 ; 27.779       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X                                             ;
; 27.595 ; 27.779       ; 0.184          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK                                            ;
; 27.749 ; 27.749       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[0]|clk                                                    ;
; 27.749 ; 27.749       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[1]|clk                                                    ;
; 27.749 ; 27.749       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[2]|clk                                                    ;
; 27.749 ; 27.749       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[0]|clk                                                ;
; 27.749 ; 27.749       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[1]|clk                                                ;
; 27.749 ; 27.749       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[2]|clk                                                ;
; 27.749 ; 27.749       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[3]|clk                                                ;
; 27.749 ; 27.749       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[4]|clk                                                ;
; 27.749 ; 27.749       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[5]|clk                                                ;
; 27.749 ; 27.749       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[6]|clk                                                ;
; 27.749 ; 27.749       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[7]|clk                                                ;
; 27.749 ; 27.749       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[8]|clk                                                ;
; 27.765 ; 27.765       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 27.765 ; 27.765       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 27.775 ; 27.775       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X|clk                                                       ;
; 27.775 ; 27.775       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|oAUD_BCK|clk                                                      ;
; 27.779 ; 27.779       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X|clk                                                       ;
; 27.779 ; 27.779       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|oAUD_BCK|clk                                                      ;
; 27.790 ; 27.790       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 27.790 ; 27.790       ; 0.000          ; Low Pulse Width  ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 27.804 ; 27.804       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[0]|clk                                                    ;
; 27.804 ; 27.804       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[1]|clk                                                    ;
; 27.804 ; 27.804       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|BCK_DIV[2]|clk                                                    ;
; 27.804 ; 27.804       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[0]|clk                                                ;
; 27.804 ; 27.804       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[1]|clk                                                ;
; 27.804 ; 27.804       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[2]|clk                                                ;
; 27.804 ; 27.804       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[3]|clk                                                ;
; 27.804 ; 27.804       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[4]|clk                                                ;
; 27.804 ; 27.804       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[5]|clk                                                ;
; 27.804 ; 27.804       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[6]|clk                                                ;
; 27.804 ; 27.804       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[7]|clk                                                ;
; 27.804 ; 27.804       ; 0.000          ; High Pulse Width ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; u4|LRCK_1X_DIV[8]|clk                                                ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[0]                                          ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[1]                                          ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|BCK_DIV[2]                                          ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X                                             ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[0]                                      ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[1]                                      ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[2]                                      ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[3]                                      ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[4]                                      ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[5]                                      ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[6]                                      ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[7]                                      ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|LRCK_1X_DIV[8]                                      ;
; 53.555 ; 55.555       ; 2.000          ; Min Period       ; p1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; AUDIO_DAC_ADC:u4|oAUD_BCK                                            ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 1.952 ; 2.774 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 1.952 ; 2.774 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -0.792 ; -1.633 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -0.792 ; -1.633 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; I2C_SCLK    ; CLOCK_50   ; 4.914 ; 4.810 ; Rise       ; CLOCK_50                                       ;
; AUD_ADCLRCK ; CLOCK_50   ; 2.874 ; 2.950 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 2.967 ; 3.054 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACDAT  ; CLOCK_50   ; 3.454 ; 3.540 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 2.972 ; 3.072 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 1.543 ;       ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 1.502 ; Fall       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; I2C_SCLK    ; CLOCK_50   ; 4.747 ; 4.644 ; Rise       ; CLOCK_50                                       ;
; AUD_ADCLRCK ; CLOCK_50   ; 2.532 ; 2.603 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 2.622 ; 2.703 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACDAT  ; CLOCK_50   ; 3.050 ; 3.138 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 2.626 ; 2.719 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 1.261 ;       ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 1.219 ; Fall       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 8.278  ; 0.173 ; -2.800   ; 1.743   ; 9.242               ;
;  CLOCK2_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK3_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  CLOCK_50                                       ; 8.278  ; 0.188 ; N/A      ; N/A     ; 9.242               ;
;  p1|altpll_component|auto_generated|pll1|clk[0] ; 52.087 ; 0.173 ; -2.800   ; 1.743   ; 27.474              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; -32.048  ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK3_50                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  CLOCK_50                                       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  p1|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; -32.048  ; 0.000   ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; 3.918 ; 4.510 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; 3.918 ; 4.510 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; CLOCK_50   ; -0.792 ; -1.633 ; Rise       ; CLOCK_50        ;
;  KEY[0]   ; CLOCK_50   ; -0.792 ; -1.633 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; I2C_SCLK    ; CLOCK_50   ; 9.236 ; 9.187 ; Rise       ; CLOCK_50                                       ;
; AUD_ADCLRCK ; CLOCK_50   ; 5.513 ; 5.444 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 5.650 ; 5.562 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACDAT  ; CLOCK_50   ; 6.651 ; 6.475 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 5.711 ; 5.664 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 2.807 ;       ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 2.691 ; Fall       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-------------+------------+-------+-------+------------+------------------------------------------------+
; I2C_SCLK    ; CLOCK_50   ; 4.747 ; 4.644 ; Rise       ; CLOCK_50                                       ;
; AUD_ADCLRCK ; CLOCK_50   ; 2.532 ; 2.603 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_BCLK    ; CLOCK_50   ; 2.622 ; 2.703 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACDAT  ; CLOCK_50   ; 3.050 ; 3.138 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_DACLRCK ; CLOCK_50   ; 2.626 ; 2.719 ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ; 1.261 ;       ; Rise       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK     ; CLOCK_50   ;       ; 1.219 ; Fall       ; p1|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.257 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.257 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                       ; CLOCK_50                                       ; 182982   ; 0        ; 0        ; 0        ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 149      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                       ; CLOCK_50                                       ; 182982   ; 0        ; 0        ; 0        ;
; p1|altpll_component|auto_generated|pll1|clk[0] ; p1|altpll_component|auto_generated|pll1|clk[0] ; 149      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; p1|altpll_component|auto_generated|pll1|clk[0] ; 14       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; p1|altpll_component|auto_generated|pll1|clk[0] ; 14       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 120   ; 120  ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 50    ; 50   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Tue Mar 10 19:05:10 2015
Info: Command: quartus_sta drum -c drum
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: High junction temperature operating condition is not set. Assuming a default value of '85'.
Info: Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info: Reading SDC File: 'drum.SDC'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {p1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 9 -duty_cycle 50.00 -name {p1|altpll_component|auto_generated|pll1|clk[0]} {p1|altpll_component|auto_generated|pll1|clk[0]}
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Warning: Node: I2C_AV_Config:u3|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: AUDIO_DAC_ADC:u4|LRCK_1X was determined to be a clock but was found without an associated clock assignment.
Warning: Node: AUDIO_DAC_ADC:u4|oAUD_BCK was determined to be a clock but was found without an associated clock assignment.
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 8.278
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     8.278         0.000 CLOCK_50 
    Info:    52.087         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.385
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.385         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.406         0.000 CLOCK_50 
Critical Warning: Timing requirements not met
Info: Worst-case recovery slack is -2.800
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.800       -32.048 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 3.322
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     3.322         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 9.421
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.421         0.000 CLOCK_50 
    Info:    16.000         0.000 CLOCK2_50 
    Info:    16.000         0.000 CLOCK3_50 
    Info:    27.486         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Node: I2C_AV_Config:u3|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: AUDIO_DAC_ADC:u4|LRCK_1X was determined to be a clock but was found without an associated clock assignment.
Warning: Node: AUDIO_DAC_ADC:u4|oAUD_BCK was determined to be a clock but was found without an associated clock assignment.
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Info: Worst-case setup slack is 9.364
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.364         0.000 CLOCK_50 
    Info:    52.401         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.337
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.337         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.364         0.000 CLOCK_50 
Critical Warning: Timing requirements not met
Info: Worst-case recovery slack is -2.220
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.220       -24.432 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 2.904
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     2.904         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 9.445
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.445         0.000 CLOCK_50 
    Info:    16.000         0.000 CLOCK2_50 
    Info:    16.000         0.000 CLOCK3_50 
    Info:    27.474         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Node: I2C_AV_Config:u3|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Warning: Node: AUDIO_DAC_ADC:u4|LRCK_1X was determined to be a clock but was found without an associated clock assignment.
Warning: Node: AUDIO_DAC_ADC:u4|oAUD_BCK was determined to be a clock but was found without an associated clock assignment.
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.070
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {p1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -rise_to [get_clocks {CLOCK_50}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {CLOCK_50}] -fall_to [get_clocks {CLOCK_50}] -hold 0.020
Info: Worst-case setup slack is 14.250
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    14.250         0.000 CLOCK_50 
    Info:    53.869         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.173
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.173         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.188         0.000 CLOCK_50 
Critical Warning: Timing requirements not met
Info: Worst-case recovery slack is -0.487
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.487        -3.314 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case removal slack is 1.743
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     1.743         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case minimum pulse width slack is 9.242
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.242         0.000 CLOCK_50 
    Info:    16.000         0.000 CLOCK2_50 
    Info:    16.000         0.000 CLOCK3_50 
    Info:    27.557         0.000 p1|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 440 megabytes
    Info: Processing ended: Tue Mar 10 19:05:15 2015
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


