#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000187930417f0 .scope module, "tb_counter_16bit" "tb_counter_16bit" 2 2;
 .timescale -9 -12;
v0000018792f33d00_0 .var "CLK", 0 0;
v0000018792f33da0_0 .net "cnt", 15 0, v000001879304df90_0;  1 drivers
v0000018792f7cfc0_0 .var "rst", 0 0;
v0000018792f7d060_0 .var "sig", 0 0;
v0000018792f7d100_0 .var "start_clk", 0 0;
S_0000018793041980 .scope module, "uut" "counter_16bit" 2 9, 3 1 0, S_00000187930417f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk50Mhz";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 16 "cnt";
v000001879304dd80_0 .net "clk50Mhz", 0 0, v0000018792f33d00_0;  1 drivers
v000001879304df90_0 .var "cnt", 15 0;
v0000018792f23f60_0 .net "rst", 0 0, v0000018792f7cfc0_0;  1 drivers
v0000018792f33c60_0 .net "sig", 0 0, v0000018792f7d060_0;  1 drivers
E_0000018792f3a240 .event posedge, v0000018792f23f60_0, v000001879304dd80_0;
    .scope S_0000018793041980;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001879304df90_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0000018793041980;
T_1 ;
    %wait E_0000018792f3a240;
    %load/vec4 v0000018792f23f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001879304df90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018792f33c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001879304df90_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001879304df90_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000187930417f0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018792f7d100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018792f7cfc0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000187930417f0;
T_3 ;
    %delay 1000, 0;
    %load/vec4 v0000018792f7d100_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0000018792f33d00_0;
    %inv;
    %assign/vec4 v0000018792f33d00_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000187930417f0;
T_4 ;
    %vpi_call 2 22 "$dumpfile", "tb_counter_16bit.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000187930417f0 {0 0 0};
    %vpi_call 2 24 "$display", "start" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018792f33d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018792f7d100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018792f7d060_0, 0, 1;
    %vpi_call 2 28 "$display", "0tick" {0 0 0};
    %delay 1000, 0;
    %vpi_call 2 30 "$display", "1tick" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018792f7d100_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 33 "$display", "10tick" {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018792f7cfc0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018792f7cfc0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018792f7d100_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018792f7cfc0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018792f7cfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018792f7d100_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018792f7d100_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./dev/fpga/verilog_spi/tb_counter_16bit.v";
    "./dev/fpga/verilog_spi/counter_16bit.v";
