// Generated by CIRCT firtool-1.76.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module MEMFU(	// src/main/scala/Backend/MEMFU.scala:58:7
  input         clock,	// src/main/scala/Backend/MEMFU.scala:58:7
                reset,	// src/main/scala/Backend/MEMFU.scala:58:7
                io_flush,	// src/main/scala/Backend/MEMFU.scala:60:16
  output        io_FU_input_ready,	// src/main/scala/Backend/MEMFU.scala:60:16
  input         io_FU_input_valid,	// src/main/scala/Backend/MEMFU.scala:60:16
                io_FU_input_bits_decoded_instruction_ready_bits_RS1_ready,	// src/main/scala/Backend/MEMFU.scala:60:16
                io_FU_input_bits_decoded_instruction_ready_bits_RS2_ready,	// src/main/scala/Backend/MEMFU.scala:60:16
  input  [6:0]  io_FU_input_bits_decoded_instruction_RD,	// src/main/scala/Backend/MEMFU.scala:60:16
  input         io_FU_input_bits_decoded_instruction_RD_valid,	// src/main/scala/Backend/MEMFU.scala:60:16
  input  [6:0]  io_FU_input_bits_decoded_instruction_RS1,	// src/main/scala/Backend/MEMFU.scala:60:16
  input         io_FU_input_bits_decoded_instruction_RS1_valid,	// src/main/scala/Backend/MEMFU.scala:60:16
  input  [6:0]  io_FU_input_bits_decoded_instruction_RS2,	// src/main/scala/Backend/MEMFU.scala:60:16
  input         io_FU_input_bits_decoded_instruction_RS2_valid,	// src/main/scala/Backend/MEMFU.scala:60:16
  input  [20:0] io_FU_input_bits_decoded_instruction_IMM,	// src/main/scala/Backend/MEMFU.scala:60:16
  input  [2:0]  io_FU_input_bits_decoded_instruction_FUNCT3,	// src/main/scala/Backend/MEMFU.scala:60:16
  input  [1:0]  io_FU_input_bits_decoded_instruction_packet_index,	// src/main/scala/Backend/MEMFU.scala:60:16
  input  [5:0]  io_FU_input_bits_decoded_instruction_ROB_index,	// src/main/scala/Backend/MEMFU.scala:60:16
  input  [3:0]  io_FU_input_bits_decoded_instruction_FTQ_index,	// src/main/scala/Backend/MEMFU.scala:60:16
  input  [4:0]  io_FU_input_bits_decoded_instruction_instructionType,	// src/main/scala/Backend/MEMFU.scala:60:16
  input  [1:0]  io_FU_input_bits_decoded_instruction_portID,	// src/main/scala/Backend/MEMFU.scala:60:16
                io_FU_input_bits_decoded_instruction_RS_type,	// src/main/scala/Backend/MEMFU.scala:60:16
  input         io_FU_input_bits_decoded_instruction_needs_ALU,	// src/main/scala/Backend/MEMFU.scala:60:16
                io_FU_input_bits_decoded_instruction_needs_branch_unit,	// src/main/scala/Backend/MEMFU.scala:60:16
                io_FU_input_bits_decoded_instruction_needs_CSRs,	// src/main/scala/Backend/MEMFU.scala:60:16
                io_FU_input_bits_decoded_instruction_SUBTRACT,	// src/main/scala/Backend/MEMFU.scala:60:16
                io_FU_input_bits_decoded_instruction_MULTIPLY,	// src/main/scala/Backend/MEMFU.scala:60:16
                io_FU_input_bits_decoded_instruction_IS_IMM,	// src/main/scala/Backend/MEMFU.scala:60:16
                io_FU_input_bits_decoded_instruction_is_load,	// src/main/scala/Backend/MEMFU.scala:60:16
                io_FU_input_bits_decoded_instruction_is_store,	// src/main/scala/Backend/MEMFU.scala:60:16
  input  [31:0] io_FU_input_bits_RS1_data,	// src/main/scala/Backend/MEMFU.scala:60:16
                io_FU_input_bits_RS2_data,	// src/main/scala/Backend/MEMFU.scala:60:16
                io_FU_input_bits_fetch_PC,	// src/main/scala/Backend/MEMFU.scala:60:16
  output        io_memory_response_ready,	// src/main/scala/Backend/MEMFU.scala:60:16
  input         io_memory_response_valid,	// src/main/scala/Backend/MEMFU.scala:60:16
  input  [31:0] io_memory_response_bits_data,	// src/main/scala/Backend/MEMFU.scala:60:16
  input         io_memory_request_ready,	// src/main/scala/Backend/MEMFU.scala:60:16
  output        io_memory_request_valid,	// src/main/scala/Backend/MEMFU.scala:60:16
  output [31:0] io_memory_request_bits_addr,	// src/main/scala/Backend/MEMFU.scala:60:16
                io_memory_request_bits_wr_data,	// src/main/scala/Backend/MEMFU.scala:60:16
  output        io_memory_request_bits_wr_en,	// src/main/scala/Backend/MEMFU.scala:60:16
                io_FU_output_valid,	// src/main/scala/Backend/MEMFU.scala:60:16
  output [6:0]  io_FU_output_bits_RD,	// src/main/scala/Backend/MEMFU.scala:60:16
  output [31:0] io_FU_output_bits_RD_data,	// src/main/scala/Backend/MEMFU.scala:60:16
  output        io_FU_output_bits_RD_valid,	// src/main/scala/Backend/MEMFU.scala:60:16
  output [31:0] io_FU_output_bits_fetch_PC,	// src/main/scala/Backend/MEMFU.scala:60:16
  output        io_FU_output_bits_branch_taken,	// src/main/scala/Backend/MEMFU.scala:60:16
  output [31:0] io_FU_output_bits_target_address,	// src/main/scala/Backend/MEMFU.scala:60:16
  output        io_FU_output_bits_branch_valid,	// src/main/scala/Backend/MEMFU.scala:60:16
  output [5:0]  io_FU_output_bits_ROB_index,	// src/main/scala/Backend/MEMFU.scala:60:16
  output [3:0]  io_FU_output_bits_FTQ_index,	// src/main/scala/Backend/MEMFU.scala:60:16
  output [1:0]  io_FU_output_bits_fetch_packet_index	// src/main/scala/Backend/MEMFU.scala:60:16
);

  wire        _load_Q_io_enq_ready;	// src/main/scala/Backend/MEMFU.scala:142:34
  wire        _load_Q_io_deq_bits_LB;	// src/main/scala/Backend/MEMFU.scala:142:34
  wire        _load_Q_io_deq_bits_LH;	// src/main/scala/Backend/MEMFU.scala:142:34
  wire        _load_Q_io_deq_bits_LW;	// src/main/scala/Backend/MEMFU.scala:142:34
  wire        _load_Q_io_deq_bits_LBU;	// src/main/scala/Backend/MEMFU.scala:142:34
  wire        _load_Q_io_deq_bits_LHU;	// src/main/scala/Backend/MEMFU.scala:142:34
  wire        _memory_request_Q_io_enq_ready;	// src/main/scala/Backend/MEMFU.scala:133:45
  wire        memory_request_valid = io_FU_input_valid;	// src/main/scala/Backend/MEMFU.scala:115:31
  wire        is_load = io_FU_input_bits_decoded_instruction_is_load & io_FU_input_valid;	// src/main/scala/Backend/MEMFU.scala:97:83
  wire        memory_request_bits_wr_en =
    io_FU_input_bits_decoded_instruction_is_store & io_FU_input_valid;	// src/main/scala/Backend/MEMFU.scala:98:83, :115:31
  wire        _LB_T = io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h0;	// src/main/scala/Backend/MEMFU.scala:99:56
  wire        _LH_T = io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h1;	// src/main/scala/Backend/MEMFU.scala:100:56
  wire        _LW_T = io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h2;	// src/main/scala/Backend/MEMFU.scala:101:56
  wire [31:0] memory_request_bits_wr_data =
    memory_request_bits_wr_en & _LW_T
      ? io_FU_input_bits_RS2_data
      : memory_request_bits_wr_en & _LH_T
          ? {16'h0, io_FU_input_bits_RS2_data[15:0]}
          : memory_request_bits_wr_en & _LB_T
              ? {24'h0, io_FU_input_bits_RS2_data[7:0]}
              : 32'h0;	// src/main/scala/Backend/MEMFU.scala:99:{45,56,83}, :100:{45,56,83}, :101:{45,56,83}, :115:31, :118:13, :119:{13,22,34}, :120:{13,22,34}, :121:{13,22}
  wire [31:0] memory_request_bits_addr =
    io_FU_input_bits_RS1_data
    + {{11{io_FU_input_bits_decoded_instruction_IMM[20]}},
       io_FU_input_bits_decoded_instruction_IMM};	// src/main/scala/Backend/MEMFU.scala:86:31, :115:31, :123:25
  reg  [3:0]  io_FU_output_bits_FTQ_index_REG;	// src/main/scala/Backend/MEMFU.scala:216:59
  always @(posedge clock)	// src/main/scala/Backend/MEMFU.scala:58:7
    io_FU_output_bits_FTQ_index_REG <= io_FU_input_bits_decoded_instruction_FTQ_index;	// src/main/scala/Backend/MEMFU.scala:216:59
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/Backend/MEMFU.scala:58:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/Backend/MEMFU.scala:58:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/Backend/MEMFU.scala:58:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/Backend/MEMFU.scala:58:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/Backend/MEMFU.scala:58:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/Backend/MEMFU.scala:58:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/Backend/MEMFU.scala:58:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/Backend/MEMFU.scala:58:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/Backend/MEMFU.scala:58:7
        io_FU_output_bits_FTQ_index_REG = _RANDOM[/*Zero width*/ 1'b0][3:0];	// src/main/scala/Backend/MEMFU.scala:58:7, :216:59
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/Backend/MEMFU.scala:58:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/Backend/MEMFU.scala:58:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue16_memory_request_1 memory_request_Q (	// src/main/scala/Backend/MEMFU.scala:133:45
    .clock               (clock),
    .reset               (reset),
    .io_enq_ready        (_memory_request_Q_io_enq_ready),
    .io_enq_valid        (memory_request_valid),	// src/main/scala/Backend/MEMFU.scala:115:31
    .io_enq_bits_addr    (memory_request_bits_addr),	// src/main/scala/Backend/MEMFU.scala:115:31
    .io_enq_bits_wr_data (memory_request_bits_wr_data),	// src/main/scala/Backend/MEMFU.scala:115:31
    .io_enq_bits_wr_en   (memory_request_bits_wr_en),	// src/main/scala/Backend/MEMFU.scala:115:31
    .io_deq_ready        (io_memory_request_ready),
    .io_deq_valid        (io_memory_request_valid),
    .io_deq_bits_addr    (io_memory_request_bits_addr),
    .io_deq_bits_wr_data (io_memory_request_bits_wr_data),
    .io_deq_bits_wr_en   (io_memory_request_bits_wr_en)
  );	// src/main/scala/Backend/MEMFU.scala:133:45
  wire        memory_request_ready;	// src/main/scala/Backend/MEMFU.scala:115:31
  assign memory_request_ready = _memory_request_Q_io_enq_ready;	// src/main/scala/Backend/MEMFU.scala:115:31, :133:45
  Queue16_load_request load_Q (	// src/main/scala/Backend/MEMFU.scala:142:34
    .clock                    (clock),
    .reset                    (reset),
    .io_enq_ready             (_load_Q_io_enq_ready),
    .io_enq_valid             (is_load),	// src/main/scala/Backend/MEMFU.scala:97:83
    .io_enq_bits_packet_index (io_FU_input_bits_decoded_instruction_packet_index),
    .io_enq_bits_ROB_index    (io_FU_input_bits_decoded_instruction_ROB_index),
    .io_enq_bits_RD           (io_FU_input_bits_decoded_instruction_RD),
    .io_enq_bits_RD_valid     (io_FU_input_bits_decoded_instruction_RD_valid),
    .io_enq_bits_LB           (is_load & _LB_T),	// src/main/scala/Backend/MEMFU.scala:97:83, :99:56, :103:{45,83}
    .io_enq_bits_LH           (is_load & _LH_T),	// src/main/scala/Backend/MEMFU.scala:97:83, :100:56, :104:{45,83}
    .io_enq_bits_LW           (is_load & _LW_T),	// src/main/scala/Backend/MEMFU.scala:97:83, :101:56, :105:{45,83}
    .io_enq_bits_LBU
      (is_load & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h4),	// src/main/scala/Backend/MEMFU.scala:97:83, :106:{45,56,83}
    .io_enq_bits_LHU
      (is_load & io_FU_input_bits_decoded_instruction_FUNCT3 == 3'h5),	// src/main/scala/Backend/MEMFU.scala:97:83, :107:{45,56,83}
    .io_deq_ready             (io_memory_response_valid),
    .io_deq_valid             (io_memory_response_ready),
    .io_deq_bits_packet_index (io_FU_output_bits_fetch_packet_index),
    .io_deq_bits_ROB_index    (io_FU_output_bits_ROB_index),
    .io_deq_bits_RD           (io_FU_output_bits_RD),
    .io_deq_bits_RD_valid     (io_FU_output_bits_RD_valid),
    .io_deq_bits_LB           (_load_Q_io_deq_bits_LB),
    .io_deq_bits_LH           (_load_Q_io_deq_bits_LH),
    .io_deq_bits_LW           (_load_Q_io_deq_bits_LW),
    .io_deq_bits_LBU          (_load_Q_io_deq_bits_LBU),
    .io_deq_bits_LHU          (_load_Q_io_deq_bits_LHU)
  );	// src/main/scala/Backend/MEMFU.scala:142:34
  assign io_FU_input_ready = _load_Q_io_enq_ready & _memory_request_Q_io_enq_ready;	// src/main/scala/Backend/MEMFU.scala:58:7, :133:45, :142:34, :222:60
  assign io_FU_output_valid = io_memory_response_valid;	// src/main/scala/Backend/MEMFU.scala:58:7
  assign io_FU_output_bits_RD_data =
    _load_Q_io_deq_bits_LHU
      ? {16'h0, io_memory_response_bits_data[15:0]}
      : _load_Q_io_deq_bits_LBU
          ? {24'h0, io_memory_response_bits_data[7:0]}
          : _load_Q_io_deq_bits_LW
              ? io_memory_response_bits_data
              : _load_Q_io_deq_bits_LH
                  ? {{16{io_memory_response_bits_data[15]}},
                     io_memory_response_bits_data[15:0]}
                  : _load_Q_io_deq_bits_LB
                      ? {{24{io_memory_response_bits_data[7]}},
                         io_memory_response_bits_data[7:0]}
                      : 32'h0;	// src/main/scala/Backend/MEMFU.scala:58:7, :118:13, :119:34, :120:34, :142:34, :187:63, :188:63, :190:30, :191:30, :193:30, :194:30, :197:13, :198:{37,46}, :199:{37,46}, :200:{37,46}, :201:{37,46}, :202:{37,46}
  assign io_FU_output_bits_fetch_PC = 32'h0;	// src/main/scala/Backend/MEMFU.scala:58:7, :118:13
  assign io_FU_output_bits_branch_taken = 1'h0;	// src/main/scala/Backend/MEMFU.scala:58:7
  assign io_FU_output_bits_target_address = 32'h0;	// src/main/scala/Backend/MEMFU.scala:58:7, :118:13
  assign io_FU_output_bits_branch_valid = 1'h0;	// src/main/scala/Backend/MEMFU.scala:58:7
  assign io_FU_output_bits_FTQ_index = io_FU_output_bits_FTQ_index_REG;	// src/main/scala/Backend/MEMFU.scala:58:7, :216:59
endmodule

