# Reading pref.tcl
# do D_FF_SyncReset_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Chrys\ Sean\ Sevilla/Desktop/School\ Stuff/CPE3101L_Sevilla/LabExers/FinalsPractice/D_FF_Sync {C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/FinalsPractice/D_FF_Sync/D_FF_SyncReset.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:41:25 on Dec 12,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/FinalsPractice/D_FF_Sync" C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/FinalsPractice/D_FF_Sync/D_FF_SyncReset.v 
# -- Compiling module D_FF_SyncReset
# 
# Top level modules:
# 	D_FF_SyncReset
# End time: 06:41:25 on Dec 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Chrys\ Sean\ Sevilla/Desktop/School\ Stuff/CPE3101L_Sevilla/LabExers/FinalsPractice/D_FF_Sync {C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/FinalsPractice/D_FF_Sync/tb_D_FF_SyncReset.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 06:41:25 on Dec 12,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/FinalsPractice/D_FF_Sync" C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/FinalsPractice/D_FF_Sync/tb_D_FF_SyncReset.v 
# -- Compiling module tb_D_FF_SyncReset
# 
# Top level modules:
# 	tb_D_FF_SyncReset
# End time: 06:41:26 on Dec 12,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb_D_FF_SyncReset
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb_D_FF_SyncReset 
# Start time: 06:41:26 on Dec 12,2025
# Loading work.tb_D_FF_SyncReset
# Loading work.D_FF_SyncReset
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Starting simulation at 0 ns...
# Time =  0 ns	 Clk = 0	 nReset = 1	 D = 1	 Q = x
# Time =  4 ns	 Clk = 0	 nReset = 0	 D = 1	 Q = x
# Time =  5 ns	 Clk = 1	 nReset = 0	 D = 1	 Q = 0
# Time = 10 ns	 Clk = 0	 nReset = 0	 D = 1	 Q = 0
# Time = 12 ns	 Clk = 0	 nReset = 0	 D = 0	 Q = 0
# Time = 14 ns	 Clk = 0	 nReset = 1	 D = 0	 Q = 0
# Time = 15 ns	 Clk = 1	 nReset = 1	 D = 0	 Q = 0
# Time = 20 ns	 Clk = 0	 nReset = 1	 D = 0	 Q = 0
# Time = 22 ns	 Clk = 0	 nReset = 1	 D = 1	 Q = 0
# Time = 25 ns	 Clk = 1	 nReset = 1	 D = 1	 Q = 1
# Time = 30 ns	 Clk = 0	 nReset = 1	 D = 1	 Q = 1
# Time = 32 ns	 Clk = 0	 nReset = 1	 D = 0	 Q = 1
# Time = 35 ns	 Clk = 1	 nReset = 1	 D = 0	 Q = 0
# Time = 39 ns	 Clk = 1	 nReset = 0	 D = 0	 Q = 0
# Time = 40 ns	 Clk = 0	 nReset = 0	 D = 0	 Q = 0
# Finished simulation at 44 ns.
# ** Note: $stop    : C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/FinalsPractice/D_FF_Sync/tb_D_FF_SyncReset.v(38)
#    Time: 44 ns  Iteration: 0  Instance: /tb_D_FF_SyncReset
# Break in Module tb_D_FF_SyncReset at C:/Users/Chrys Sean Sevilla/Desktop/School Stuff/CPE3101L_Sevilla/LabExers/FinalsPractice/D_FF_Sync/tb_D_FF_SyncReset.v line 38
# End time: 06:42:38 on Dec 12,2025, Elapsed time: 0:01:12
# Errors: 0, Warnings: 0
