# âš¡ RISC-V Reference SoC Tapeout Program â€” VSD  

Welcome to my journey through the **RISC-V SoC Tapeout Program (VSD)** ğŸš€  
This repository documents my **week-by-week progress**, showcasing the tasks, milestones, and learnings as I move through the complete SoC design lifecycle.  

The program takes me step by step â€” **from RTL design â†’ verification â†’ synthesis â†’ GDSII generation â†’ tapeout** â€” using **open-source tools**.  
It is a part of **Indiaâ€™s largest collaborative RISC-V tapeout initiative** ğŸ‡®ğŸ‡³, with 3,500+ participants contributing to advancing the nation's semiconductor ecosystem.  

---

## ğŸ“… Week 0 â€” Setup & Tools  

| Task | Description | Status |
|------|-------------|--------|
| [Task 1](https://github.com/P-Rizwankhan/Pathan-Rizwan-RISC-V-SOC-Tapeout-Program-VSD/tree/main/Week%200/Task-1) | Summary of the *Getting Started with Digital VLSI SoC Design & Planning* video: introduction to SoC workflow from application â†’ RTL â†’ tapeout. | âœ… Completed |
| [Task 2](https://github.com/P-Rizwankhan/Pathan-Rizwan-RISC-V-SOC-Tapeout-Program-VSD/tree/main/Week%200/Task-2) | Installed essential **open-source EDA tools**: Icarus Verilog ğŸ–¥ï¸, Yosys âš™ï¸, and GTKWave ğŸ“Š for simulation & synthesis. | âœ… Completed |

---

## ğŸŒŸ Key Learnings â€” Week 0  

- Understood the **end-to-end VLSI SoC design flow**:
  - Application modeling in C (with GCC / RISC-V GCC).  
  - Processor specification validation.  
  - RTL coding, simulation, SoC partitioning.  
  - Physical implementation and chip fabrication (tapeout).  
- Successfully set up the **development environment** with critical EDA tools.  
- Built a strong foundation for:
  - **RTL design verification**  
  - **Logic synthesis with Yosys**  
  - **Waveform visualization with GTKWave**  

---

## ğŸ™ Acknowledgments  

I sincerely thank **[Kunal Ghosh](https://github.com/kunalg123)** and the entire team at **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for enabling me to be part of this groundbreaking program.  

Special recognition to:  
- **RISC-V International**  
- **India Semiconductor Mission (ISM)**  
- **VLSI Society of India (VSI)**  
- **[Efabless](https://github.com/efabless)**  

for their continuous support and collaboration ğŸ™Œ  

---

## ğŸš€ Whatâ€™s Next  

This repository will continue to track my **progress week by week** as I advance into:  
- RTL design & validation ğŸ”  
- Synthesis & timing closure â±ï¸  
- Floorplanning & routing ğŸ§©  
- Final **tapeout â†’ silicon** ğŸª™  

Stay tuned for more updates as I continue this exciting **chip design & fabrication journey**! ğŸ†  
