// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        imgInput_data1_dout,
        imgInput_data1_num_data_valid,
        imgInput_data1_fifo_cap,
        imgInput_data1_empty_n,
        imgInput_data1_read,
        p_dst_data1_din,
        p_dst_data1_num_data_valid,
        p_dst_data1_fifo_cap,
        p_dst_data1_full_n,
        p_dst_data1_write,
        img_height,
        img_width,
        p_threshold,
        p_image_height_c_din,
        p_image_height_c_num_data_valid,
        p_image_height_c_fifo_cap,
        p_image_height_c_full_n,
        p_image_height_c_write,
        p_image_width_c_din,
        p_image_width_c_num_data_valid,
        p_image_width_c_fifo_cap,
        p_image_width_c_full_n,
        p_image_width_c_write,
        ap_ext_blocking_n,
        ap_str_blocking_n,
        ap_int_blocking_n
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [7:0] imgInput_data1_dout;
input  [1:0] imgInput_data1_num_data_valid;
input  [1:0] imgInput_data1_fifo_cap;
input   imgInput_data1_empty_n;
output   imgInput_data1_read;
output  [7:0] p_dst_data1_din;
input  [1:0] p_dst_data1_num_data_valid;
input  [1:0] p_dst_data1_fifo_cap;
input   p_dst_data1_full_n;
output   p_dst_data1_write;
input  [15:0] img_height;
input  [15:0] img_width;
input  [7:0] p_threshold;
output  [15:0] p_image_height_c_din;
input  [1:0] p_image_height_c_num_data_valid;
input  [1:0] p_image_height_c_fifo_cap;
input   p_image_height_c_full_n;
output   p_image_height_c_write;
output  [15:0] p_image_width_c_din;
input  [1:0] p_image_width_c_num_data_valid;
input  [1:0] p_image_width_c_fifo_cap;
input   p_image_width_c_full_n;
output   p_image_width_c_write;
output   ap_ext_blocking_n;
output   ap_str_blocking_n;
output   ap_int_blocking_n;

reg ap_done;
reg ap_idle;
reg start_write;
reg imgInput_data1_read;
reg p_dst_data1_write;
reg p_image_height_c_write;
reg p_image_width_c_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    p_image_height_c_blk_n;
reg    p_image_width_c_blk_n;
wire   [13:0] empty_fu_323_p1;
reg   [13:0] empty_reg_805;
wire    ap_CS_fsm_state3;
wire   [63:0] zext_ln526_fu_352_p1;
reg   [63:0] zext_ln526_reg_838;
wire   [2:0] empty_50_fu_369_p1;
reg   [2:0] empty_50_reg_846;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln1027_fu_364_p2;
wire   [16:0] add_i_i66_fu_421_p2;
reg   [16:0] add_i_i66_reg_912;
wire    ap_CS_fsm_state6;
wire   [13:0] op2_assign_fu_427_p2;
reg   [13:0] op2_assign_reg_917;
wire   [16:0] sub350_i_fu_432_p2;
reg   [16:0] sub350_i_reg_922;
wire   [8:0] b0_fu_441_p2;
reg   [8:0] b0_reg_928;
reg   [12:0] row_ind_V_25_reg_933;
wire    ap_CS_fsm_state7;
reg   [12:0] row_ind_V_26_reg_938;
reg   [12:0] row_ind_V_27_reg_943;
reg   [12:0] row_ind_V_28_reg_948;
reg   [12:0] row_ind_V_29_reg_953;
reg   [12:0] row_ind_V_30_reg_958;
reg   [12:0] row_ind_V_load_reg_966;
wire   [0:0] icmp_ln1027_3_fu_482_p2;
wire   [0:0] cmp_i_i381_i_fu_491_p2;
reg   [0:0] cmp_i_i381_i_reg_971;
wire   [0:0] rev155_fu_522_p2;
reg   [0:0] rev155_reg_976;
wire   [0:0] spec_select484_fu_537_p2;
reg   [0:0] spec_select484_reg_981;
wire   [0:0] spec_select488_fu_550_p2;
reg   [0:0] spec_select488_reg_986;
wire   [0:0] spec_select492_fu_573_p2;
reg   [0:0] spec_select492_reg_991;
wire   [0:0] spec_select496_fu_586_p2;
reg   [0:0] spec_select496_reg_996;
wire   [0:0] spec_select500_fu_609_p2;
reg   [0:0] spec_select500_reg_1001;
wire   [0:0] spec_select504_fu_622_p2;
reg   [0:0] spec_select504_reg_1006;
wire   [0:0] spec_select508_fu_635_p2;
reg   [0:0] spec_select508_reg_1011;
wire   [0:0] cmp_i_i73_i_not_fu_642_p2;
reg   [0:0] cmp_i_i73_i_not_reg_1016;
wire   [2:0] empty_52_fu_649_p1;
reg   [2:0] empty_52_reg_1021;
wire   [2:0] empty_53_fu_654_p1;
reg   [2:0] empty_53_reg_1026;
wire   [2:0] empty_54_fu_659_p1;
reg   [2:0] empty_54_reg_1031;
wire   [2:0] empty_55_fu_664_p1;
reg   [2:0] empty_55_reg_1036;
wire   [2:0] empty_56_fu_669_p1;
reg   [2:0] empty_56_reg_1041;
wire   [2:0] empty_57_fu_674_p1;
reg   [2:0] empty_57_reg_1046;
wire   [2:0] empty_58_fu_679_p1;
reg   [2:0] empty_58_reg_1051;
wire   [2:0] empty_59_fu_684_p1;
reg   [2:0] empty_59_reg_1056;
wire   [0:0] xor_ln435_fu_689_p2;
reg   [0:0] xor_ln435_reg_1061;
reg    buf_V_ce0;
wire   [7:0] buf_V_q0;
reg   [11:0] buf_V_address1;
reg    buf_V_ce1;
reg    buf_V_we1;
reg   [7:0] buf_V_d1;
reg    buf_V_3_ce0;
wire   [7:0] buf_V_3_q0;
reg   [11:0] buf_V_3_address1;
reg    buf_V_3_ce1;
reg    buf_V_3_we1;
reg   [7:0] buf_V_3_d1;
reg    buf_V_4_ce0;
wire   [7:0] buf_V_4_q0;
reg   [11:0] buf_V_4_address1;
reg    buf_V_4_ce1;
reg    buf_V_4_we1;
reg   [7:0] buf_V_4_d1;
reg    buf_V_5_ce0;
wire   [7:0] buf_V_5_q0;
reg   [11:0] buf_V_5_address1;
reg    buf_V_5_ce1;
reg    buf_V_5_we1;
reg   [7:0] buf_V_5_d1;
reg    buf_V_6_ce0;
wire   [7:0] buf_V_6_q0;
reg   [11:0] buf_V_6_address1;
reg    buf_V_6_ce1;
reg    buf_V_6_we1;
reg   [7:0] buf_V_6_d1;
reg    buf_V_7_ce0;
wire   [7:0] buf_V_7_q0;
reg   [11:0] buf_V_7_address1;
reg    buf_V_7_ce1;
reg    buf_V_7_we1;
reg   [7:0] buf_V_7_d1;
reg    buf_V_8_ce0;
wire   [7:0] buf_V_8_q0;
reg   [11:0] buf_V_8_address1;
reg    buf_V_8_ce1;
reg    buf_V_8_we1;
reg   [7:0] buf_V_8_d1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_start;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_done;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_idle;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_ready;
wire   [12:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_15_out;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_15_out_ap_vld;
wire   [12:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_14_out;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_14_out_ap_vld;
wire   [12:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_13_out;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_13_out_ap_vld;
wire   [12:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_12_out;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_12_out_ap_vld;
wire   [12:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_11_out;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_11_out_ap_vld;
wire   [12:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_10_out;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_10_out_ap_vld;
wire   [12:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_out;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_out_ap_vld;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_ext_blocking_n;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_str_blocking_n;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_int_blocking_n;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_start;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_done;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_idle;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_ready;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_imgInput_data1_read;
wire   [11:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_address1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_ce1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_we1;
wire   [7:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_d1;
wire   [11:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_address1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_ce1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_we1;
wire   [7:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_d1;
wire   [11:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_address1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_ce1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_we1;
wire   [7:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_d1;
wire   [11:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_address1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_ce1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_we1;
wire   [7:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_d1;
wire   [11:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_address1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_ce1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_we1;
wire   [7:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_d1;
wire   [11:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_address1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_ce1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_we1;
wire   [7:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_d1;
wire   [11:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_address1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_ce1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_we1;
wire   [7:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_d1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_ext_blocking_n;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_str_blocking_n;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_int_blocking_n;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_start;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_done;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_idle;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_ready;
wire   [11:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_address1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_ce1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_we1;
wire   [7:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_d1;
wire   [11:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_address1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_ce1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_we1;
wire   [7:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_d1;
wire   [11:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_address1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_ce1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_we1;
wire   [7:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_d1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_ext_blocking_n;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_str_blocking_n;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_int_blocking_n;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_start;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_done;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_idle;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_ready;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_imgInput_data1_read;
wire   [7:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_p_dst_data1_din;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_p_dst_data1_write;
wire   [11:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_address0;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_ce0;
wire   [11:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_address1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_ce1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_we1;
wire   [7:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_d1;
wire   [11:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_address0;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_ce0;
wire   [11:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_address1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_ce1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_we1;
wire   [7:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_d1;
wire   [11:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_address0;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_ce0;
wire   [11:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_address1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_ce1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_we1;
wire   [7:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_d1;
wire   [11:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_address0;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_ce0;
wire   [11:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_address1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_ce1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_we1;
wire   [7:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_d1;
wire   [11:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_address0;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_ce0;
wire   [11:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_address1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_ce1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_we1;
wire   [7:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_d1;
wire   [11:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_address0;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_ce0;
wire   [11:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_address1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_ce1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_we1;
wire   [7:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_d1;
wire   [11:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_address0;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_ce0;
wire   [11:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_address1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_ce1;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_we1;
wire   [7:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_d1;
wire   [7:0] grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_p_0_0_01084242_out_o;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_p_0_0_01084242_out_o_ap_vld;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_ext_blocking_n;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_str_blocking_n;
wire    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_int_blocking_n;
reg    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_start_reg;
reg    ap_block_state1_ignore_call32;
wire    ap_CS_fsm_state2;
reg    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_start_reg;
wire    ap_CS_fsm_state5;
reg    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_start_reg;
reg    grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_start_reg;
wire    ap_CS_fsm_state8;
reg   [7:0] p_0_0_010842_lcssa550_fu_172;
reg   [63:0] init_buf_fu_112;
wire   [63:0] add_ln526_fu_374_p2;
wire   [63:0] zext_ln541_fu_348_p1;
reg   [12:0] row_V_fu_176;
wire   [12:0] row_V_5_fu_696_p2;
reg   [12:0] row_ind_V_fu_180;
reg   [12:0] row_ind_V_19_fu_184;
reg   [12:0] row_ind_V_20_fu_188;
reg   [12:0] row_ind_V_21_fu_192;
reg   [12:0] row_ind_V_22_fu_196;
reg   [12:0] row_ind_V_23_fu_200;
reg   [12:0] row_ind_V_24_fu_204;
reg    ap_block_state1;
wire   [16:0] conv3_i_i_i61_fu_418_p1;
wire   [8:0] p_threshold_cast_fu_438_p1;
wire   [16:0] zext_ln1027_3_fu_478_p1;
wire   [15:0] zext_ln1027_fu_474_p1;
wire  signed [16:0] sub_i_i297_i_fu_502_p2;
wire  signed [17:0] sub_i_i297_i_cast_fu_507_p1;
wire   [0:0] ult_fu_517_p2;
wire   [17:0] sub_i273_i_fu_511_p2;
wire   [0:0] cmp_i_i329_i_fu_497_p2;
wire   [0:0] tmp_fu_529_p3;
wire   [0:0] cmp_i_i253_i_1_fu_544_p2;
wire   [16:0] tmp_1_fu_557_p4;
wire   [0:0] icmp_fu_567_p2;
wire   [0:0] cmp_i_i253_i_3_fu_580_p2;
wire   [15:0] tmp_2_fu_593_p4;
wire   [0:0] icmp154_fu_603_p2;
wire   [0:0] cmp_i_i253_i_5_fu_616_p2;
wire   [0:0] cmp_i_i253_i_6_fu_629_p2;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_int_blocking_cur_n;
reg    ap_ext_blocking_sub_n;
reg    ap_wait_0;
reg    ap_sub_ext_blocking_0;
reg    ap_wait_1;
reg    ap_sub_ext_blocking_1;
reg    ap_wait_2;
reg    ap_sub_ext_blocking_2;
reg    ap_wait_3;
reg    ap_sub_ext_blocking_3;
reg    ap_str_blocking_sub_n;
reg    ap_sub_str_blocking_0;
reg    ap_sub_str_blocking_1;
reg    ap_sub_str_blocking_2;
reg    ap_sub_str_blocking_3;
reg    ap_int_blocking_sub_n;
reg    ap_sub_int_blocking_0;
reg    ap_sub_int_blocking_1;
reg    ap_sub_int_blocking_2;
reg    ap_sub_int_blocking_3;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 8'd1;
#0 grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_start_reg = 1'b0;
#0 grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_start_reg = 1'b0;
#0 grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_start_reg = 1'b0;
#0 grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_start_reg = 1'b0;
end

fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 3840 ),
    .AddressWidth( 12 ))
buf_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_address0),
    .ce0(buf_V_ce0),
    .q0(buf_V_q0),
    .address1(buf_V_address1),
    .ce1(buf_V_ce1),
    .we1(buf_V_we1),
    .d1(buf_V_d1)
);

fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 3840 ),
    .AddressWidth( 12 ))
buf_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_address0),
    .ce0(buf_V_3_ce0),
    .q0(buf_V_3_q0),
    .address1(buf_V_3_address1),
    .ce1(buf_V_3_ce1),
    .we1(buf_V_3_we1),
    .d1(buf_V_3_d1)
);

fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 3840 ),
    .AddressWidth( 12 ))
buf_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_address0),
    .ce0(buf_V_4_ce0),
    .q0(buf_V_4_q0),
    .address1(buf_V_4_address1),
    .ce1(buf_V_4_ce1),
    .we1(buf_V_4_we1),
    .d1(buf_V_4_d1)
);

fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 3840 ),
    .AddressWidth( 12 ))
buf_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_address0),
    .ce0(buf_V_5_ce0),
    .q0(buf_V_5_q0),
    .address1(buf_V_5_address1),
    .ce1(buf_V_5_ce1),
    .we1(buf_V_5_we1),
    .d1(buf_V_5_d1)
);

fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 3840 ),
    .AddressWidth( 12 ))
buf_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_address0),
    .ce0(buf_V_6_ce0),
    .q0(buf_V_6_q0),
    .address1(buf_V_6_address1),
    .ce1(buf_V_6_ce1),
    .we1(buf_V_6_we1),
    .d1(buf_V_6_d1)
);

fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 3840 ),
    .AddressWidth( 12 ))
buf_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_address0),
    .ce0(buf_V_7_ce0),
    .q0(buf_V_7_q0),
    .address1(buf_V_7_address1),
    .ce1(buf_V_7_ce1),
    .we1(buf_V_7_we1),
    .d1(buf_V_7_d1)
);

fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_buf_V_RAM_S2P_BRAM_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 3840 ),
    .AddressWidth( 12 ))
buf_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_address0),
    .ce0(buf_V_8_ce0),
    .q0(buf_V_8_q0),
    .address1(buf_V_8_address1),
    .ce1(buf_V_8_ce1),
    .we1(buf_V_8_we1),
    .d1(buf_V_8_d1)
);

fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1 grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_start),
    .ap_done(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_done),
    .ap_idle(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_idle),
    .ap_ready(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_ready),
    .row_ind_V_15_out(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_15_out),
    .row_ind_V_15_out_ap_vld(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_15_out_ap_vld),
    .row_ind_V_14_out(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_14_out),
    .row_ind_V_14_out_ap_vld(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_14_out_ap_vld),
    .row_ind_V_13_out(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_13_out),
    .row_ind_V_13_out_ap_vld(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_13_out_ap_vld),
    .row_ind_V_12_out(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_12_out),
    .row_ind_V_12_out_ap_vld(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_12_out_ap_vld),
    .row_ind_V_11_out(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_11_out),
    .row_ind_V_11_out_ap_vld(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_11_out_ap_vld),
    .row_ind_V_10_out(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_10_out),
    .row_ind_V_10_out_ap_vld(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_10_out_ap_vld),
    .row_ind_V_out(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_out),
    .row_ind_V_out_ap_vld(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_out_ap_vld),
    .ap_ext_blocking_n(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_str_blocking_n),
    .ap_int_blocking_n(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_int_blocking_n)
);

fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2 grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_start),
    .ap_done(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_done),
    .ap_idle(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_idle),
    .ap_ready(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_ready),
    .imgInput_data1_dout(imgInput_data1_dout),
    .imgInput_data1_num_data_valid(2'd0),
    .imgInput_data1_fifo_cap(2'd0),
    .imgInput_data1_empty_n(imgInput_data1_empty_n),
    .imgInput_data1_read(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_imgInput_data1_read),
    .img_width(img_width),
    .buf_V_8_address1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_address1),
    .buf_V_8_ce1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_ce1),
    .buf_V_8_we1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_we1),
    .buf_V_8_d1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_d1),
    .buf_V_7_address1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_address1),
    .buf_V_7_ce1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_ce1),
    .buf_V_7_we1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_we1),
    .buf_V_7_d1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_d1),
    .buf_V_6_address1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_address1),
    .buf_V_6_ce1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_ce1),
    .buf_V_6_we1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_we1),
    .buf_V_6_d1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_d1),
    .buf_V_5_address1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_address1),
    .buf_V_5_ce1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_ce1),
    .buf_V_5_we1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_we1),
    .buf_V_5_d1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_d1),
    .buf_V_4_address1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_address1),
    .buf_V_4_ce1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_ce1),
    .buf_V_4_we1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_we1),
    .buf_V_4_d1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_d1),
    .buf_V_3_address1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_address1),
    .buf_V_3_ce1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_ce1),
    .buf_V_3_we1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_we1),
    .buf_V_3_d1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_d1),
    .buf_V_address1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_address1),
    .buf_V_ce1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_ce1),
    .buf_V_we1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_we1),
    .buf_V_d1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_d1),
    .init_buf_cast(empty_50_reg_846),
    .ap_ext_blocking_n(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_str_blocking_n),
    .ap_int_blocking_n(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_int_blocking_n)
);

fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3 grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_start),
    .ap_done(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_done),
    .ap_idle(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_idle),
    .ap_ready(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_ready),
    .img_width(img_width),
    .buf_V_address1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_address1),
    .buf_V_ce1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_ce1),
    .buf_V_we1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_we1),
    .buf_V_d1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_d1),
    .buf_V_3_address1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_address1),
    .buf_V_3_ce1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_ce1),
    .buf_V_3_we1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_we1),
    .buf_V_3_d1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_d1),
    .buf_V_4_address1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_address1),
    .buf_V_4_ce1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_ce1),
    .buf_V_4_we1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_we1),
    .buf_V_4_d1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_d1),
    .ap_ext_blocking_n(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_str_blocking_n),
    .ap_int_blocking_n(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_int_blocking_n)
);

fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_start),
    .ap_done(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_done),
    .ap_idle(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_idle),
    .ap_ready(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_ready),
    .imgInput_data1_dout(imgInput_data1_dout),
    .imgInput_data1_num_data_valid(2'd0),
    .imgInput_data1_fifo_cap(2'd0),
    .imgInput_data1_empty_n(imgInput_data1_empty_n),
    .imgInput_data1_read(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_imgInput_data1_read),
    .p_dst_data1_din(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_p_dst_data1_din),
    .p_dst_data1_num_data_valid(2'd0),
    .p_dst_data1_fifo_cap(2'd0),
    .p_dst_data1_full_n(p_dst_data1_full_n),
    .p_dst_data1_write(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_p_dst_data1_write),
    .op2_assign(op2_assign_reg_917),
    .buf_V_8_address0(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_address0),
    .buf_V_8_ce0(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_ce0),
    .buf_V_8_q0(buf_V_8_q0),
    .buf_V_8_address1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_address1),
    .buf_V_8_ce1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_ce1),
    .buf_V_8_we1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_we1),
    .buf_V_8_d1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_d1),
    .buf_V_address0(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_address0),
    .buf_V_ce0(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_ce0),
    .buf_V_q0(buf_V_q0),
    .buf_V_address1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_address1),
    .buf_V_ce1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_ce1),
    .buf_V_we1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_we1),
    .buf_V_d1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_d1),
    .buf_V_3_address0(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_address0),
    .buf_V_3_ce0(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_ce0),
    .buf_V_3_q0(buf_V_3_q0),
    .buf_V_3_address1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_address1),
    .buf_V_3_ce1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_ce1),
    .buf_V_3_we1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_we1),
    .buf_V_3_d1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_d1),
    .buf_V_4_address0(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_address0),
    .buf_V_4_ce0(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_ce0),
    .buf_V_4_q0(buf_V_4_q0),
    .buf_V_4_address1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_address1),
    .buf_V_4_ce1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_ce1),
    .buf_V_4_we1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_we1),
    .buf_V_4_d1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_d1),
    .buf_V_5_address0(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_address0),
    .buf_V_5_ce0(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_ce0),
    .buf_V_5_q0(buf_V_5_q0),
    .buf_V_5_address1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_address1),
    .buf_V_5_ce1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_ce1),
    .buf_V_5_we1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_we1),
    .buf_V_5_d1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_d1),
    .buf_V_6_address0(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_address0),
    .buf_V_6_ce0(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_ce0),
    .buf_V_6_q0(buf_V_6_q0),
    .buf_V_6_address1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_address1),
    .buf_V_6_ce1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_ce1),
    .buf_V_6_we1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_we1),
    .buf_V_6_d1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_d1),
    .buf_V_7_address0(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_address0),
    .buf_V_7_ce0(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_ce0),
    .buf_V_7_q0(buf_V_7_q0),
    .buf_V_7_address1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_address1),
    .buf_V_7_ce1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_ce1),
    .buf_V_7_we1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_we1),
    .buf_V_7_d1(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_d1),
    .row_ind_V_24(row_ind_V_load_reg_966),
    .row_ind_V_25(row_ind_V_25_reg_933),
    .row_ind_V_26(row_ind_V_26_reg_938),
    .row_ind_V_27(row_ind_V_27_reg_943),
    .row_ind_V_28(row_ind_V_28_reg_948),
    .row_ind_V_29(row_ind_V_29_reg_953),
    .row_ind_V_30(row_ind_V_30_reg_958),
    .sub_i273_i_cast(empty_52_reg_1021),
    .row_ind_V_24_cast(empty_53_reg_1026),
    .spec_select484(spec_select484_reg_981),
    .row_ind_V_25_cast(empty_54_reg_1031),
    .spec_select488(spec_select488_reg_986),
    .row_ind_V_26_cast(empty_55_reg_1036),
    .spec_select492(spec_select492_reg_991),
    .row_ind_V_27_cast(empty_56_reg_1041),
    .spec_select496(spec_select496_reg_996),
    .row_ind_V_28_cast(empty_57_reg_1046),
    .spec_select500(spec_select500_reg_1001),
    .row_ind_V_29_cast(empty_58_reg_1051),
    .spec_select504(spec_select504_reg_1006),
    .row_ind_V_30_cast(empty_59_reg_1056),
    .spec_select508(spec_select508_reg_1011),
    .cmp_i_i73_i_not(cmp_i_i73_i_not_reg_1016),
    .p_threshold_cast(p_threshold),
    .b0(b0_reg_928),
    .p_threshold(p_threshold),
    .xor_ln435_1(xor_ln435_reg_1061),
    .img_width(img_width),
    .cmp_i_i49_i(rev155_reg_976),
    .cmp_i_i381_i(cmp_i_i381_i_reg_971),
    .p_0_0_01084242_out_i(p_0_0_010842_lcssa550_fu_172),
    .p_0_0_01084242_out_o(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_p_0_0_01084242_out_o),
    .p_0_0_01084242_out_o_ap_vld(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_p_0_0_01084242_out_o_ap_vld),
    .ap_ext_blocking_n(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_ext_blocking_n),
    .ap_str_blocking_n(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_str_blocking_n),
    .ap_int_blocking_n(grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_int_blocking_n)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln1027_3_fu_482_p2 == 1'd0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln1027_3_fu_482_p2 == 1'd1))) begin
            grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_start_reg <= 1'b1;
        end else if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_ready == 1'b1)) begin
            grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_start_reg <= 1'b0;
    end else begin
        if ((~((p_image_width_c_full_n == 1'b0) | (p_image_height_c_full_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_start_reg <= 1'b1;
        end else if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_ready == 1'b1)) begin
            grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1027_fu_364_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_start_reg <= 1'b1;
        end else if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_ready == 1'b1)) begin
            grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1027_fu_364_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
            grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_start_reg <= 1'b1;
        end else if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_ready == 1'b1)) begin
            grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        init_buf_fu_112 <= zext_ln541_fu_348_p1;
    end else if (((icmp_ln1027_fu_364_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        init_buf_fu_112 <= add_ln526_fu_374_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_364_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_V_fu_176 <= 13'd3;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln1027_3_fu_482_p2 == 1'd1))) begin
        row_V_fu_176 <= row_V_5_fu_696_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_364_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_V_19_fu_184 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_10_out;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln1027_3_fu_482_p2 == 1'd1))) begin
        row_ind_V_19_fu_184 <= row_ind_V_20_fu_188;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_364_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_V_20_fu_188 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_11_out;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln1027_3_fu_482_p2 == 1'd1))) begin
        row_ind_V_20_fu_188 <= row_ind_V_21_fu_192;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_364_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_V_21_fu_192 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_12_out;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln1027_3_fu_482_p2 == 1'd1))) begin
        row_ind_V_21_fu_192 <= row_ind_V_22_fu_196;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_364_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_V_22_fu_196 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_13_out;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln1027_3_fu_482_p2 == 1'd1))) begin
        row_ind_V_22_fu_196 <= row_ind_V_23_fu_200;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_364_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_V_23_fu_200 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_14_out;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln1027_3_fu_482_p2 == 1'd1))) begin
        row_ind_V_23_fu_200 <= row_ind_V_24_fu_204;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_364_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_V_24_fu_204 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_15_out;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln1027_3_fu_482_p2 == 1'd1))) begin
        row_ind_V_24_fu_204 <= row_ind_V_fu_180;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_364_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        row_ind_V_fu_180 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_out;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln1027_3_fu_482_p2 == 1'd1))) begin
        row_ind_V_fu_180 <= row_ind_V_19_fu_184;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_i_i66_reg_912 <= add_i_i66_fu_421_p2;
        b0_reg_928 <= b0_fu_441_p2;
        op2_assign_reg_917 <= op2_assign_fu_427_p2;
        sub350_i_reg_922 <= sub350_i_fu_432_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln1027_3_fu_482_p2 == 1'd1))) begin
        cmp_i_i381_i_reg_971 <= cmp_i_i381_i_fu_491_p2;
        cmp_i_i73_i_not_reg_1016 <= cmp_i_i73_i_not_fu_642_p2;
        empty_52_reg_1021 <= empty_52_fu_649_p1;
        empty_53_reg_1026 <= empty_53_fu_654_p1;
        empty_54_reg_1031 <= empty_54_fu_659_p1;
        empty_55_reg_1036 <= empty_55_fu_664_p1;
        empty_56_reg_1041 <= empty_56_fu_669_p1;
        empty_57_reg_1046 <= empty_57_fu_674_p1;
        empty_58_reg_1051 <= empty_58_fu_679_p1;
        empty_59_reg_1056 <= empty_59_fu_684_p1;
        rev155_reg_976 <= rev155_fu_522_p2;
        row_ind_V_load_reg_966 <= row_ind_V_fu_180;
        spec_select484_reg_981 <= spec_select484_fu_537_p2;
        spec_select488_reg_986 <= spec_select488_fu_550_p2;
        spec_select492_reg_991 <= spec_select492_fu_573_p2;
        spec_select496_reg_996 <= spec_select496_fu_586_p2;
        spec_select500_reg_1001 <= spec_select500_fu_609_p2;
        spec_select504_reg_1006 <= spec_select504_fu_622_p2;
        spec_select508_reg_1011 <= spec_select508_fu_635_p2;
        xor_ln435_reg_1061 <= xor_ln435_fu_689_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1027_fu_364_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        empty_50_reg_846 <= empty_50_fu_369_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        empty_reg_805 <= empty_fu_323_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_p_0_0_01084242_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        p_0_0_010842_lcssa550_fu_172 <= grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_p_0_0_01084242_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        row_ind_V_25_reg_933 <= row_ind_V_19_fu_184;
        row_ind_V_26_reg_938 <= row_ind_V_20_fu_188;
        row_ind_V_27_reg_943 <= row_ind_V_21_fu_192;
        row_ind_V_28_reg_948 <= row_ind_V_22_fu_196;
        row_ind_V_29_reg_953 <= row_ind_V_23_fu_200;
        row_ind_V_30_reg_958 <= row_ind_V_24_fu_204;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        zext_ln526_reg_838[12 : 0] <= zext_ln526_fu_352_p1[12 : 0];
    end
end

always @ (*) begin
    if (((p_image_width_c_full_n == 1'b0) | (p_image_height_c_full_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln1027_3_fu_482_p2 == 1'd0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if ((((ap_wait_3 & ap_sub_ext_blocking_3) == 1'b1) & ((ap_wait_2 & ap_sub_ext_blocking_2) == 1'b1) & ((ap_wait_1 & ap_sub_ext_blocking_1) == 1'b1) & ((ap_wait_0 & ap_sub_ext_blocking_0) == 1'b1))) begin
        ap_ext_blocking_sub_n = 1'b0;
    end else begin
        ap_ext_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_wait_3 & ap_sub_int_blocking_3) == 1'b1) & ((ap_wait_2 & ap_sub_int_blocking_2) == 1'b1) & ((ap_wait_1 & ap_sub_int_blocking_1) == 1'b1) & ((ap_wait_0 & ap_sub_int_blocking_0) == 1'b1))) begin
        ap_int_blocking_sub_n = 1'b0;
    end else begin
        ap_int_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_wait_3 & ap_sub_str_blocking_3) == 1'b1) & ((ap_wait_2 & ap_sub_str_blocking_2) == 1'b1) & ((ap_wait_1 & ap_sub_str_blocking_1) == 1'b1) & ((ap_wait_0 & ap_sub_str_blocking_0) == 1'b1))) begin
        ap_str_blocking_sub_n = 1'b0;
    end else begin
        ap_str_blocking_sub_n = 1'b1;
    end
end

always @ (*) begin
    if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_0 = 1'b1;
    end else begin
        ap_sub_ext_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_1 = 1'b1;
    end else begin
        ap_sub_ext_blocking_1 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_2 = 1'b1;
    end else begin
        ap_sub_ext_blocking_2 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_ext_blocking_n == 1'b0)) begin
        ap_sub_ext_blocking_3 = 1'b1;
    end else begin
        ap_sub_ext_blocking_3 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_0 = 1'b1;
    end else begin
        ap_sub_int_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_1 = 1'b1;
    end else begin
        ap_sub_int_blocking_1 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_2 = 1'b1;
    end else begin
        ap_sub_int_blocking_2 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_int_blocking_n == 1'b0)) begin
        ap_sub_int_blocking_3 = 1'b1;
    end else begin
        ap_sub_int_blocking_3 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_0 = 1'b1;
    end else begin
        ap_sub_str_blocking_0 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_1 = 1'b1;
    end else begin
        ap_sub_str_blocking_1 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_2 = 1'b1;
    end else begin
        ap_sub_str_blocking_2 = 1'b0;
    end
end

always @ (*) begin
    if ((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_str_blocking_n == 1'b0)) begin
        ap_sub_str_blocking_3 = 1'b1;
    end else begin
        ap_sub_str_blocking_3 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state2 == ap_CS_fsm)) begin
        ap_wait_0 = 1'b1;
    end else begin
        ap_wait_0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state5 == ap_CS_fsm)) begin
        ap_wait_1 = 1'b1;
    end else begin
        ap_wait_1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state6 == ap_CS_fsm)) begin
        ap_wait_2 = 1'b1;
    end else begin
        ap_wait_2 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_ST_fsm_state8 == ap_CS_fsm)) begin
        ap_wait_3 = 1'b1;
    end else begin
        ap_wait_3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_3_address1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_3_address1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_3_address1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_address1;
    end else begin
        buf_V_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_3_ce0 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_ce0;
    end else begin
        buf_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_3_ce1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_3_ce1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_3_ce1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_ce1;
    end else begin
        buf_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_3_d1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_3_d1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_3_d1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_d1;
    end else begin
        buf_V_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_3_we1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_3_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_3_we1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_3_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_3_we1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_3_we1;
    end else begin
        buf_V_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_4_address1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_4_address1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_4_address1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_address1;
    end else begin
        buf_V_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_4_ce0 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_ce0;
    end else begin
        buf_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_4_ce1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_4_ce1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_4_ce1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_ce1;
    end else begin
        buf_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_4_d1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_4_d1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_4_d1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_d1;
    end else begin
        buf_V_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_4_we1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_4_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_4_we1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_4_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_4_we1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_4_we1;
    end else begin
        buf_V_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_5_address1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_5_address1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_address1;
    end else begin
        buf_V_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_5_ce0 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_ce0;
    end else begin
        buf_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_5_ce1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_5_ce1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_ce1;
    end else begin
        buf_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_5_d1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_5_d1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_d1;
    end else begin
        buf_V_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_5_we1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_5_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_5_we1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_5_we1;
    end else begin
        buf_V_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_6_address1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_6_address1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_address1;
    end else begin
        buf_V_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_6_ce0 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_ce0;
    end else begin
        buf_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_6_ce1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_6_ce1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_ce1;
    end else begin
        buf_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_6_d1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_6_d1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_d1;
    end else begin
        buf_V_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_6_we1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_6_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_6_we1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_6_we1;
    end else begin
        buf_V_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_7_address1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_7_address1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_address1;
    end else begin
        buf_V_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_7_ce0 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_ce0;
    end else begin
        buf_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_7_ce1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_7_ce1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_ce1;
    end else begin
        buf_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_7_d1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_7_d1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_d1;
    end else begin
        buf_V_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_7_we1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_7_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_7_we1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_7_we1;
    end else begin
        buf_V_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_8_address1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_8_address1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_address1;
    end else begin
        buf_V_8_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_8_ce0 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_ce0;
    end else begin
        buf_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_8_ce1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_8_ce1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_ce1;
    end else begin
        buf_V_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_8_d1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_8_d1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_d1;
    end else begin
        buf_V_8_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_8_we1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_8_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_8_we1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_8_we1;
    end else begin
        buf_V_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_address1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_address1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_address1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_address1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_address1;
    end else begin
        buf_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_ce0 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_ce0;
    end else begin
        buf_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_ce1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_ce1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_ce1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_ce1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_ce1;
    end else begin
        buf_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_d1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_d1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_d1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_d1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_d1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_d1;
    end else begin
        buf_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        buf_V_we1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_buf_V_we1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buf_V_we1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_buf_V_we1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buf_V_we1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_buf_V_we1;
    end else begin
        buf_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        imgInput_data1_read = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_imgInput_data1_read;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        imgInput_data1_read = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_imgInput_data1_read;
    end else begin
        imgInput_data1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln1027_3_fu_482_p2 == 1'd0))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        p_dst_data1_write = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_p_dst_data1_write;
    end else begin
        p_dst_data1_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_image_height_c_blk_n = p_image_height_c_full_n;
    end else begin
        p_image_height_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_image_width_c_full_n == 1'b0) | (p_image_height_c_full_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_image_height_c_write = 1'b1;
    end else begin
        p_image_height_c_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_image_width_c_blk_n = p_image_width_c_full_n;
    end else begin
        p_image_width_c_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((p_image_width_c_full_n == 1'b0) | (p_image_height_c_full_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        p_image_width_c_write = 1'b1;
    end else begin
        p_image_width_c_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((p_image_width_c_full_n == 1'b0) | (p_image_height_c_full_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln1027_fu_364_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln1027_3_fu_482_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_i_i66_fu_421_p2 = (conv3_i_i_i61_fu_418_p1 + 17'd3);

assign add_ln526_fu_374_p2 = (init_buf_fu_112 + 64'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_block_state1 = ((p_image_width_c_full_n == 1'b0) | (p_image_height_c_full_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call32 = ((p_image_width_c_full_n == 1'b0) | (p_image_height_c_full_n == 1'b0) | (ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_ext_blocking_n = (ap_ext_blocking_sub_n & 1'b1);

assign ap_int_blocking_cur_n = (p_image_width_c_blk_n & p_image_height_c_blk_n);

assign ap_int_blocking_n = (ap_int_blocking_sub_n & ap_int_blocking_cur_n);

assign ap_ready = internal_ap_ready;

assign ap_str_blocking_n = (ap_str_blocking_sub_n & 1'b1);

assign b0_fu_441_p2 = (9'd0 - p_threshold_cast_fu_438_p1);

assign cmp_i_i253_i_1_fu_544_p2 = (($signed(sub_i273_i_fu_511_p2) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign cmp_i_i253_i_3_fu_580_p2 = (($signed(sub_i273_i_fu_511_p2) < $signed(18'd3)) ? 1'b1 : 1'b0);

assign cmp_i_i253_i_5_fu_616_p2 = (($signed(sub_i273_i_fu_511_p2) < $signed(18'd5)) ? 1'b1 : 1'b0);

assign cmp_i_i253_i_6_fu_629_p2 = (($signed(sub_i_i297_i_fu_502_p2) > $signed(17'd0)) ? 1'b1 : 1'b0);

assign cmp_i_i329_i_fu_497_p2 = (($signed(sub350_i_reg_922) < $signed(zext_ln1027_3_fu_478_p1)) ? 1'b1 : 1'b0);

assign cmp_i_i381_i_fu_491_p2 = ((zext_ln1027_fu_474_p1 < img_height) ? 1'b1 : 1'b0);

assign cmp_i_i73_i_not_fu_642_p2 = ((row_V_fu_176 < 13'd6) ? 1'b1 : 1'b0);

assign conv3_i_i_i61_fu_418_p1 = img_height;

assign empty_50_fu_369_p1 = init_buf_fu_112[2:0];

assign empty_52_fu_649_p1 = sub_i273_i_fu_511_p2[2:0];

assign empty_53_fu_654_p1 = row_ind_V_fu_180[2:0];

assign empty_54_fu_659_p1 = row_ind_V_19_fu_184[2:0];

assign empty_55_fu_664_p1 = row_ind_V_20_fu_188[2:0];

assign empty_56_fu_669_p1 = row_ind_V_21_fu_192[2:0];

assign empty_57_fu_674_p1 = row_ind_V_22_fu_196[2:0];

assign empty_58_fu_679_p1 = row_ind_V_23_fu_200[2:0];

assign empty_59_fu_684_p1 = row_ind_V_24_fu_204[2:0];

assign empty_fu_323_p1 = img_width[13:0];

assign grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_start = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_ap_start_reg;

assign grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_start = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_ap_start_reg;

assign grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_start = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_530_2_fu_253_ap_start_reg;

assign grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_start = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_541_3_fu_268_ap_start_reg;

assign icmp154_fu_603_p2 = (($signed(tmp_2_fu_593_p4) < $signed(16'd1)) ? 1'b1 : 1'b0);

assign icmp_fu_567_p2 = (($signed(tmp_1_fu_557_p4) < $signed(17'd1)) ? 1'b1 : 1'b0);

assign icmp_ln1027_3_fu_482_p2 = ((zext_ln1027_3_fu_478_p1 < add_i_i66_reg_912) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_364_p2 = ((init_buf_fu_112 < zext_ln526_reg_838) ? 1'b1 : 1'b0);

assign op2_assign_fu_427_p2 = (empty_reg_805 + 14'd3);

assign p_dst_data1_din = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_Col_Loop_fu_276_p_dst_data1_din;

assign p_image_height_c_din = img_height;

assign p_image_width_c_din = img_width;

assign p_threshold_cast_fu_438_p1 = p_threshold;

assign rev155_fu_522_p2 = (ult_fu_517_p2 ^ 1'd1);

assign row_V_5_fu_696_p2 = (row_V_fu_176 + 13'd1);

assign spec_select484_fu_537_p2 = (tmp_fu_529_p3 & cmp_i_i329_i_fu_497_p2);

assign spec_select488_fu_550_p2 = (cmp_i_i329_i_fu_497_p2 & cmp_i_i253_i_1_fu_544_p2);

assign spec_select492_fu_573_p2 = (icmp_fu_567_p2 & cmp_i_i329_i_fu_497_p2);

assign spec_select496_fu_586_p2 = (cmp_i_i329_i_fu_497_p2 & cmp_i_i253_i_3_fu_580_p2);

assign spec_select500_fu_609_p2 = (icmp154_fu_603_p2 & cmp_i_i329_i_fu_497_p2);

assign spec_select504_fu_622_p2 = (cmp_i_i329_i_fu_497_p2 & cmp_i_i253_i_5_fu_616_p2);

assign spec_select508_fu_635_p2 = (cmp_i_i329_i_fu_497_p2 & cmp_i_i253_i_6_fu_629_p2);

assign start_out = real_start;

assign sub350_i_fu_432_p2 = ($signed(conv3_i_i_i61_fu_418_p1) + $signed(17'd131071));

assign sub_i273_i_fu_511_p2 = ($signed(18'd6) - $signed(sub_i_i297_i_cast_fu_507_p1));

assign sub_i_i297_i_cast_fu_507_p1 = sub_i_i297_i_fu_502_p2;

assign sub_i_i297_i_fu_502_p2 = (zext_ln1027_3_fu_478_p1 - sub350_i_reg_922);

assign tmp_1_fu_557_p4 = {{sub_i273_i_fu_511_p2[17:1]}};

assign tmp_2_fu_593_p4 = {{sub_i273_i_fu_511_p2[17:2]}};

assign tmp_fu_529_p3 = sub_i273_i_fu_511_p2[32'd17];

assign ult_fu_517_p2 = ((zext_ln1027_fu_474_p1 < img_height) ? 1'b1 : 1'b0);

assign xor_ln435_fu_689_p2 = (cmp_i_i73_i_not_fu_642_p2 ^ 1'd1);

assign zext_ln1027_3_fu_478_p1 = row_V_fu_176;

assign zext_ln1027_fu_474_p1 = row_V_fu_176;

assign zext_ln526_fu_352_p1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_15_out;

assign zext_ln541_fu_348_p1 = grp_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3_Pipeline_VITIS_LOOP_515_1_fu_242_row_ind_V_12_out;

always @ (posedge ap_clk) begin
    zext_ln526_reg_838[63:13] <= 51'b000000000000000000000000000000000000000000000000000;
end

endmodule //fast_accel_xFfast7x7_0_2160_3840_0_1_2_2_1_3843_7_49_3
