# Verification Projects
- UVM testbench examples
- Assertions and coverage notes
- Debug case studies

# SystemVerilog 
- Basic SystemVerilog Concepts
- OOP
- SystemVerilog Notes
