-- (c) Copyright 1995-2020 Xilinx, Inc. All rights reserved.
-- 
-- This file contains confidential and proprietary information
-- of Xilinx, Inc. and is protected under U.S. and
-- international copyright and other intellectual property
-- laws.
-- 
-- DISCLAIMER
-- This disclaimer is not a license and does not grant any
-- rights to the materials distributed herewith. Except as
-- otherwise provided in a valid license issued to you by
-- Xilinx, and to the maximum extent permitted by applicable
-- law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
-- WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
-- AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
-- BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
-- INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
-- (2) Xilinx shall not be liable (whether in contract or tort,
-- including negligence, or under any other theory of
-- liability) for any loss or damage of any kind or nature
-- related to, arising under or in connection with these
-- materials, including for any direct, or any indirect,
-- special, incidental, or consequential loss or damage
-- (including loss of data, profits, goodwill, or any type of
-- loss or damage suffered as a result of any action brought
-- by a third party) even if such damage or loss was
-- reasonably foreseeable or Xilinx had been advised of the
-- possibility of the same.
-- 
-- CRITICAL APPLICATIONS
-- Xilinx products are not designed or intended to be fail-
-- safe, or for use in any application requiring fail-safe
-- performance, such as life-support or safety devices or
-- systems, Class III medical devices, nuclear facilities,
-- applications related to the deployment of airbags, or any
-- other applications that could lead to death, personal
-- injury, or severe property or environmental damage
-- (individually and collectively, "Critical
-- Applications"). Customer assumes the sole risk and
-- liability of any use of Xilinx products in Critical
-- Applications, subject only to applicable laws and
-- regulations governing limitations on product liability.
-- 
-- THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
-- PART OF THIS FILE AT ALL TIMES.
-- 
-- DO NOT MODIFY THIS FILE.

-- IP VLNV: trenz.biz:user:csi2_d_phy_rx:1.0
-- IP Revision: 36

-- The following code must appear in the VHDL architecture header.

------------- Begin Cut here for COMPONENT Declaration ------ COMP_TAG
COMPONENT csi2_d_phy_rx_0
  PORT (
    in_delay_clk : IN STD_LOGIC;
    clk_rxp : IN STD_LOGIC;
    clk_rxn : IN STD_LOGIC;
    data_rxp : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    data_rxn : IN STD_LOGIC_VECTOR(1 DOWNTO 0);
    data_lp_p : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    data_lp_n : IN STD_LOGIC_VECTOR(0 DOWNTO 0);
    trig_req : IN STD_LOGIC;
    trig_ack : OUT STD_LOGIC;
    rxbyteclkhs : OUT STD_LOGIC;
    cl_enable : IN STD_LOGIC;
    cl_stopstate : OUT STD_LOGIC;
    cl_rxclkactivehs : OUT STD_LOGIC;
    dl0_enable : IN STD_LOGIC;
    dl0_rxactivehs : OUT STD_LOGIC;
    dl0_rxvalidhs : OUT STD_LOGIC;
    dl0_rxsynchs : OUT STD_LOGIC;
    dl0_datahs : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    dl1_enable : IN STD_LOGIC;
    dl1_rxactivehs : OUT STD_LOGIC;
    dl1_rxvalidhs : OUT STD_LOGIC;
    dl1_rxsynchs : OUT STD_LOGIC;
    dl1_datahs : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    dl2_enable : IN STD_LOGIC;
    dl2_rxactivehs : OUT STD_LOGIC;
    dl2_rxvalidhs : OUT STD_LOGIC;
    dl2_rxsynchs : OUT STD_LOGIC;
    dl2_datahs : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
    dl3_enable : IN STD_LOGIC;
    dl3_rxactivehs : OUT STD_LOGIC;
    dl3_rxvalidhs : OUT STD_LOGIC;
    dl3_rxsynchs : OUT STD_LOGIC;
    dl3_datahs : OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
  );
END COMPONENT;
-- COMP_TAG_END ------ End COMPONENT Declaration ------------

-- The following code must appear in the VHDL architecture
-- body. Substitute your own instance name and net names.

------------- Begin Cut here for INSTANTIATION Template ----- INST_TAG
your_instance_name : csi2_d_phy_rx_0
  PORT MAP (
    in_delay_clk => in_delay_clk,
    clk_rxp => clk_rxp,
    clk_rxn => clk_rxn,
    data_rxp => data_rxp,
    data_rxn => data_rxn,
    data_lp_p => data_lp_p,
    data_lp_n => data_lp_n,
    trig_req => trig_req,
    trig_ack => trig_ack,
    rxbyteclkhs => rxbyteclkhs,
    cl_enable => cl_enable,
    cl_stopstate => cl_stopstate,
    cl_rxclkactivehs => cl_rxclkactivehs,
    dl0_enable => dl0_enable,
    dl0_rxactivehs => dl0_rxactivehs,
    dl0_rxvalidhs => dl0_rxvalidhs,
    dl0_rxsynchs => dl0_rxsynchs,
    dl0_datahs => dl0_datahs,
    dl1_enable => dl1_enable,
    dl1_rxactivehs => dl1_rxactivehs,
    dl1_rxvalidhs => dl1_rxvalidhs,
    dl1_rxsynchs => dl1_rxsynchs,
    dl1_datahs => dl1_datahs,
    dl2_enable => dl2_enable,
    dl2_rxactivehs => dl2_rxactivehs,
    dl2_rxvalidhs => dl2_rxvalidhs,
    dl2_rxsynchs => dl2_rxsynchs,
    dl2_datahs => dl2_datahs,
    dl3_enable => dl3_enable,
    dl3_rxactivehs => dl3_rxactivehs,
    dl3_rxvalidhs => dl3_rxvalidhs,
    dl3_rxsynchs => dl3_rxsynchs,
    dl3_datahs => dl3_datahs
  );
-- INST_TAG_END ------ End INSTANTIATION Template ---------

