* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     Dec 13 2020 21:22:03

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: I:\iCE_Cubed\sbt_backend\bin\win32\opt\packer.exe  I:\iCE_Cubed\sbt_backend\devices\ICE40P01.dev  C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\netlist\oadb-top  --package  TQ144  --outdir  C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer  --translator  I:\iCE_Cubed\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\placer\top_pl.sdc  --dst_sdc_file  C:/Users/ethan/Documents/GrabCAD/Altium Projs/Basic FPGA/Code/PongDevBoard/PongDevBoard_Implmnt\sbt\outputs\packer\top_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: TQ144
Size: 12 X 16

***** Design Utilization Info *****
Design: top
Used Logic Cell: 110/1280
Used Logic Tile: 33/160
Used IO Cell:    26/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: p_clk12_c_g
Clock Source: p_clk12 
Clock Driver: p_clk12_ibuf_gb_io (ICE_GB_IO)
Driver Position: (0, 8, 1)
Fanout to FF: 62
Fanout to Tile: 13


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 0 0 0 0 0 0 0   
15|   0 0 0 0 0 0 0 0 0 0 0 1   
14|   0 0 0 0 0 0 0 0 0 0 0 0   
13|   0 0 0 0 0 0 0 0 0 0 0 2   
12|   0 0 0 0 0 0 0 0 0 0 0 1   
11|   0 0 0 0 0 0 0 0 0 0 0 1   
10|   0 0 0 0 0 0 0 0 0 0 0 3   
 9|   0 0 0 0 0 0 0 0 3 0 4 6   
 8|   0 0 0 0 0 0 0 1 8 0 2 4   
 7|   0 0 0 0 0 0 8 5 8 0 2 5   
 6|   0 0 0 0 0 0 6 7 4 0 6 0   
 5|   0 0 0 0 0 0 0 1 4 0 1 2   
 4|   0 0 0 0 0 0 0 0 6 0 2 1   
 3|   0 0 0 0 0 0 0 0 0 0 0 1   
 2|   0 0 0 0 0 0 0 0 1 0 2 1   
 1|   0 0 0 0 0 0 0 0 1 0 0 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 3.33

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  1    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  2    
12|     0  0  0  0  0  0  0  0  0  0  0  1    
11|     0  0  0  0  0  0  0  0  0  0  0  1    
10|     0  0  0  0  0  0  0  0  0  0  0  3    
 9|     0  0  0  0  0  0  0  0  6  0  4  4    
 8|     0  0  0  0  0  0  0  4 16  0  5  4    
 7|     0  0  0  0  0  0 12 20 16  0  6  5    
 6|     0  0  0  0  0  0 11 17 11  0  6  0    
 5|     0  0  0  0  0  0  0  4  5  0  1  1    
 4|     0  0  0  0  0  0  0  0  4  0  2  1    
 3|     0  0  0  0  0  0  0  0  0  0  0  1    
 2|     0  0  0  0  0  0  0  0  1  0  2  1    
 1|     0  0  0  0  0  0  0  0  1  0  0  0    
 0|                                           

Maximum number of input nets per logic tile: 20
Average number of input nets per logic tile: 5.42

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0  0  0  0  0  0  0  0    
15|     0  0  0  0  0  0  0  0  0  0  0  1    
14|     0  0  0  0  0  0  0  0  0  0  0  0    
13|     0  0  0  0  0  0  0  0  0  0  0  2    
12|     0  0  0  0  0  0  0  0  0  0  0  1    
11|     0  0  0  0  0  0  0  0  0  0  0  1    
10|     0  0  0  0  0  0  0  0  0  0  0  3    
 9|     0  0  0  0  0  0  0  0  6  0 16 24    
 8|     0  0  0  0  0  0  0  4 16  0  5  4    
 7|     0  0  0  0  0  0 24 20 16  0  6 18    
 6|     0  0  0  0  0  0 16 23 14  0 17  0    
 5|     0  0  0  0  0  0  0  4 13  0  1  1    
 4|     0  0  0  0  0  0  0  0 24  0  2  1    
 3|     0  0  0  0  0  0  0  0  0  0  0  1    
 2|     0  0  0  0  0  0  0  0  1  0  2  1    
 1|     0  0  0  0  0  0  0  0  1  0  0  0    
 0|                                           

Maximum number of input pins per logic tile: 24
Average number of input pins per logic tile: 8.76

***** Run Time Info *****
Run Time:  0
