
Hydra_Telemetry_System_2020_v1_CubeIDE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012078  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b10  08012248  08012248  00022248  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012d58  08012d58  00030238  2**0
                  CONTENTS
  4 .ARM          00000008  08012d58  08012d58  00022d58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012d60  08012d60  00030238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012d60  08012d60  00022d60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012d64  08012d64  00022d64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000238  20000000  08012d68  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008f00  20000238  08012fa0  00030238  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20009138  08012fa0  00039138  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030238  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021aa1  00000000  00000000  00030268  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004217  00000000  00000000  00051d09  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001940  00000000  00000000  00055f20  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001740  00000000  00000000  00057860  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024bdd  00000000  00000000  00058fa0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000165d8  00000000  00000000  0007db7d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d2c26  00000000  00000000  00094155  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00166d7b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000077f4  00000000  00000000  00166df8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000238 	.word	0x20000238
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08012230 	.word	0x08012230

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000023c 	.word	0x2000023c
 800020c:	08012230 	.word	0x08012230

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b972 	b.w	8000fc4 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9e08      	ldr	r6, [sp, #32]
 8000cfe:	4604      	mov	r4, r0
 8000d00:	4688      	mov	r8, r1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d14b      	bne.n	8000d9e <__udivmoddi4+0xa6>
 8000d06:	428a      	cmp	r2, r1
 8000d08:	4615      	mov	r5, r2
 8000d0a:	d967      	bls.n	8000ddc <__udivmoddi4+0xe4>
 8000d0c:	fab2 f282 	clz	r2, r2
 8000d10:	b14a      	cbz	r2, 8000d26 <__udivmoddi4+0x2e>
 8000d12:	f1c2 0720 	rsb	r7, r2, #32
 8000d16:	fa01 f302 	lsl.w	r3, r1, r2
 8000d1a:	fa20 f707 	lsr.w	r7, r0, r7
 8000d1e:	4095      	lsls	r5, r2
 8000d20:	ea47 0803 	orr.w	r8, r7, r3
 8000d24:	4094      	lsls	r4, r2
 8000d26:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d2a:	0c23      	lsrs	r3, r4, #16
 8000d2c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d30:	fa1f fc85 	uxth.w	ip, r5
 8000d34:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d38:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d3c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d40:	4299      	cmp	r1, r3
 8000d42:	d909      	bls.n	8000d58 <__udivmoddi4+0x60>
 8000d44:	18eb      	adds	r3, r5, r3
 8000d46:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d4a:	f080 811b 	bcs.w	8000f84 <__udivmoddi4+0x28c>
 8000d4e:	4299      	cmp	r1, r3
 8000d50:	f240 8118 	bls.w	8000f84 <__udivmoddi4+0x28c>
 8000d54:	3f02      	subs	r7, #2
 8000d56:	442b      	add	r3, r5
 8000d58:	1a5b      	subs	r3, r3, r1
 8000d5a:	b2a4      	uxth	r4, r4
 8000d5c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d60:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d68:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d6c:	45a4      	cmp	ip, r4
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x8c>
 8000d70:	192c      	adds	r4, r5, r4
 8000d72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d76:	f080 8107 	bcs.w	8000f88 <__udivmoddi4+0x290>
 8000d7a:	45a4      	cmp	ip, r4
 8000d7c:	f240 8104 	bls.w	8000f88 <__udivmoddi4+0x290>
 8000d80:	3802      	subs	r0, #2
 8000d82:	442c      	add	r4, r5
 8000d84:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d88:	eba4 040c 	sub.w	r4, r4, ip
 8000d8c:	2700      	movs	r7, #0
 8000d8e:	b11e      	cbz	r6, 8000d98 <__udivmoddi4+0xa0>
 8000d90:	40d4      	lsrs	r4, r2
 8000d92:	2300      	movs	r3, #0
 8000d94:	e9c6 4300 	strd	r4, r3, [r6]
 8000d98:	4639      	mov	r1, r7
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0xbe>
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	f000 80eb 	beq.w	8000f7e <__udivmoddi4+0x286>
 8000da8:	2700      	movs	r7, #0
 8000daa:	e9c6 0100 	strd	r0, r1, [r6]
 8000dae:	4638      	mov	r0, r7
 8000db0:	4639      	mov	r1, r7
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f783 	clz	r7, r3
 8000dba:	2f00      	cmp	r7, #0
 8000dbc:	d147      	bne.n	8000e4e <__udivmoddi4+0x156>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0xd0>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80fa 	bhi.w	8000fbc <__udivmoddi4+0x2c4>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0303 	sbc.w	r3, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	4698      	mov	r8, r3
 8000dd2:	2e00      	cmp	r6, #0
 8000dd4:	d0e0      	beq.n	8000d98 <__udivmoddi4+0xa0>
 8000dd6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dda:	e7dd      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000ddc:	b902      	cbnz	r2, 8000de0 <__udivmoddi4+0xe8>
 8000dde:	deff      	udf	#255	; 0xff
 8000de0:	fab2 f282 	clz	r2, r2
 8000de4:	2a00      	cmp	r2, #0
 8000de6:	f040 808f 	bne.w	8000f08 <__udivmoddi4+0x210>
 8000dea:	1b49      	subs	r1, r1, r5
 8000dec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000df0:	fa1f f885 	uxth.w	r8, r5
 8000df4:	2701      	movs	r7, #1
 8000df6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dfa:	0c23      	lsrs	r3, r4, #16
 8000dfc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb08 f10c 	mul.w	r1, r8, ip
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	d907      	bls.n	8000e1c <__udivmoddi4+0x124>
 8000e0c:	18eb      	adds	r3, r5, r3
 8000e0e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0x122>
 8000e14:	4299      	cmp	r1, r3
 8000e16:	f200 80cd 	bhi.w	8000fb4 <__udivmoddi4+0x2bc>
 8000e1a:	4684      	mov	ip, r0
 8000e1c:	1a59      	subs	r1, r3, r1
 8000e1e:	b2a3      	uxth	r3, r4
 8000e20:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e24:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e28:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e2c:	fb08 f800 	mul.w	r8, r8, r0
 8000e30:	45a0      	cmp	r8, r4
 8000e32:	d907      	bls.n	8000e44 <__udivmoddi4+0x14c>
 8000e34:	192c      	adds	r4, r5, r4
 8000e36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e3a:	d202      	bcs.n	8000e42 <__udivmoddi4+0x14a>
 8000e3c:	45a0      	cmp	r8, r4
 8000e3e:	f200 80b6 	bhi.w	8000fae <__udivmoddi4+0x2b6>
 8000e42:	4618      	mov	r0, r3
 8000e44:	eba4 0408 	sub.w	r4, r4, r8
 8000e48:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e4c:	e79f      	b.n	8000d8e <__udivmoddi4+0x96>
 8000e4e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e52:	40bb      	lsls	r3, r7
 8000e54:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e58:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e5c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e60:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e64:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e68:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e6c:	4325      	orrs	r5, r4
 8000e6e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e72:	0c2c      	lsrs	r4, r5, #16
 8000e74:	fb08 3319 	mls	r3, r8, r9, r3
 8000e78:	fa1f fa8e 	uxth.w	sl, lr
 8000e7c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e80:	fb09 f40a 	mul.w	r4, r9, sl
 8000e84:	429c      	cmp	r4, r3
 8000e86:	fa02 f207 	lsl.w	r2, r2, r7
 8000e8a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e8e:	d90b      	bls.n	8000ea8 <__udivmoddi4+0x1b0>
 8000e90:	eb1e 0303 	adds.w	r3, lr, r3
 8000e94:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e98:	f080 8087 	bcs.w	8000faa <__udivmoddi4+0x2b2>
 8000e9c:	429c      	cmp	r4, r3
 8000e9e:	f240 8084 	bls.w	8000faa <__udivmoddi4+0x2b2>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4473      	add	r3, lr
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	b2ad      	uxth	r5, r5
 8000eac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eb0:	fb08 3310 	mls	r3, r8, r0, r3
 8000eb4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000eb8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ebc:	45a2      	cmp	sl, r4
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x1da>
 8000ec0:	eb1e 0404 	adds.w	r4, lr, r4
 8000ec4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ec8:	d26b      	bcs.n	8000fa2 <__udivmoddi4+0x2aa>
 8000eca:	45a2      	cmp	sl, r4
 8000ecc:	d969      	bls.n	8000fa2 <__udivmoddi4+0x2aa>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4474      	add	r4, lr
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eda:	eba4 040a 	sub.w	r4, r4, sl
 8000ede:	454c      	cmp	r4, r9
 8000ee0:	46c2      	mov	sl, r8
 8000ee2:	464b      	mov	r3, r9
 8000ee4:	d354      	bcc.n	8000f90 <__udivmoddi4+0x298>
 8000ee6:	d051      	beq.n	8000f8c <__udivmoddi4+0x294>
 8000ee8:	2e00      	cmp	r6, #0
 8000eea:	d069      	beq.n	8000fc0 <__udivmoddi4+0x2c8>
 8000eec:	ebb1 050a 	subs.w	r5, r1, sl
 8000ef0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ef4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ef8:	40fd      	lsrs	r5, r7
 8000efa:	40fc      	lsrs	r4, r7
 8000efc:	ea4c 0505 	orr.w	r5, ip, r5
 8000f00:	e9c6 5400 	strd	r5, r4, [r6]
 8000f04:	2700      	movs	r7, #0
 8000f06:	e747      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f08:	f1c2 0320 	rsb	r3, r2, #32
 8000f0c:	fa20 f703 	lsr.w	r7, r0, r3
 8000f10:	4095      	lsls	r5, r2
 8000f12:	fa01 f002 	lsl.w	r0, r1, r2
 8000f16:	fa21 f303 	lsr.w	r3, r1, r3
 8000f1a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000f1e:	4338      	orrs	r0, r7
 8000f20:	0c01      	lsrs	r1, r0, #16
 8000f22:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f26:	fa1f f885 	uxth.w	r8, r5
 8000f2a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f32:	fb07 f308 	mul.w	r3, r7, r8
 8000f36:	428b      	cmp	r3, r1
 8000f38:	fa04 f402 	lsl.w	r4, r4, r2
 8000f3c:	d907      	bls.n	8000f4e <__udivmoddi4+0x256>
 8000f3e:	1869      	adds	r1, r5, r1
 8000f40:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f44:	d22f      	bcs.n	8000fa6 <__udivmoddi4+0x2ae>
 8000f46:	428b      	cmp	r3, r1
 8000f48:	d92d      	bls.n	8000fa6 <__udivmoddi4+0x2ae>
 8000f4a:	3f02      	subs	r7, #2
 8000f4c:	4429      	add	r1, r5
 8000f4e:	1acb      	subs	r3, r1, r3
 8000f50:	b281      	uxth	r1, r0
 8000f52:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f56:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f5a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f5e:	fb00 f308 	mul.w	r3, r0, r8
 8000f62:	428b      	cmp	r3, r1
 8000f64:	d907      	bls.n	8000f76 <__udivmoddi4+0x27e>
 8000f66:	1869      	adds	r1, r5, r1
 8000f68:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f6c:	d217      	bcs.n	8000f9e <__udivmoddi4+0x2a6>
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	d915      	bls.n	8000f9e <__udivmoddi4+0x2a6>
 8000f72:	3802      	subs	r0, #2
 8000f74:	4429      	add	r1, r5
 8000f76:	1ac9      	subs	r1, r1, r3
 8000f78:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f7c:	e73b      	b.n	8000df6 <__udivmoddi4+0xfe>
 8000f7e:	4637      	mov	r7, r6
 8000f80:	4630      	mov	r0, r6
 8000f82:	e709      	b.n	8000d98 <__udivmoddi4+0xa0>
 8000f84:	4607      	mov	r7, r0
 8000f86:	e6e7      	b.n	8000d58 <__udivmoddi4+0x60>
 8000f88:	4618      	mov	r0, r3
 8000f8a:	e6fb      	b.n	8000d84 <__udivmoddi4+0x8c>
 8000f8c:	4541      	cmp	r1, r8
 8000f8e:	d2ab      	bcs.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f90:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f94:	eb69 020e 	sbc.w	r2, r9, lr
 8000f98:	3801      	subs	r0, #1
 8000f9a:	4613      	mov	r3, r2
 8000f9c:	e7a4      	b.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f9e:	4660      	mov	r0, ip
 8000fa0:	e7e9      	b.n	8000f76 <__udivmoddi4+0x27e>
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	e795      	b.n	8000ed2 <__udivmoddi4+0x1da>
 8000fa6:	4667      	mov	r7, ip
 8000fa8:	e7d1      	b.n	8000f4e <__udivmoddi4+0x256>
 8000faa:	4681      	mov	r9, r0
 8000fac:	e77c      	b.n	8000ea8 <__udivmoddi4+0x1b0>
 8000fae:	3802      	subs	r0, #2
 8000fb0:	442c      	add	r4, r5
 8000fb2:	e747      	b.n	8000e44 <__udivmoddi4+0x14c>
 8000fb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fb8:	442b      	add	r3, r5
 8000fba:	e72f      	b.n	8000e1c <__udivmoddi4+0x124>
 8000fbc:	4638      	mov	r0, r7
 8000fbe:	e708      	b.n	8000dd2 <__udivmoddi4+0xda>
 8000fc0:	4637      	mov	r7, r6
 8000fc2:	e6e9      	b.n	8000d98 <__udivmoddi4+0xa0>

08000fc4 <__aeabi_idiv0>:
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <AESK_CAN_Init>:
 */

#include <AESK_CAN_Library.h>

CAN_ErrorState AESK_CAN_Init( AESK_CAN_Struct *can_struct, uint32_t activateInterrupt)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
 8000fd0:	6039      	str	r1, [r7, #0]

	 // can_struct->hcan = hcan;

	  if(HAL_CAN_ActivateNotification((can_struct->hcan), activateInterrupt) != HAL_OK)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	6839      	ldr	r1, [r7, #0]
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f004 fc52 	bl	8005882 <HAL_CAN_ActivateNotification>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <AESK_CAN_Init+0x20>
	  {
		  return CAN_Error;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	e00a      	b.n	8000ffe <AESK_CAN_Init+0x36>
	  }


	  if(HAL_CAN_Start((can_struct->hcan)) != HAL_OK)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4618      	mov	r0, r3
 8000fee:	f004 fa17 	bl	8005420 <HAL_CAN_Start>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <AESK_CAN_Init+0x34>
	  {
		  return CAN_Error;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	e000      	b.n	8000ffe <AESK_CAN_Init+0x36>
	  }

	  return CAN_OK;
 8000ffc:	2301      	movs	r3, #1
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3708      	adds	r7, #8
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}

08001006 <AESK_CAN_ExtIDMaskFilterConfiguration>:
	return CAN_OK;
}

CAN_ErrorState AESK_CAN_ExtIDMaskFilterConfiguration(AESK_CAN_Struct *can_struct, uint32_t filterAddress,
									   uint32_t filterMaskAddress, uint32_t FIFOSelect, uint32_t filterBank)
{
 8001006:	b580      	push	{r7, lr}
 8001008:	b084      	sub	sp, #16
 800100a:	af00      	add	r7, sp, #0
 800100c:	60f8      	str	r0, [r7, #12]
 800100e:	60b9      	str	r1, [r7, #8]
 8001010:	607a      	str	r2, [r7, #4]
 8001012:	603b      	str	r3, [r7, #0]
	can_struct->sConfig.FilterActivation = CAN_FILTER_ENABLE;
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	2201      	movs	r2, #1
 8001018:	659a      	str	r2, [r3, #88]	; 0x58
	can_struct->sConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	2200      	movs	r2, #0
 800101e:	651a      	str	r2, [r3, #80]	; 0x50
	can_struct->sConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	2201      	movs	r2, #1
 8001024:	655a      	str	r2, [r3, #84]	; 0x54
	can_struct->sConfig.FilterBank = filterBank;
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	69ba      	ldr	r2, [r7, #24]
 800102a:	64da      	str	r2, [r3, #76]	; 0x4c
	can_struct->sConfig.FilterIdHigh = (uint16_t)(filterAddress >> 13);
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	0b5b      	lsrs	r3, r3, #13
 8001030:	b29b      	uxth	r3, r3
 8001032:	461a      	mov	r2, r3
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	639a      	str	r2, [r3, #56]	; 0x38
	can_struct->sConfig.FilterIdLow = (uint16_t)(filterAddress << 3) | CAN_IDE_32;
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	b29b      	uxth	r3, r3
 800103c:	00db      	lsls	r3, r3, #3
 800103e:	b29b      	uxth	r3, r3
 8001040:	f043 0304 	orr.w	r3, r3, #4
 8001044:	b29b      	uxth	r3, r3
 8001046:	461a      	mov	r2, r3
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	63da      	str	r2, [r3, #60]	; 0x3c
	can_struct->sConfig.FilterMaskIdHigh = (uint16_t)(filterMaskAddress >> 13);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	0b5b      	lsrs	r3, r3, #13
 8001050:	b29b      	uxth	r3, r3
 8001052:	461a      	mov	r2, r3
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	641a      	str	r2, [r3, #64]	; 0x40
	can_struct->sConfig.FilterMaskIdLow = (uint16_t)(filterMaskAddress << 3) | CAN_IDE_32;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	b29b      	uxth	r3, r3
 800105c:	00db      	lsls	r3, r3, #3
 800105e:	b29b      	uxth	r3, r3
 8001060:	f043 0304 	orr.w	r3, r3, #4
 8001064:	b29b      	uxth	r3, r3
 8001066:	461a      	mov	r2, r3
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	645a      	str	r2, [r3, #68]	; 0x44
	can_struct->sConfig.FilterFIFOAssignment = FIFOSelect;
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	683a      	ldr	r2, [r7, #0]
 8001070:	649a      	str	r2, [r3, #72]	; 0x48

	if(HAL_CAN_ConfigFilter((can_struct->hcan), &(can_struct->sConfig)) != HAL_OK)
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	681a      	ldr	r2, [r3, #0]
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	3338      	adds	r3, #56	; 0x38
 800107a:	4619      	mov	r1, r3
 800107c:	4610      	mov	r0, r2
 800107e:	f004 f8ef 	bl	8005260 <HAL_CAN_ConfigFilter>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <AESK_CAN_ExtIDMaskFilterConfiguration+0x86>
	{
		return CAN_Error;
 8001088:	2300      	movs	r3, #0
 800108a:	e000      	b.n	800108e <AESK_CAN_ExtIDMaskFilterConfiguration+0x88>
	}

	return CAN_OK;
 800108c:	2301      	movs	r3, #1
}
 800108e:	4618      	mov	r0, r3
 8001090:	3710      	adds	r7, #16
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}

08001096 <AESK_CAN_SendExtIDMessage>:

	return CAN_OK;
}

CAN_ErrorState AESK_CAN_SendExtIDMessage(AESK_CAN_Struct *can_struct, uint32_t address, uint8_t *transmitBuf, uint32_t size)
{
 8001096:	b580      	push	{r7, lr}
 8001098:	b084      	sub	sp, #16
 800109a:	af00      	add	r7, sp, #0
 800109c:	60f8      	str	r0, [r7, #12]
 800109e:	60b9      	str	r1, [r7, #8]
 80010a0:	607a      	str	r2, [r7, #4]
 80010a2:	603b      	str	r3, [r7, #0]
	can_struct->txMsg.ExtId = address;//////////
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	68ba      	ldr	r2, [r7, #8]
 80010a8:	609a      	str	r2, [r3, #8]
	can_struct->txMsg.IDE = CAN_ID_EXT;//////
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	2204      	movs	r2, #4
 80010ae:	60da      	str	r2, [r3, #12]
	can_struct->txMsg.RTR = CAN_RTR_DATA;///////
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	2200      	movs	r2, #0
 80010b4:	611a      	str	r2, [r3, #16]
	can_struct->txMsg.DLC = size;////////////////
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	683a      	ldr	r2, [r7, #0]
 80010ba:	615a      	str	r2, [r3, #20]

	if(HAL_CAN_AddTxMessage((can_struct->hcan), &(can_struct->txMsg), transmitBuf, &(can_struct->pTxMailbox)) != HAL_OK)
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	6818      	ldr	r0, [r3, #0]
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	1d19      	adds	r1, r3, #4
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	3360      	adds	r3, #96	; 0x60
 80010c8:	687a      	ldr	r2, [r7, #4]
 80010ca:	f004 f9ed 	bl	80054a8 <HAL_CAN_AddTxMessage>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <AESK_CAN_SendExtIDMessage+0x42>
	{
		return CAN_TransmitError;
 80010d4:	2302      	movs	r3, #2
 80010d6:	e000      	b.n	80010da <AESK_CAN_SendExtIDMessage+0x44>
	}
	
	//while(HAL_CAN_IsTxMessagePending((can_struct->hcan), (can_struct->pTxMailbox)));
	return CAN_OK;
 80010d8:	2301      	movs	r3, #1
}
 80010da:	4618      	mov	r0, r3
 80010dc:	3710      	adds	r7, #16
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}

080010e2 <AESK_CAN_ReadExtIDMessage>:
	
	return CAN_OK;
}

CAN_ErrorState AESK_CAN_ReadExtIDMessage(AESK_CAN_Struct *can_struct, uint32_t FIFOSelect)
{
 80010e2:	b580      	push	{r7, lr}
 80010e4:	b082      	sub	sp, #8
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]
 80010ea:	6039      	str	r1, [r7, #0]
	if(HAL_CAN_GetRxMessage((can_struct->hcan), FIFOSelect, &(can_struct->rxMsg), can_struct->receivedData) != HAL_OK)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	6818      	ldr	r0, [r3, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	f103 021c 	add.w	r2, r3, #28
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	3364      	adds	r3, #100	; 0x64
 80010fa:	6839      	ldr	r1, [r7, #0]
 80010fc:	f004 faaf 	bl	800565e <HAL_CAN_GetRxMessage>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <AESK_CAN_ReadExtIDMessage+0x28>
	{
		return CAN_ReceiveError;
 8001106:	2303      	movs	r3, #3
 8001108:	e000      	b.n	800110c <AESK_CAN_ReadExtIDMessage+0x2a>
	}

		return CAN_OK;
 800110a:	2301      	movs	r3, #1

}
 800110c:	4618      	mov	r0, r3
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}

08001114 <AESK_CAN_Send_RingBuffer>:

			return CAN_OK;
}

CAN_ErrorState AESK_CAN_Send_RingBuffer(AESK_CAN_Struct *can_struct, AESK_Ring_Buffer* ring_buf, uint32_t address)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b08a      	sub	sp, #40	; 0x28
 8001118:	af00      	add	r7, sp, #0
 800111a:	60f8      	str	r0, [r7, #12]
 800111c:	60b9      	str	r1, [r7, #8]
 800111e:	607a      	str	r2, [r7, #4]
	if(ring_buf->remainder_byte > 8)
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	; 0x804
 8001126:	2b08      	cmp	r3, #8
 8001128:	d923      	bls.n	8001172 <AESK_CAN_Send_RingBuffer+0x5e>
	{
		uint8_t temp_buf[8] = { 0 };
 800112a:	f107 031c 	add.w	r3, r7, #28
 800112e:	2200      	movs	r2, #0
 8001130:	601a      	str	r2, [r3, #0]
 8001132:	605a      	str	r2, [r3, #4]

		for(uint8_t i = 0; i < 8; i++)
 8001134:	2300      	movs	r3, #0
 8001136:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800113a:	e00d      	b.n	8001158 <AESK_CAN_Send_RingBuffer+0x44>
		{
			Read_Byte_Ring_Buffer(ring_buf, &(temp_buf[i]));
 800113c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001140:	f107 021c 	add.w	r2, r7, #28
 8001144:	4413      	add	r3, r2
 8001146:	4619      	mov	r1, r3
 8001148:	68b8      	ldr	r0, [r7, #8]
 800114a:	f000 fdc8 	bl	8001cde <Read_Byte_Ring_Buffer>
		for(uint8_t i = 0; i < 8; i++)
 800114e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001152:	3301      	adds	r3, #1
 8001154:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001158:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800115c:	2b07      	cmp	r3, #7
 800115e:	d9ed      	bls.n	800113c <AESK_CAN_Send_RingBuffer+0x28>
		}
		return AESK_CAN_SendExtIDMessage(can_struct, address, temp_buf, sizeof(temp_buf));
 8001160:	f107 021c 	add.w	r2, r7, #28
 8001164:	2308      	movs	r3, #8
 8001166:	6879      	ldr	r1, [r7, #4]
 8001168:	68f8      	ldr	r0, [r7, #12]
 800116a:	f7ff ff94 	bl	8001096 <AESK_CAN_SendExtIDMessage>
 800116e:	4603      	mov	r3, r0
 8001170:	e02c      	b.n	80011cc <AESK_CAN_Send_RingBuffer+0xb8>

	}
	else
	{

		if(ring_buf->remainder_byte == 0)
 8001172:	68bb      	ldr	r3, [r7, #8]
 8001174:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	; 0x804
 8001178:	2b00      	cmp	r3, #0
 800117a:	d102      	bne.n	8001182 <AESK_CAN_Send_RingBuffer+0x6e>
		{
			return CAN_BUFFER_MOD;
 800117c:	f04f 33ff 	mov.w	r3, #4294967295
 8001180:	e024      	b.n	80011cc <AESK_CAN_Send_RingBuffer+0xb8>
		}

		uint8_t temp_buf[8] = { 0 };
 8001182:	f107 0314 	add.w	r3, r7, #20
 8001186:	2200      	movs	r2, #0
 8001188:	601a      	str	r2, [r3, #0]
 800118a:	605a      	str	r2, [r3, #4]
		uint8_t i = 0;
 800118c:	2300      	movs	r3, #0
 800118e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	    while(ring_buf->remainder_byte)
 8001192:	e00d      	b.n	80011b0 <AESK_CAN_Send_RingBuffer+0x9c>
	    {
	    	Read_Byte_Ring_Buffer(ring_buf, &(temp_buf[i]));
 8001194:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001198:	f107 0214 	add.w	r2, r7, #20
 800119c:	4413      	add	r3, r2
 800119e:	4619      	mov	r1, r3
 80011a0:	68b8      	ldr	r0, [r7, #8]
 80011a2:	f000 fd9c 	bl	8001cde <Read_Byte_Ring_Buffer>
	    	i++;
 80011a6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80011aa:	3301      	adds	r3, #1
 80011ac:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	    while(ring_buf->remainder_byte)
 80011b0:	68bb      	ldr	r3, [r7, #8]
 80011b2:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	; 0x804
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d1ec      	bne.n	8001194 <AESK_CAN_Send_RingBuffer+0x80>
	    }
	    return AESK_CAN_SendExtIDMessage(can_struct, address, temp_buf, i);
 80011ba:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80011be:	f107 0214 	add.w	r2, r7, #20
 80011c2:	6879      	ldr	r1, [r7, #4]
 80011c4:	68f8      	ldr	r0, [r7, #12]
 80011c6:	f7ff ff66 	bl	8001096 <AESK_CAN_SendExtIDMessage>
 80011ca:	4603      	mov	r3, r0
	}


}
 80011cc:	4618      	mov	r0, r3
 80011ce:	3728      	adds	r7, #40	; 0x28
 80011d0:	46bd      	mov	sp, r7
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <AESK_UINT16toUINT8_LE>:
 *  		dizi[0] = 0x55;
 *  		dizi[1] = 0x45;
 *  		fonksiyonun k yukarda gsterildii gibi olur.
 */
void AESK_UINT16toUINT8_LE(uint16_t *packData, uint8_t *packBuf, uint16_t *index)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b085      	sub	sp, #20
 80011d8:	af00      	add	r7, sp, #0
 80011da:	60f8      	str	r0, [r7, #12]
 80011dc:	60b9      	str	r1, [r7, #8]
 80011de:	607a      	str	r2, [r7, #4]
	packBuf[*index] = ((uint8_t*)packData)[0];
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	881b      	ldrh	r3, [r3, #0]
 80011e4:	461a      	mov	r2, r3
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	4413      	add	r3, r2
 80011ea:	68fa      	ldr	r2, [r7, #12]
 80011ec:	7812      	ldrb	r2, [r2, #0]
 80011ee:	701a      	strb	r2, [r3, #0]
	packBuf[(*index) + 1] = ((uint8_t*)packData)[1];
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	3301      	adds	r3, #1
 80011f6:	68ba      	ldr	r2, [r7, #8]
 80011f8:	4413      	add	r3, r2
 80011fa:	68fa      	ldr	r2, [r7, #12]
 80011fc:	7852      	ldrb	r2, [r2, #1]
 80011fe:	701a      	strb	r2, [r3, #0]

	*index = *index + sizeof(uint16_t);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	881b      	ldrh	r3, [r3, #0]
 8001204:	3302      	adds	r3, #2
 8001206:	b29a      	uxth	r2, r3
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	801a      	strh	r2, [r3, #0]
}
 800120c:	bf00      	nop
 800120e:	3714      	adds	r7, #20
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr

08001218 <AESK_INT16toUINT8_LE>:
 *  		dizi[0] = 0x55;
 *  		dizi[1] = 0x45;
 *  		fonksiyonun k yukarda gsterildii gibi olur.
 */
void AESK_INT16toUINT8_LE(int16_t *packData, uint8_t *packBuf, uint16_t *index)
{
 8001218:	b480      	push	{r7}
 800121a:	b085      	sub	sp, #20
 800121c:	af00      	add	r7, sp, #0
 800121e:	60f8      	str	r0, [r7, #12]
 8001220:	60b9      	str	r1, [r7, #8]
 8001222:	607a      	str	r2, [r7, #4]
	packBuf[*index] = ((uint8_t*)packData)[0];
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	881b      	ldrh	r3, [r3, #0]
 8001228:	461a      	mov	r2, r3
 800122a:	68bb      	ldr	r3, [r7, #8]
 800122c:	4413      	add	r3, r2
 800122e:	68fa      	ldr	r2, [r7, #12]
 8001230:	7812      	ldrb	r2, [r2, #0]
 8001232:	701a      	strb	r2, [r3, #0]
	packBuf[(*index) + 1] = ((uint8_t*)packData)[1];
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	881b      	ldrh	r3, [r3, #0]
 8001238:	3301      	adds	r3, #1
 800123a:	68ba      	ldr	r2, [r7, #8]
 800123c:	4413      	add	r3, r2
 800123e:	68fa      	ldr	r2, [r7, #12]
 8001240:	7852      	ldrb	r2, [r2, #1]
 8001242:	701a      	strb	r2, [r3, #0]

	*index = *index + sizeof(int16_t);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	881b      	ldrh	r3, [r3, #0]
 8001248:	3302      	adds	r3, #2
 800124a:	b29a      	uxth	r2, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	801a      	strh	r2, [r3, #0]
}
 8001250:	bf00      	nop
 8001252:	3714      	adds	r7, #20
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr

0800125c <AESK_UINT32toUINT8_LE>:
 *  		dizi[2] = 0x55;
 *  		dizi[3] = 0x45;
 *  		fonksiyonun k yukarda gsterildii gibi olur.
 */
void AESK_UINT32toUINT8_LE(uint32_t *packData, uint8_t *packBuf, uint16_t *index)
{
 800125c:	b480      	push	{r7}
 800125e:	b085      	sub	sp, #20
 8001260:	af00      	add	r7, sp, #0
 8001262:	60f8      	str	r0, [r7, #12]
 8001264:	60b9      	str	r1, [r7, #8]
 8001266:	607a      	str	r2, [r7, #4]
	packBuf[*index] = ((uint8_t*)packData)[0];
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	881b      	ldrh	r3, [r3, #0]
 800126c:	461a      	mov	r2, r3
 800126e:	68bb      	ldr	r3, [r7, #8]
 8001270:	4413      	add	r3, r2
 8001272:	68fa      	ldr	r2, [r7, #12]
 8001274:	7812      	ldrb	r2, [r2, #0]
 8001276:	701a      	strb	r2, [r3, #0]
	packBuf[(*index) + 1] = ((uint8_t*)packData)[1];
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	881b      	ldrh	r3, [r3, #0]
 800127c:	3301      	adds	r3, #1
 800127e:	68ba      	ldr	r2, [r7, #8]
 8001280:	4413      	add	r3, r2
 8001282:	68fa      	ldr	r2, [r7, #12]
 8001284:	7852      	ldrb	r2, [r2, #1]
 8001286:	701a      	strb	r2, [r3, #0]
	packBuf[(*index) + 2] = ((uint8_t*)packData)[2];
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	881b      	ldrh	r3, [r3, #0]
 800128c:	3302      	adds	r3, #2
 800128e:	68ba      	ldr	r2, [r7, #8]
 8001290:	4413      	add	r3, r2
 8001292:	68fa      	ldr	r2, [r7, #12]
 8001294:	7892      	ldrb	r2, [r2, #2]
 8001296:	701a      	strb	r2, [r3, #0]
	packBuf[(*index) + 3] = ((uint8_t*)packData)[3];
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	881b      	ldrh	r3, [r3, #0]
 800129c:	3303      	adds	r3, #3
 800129e:	68ba      	ldr	r2, [r7, #8]
 80012a0:	4413      	add	r3, r2
 80012a2:	68fa      	ldr	r2, [r7, #12]
 80012a4:	78d2      	ldrb	r2, [r2, #3]
 80012a6:	701a      	strb	r2, [r3, #0]

	*index = *index + sizeof(uint32_t);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	881b      	ldrh	r3, [r3, #0]
 80012ac:	3304      	adds	r3, #4
 80012ae:	b29a      	uxth	r2, r3
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	801a      	strh	r2, [r3, #0]
}
 80012b4:	bf00      	nop
 80012b6:	3714      	adds	r7, #20
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr

080012c0 <AESK_UINT8toUINT8CODE>:

/***************************************  FLOAT64(DOUBLE) PACKAGE END *********************************************************/
/***************************************  UINT8 PACKAGE START *********************************************************/

void AESK_UINT8toUINT8CODE(uint8_t *packData, uint8_t *packBuf, uint16_t *index)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b085      	sub	sp, #20
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	60f8      	str	r0, [r7, #12]
 80012c8:	60b9      	str	r1, [r7, #8]
 80012ca:	607a      	str	r2, [r7, #4]
	packBuf[*index] = ((uint8_t*)packData)[0];
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	881b      	ldrh	r3, [r3, #0]
 80012d0:	461a      	mov	r2, r3
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	4413      	add	r3, r2
 80012d6:	68fa      	ldr	r2, [r7, #12]
 80012d8:	7812      	ldrb	r2, [r2, #0]
 80012da:	701a      	strb	r2, [r3, #0]

	*index = *index + sizeof(uint8_t);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	881b      	ldrh	r3, [r3, #0]
 80012e0:	3301      	adds	r3, #1
 80012e2:	b29a      	uxth	r2, r3
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	801a      	strh	r2, [r3, #0]
}
 80012e8:	bf00      	nop
 80012ea:	3714      	adds	r7, #20
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr

080012f4 <AESK_INT8toUINT8CODE>:

void AESK_INT8toUINT8CODE(int8_t *packData, uint8_t *packBuf, uint16_t *index)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b085      	sub	sp, #20
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	60f8      	str	r0, [r7, #12]
 80012fc:	60b9      	str	r1, [r7, #8]
 80012fe:	607a      	str	r2, [r7, #4]
	packBuf[*index] = ((uint8_t*)packData)[0];
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	881b      	ldrh	r3, [r3, #0]
 8001304:	461a      	mov	r2, r3
 8001306:	68bb      	ldr	r3, [r7, #8]
 8001308:	4413      	add	r3, r2
 800130a:	68fa      	ldr	r2, [r7, #12]
 800130c:	7812      	ldrb	r2, [r2, #0]
 800130e:	701a      	strb	r2, [r3, #0]

		*index = *index + sizeof(int8_t);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	881b      	ldrh	r3, [r3, #0]
 8001314:	3301      	adds	r3, #1
 8001316:	b29a      	uxth	r2, r3
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	801a      	strh	r2, [r3, #0]
}
 800131c:	bf00      	nop
 800131e:	3714      	adds	r7, #20
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr

08001328 <AESK_GL_Init>:


#include "AESK_GL.h"

void AESK_GL_Init(AESK_GL* aesk_gl)
{
 8001328:	b480      	push	{r7}
 800132a:	b085      	sub	sp, #20
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
	for(uint32_t i = 0; i < sizeof(AESK_GL); i++)
 8001330:	2300      	movs	r3, #0
 8001332:	60fb      	str	r3, [r7, #12]
 8001334:	e007      	b.n	8001346 <AESK_GL_Init+0x1e>
	{
		((uint8_t*)aesk_gl)[i] = 0;
 8001336:	687a      	ldr	r2, [r7, #4]
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	4413      	add	r3, r2
 800133c:	2200      	movs	r2, #0
 800133e:	701a      	strb	r2, [r3, #0]
	for(uint32_t i = 0; i < sizeof(AESK_GL); i++)
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	3301      	adds	r3, #1
 8001344:	60fb      	str	r3, [r7, #12]
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	f643 320f 	movw	r2, #15119	; 0x3b0f
 800134c:	4293      	cmp	r3, r2
 800134e:	d9f2      	bls.n	8001336 <AESK_GL_Init+0xe>
	}
}
 8001350:	bf00      	nop
 8001352:	3714      	adds	r7, #20
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr

0800135c <HAL_CAN_TxMailbox0CompleteCallback>:

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
 {
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
		if(hcan == aesk_gl.aesk_can_2.hcan)
 8001364:	4b0c      	ldr	r3, [pc, #48]	; (8001398 <HAL_CAN_TxMailbox0CompleteCallback+0x3c>)
 8001366:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 800136a:	687a      	ldr	r2, [r7, #4]
 800136c:	429a      	cmp	r2, r3
 800136e:	d108      	bne.n	8001382 <HAL_CAN_TxMailbox0CompleteCallback+0x26>
		{
			AESK_CAN_Send_RingBuffer(&aesk_gl.aesk_can_2, &aesk_gl.CAN2_Rng_Buf_Tx, aesk_gl.aesk_can_2.txMsg.ExtId);
 8001370:	4b09      	ldr	r3, [pc, #36]	; (8001398 <HAL_CAN_TxMailbox0CompleteCallback+0x3c>)
 8001372:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8001376:	461a      	mov	r2, r3
 8001378:	4908      	ldr	r1, [pc, #32]	; (800139c <HAL_CAN_TxMailbox0CompleteCallback+0x40>)
 800137a:	4809      	ldr	r0, [pc, #36]	; (80013a0 <HAL_CAN_TxMailbox0CompleteCallback+0x44>)
 800137c:	f7ff feca 	bl	8001114 <AESK_CAN_Send_RingBuffer>
		}
		else
		{
			AESK_CAN_Send_RingBuffer(&aesk_gl.aesk_can_1, &aesk_gl.CAN1_Rng_Buf_Tx, aesk_gl.aesk_can_1.txMsg.ExtId);
		}
 }
 8001380:	e006      	b.n	8001390 <HAL_CAN_TxMailbox0CompleteCallback+0x34>
			AESK_CAN_Send_RingBuffer(&aesk_gl.aesk_can_1, &aesk_gl.CAN1_Rng_Buf_Tx, aesk_gl.aesk_can_1.txMsg.ExtId);
 8001382:	4b05      	ldr	r3, [pc, #20]	; (8001398 <HAL_CAN_TxMailbox0CompleteCallback+0x3c>)
 8001384:	689b      	ldr	r3, [r3, #8]
 8001386:	461a      	mov	r2, r3
 8001388:	4906      	ldr	r1, [pc, #24]	; (80013a4 <HAL_CAN_TxMailbox0CompleteCallback+0x48>)
 800138a:	4803      	ldr	r0, [pc, #12]	; (8001398 <HAL_CAN_TxMailbox0CompleteCallback+0x3c>)
 800138c:	f7ff fec2 	bl	8001114 <AESK_CAN_Send_RingBuffer>
 }
 8001390:	bf00      	nop
 8001392:	3708      	adds	r7, #8
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	20000614 	.word	0x20000614
 800139c:	20003112 	.word	0x20003112
 80013a0:	20000784 	.word	0x20000784
 80013a4:	2000290c 	.word	0x2000290c

080013a8 <HAL_CAN_TxMailbox1CompleteCallback>:

 void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
 {
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
		if(hcan == aesk_gl.aesk_can_2.hcan)
 80013b0:	4b0c      	ldr	r3, [pc, #48]	; (80013e4 <HAL_CAN_TxMailbox1CompleteCallback+0x3c>)
 80013b2:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 80013b6:	687a      	ldr	r2, [r7, #4]
 80013b8:	429a      	cmp	r2, r3
 80013ba:	d108      	bne.n	80013ce <HAL_CAN_TxMailbox1CompleteCallback+0x26>
		{
			AESK_CAN_Send_RingBuffer(&aesk_gl.aesk_can_2, &aesk_gl.CAN2_Rng_Buf_Tx, aesk_gl.aesk_can_2.txMsg.ExtId);
 80013bc:	4b09      	ldr	r3, [pc, #36]	; (80013e4 <HAL_CAN_TxMailbox1CompleteCallback+0x3c>)
 80013be:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 80013c2:	461a      	mov	r2, r3
 80013c4:	4908      	ldr	r1, [pc, #32]	; (80013e8 <HAL_CAN_TxMailbox1CompleteCallback+0x40>)
 80013c6:	4809      	ldr	r0, [pc, #36]	; (80013ec <HAL_CAN_TxMailbox1CompleteCallback+0x44>)
 80013c8:	f7ff fea4 	bl	8001114 <AESK_CAN_Send_RingBuffer>
		}
		else
		{
			AESK_CAN_Send_RingBuffer(&aesk_gl.aesk_can_1, &aesk_gl.CAN1_Rng_Buf_Tx, aesk_gl.aesk_can_1.txMsg.ExtId);
		}
 }
 80013cc:	e006      	b.n	80013dc <HAL_CAN_TxMailbox1CompleteCallback+0x34>
			AESK_CAN_Send_RingBuffer(&aesk_gl.aesk_can_1, &aesk_gl.CAN1_Rng_Buf_Tx, aesk_gl.aesk_can_1.txMsg.ExtId);
 80013ce:	4b05      	ldr	r3, [pc, #20]	; (80013e4 <HAL_CAN_TxMailbox1CompleteCallback+0x3c>)
 80013d0:	689b      	ldr	r3, [r3, #8]
 80013d2:	461a      	mov	r2, r3
 80013d4:	4906      	ldr	r1, [pc, #24]	; (80013f0 <HAL_CAN_TxMailbox1CompleteCallback+0x48>)
 80013d6:	4803      	ldr	r0, [pc, #12]	; (80013e4 <HAL_CAN_TxMailbox1CompleteCallback+0x3c>)
 80013d8:	f7ff fe9c 	bl	8001114 <AESK_CAN_Send_RingBuffer>
 }
 80013dc:	bf00      	nop
 80013de:	3708      	adds	r7, #8
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}
 80013e4:	20000614 	.word	0x20000614
 80013e8:	20003112 	.word	0x20003112
 80013ec:	20000784 	.word	0x20000784
 80013f0:	2000290c 	.word	0x2000290c

080013f4 <HAL_CAN_TxMailbox2CompleteCallback>:
 void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
 {
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
		if(hcan == aesk_gl.aesk_can_2.hcan)
 80013fc:	4b0c      	ldr	r3, [pc, #48]	; (8001430 <HAL_CAN_TxMailbox2CompleteCallback+0x3c>)
 80013fe:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001402:	687a      	ldr	r2, [r7, #4]
 8001404:	429a      	cmp	r2, r3
 8001406:	d108      	bne.n	800141a <HAL_CAN_TxMailbox2CompleteCallback+0x26>
		{
			AESK_CAN_Send_RingBuffer(&aesk_gl.aesk_can_2, &aesk_gl.CAN2_Rng_Buf_Tx, aesk_gl.aesk_can_2.txMsg.ExtId);
 8001408:	4b09      	ldr	r3, [pc, #36]	; (8001430 <HAL_CAN_TxMailbox2CompleteCallback+0x3c>)
 800140a:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 800140e:	461a      	mov	r2, r3
 8001410:	4908      	ldr	r1, [pc, #32]	; (8001434 <HAL_CAN_TxMailbox2CompleteCallback+0x40>)
 8001412:	4809      	ldr	r0, [pc, #36]	; (8001438 <HAL_CAN_TxMailbox2CompleteCallback+0x44>)
 8001414:	f7ff fe7e 	bl	8001114 <AESK_CAN_Send_RingBuffer>
		}
		else
		{
			AESK_CAN_Send_RingBuffer(&aesk_gl.aesk_can_1, &aesk_gl.CAN1_Rng_Buf_Tx, aesk_gl.aesk_can_1.txMsg.ExtId);
		}
 }
 8001418:	e006      	b.n	8001428 <HAL_CAN_TxMailbox2CompleteCallback+0x34>
			AESK_CAN_Send_RingBuffer(&aesk_gl.aesk_can_1, &aesk_gl.CAN1_Rng_Buf_Tx, aesk_gl.aesk_can_1.txMsg.ExtId);
 800141a:	4b05      	ldr	r3, [pc, #20]	; (8001430 <HAL_CAN_TxMailbox2CompleteCallback+0x3c>)
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	461a      	mov	r2, r3
 8001420:	4906      	ldr	r1, [pc, #24]	; (800143c <HAL_CAN_TxMailbox2CompleteCallback+0x48>)
 8001422:	4803      	ldr	r0, [pc, #12]	; (8001430 <HAL_CAN_TxMailbox2CompleteCallback+0x3c>)
 8001424:	f7ff fe76 	bl	8001114 <AESK_CAN_Send_RingBuffer>
 }
 8001428:	bf00      	nop
 800142a:	3708      	adds	r7, #8
 800142c:	46bd      	mov	sp, r7
 800142e:	bd80      	pop	{r7, pc}
 8001430:	20000614 	.word	0x20000614
 8001434:	20003112 	.word	0x20003112
 8001438:	20000784 	.word	0x20000784
 800143c:	2000290c 	.word	0x2000290c

08001440 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
	if(hcan == aesk_gl.aesk_can_1.hcan)
 8001448:	4b10      	ldr	r3, [pc, #64]	; (800148c <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	687a      	ldr	r2, [r7, #4]
 800144e:	429a      	cmp	r2, r3
 8001450:	d10b      	bne.n	800146a <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
	{
		AESK_CAN_ReadExtIDMessage(&aesk_gl.aesk_can_1, FIFO_0);
 8001452:	2100      	movs	r1, #0
 8001454:	480d      	ldr	r0, [pc, #52]	; (800148c <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8001456:	f7ff fe44 	bl	80010e2 <AESK_CAN_ReadExtIDMessage>
		Write_Data_Ring_Buffer(&(aesk_gl.CAN_Rng_Buf_1[FIFO_0]), aesk_gl.aesk_can_1.receivedData, aesk_gl.aesk_can_1.rxMsg.DLC);
 800145a:	4b0c      	ldr	r3, [pc, #48]	; (800148c <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 800145c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800145e:	461a      	mov	r2, r3
 8001460:	490b      	ldr	r1, [pc, #44]	; (8001490 <HAL_CAN_RxFifo0MsgPendingCallback+0x50>)
 8001462:	480c      	ldr	r0, [pc, #48]	; (8001494 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>)
 8001464:	f000 fbf2 	bl	8001c4c <Write_Data_Ring_Buffer>
	else
	{
		AESK_CAN_ReadExtIDMessage(&aesk_gl.aesk_can_2, FIFO_0);
		Write_Data_Ring_Buffer(&(aesk_gl.CAN_Rng_Buf_2[FIFO_0]), aesk_gl.aesk_can_2.receivedData, aesk_gl.aesk_can_2.rxMsg.DLC);
	}
}
 8001468:	e00b      	b.n	8001482 <HAL_CAN_RxFifo0MsgPendingCallback+0x42>
		AESK_CAN_ReadExtIDMessage(&aesk_gl.aesk_can_2, FIFO_0);
 800146a:	2100      	movs	r1, #0
 800146c:	480a      	ldr	r0, [pc, #40]	; (8001498 <HAL_CAN_RxFifo0MsgPendingCallback+0x58>)
 800146e:	f7ff fe38 	bl	80010e2 <AESK_CAN_ReadExtIDMessage>
		Write_Data_Ring_Buffer(&(aesk_gl.CAN_Rng_Buf_2[FIFO_0]), aesk_gl.aesk_can_2.receivedData, aesk_gl.aesk_can_2.rxMsg.DLC);
 8001472:	4b06      	ldr	r3, [pc, #24]	; (800148c <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8001474:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8001478:	461a      	mov	r2, r3
 800147a:	4908      	ldr	r1, [pc, #32]	; (800149c <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 800147c:	4808      	ldr	r0, [pc, #32]	; (80014a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 800147e:	f000 fbe5 	bl	8001c4c <Write_Data_Ring_Buffer>
}
 8001482:	bf00      	nop
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	20000614 	.word	0x20000614
 8001490:	20000678 	.word	0x20000678
 8001494:	200008f4 	.word	0x200008f4
 8001498:	20000784 	.word	0x20000784
 800149c:	200007e8 	.word	0x200007e8
 80014a0:	20001900 	.word	0x20001900

080014a4 <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
	if(hcan == aesk_gl.aesk_can_1.hcan)
 80014ac:	4b10      	ldr	r3, [pc, #64]	; (80014f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x4c>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	687a      	ldr	r2, [r7, #4]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d10b      	bne.n	80014ce <HAL_CAN_RxFifo1MsgPendingCallback+0x2a>
	{
		AESK_CAN_ReadExtIDMessage(&aesk_gl.aesk_can_1, FIFO_1);
 80014b6:	2101      	movs	r1, #1
 80014b8:	480d      	ldr	r0, [pc, #52]	; (80014f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x4c>)
 80014ba:	f7ff fe12 	bl	80010e2 <AESK_CAN_ReadExtIDMessage>
		Write_Data_Ring_Buffer(&(aesk_gl.CAN_Rng_Buf_1[FIFO_1]), aesk_gl.aesk_can_1.receivedData, aesk_gl.aesk_can_1.rxMsg.DLC);
 80014be:	4b0c      	ldr	r3, [pc, #48]	; (80014f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x4c>)
 80014c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014c2:	461a      	mov	r2, r3
 80014c4:	490b      	ldr	r1, [pc, #44]	; (80014f4 <HAL_CAN_RxFifo1MsgPendingCallback+0x50>)
 80014c6:	480c      	ldr	r0, [pc, #48]	; (80014f8 <HAL_CAN_RxFifo1MsgPendingCallback+0x54>)
 80014c8:	f000 fbc0 	bl	8001c4c <Write_Data_Ring_Buffer>
	else
	{
		AESK_CAN_ReadExtIDMessage(&aesk_gl.aesk_can_2, FIFO_1);
		Write_Data_Ring_Buffer(&(aesk_gl.CAN_Rng_Buf_2[FIFO_1]), aesk_gl.aesk_can_2.receivedData, aesk_gl.aesk_can_2.rxMsg.DLC);
	}
}
 80014cc:	e00b      	b.n	80014e6 <HAL_CAN_RxFifo1MsgPendingCallback+0x42>
		AESK_CAN_ReadExtIDMessage(&aesk_gl.aesk_can_2, FIFO_1);
 80014ce:	2101      	movs	r1, #1
 80014d0:	480a      	ldr	r0, [pc, #40]	; (80014fc <HAL_CAN_RxFifo1MsgPendingCallback+0x58>)
 80014d2:	f7ff fe06 	bl	80010e2 <AESK_CAN_ReadExtIDMessage>
		Write_Data_Ring_Buffer(&(aesk_gl.CAN_Rng_Buf_2[FIFO_1]), aesk_gl.aesk_can_2.receivedData, aesk_gl.aesk_can_2.rxMsg.DLC);
 80014d6:	4b06      	ldr	r3, [pc, #24]	; (80014f0 <HAL_CAN_RxFifo1MsgPendingCallback+0x4c>)
 80014d8:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 80014dc:	461a      	mov	r2, r3
 80014de:	4908      	ldr	r1, [pc, #32]	; (8001500 <HAL_CAN_RxFifo1MsgPendingCallback+0x5c>)
 80014e0:	4808      	ldr	r0, [pc, #32]	; (8001504 <HAL_CAN_RxFifo1MsgPendingCallback+0x60>)
 80014e2:	f000 fbb3 	bl	8001c4c <Write_Data_Ring_Buffer>
}
 80014e6:	bf00      	nop
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	20000614 	.word	0x20000614
 80014f4:	20000678 	.word	0x20000678
 80014f8:	200010fa 	.word	0x200010fa
 80014fc:	20000784 	.word	0x20000784
 8001500:	200007e8 	.word	0x200007e8
 8001504:	20002106 	.word	0x20002106

08001508 <CHECKSUM_Find>:
void AESK_Receive_Interrupt_Control(UART_HandleTypeDef *huart, GPS_Handle *gpsDatas)
{
	HAL_UART_Receive_IT(huart, &gpsDatas->uartReceiveData_u8, SIZE_OF_INTERRUPT);
}
uint16_t CHECKSUM_Find(const char *data)
{
 8001508:	b590      	push	{r4, r7, lr}
 800150a:	b085      	sub	sp, #20
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
	uint16_t CHK;
	CHK = Hex2Int(*(strchr(data, '*') + 1)) * 16 + Hex2Int(*(strchr(data, '*') + 2));
 8001510:	212a      	movs	r1, #42	; 0x2a
 8001512:	6878      	ldr	r0, [r7, #4]
 8001514:	f00d fe05 	bl	800f122 <strchr>
 8001518:	4603      	mov	r3, r0
 800151a:	3301      	adds	r3, #1
 800151c:	781b      	ldrb	r3, [r3, #0]
 800151e:	4618      	mov	r0, r3
 8001520:	f000 f836 	bl	8001590 <Hex2Int>
 8001524:	4603      	mov	r3, r0
 8001526:	b29b      	uxth	r3, r3
 8001528:	011b      	lsls	r3, r3, #4
 800152a:	b29c      	uxth	r4, r3
 800152c:	212a      	movs	r1, #42	; 0x2a
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f00d fdf7 	bl	800f122 <strchr>
 8001534:	4603      	mov	r3, r0
 8001536:	3302      	adds	r3, #2
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	4618      	mov	r0, r3
 800153c:	f000 f828 	bl	8001590 <Hex2Int>
 8001540:	4603      	mov	r3, r0
 8001542:	b29b      	uxth	r3, r3
 8001544:	4423      	add	r3, r4
 8001546:	81fb      	strh	r3, [r7, #14]
	return CHK;
 8001548:	89fb      	ldrh	r3, [r7, #14]
}
 800154a:	4618      	mov	r0, r3
 800154c:	3714      	adds	r7, #20
 800154e:	46bd      	mov	sp, r7
 8001550:	bd90      	pop	{r4, r7, pc}

08001552 <NMEA_CheckSum>:


uint16_t NMEA_CheckSum(const char * data, char* startSearch)
{
 8001552:	b580      	push	{r7, lr}
 8001554:	b084      	sub	sp, #16
 8001556:	af00      	add	r7, sp, #0
 8001558:	6078      	str	r0, [r7, #4]
 800155a:	6039      	str	r1, [r7, #0]
	uint16_t CHK = 0;
 800155c:	2300      	movs	r3, #0
 800155e:	81fb      	strh	r3, [r7, #14]
	char *finishSearch = strchr(data, '*');
 8001560:	212a      	movs	r1, #42	; 0x2a
 8001562:	6878      	ldr	r0, [r7, #4]
 8001564:	f00d fddd 	bl	800f122 <strchr>
 8001568:	60b8      	str	r0, [r7, #8]

	while(startSearch != finishSearch)
 800156a:	e008      	b.n	800157e <NMEA_CheckSum+0x2c>
	{
		CHK ^= *startSearch;
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	b29a      	uxth	r2, r3
 8001572:	89fb      	ldrh	r3, [r7, #14]
 8001574:	4053      	eors	r3, r2
 8001576:	81fb      	strh	r3, [r7, #14]
		startSearch++;
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	3301      	adds	r3, #1
 800157c:	603b      	str	r3, [r7, #0]
	while(startSearch != finishSearch)
 800157e:	683a      	ldr	r2, [r7, #0]
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	429a      	cmp	r2, r3
 8001584:	d1f2      	bne.n	800156c <NMEA_CheckSum+0x1a>
	}
	return CHK;
 8001586:	89fb      	ldrh	r3, [r7, #14]
}
 8001588:	4618      	mov	r0, r3
 800158a:	3710      	adds	r7, #16
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}

08001590 <Hex2Int>:



uint8_t Hex2Int(char c)
{
 8001590:	b480      	push	{r7}
 8001592:	b085      	sub	sp, #20
 8001594:	af00      	add	r7, sp, #0
 8001596:	4603      	mov	r3, r0
 8001598:	71fb      	strb	r3, [r7, #7]
	uint8_t result = 0;
 800159a:	2300      	movs	r3, #0
 800159c:	73fb      	strb	r3, [r7, #15]
	if (c >= '0' && c <= '9')
 800159e:	79fb      	ldrb	r3, [r7, #7]
 80015a0:	2b2f      	cmp	r3, #47	; 0x2f
 80015a2:	d905      	bls.n	80015b0 <Hex2Int+0x20>
 80015a4:	79fb      	ldrb	r3, [r7, #7]
 80015a6:	2b39      	cmp	r3, #57	; 0x39
 80015a8:	d802      	bhi.n	80015b0 <Hex2Int+0x20>
	{
	result = c - '0';
 80015aa:	79fb      	ldrb	r3, [r7, #7]
 80015ac:	3b30      	subs	r3, #48	; 0x30
 80015ae:	73fb      	strb	r3, [r7, #15]
	}
	if (c >= 'A' && c <= 'F')
 80015b0:	79fb      	ldrb	r3, [r7, #7]
 80015b2:	2b40      	cmp	r3, #64	; 0x40
 80015b4:	d905      	bls.n	80015c2 <Hex2Int+0x32>
 80015b6:	79fb      	ldrb	r3, [r7, #7]
 80015b8:	2b46      	cmp	r3, #70	; 0x46
 80015ba:	d802      	bhi.n	80015c2 <Hex2Int+0x32>
	{
	result = c - 'A' + 10;
 80015bc:	79fb      	ldrb	r3, [r7, #7]
 80015be:	3b37      	subs	r3, #55	; 0x37
 80015c0:	73fb      	strb	r3, [r7, #15]
	}
	if (c >= 'a' && c <= 'f')
 80015c2:	79fb      	ldrb	r3, [r7, #7]
 80015c4:	2b60      	cmp	r3, #96	; 0x60
 80015c6:	d905      	bls.n	80015d4 <Hex2Int+0x44>
 80015c8:	79fb      	ldrb	r3, [r7, #7]
 80015ca:	2b66      	cmp	r3, #102	; 0x66
 80015cc:	d802      	bhi.n	80015d4 <Hex2Int+0x44>
	{
	result = c - 'a' + 10;
 80015ce:	79fb      	ldrb	r3, [r7, #7]
 80015d0:	3b57      	subs	r3, #87	; 0x57
 80015d2:	73fb      	strb	r3, [r7, #15]
	}
	return result;
 80015d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3714      	adds	r7, #20
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr

080015e2 <Find_Comma_Address>:



char* Find_Comma_Address(const char * data, uint8_t commaNumber)
{
 80015e2:	b480      	push	{r7}
 80015e4:	b085      	sub	sp, #20
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	6078      	str	r0, [r7, #4]
 80015ea:	460b      	mov	r3, r1
 80015ec:	70fb      	strb	r3, [r7, #3]
	char* startAddress = (char *)data;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	60fb      	str	r3, [r7, #12]

	while (commaNumber)
 80015f2:	e00d      	b.n	8001610 <Find_Comma_Address+0x2e>
	{
		if (*(startAddress) == ',')
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	2b2c      	cmp	r3, #44	; 0x2c
 80015fa:	d106      	bne.n	800160a <Find_Comma_Address+0x28>
		{
			commaNumber--;
 80015fc:	78fb      	ldrb	r3, [r7, #3]
 80015fe:	3b01      	subs	r3, #1
 8001600:	70fb      	strb	r3, [r7, #3]
			startAddress++;
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	3301      	adds	r3, #1
 8001606:	60fb      	str	r3, [r7, #12]
 8001608:	e002      	b.n	8001610 <Find_Comma_Address+0x2e>
		}
		else
		{
			startAddress++;
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	3301      	adds	r3, #1
 800160e:	60fb      	str	r3, [r7, #12]
	while (commaNumber)
 8001610:	78fb      	ldrb	r3, [r7, #3]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d1ee      	bne.n	80015f4 <Find_Comma_Address+0x12>
		}
	}
	return startAddress;
 8001616:	68fb      	ldr	r3, [r7, #12]
}
 8001618:	4618      	mov	r0, r3
 800161a:	3714      	adds	r7, #20
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr
 8001624:	0000      	movs	r0, r0
	...

08001628 <convertDegMinToDecDeg>:


double convertDegMinToDecDeg(float degMin)
{
 8001628:	b5b0      	push	{r4, r5, r7, lr}
 800162a:	b086      	sub	sp, #24
 800162c:	af00      	add	r7, sp, #0
 800162e:	ed87 0a01 	vstr	s0, [r7, #4]
	double min = 0.0;
 8001632:	f04f 0300 	mov.w	r3, #0
 8001636:	f04f 0400 	mov.w	r4, #0
 800163a:	e9c7 3404 	strd	r3, r4, [r7, #16]
	double decDeg = 0.0;
 800163e:	f04f 0300 	mov.w	r3, #0
 8001642:	f04f 0400 	mov.w	r4, #0
 8001646:	e9c7 3402 	strd	r3, r4, [r7, #8]

	//get the minutes, fmod() requires double
	min = fmod((double)degMin, 100.0);
 800164a:	6878      	ldr	r0, [r7, #4]
 800164c:	f7fe ff9c 	bl	8000588 <__aeabi_f2d>
 8001650:	4603      	mov	r3, r0
 8001652:	460c      	mov	r4, r1
 8001654:	ed9f 1b1a 	vldr	d1, [pc, #104]	; 80016c0 <convertDegMinToDecDeg+0x98>
 8001658:	ec44 3b10 	vmov	d0, r3, r4
 800165c:	f010 fc70 	bl	8011f40 <fmod>
 8001660:	ed87 0b04 	vstr	d0, [r7, #16]

	//rebuild coordinates in decimal degrees
	degMin = (int)(degMin / 100);
 8001664:	ed97 7a01 	vldr	s14, [r7, #4]
 8001668:	eddf 6a17 	vldr	s13, [pc, #92]	; 80016c8 <convertDegMinToDecDeg+0xa0>
 800166c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001670:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001674:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001678:	edc7 7a01 	vstr	s15, [r7, #4]
	decDeg = degMin + (min / 60);
 800167c:	6878      	ldr	r0, [r7, #4]
 800167e:	f7fe ff83 	bl	8000588 <__aeabi_f2d>
 8001682:	4604      	mov	r4, r0
 8001684:	460d      	mov	r5, r1
 8001686:	f04f 0200 	mov.w	r2, #0
 800168a:	4b10      	ldr	r3, [pc, #64]	; (80016cc <convertDegMinToDecDeg+0xa4>)
 800168c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001690:	f7ff f8fc 	bl	800088c <__aeabi_ddiv>
 8001694:	4602      	mov	r2, r0
 8001696:	460b      	mov	r3, r1
 8001698:	4620      	mov	r0, r4
 800169a:	4629      	mov	r1, r5
 800169c:	f7fe fe16 	bl	80002cc <__adddf3>
 80016a0:	4603      	mov	r3, r0
 80016a2:	460c      	mov	r4, r1
 80016a4:	e9c7 3402 	strd	r3, r4, [r7, #8]

	return decDeg;
 80016a8:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 80016ac:	ec44 3b17 	vmov	d7, r3, r4
}
 80016b0:	eeb0 0a47 	vmov.f32	s0, s14
 80016b4:	eef0 0a67 	vmov.f32	s1, s15
 80016b8:	3718      	adds	r7, #24
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bdb0      	pop	{r4, r5, r7, pc}
 80016be:	bf00      	nop
 80016c0:	00000000 	.word	0x00000000
 80016c4:	40590000 	.word	0x40590000
 80016c8:	42c80000 	.word	0x42c80000
 80016cc:	404e0000 	.word	0x404e0000

080016d0 <GPS_Control>:


void GPS_Control(GPS_Handle *gpsDatas)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
	if(gpsDatas->uartReceiveData_u8 != FINAL_CHARACTER)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	789b      	ldrb	r3, [r3, #2]
 80016dc:	2b0a      	cmp	r3, #10
 80016de:	d01a      	beq.n	8001716 <GPS_Control+0x46>
	{
		gpsDatas->gpsDatasArray[gpsDatas->indeks_u16++] = gpsDatas->uartReceiveData_u8;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	881b      	ldrh	r3, [r3, #0]
 80016e4:	1c5a      	adds	r2, r3, #1
 80016e6:	b291      	uxth	r1, r2
 80016e8:	687a      	ldr	r2, [r7, #4]
 80016ea:	8011      	strh	r1, [r2, #0]
 80016ec:	4619      	mov	r1, r3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	789a      	ldrb	r2, [r3, #2]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	440b      	add	r3, r1
 80016f6:	70da      	strb	r2, [r3, #3]
		if(gpsDatas->indeks_u16 == BUFFER_SIZE)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	881b      	ldrh	r3, [r3, #0]
 80016fc:	2bff      	cmp	r3, #255	; 0xff
 80016fe:	d117      	bne.n	8001730 <GPS_Control+0x60>
		{
			gpsDatas->indeks_u16 = 0;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2200      	movs	r2, #0
 8001704:	801a      	strh	r2, [r3, #0]
			memset(gpsDatas->gpsDatasArray, 0, BUFFER_SIZE);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	3303      	adds	r3, #3
 800170a:	22ff      	movs	r2, #255	; 0xff
 800170c:	2100      	movs	r1, #0
 800170e:	4618      	mov	r0, r3
 8001710:	f00c fe8b 	bl	800e42a <memset>
	{
		GPRMC_Parser(gpsDatas);
		gpsDatas->indeks_u16 = 0;
		memset(gpsDatas->gpsDatasArray, 0, BUFFER_SIZE);
	}
}
 8001714:	e00c      	b.n	8001730 <GPS_Control+0x60>
		GPRMC_Parser(gpsDatas);
 8001716:	6878      	ldr	r0, [r7, #4]
 8001718:	f000 f80e 	bl	8001738 <GPRMC_Parser>
		gpsDatas->indeks_u16 = 0;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2200      	movs	r2, #0
 8001720:	801a      	strh	r2, [r3, #0]
		memset(gpsDatas->gpsDatasArray, 0, BUFFER_SIZE);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	3303      	adds	r3, #3
 8001726:	22ff      	movs	r2, #255	; 0xff
 8001728:	2100      	movs	r1, #0
 800172a:	4618      	mov	r0, r3
 800172c:	f00c fe7d 	bl	800e42a <memset>
}
 8001730:	bf00      	nop
 8001732:	3708      	adds	r7, #8
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}

08001738 <GPRMC_Parser>:
 *  11   = E or W
 *  12   = Checksum
*/

void GPRMC_Parser(GPS_Handle *gpsDatas)
{
 8001738:	b5f0      	push	{r4, r5, r6, r7, lr}
 800173a:	b085      	sub	sp, #20
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
	char* startAddressGPRMC = strstr((const char*)gpsDatas->gpsDatasArray, "$GNRMC");
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	3303      	adds	r3, #3
 8001744:	49d8      	ldr	r1, [pc, #864]	; (8001aa8 <GPRMC_Parser+0x370>)
 8001746:	4618      	mov	r0, r3
 8001748:	f00d fcf8 	bl	800f13c <strstr>
 800174c:	60f8      	str	r0, [r7, #12]
	char* startAddressGPGGA = strstr((const char*)gpsDatas->gpsDatasArray, "$GNGGA");
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	3303      	adds	r3, #3
 8001752:	49d6      	ldr	r1, [pc, #856]	; (8001aac <GPRMC_Parser+0x374>)
 8001754:	4618      	mov	r0, r3
 8001756:	f00d fcf1 	bl	800f13c <strstr>
 800175a:	60b8      	str	r0, [r7, #8]
	if(startAddressGPRMC != NULL)
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	2b00      	cmp	r3, #0
 8001760:	f000 80dc 	beq.w	800191c <GPRMC_Parser+0x1e4>
	{
		if (NMEA_CheckSum((const char *)gpsDatas->gpsDatasArray, startAddressGPRMC + 1) == CHECKSUM_Find((const char *)gpsDatas->gpsDatasArray))
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	1cda      	adds	r2, r3, #3
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	3301      	adds	r3, #1
 800176c:	4619      	mov	r1, r3
 800176e:	4610      	mov	r0, r2
 8001770:	f7ff feef 	bl	8001552 <NMEA_CheckSum>
 8001774:	4603      	mov	r3, r0
 8001776:	461c      	mov	r4, r3
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	3303      	adds	r3, #3
 800177c:	4618      	mov	r0, r3
 800177e:	f7ff fec3 	bl	8001508 <CHECKSUM_Find>
 8001782:	4603      	mov	r3, r0
 8001784:	429c      	cmp	r4, r3
 8001786:	f040 80c1 	bne.w	800190c <GPRMC_Parser+0x1d4>
		{
			if (*Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, VALID_CONTROL_COMMA) == 'A')
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	3303      	adds	r3, #3
 800178e:	2102      	movs	r1, #2
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff ff26 	bl	80015e2 <Find_Comma_Address>
 8001796:	4603      	mov	r3, r0
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	2b41      	cmp	r3, #65	; 0x41
 800179c:	f040 80ae 	bne.w	80018fc <GPRMC_Parser+0x1c4>
			{
				memcpy(gpsDatas->gpsLatitudeArray, Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, LATITUDE_START_COMMA), Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, LATITUDE_STOP_COMMA) - Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, LATITUDE_START_COMMA) - 1);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	f503 7481 	add.w	r4, r3, #258	; 0x102
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	3303      	adds	r3, #3
 80017aa:	2103      	movs	r1, #3
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7ff ff18 	bl	80015e2 <Find_Comma_Address>
 80017b2:	4606      	mov	r6, r0
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	3303      	adds	r3, #3
 80017b8:	2104      	movs	r1, #4
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff ff11 	bl	80015e2 <Find_Comma_Address>
 80017c0:	4603      	mov	r3, r0
 80017c2:	461d      	mov	r5, r3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	3303      	adds	r3, #3
 80017c8:	2103      	movs	r1, #3
 80017ca:	4618      	mov	r0, r3
 80017cc:	f7ff ff09 	bl	80015e2 <Find_Comma_Address>
 80017d0:	4603      	mov	r3, r0
 80017d2:	1aeb      	subs	r3, r5, r3
 80017d4:	3b01      	subs	r3, #1
 80017d6:	461a      	mov	r2, r3
 80017d8:	4631      	mov	r1, r6
 80017da:	4620      	mov	r0, r4
 80017dc:	f00c fe1a 	bl	800e414 <memcpy>
				memcpy(gpsDatas->gpsLongtitudeArray, Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, LONGTITUDE_START_COMMA), Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, LONGTITUDE_STOP_COMMA) - Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, LONGTITUDE_START_COMMA) - 1);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	f503 748b 	add.w	r4, r3, #278	; 0x116
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	3303      	adds	r3, #3
 80017ea:	2105      	movs	r1, #5
 80017ec:	4618      	mov	r0, r3
 80017ee:	f7ff fef8 	bl	80015e2 <Find_Comma_Address>
 80017f2:	4606      	mov	r6, r0
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	3303      	adds	r3, #3
 80017f8:	2106      	movs	r1, #6
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7ff fef1 	bl	80015e2 <Find_Comma_Address>
 8001800:	4603      	mov	r3, r0
 8001802:	461d      	mov	r5, r3
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	3303      	adds	r3, #3
 8001808:	2105      	movs	r1, #5
 800180a:	4618      	mov	r0, r3
 800180c:	f7ff fee9 	bl	80015e2 <Find_Comma_Address>
 8001810:	4603      	mov	r3, r0
 8001812:	1aeb      	subs	r3, r5, r3
 8001814:	3b01      	subs	r3, #1
 8001816:	461a      	mov	r2, r3
 8001818:	4631      	mov	r1, r6
 800181a:	4620      	mov	r0, r4
 800181c:	f00c fdfa 	bl	800e414 <memcpy>
				memcpy(gpsDatas->gpsSpeedKnotArray, Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, KNOT_START_COMMA), Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, KNOT_STOP_COMMA) - Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, KNOT_START_COMMA) - 1);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f503 7495 	add.w	r4, r3, #298	; 0x12a
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	3303      	adds	r3, #3
 800182a:	2107      	movs	r1, #7
 800182c:	4618      	mov	r0, r3
 800182e:	f7ff fed8 	bl	80015e2 <Find_Comma_Address>
 8001832:	4606      	mov	r6, r0
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	3303      	adds	r3, #3
 8001838:	2108      	movs	r1, #8
 800183a:	4618      	mov	r0, r3
 800183c:	f7ff fed1 	bl	80015e2 <Find_Comma_Address>
 8001840:	4603      	mov	r3, r0
 8001842:	461d      	mov	r5, r3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	3303      	adds	r3, #3
 8001848:	2107      	movs	r1, #7
 800184a:	4618      	mov	r0, r3
 800184c:	f7ff fec9 	bl	80015e2 <Find_Comma_Address>
 8001850:	4603      	mov	r3, r0
 8001852:	1aeb      	subs	r3, r5, r3
 8001854:	3b01      	subs	r3, #1
 8001856:	461a      	mov	r2, r3
 8001858:	4631      	mov	r1, r6
 800185a:	4620      	mov	r0, r4
 800185c:	f00c fdda 	bl	800e414 <memcpy>
				gpsDatas->speed_u8 = my_getnbr((gpsDatas->gpsSpeedKnotArray)) * KNOT_TO_KMH_CONVERTER;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 8001866:	4618      	mov	r0, r3
 8001868:	f000 f95c 	bl	8001b24 <my_getnbr>
 800186c:	4603      	mov	r3, r0
 800186e:	4618      	mov	r0, r3
 8001870:	f7fe fe78 	bl	8000564 <__aeabi_i2d>
 8001874:	a38a      	add	r3, pc, #552	; (adr r3, 8001aa0 <GPRMC_Parser+0x368>)
 8001876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800187a:	f7fe fedd 	bl	8000638 <__aeabi_dmul>
 800187e:	4603      	mov	r3, r0
 8001880:	460c      	mov	r4, r1
 8001882:	4618      	mov	r0, r3
 8001884:	4621      	mov	r1, r4
 8001886:	f7ff f9af 	bl	8000be8 <__aeabi_d2uiz>
 800188a:	4603      	mov	r3, r0
 800188c:	b2da      	uxtb	r2, r3
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
			  gpsDatas->latitude_f32 = (float)convertDegMinToDecDeg(stof(gpsDatas->gpsLatitudeArray));
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	f503 7381 	add.w	r3, r3, #258	; 0x102
 800189a:	4618      	mov	r0, r3
 800189c:	f000 f97e 	bl	8001b9c <stof>
 80018a0:	eef0 7a40 	vmov.f32	s15, s0
 80018a4:	eeb0 0a67 	vmov.f32	s0, s15
 80018a8:	f7ff febe 	bl	8001628 <convertDegMinToDecDeg>
 80018ac:	ec54 3b10 	vmov	r3, r4, d0
 80018b0:	4618      	mov	r0, r3
 80018b2:	4621      	mov	r1, r4
 80018b4:	f7ff f9b8 	bl	8000c28 <__aeabi_d2f>
 80018b8:	4602      	mov	r2, r0
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
			  gpsDatas->longtitude_f32 = (float)convertDegMinToDecDeg(stof(gpsDatas->gpsLongtitudeArray));
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	f503 738b 	add.w	r3, r3, #278	; 0x116
 80018c6:	4618      	mov	r0, r3
 80018c8:	f000 f968 	bl	8001b9c <stof>
 80018cc:	eef0 7a40 	vmov.f32	s15, s0
 80018d0:	eeb0 0a67 	vmov.f32	s0, s15
 80018d4:	f7ff fea8 	bl	8001628 <convertDegMinToDecDeg>
 80018d8:	ec54 3b10 	vmov	r3, r4, d0
 80018dc:	4618      	mov	r0, r3
 80018de:	4621      	mov	r1, r4
 80018e0:	f7ff f9a2 	bl	8000c28 <__aeabi_d2f>
 80018e4:	4602      	mov	r2, r0
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
			  gpsDatas->gps_errorhandler.trueData_u32++;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 80018f2:	1c5a      	adds	r2, r3, #1
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
 80018fa:	e0ea      	b.n	8001ad2 <GPRMC_Parser+0x39a>
			}

			else
			{
				gpsDatas->gps_errorhandler.validDataError_u32++;
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 8001902:	1c5a      	adds	r2, r3, #1
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
 800190a:	e0e2      	b.n	8001ad2 <GPRMC_Parser+0x39a>
			}
		}
		else
		{
		gpsDatas->gps_errorhandler.checksumError_u32++;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8001912:	1c5a      	adds	r2, r3, #1
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
 800191a:	e0da      	b.n	8001ad2 <GPRMC_Parser+0x39a>
		}

	}

	else if(startAddressGPGGA != NULL)
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	2b00      	cmp	r3, #0
 8001920:	f000 80d7 	beq.w	8001ad2 <GPRMC_Parser+0x39a>
	{
		if (NMEA_CheckSum((const char *)gpsDatas->gpsDatasArray, startAddressGPGGA + 1) == CHECKSUM_Find((const char *)gpsDatas->gpsDatasArray))
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	1cda      	adds	r2, r3, #3
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	3301      	adds	r3, #1
 800192c:	4619      	mov	r1, r3
 800192e:	4610      	mov	r0, r2
 8001930:	f7ff fe0f 	bl	8001552 <NMEA_CheckSum>
 8001934:	4603      	mov	r3, r0
 8001936:	461c      	mov	r4, r3
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	3303      	adds	r3, #3
 800193c:	4618      	mov	r0, r3
 800193e:	f7ff fde3 	bl	8001508 <CHECKSUM_Find>
 8001942:	4603      	mov	r3, r0
 8001944:	429c      	cmp	r4, r3
 8001946:	f040 80bd 	bne.w	8001ac4 <GPRMC_Parser+0x38c>
		{
			if (*Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, 6) == '1')
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	3303      	adds	r3, #3
 800194e:	2106      	movs	r1, #6
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff fe46 	bl	80015e2 <Find_Comma_Address>
 8001956:	4603      	mov	r3, r0
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	2b31      	cmp	r3, #49	; 0x31
 800195c:	f040 80aa 	bne.w	8001ab4 <GPRMC_Parser+0x37c>
			{
				memcpy(gpsDatas->gpsLatitudeArray, Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, 2), Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, 3) - Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, 2) - 1);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	f503 7481 	add.w	r4, r3, #258	; 0x102
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	3303      	adds	r3, #3
 800196a:	2102      	movs	r1, #2
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff fe38 	bl	80015e2 <Find_Comma_Address>
 8001972:	4606      	mov	r6, r0
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	3303      	adds	r3, #3
 8001978:	2103      	movs	r1, #3
 800197a:	4618      	mov	r0, r3
 800197c:	f7ff fe31 	bl	80015e2 <Find_Comma_Address>
 8001980:	4603      	mov	r3, r0
 8001982:	461d      	mov	r5, r3
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	3303      	adds	r3, #3
 8001988:	2102      	movs	r1, #2
 800198a:	4618      	mov	r0, r3
 800198c:	f7ff fe29 	bl	80015e2 <Find_Comma_Address>
 8001990:	4603      	mov	r3, r0
 8001992:	1aeb      	subs	r3, r5, r3
 8001994:	3b01      	subs	r3, #1
 8001996:	461a      	mov	r2, r3
 8001998:	4631      	mov	r1, r6
 800199a:	4620      	mov	r0, r4
 800199c:	f00c fd3a 	bl	800e414 <memcpy>
				memcpy(gpsDatas->gpsLongtitudeArray, Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, 4), Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, 5) - Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, 4) - 1);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	f503 748b 	add.w	r4, r3, #278	; 0x116
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	3303      	adds	r3, #3
 80019aa:	2104      	movs	r1, #4
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7ff fe18 	bl	80015e2 <Find_Comma_Address>
 80019b2:	4606      	mov	r6, r0
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	3303      	adds	r3, #3
 80019b8:	2105      	movs	r1, #5
 80019ba:	4618      	mov	r0, r3
 80019bc:	f7ff fe11 	bl	80015e2 <Find_Comma_Address>
 80019c0:	4603      	mov	r3, r0
 80019c2:	461d      	mov	r5, r3
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	3303      	adds	r3, #3
 80019c8:	2104      	movs	r1, #4
 80019ca:	4618      	mov	r0, r3
 80019cc:	f7ff fe09 	bl	80015e2 <Find_Comma_Address>
 80019d0:	4603      	mov	r3, r0
 80019d2:	1aeb      	subs	r3, r5, r3
 80019d4:	3b01      	subs	r3, #1
 80019d6:	461a      	mov	r2, r3
 80019d8:	4631      	mov	r1, r6
 80019da:	4620      	mov	r0, r4
 80019dc:	f00c fd1a 	bl	800e414 <memcpy>
				memcpy(gpsDatas->gpsSatelliteNumberArray, Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, KNOT_START_COMMA), Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, KNOT_STOP_COMMA) - Find_Comma_Address((const char *)gpsDatas->gpsDatasArray, KNOT_START_COMMA) - 1);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	f503 749f 	add.w	r4, r3, #318	; 0x13e
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	3303      	adds	r3, #3
 80019ea:	2107      	movs	r1, #7
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7ff fdf8 	bl	80015e2 <Find_Comma_Address>
 80019f2:	4606      	mov	r6, r0
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	3303      	adds	r3, #3
 80019f8:	2108      	movs	r1, #8
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7ff fdf1 	bl	80015e2 <Find_Comma_Address>
 8001a00:	4603      	mov	r3, r0
 8001a02:	461d      	mov	r5, r3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	3303      	adds	r3, #3
 8001a08:	2107      	movs	r1, #7
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f7ff fde9 	bl	80015e2 <Find_Comma_Address>
 8001a10:	4603      	mov	r3, r0
 8001a12:	1aeb      	subs	r3, r5, r3
 8001a14:	3b01      	subs	r3, #1
 8001a16:	461a      	mov	r2, r3
 8001a18:	4631      	mov	r1, r6
 8001a1a:	4620      	mov	r0, r4
 8001a1c:	f00c fcfa 	bl	800e414 <memcpy>
			  gpsDatas->latitude_f32 = (float)convertDegMinToDecDeg(stof(gpsDatas->gpsLatitudeArray));
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	f503 7381 	add.w	r3, r3, #258	; 0x102
 8001a26:	4618      	mov	r0, r3
 8001a28:	f000 f8b8 	bl	8001b9c <stof>
 8001a2c:	eef0 7a40 	vmov.f32	s15, s0
 8001a30:	eeb0 0a67 	vmov.f32	s0, s15
 8001a34:	f7ff fdf8 	bl	8001628 <convertDegMinToDecDeg>
 8001a38:	ec54 3b10 	vmov	r3, r4, d0
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	4621      	mov	r1, r4
 8001a40:	f7ff f8f2 	bl	8000c28 <__aeabi_d2f>
 8001a44:	4602      	mov	r2, r0
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
			  gpsDatas->longtitude_f32 = (float)convertDegMinToDecDeg(stof(gpsDatas->gpsLongtitudeArray));
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	f503 738b 	add.w	r3, r3, #278	; 0x116
 8001a52:	4618      	mov	r0, r3
 8001a54:	f000 f8a2 	bl	8001b9c <stof>
 8001a58:	eef0 7a40 	vmov.f32	s15, s0
 8001a5c:	eeb0 0a67 	vmov.f32	s0, s15
 8001a60:	f7ff fde2 	bl	8001628 <convertDegMinToDecDeg>
 8001a64:	ec54 3b10 	vmov	r3, r4, d0
 8001a68:	4618      	mov	r0, r3
 8001a6a:	4621      	mov	r1, r4
 8001a6c:	f7ff f8dc 	bl	8000c28 <__aeabi_d2f>
 8001a70:	4602      	mov	r2, r0
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
			  gpsDatas->satellite_number_u8 = my_getnbr(gpsDatas->gpsSatelliteNumberArray);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	f503 739f 	add.w	r3, r3, #318	; 0x13e
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f000 f850 	bl	8001b24 <my_getnbr>
 8001a84:	4603      	mov	r3, r0
 8001a86:	b2da      	uxtb	r2, r3
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	f883 215e 	strb.w	r2, [r3, #350]	; 0x15e
			  gpsDatas->gps_errorhandler.trueData_u32++;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 8001a94:	1c5a      	adds	r2, r3, #1
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
 8001a9c:	e019      	b.n	8001ad2 <GPRMC_Parser+0x39a>
 8001a9e:	bf00      	nop
 8001aa0:	c083126f 	.word	0xc083126f
 8001aa4:	3ffda1ca 	.word	0x3ffda1ca
 8001aa8:	08012248 	.word	0x08012248
 8001aac:	08012250 	.word	0x08012250
 8001ab0:	42c80000 	.word	0x42c80000
			}

			else
			{
				gpsDatas->gps_errorhandler.validDataError_u32++;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 8001aba:	1c5a      	adds	r2, r3, #1
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
 8001ac2:	e006      	b.n	8001ad2 <GPRMC_Parser+0x39a>
			}
		}
		else
		{
		gpsDatas->gps_errorhandler.checksumError_u32++;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8001aca:	1c5a      	adds	r2, r3, #1
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
		}
	}

	gpsDatas->gpsEfficiency_u8 = ((float)gpsDatas->gps_errorhandler.trueData_u32 /(gpsDatas->gps_errorhandler.checksumError_u32 + gpsDatas->gps_errorhandler.validDataError_u32 + gpsDatas->gps_errorhandler.trueData_u32) * PERCENTAGE_CONVERTER);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 8001ad8:	ee07 3a90 	vmov	s15, r3
 8001adc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	f8d3 2160 	ldr.w	r2, [r3, #352]	; 0x160
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 8001aec:	441a      	add	r2, r3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 8001af4:	4413      	add	r3, r2
 8001af6:	ee07 3a90 	vmov	s15, r3
 8001afa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001afe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b02:	ed1f 7a15 	vldr	s14, [pc, #-84]	; 8001ab0 <GPRMC_Parser+0x378>
 8001b06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b0e:	edc7 7a00 	vstr	s15, [r7]
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	b2da      	uxtb	r2, r3
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	f883 215d 	strb.w	r2, [r3, #349]	; 0x15d
}
 8001b1c:	bf00      	nop
 8001b1e:	3714      	adds	r7, #20
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001b24 <my_getnbr>:

int my_getnbr(char *str)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b085      	sub	sp, #20
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  int result;
  int puiss;

  result = 0;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	60fb      	str	r3, [r7, #12]
  puiss = 1;
 8001b30:	2301      	movs	r3, #1
 8001b32:	60bb      	str	r3, [r7, #8]
  while (('-' == (*str)) || ((*str) == '+'))
 8001b34:	e009      	b.n	8001b4a <my_getnbr+0x26>
  {
      if (*str == '-')
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	2b2d      	cmp	r3, #45	; 0x2d
 8001b3c:	d102      	bne.n	8001b44 <my_getnbr+0x20>
        puiss = puiss * -1;
 8001b3e:	68bb      	ldr	r3, [r7, #8]
 8001b40:	425b      	negs	r3, r3
 8001b42:	60bb      	str	r3, [r7, #8]
      str++;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	3301      	adds	r3, #1
 8001b48:	607b      	str	r3, [r7, #4]
  while (('-' == (*str)) || ((*str) == '+'))
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	2b2d      	cmp	r3, #45	; 0x2d
 8001b50:	d0f1      	beq.n	8001b36 <my_getnbr+0x12>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	2b2b      	cmp	r3, #43	; 0x2b
 8001b58:	d0ed      	beq.n	8001b36 <my_getnbr+0x12>
  }
  while ((*str >= '0') && (*str <= '9'))
 8001b5a:	e00d      	b.n	8001b78 <my_getnbr+0x54>
  {
      result = (result * 10) + ((*str) - '0');
 8001b5c:	68fa      	ldr	r2, [r7, #12]
 8001b5e:	4613      	mov	r3, r2
 8001b60:	009b      	lsls	r3, r3, #2
 8001b62:	4413      	add	r3, r2
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	461a      	mov	r2, r3
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	3b30      	subs	r3, #48	; 0x30
 8001b6e:	4413      	add	r3, r2
 8001b70:	60fb      	str	r3, [r7, #12]
      str++;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	3301      	adds	r3, #1
 8001b76:	607b      	str	r3, [r7, #4]
  while ((*str >= '0') && (*str <= '9'))
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	2b2f      	cmp	r3, #47	; 0x2f
 8001b7e:	d903      	bls.n	8001b88 <my_getnbr+0x64>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	781b      	ldrb	r3, [r3, #0]
 8001b84:	2b39      	cmp	r3, #57	; 0x39
 8001b86:	d9e9      	bls.n	8001b5c <my_getnbr+0x38>
  }
  return (result * puiss);
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	68ba      	ldr	r2, [r7, #8]
 8001b8c:	fb02 f303 	mul.w	r3, r2, r3
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3714      	adds	r7, #20
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr

08001b9c <stof>:

float stof(const char* s)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b087      	sub	sp, #28
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  float rez = 0, fact = 1;
 8001ba4:	f04f 0300 	mov.w	r3, #0
 8001ba8:	617b      	str	r3, [r7, #20]
 8001baa:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001bae:	613b      	str	r3, [r7, #16]
  if (*s == '-')
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	2b2d      	cmp	r3, #45	; 0x2d
 8001bb6:	d104      	bne.n	8001bc2 <stof+0x26>
	{
    s++;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	3301      	adds	r3, #1
 8001bbc:	607b      	str	r3, [r7, #4]
    fact = -1;
 8001bbe:	4b22      	ldr	r3, [pc, #136]	; (8001c48 <stof+0xac>)
 8001bc0:	613b      	str	r3, [r7, #16]
  };
  for (int point_seen = 0; *s; s++)
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	60fb      	str	r3, [r7, #12]
 8001bc6:	e02d      	b.n	8001c24 <stof+0x88>
	{
    if (*s == '.')
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	781b      	ldrb	r3, [r3, #0]
 8001bcc:	2b2e      	cmp	r3, #46	; 0x2e
 8001bce:	d102      	bne.n	8001bd6 <stof+0x3a>
		{
      point_seen = 1; 
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	60fb      	str	r3, [r7, #12]
      continue;
 8001bd4:	e023      	b.n	8001c1e <stof+0x82>
    };
    int d = *s - '0';
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	3b30      	subs	r3, #48	; 0x30
 8001bdc:	60bb      	str	r3, [r7, #8]
    if (d >= 0 && d <= 9)
 8001bde:	68bb      	ldr	r3, [r7, #8]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	db1c      	blt.n	8001c1e <stof+0x82>
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	2b09      	cmp	r3, #9
 8001be8:	dc19      	bgt.n	8001c1e <stof+0x82>
		{
      if (point_seen) fact /= 10.0f;
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d007      	beq.n	8001c00 <stof+0x64>
 8001bf0:	ed97 7a04 	vldr	s14, [r7, #16]
 8001bf4:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001bf8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bfc:	edc7 7a04 	vstr	s15, [r7, #16]
      rez = rez * 10.0f + (float)d;
 8001c00:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c04:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001c08:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	ee07 3a90 	vmov	s15, r3
 8001c12:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c1a:	edc7 7a05 	vstr	s15, [r7, #20]
  for (int point_seen = 0; *s; s++)
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	3301      	adds	r3, #1
 8001c22:	607b      	str	r3, [r7, #4]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d1cd      	bne.n	8001bc8 <stof+0x2c>
    };
  };
  return rez * fact;
 8001c2c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001c30:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c34:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 8001c38:	eeb0 0a67 	vmov.f32	s0, s15
 8001c3c:	371c      	adds	r7, #28
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	bf800000 	.word	0xbf800000

08001c4c <Write_Data_Ring_Buffer>:
		((uint8_t*)rng_buf)[i] = 0;
	}
}

void Write_Data_Ring_Buffer(AESK_Ring_Buffer* rng_buf, const uint8_t* tmp_buf, size_t size)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b087      	sub	sp, #28
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	60b9      	str	r1, [r7, #8]
 8001c56:	607a      	str	r2, [r7, #4]
	for(uint8_t i = 0; i < size; i++)
 8001c58:	2300      	movs	r3, #0
 8001c5a:	75fb      	strb	r3, [r7, #23]
 8001c5c:	e035      	b.n	8001cca <Write_Data_Ring_Buffer+0x7e>
	{
		if(rng_buf->remainder_byte < RING_BUFFER_SIZE)
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	; 0x804
 8001c64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001c68:	d21f      	bcs.n	8001caa <Write_Data_Ring_Buffer+0x5e>
		{
			rng_buf->remainder_byte++;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	; 0x804
 8001c70:	3301      	adds	r3, #1
 8001c72:	b29a      	uxth	r2, r3
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	f8a3 2804 	strh.w	r2, [r3, #2052]	; 0x804
			rng_buf->ring_buffer[rng_buf->head] = tmp_buf[i];
 8001c7a:	7dfb      	ldrb	r3, [r7, #23]
 8001c7c:	68ba      	ldr	r2, [r7, #8]
 8001c7e:	4413      	add	r3, r2
 8001c80:	68fa      	ldr	r2, [r7, #12]
 8001c82:	8852      	ldrh	r2, [r2, #2]
 8001c84:	4611      	mov	r1, r2
 8001c86:	781a      	ldrb	r2, [r3, #0]
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	440b      	add	r3, r1
 8001c8c:	711a      	strb	r2, [r3, #4]
			rng_buf->head = ((rng_buf->head + 1) % RING_BUFFER_SIZE);
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	885b      	ldrh	r3, [r3, #2]
 8001c92:	3301      	adds	r3, #1
 8001c94:	425a      	negs	r2, r3
 8001c96:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001c9a:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001c9e:	bf58      	it	pl
 8001ca0:	4253      	negpl	r3, r2
 8001ca2:	b29a      	uxth	r2, r3
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	805a      	strh	r2, [r3, #2]
 8001ca8:	e00c      	b.n	8001cc4 <Write_Data_Ring_Buffer+0x78>
		}

		else
		{
			rng_buf->tail = ((rng_buf->tail + 1) % RING_BUFFER_SIZE);
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	881b      	ldrh	r3, [r3, #0]
 8001cae:	3301      	adds	r3, #1
 8001cb0:	425a      	negs	r2, r3
 8001cb2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001cb6:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001cba:	bf58      	it	pl
 8001cbc:	4253      	negpl	r3, r2
 8001cbe:	b29a      	uxth	r2, r3
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	801a      	strh	r2, [r3, #0]
	for(uint8_t i = 0; i < size; i++)
 8001cc4:	7dfb      	ldrb	r3, [r7, #23]
 8001cc6:	3301      	adds	r3, #1
 8001cc8:	75fb      	strb	r3, [r7, #23]
 8001cca:	7dfb      	ldrb	r3, [r7, #23]
 8001ccc:	687a      	ldr	r2, [r7, #4]
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d8c5      	bhi.n	8001c5e <Write_Data_Ring_Buffer+0x12>
		}
	}
}
 8001cd2:	bf00      	nop
 8001cd4:	371c      	adds	r7, #28
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr

08001cde <Read_Byte_Ring_Buffer>:

int16_t Read_Byte_Ring_Buffer(AESK_Ring_Buffer* rng_buf, uint8_t* tmp_buf)
{
 8001cde:	b480      	push	{r7}
 8001ce0:	b085      	sub	sp, #20
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	6078      	str	r0, [r7, #4]
 8001ce6:	6039      	str	r1, [r7, #0]
	uint16_t read_byte = 0;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	81fb      	strh	r3, [r7, #14]

	if(rng_buf->remainder_byte > 0)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	; 0x804
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d022      	beq.n	8001d3c <Read_Byte_Ring_Buffer+0x5e>
	{
		*tmp_buf = rng_buf->ring_buffer[rng_buf->tail];
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	881b      	ldrh	r3, [r3, #0]
 8001cfa:	461a      	mov	r2, r3
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	4413      	add	r3, r2
 8001d00:	791a      	ldrb	r2, [r3, #4]
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	701a      	strb	r2, [r3, #0]
		read_byte++;
 8001d06:	89fb      	ldrh	r3, [r7, #14]
 8001d08:	3301      	adds	r3, #1
 8001d0a:	81fb      	strh	r3, [r7, #14]
		rng_buf->tail = ((rng_buf->tail + 1) % RING_BUFFER_SIZE);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	881b      	ldrh	r3, [r3, #0]
 8001d10:	3301      	adds	r3, #1
 8001d12:	425a      	negs	r2, r3
 8001d14:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d18:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001d1c:	bf58      	it	pl
 8001d1e:	4253      	negpl	r3, r2
 8001d20:	b29a      	uxth	r2, r3
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	801a      	strh	r2, [r3, #0]
		rng_buf->remainder_byte--;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	; 0x804
 8001d2c:	3b01      	subs	r3, #1
 8001d2e:	b29a      	uxth	r2, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	f8a3 2804 	strh.w	r2, [r3, #2052]	; 0x804
	else
	{
		return read_byte;
	}

	return read_byte;
 8001d36:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001d3a:	e001      	b.n	8001d40 <Read_Byte_Ring_Buffer+0x62>
		return read_byte;
 8001d3c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3714      	adds	r7, #20
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <HAL_UART_TxCpltCallback>:

	write_DMA_Buffer(huart, temp_buf, idx);
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
	HAL_UART_DMA_Tx_Stop(huart);
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	f000 f804 	bl	8001d62 <HAL_UART_DMA_Tx_Stop>
}
 8001d5a:	bf00      	nop
 8001d5c:	3708      	adds	r7, #8
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}

08001d62 <HAL_UART_DMA_Tx_Stop>:

HAL_StatusTypeDef HAL_UART_DMA_Tx_Stop(UART_HandleTypeDef *huart)
{
 8001d62:	b580      	push	{r7, lr}
 8001d64:	b084      	sub	sp, #16
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	6078      	str	r0, [r7, #4]
uint32_t dmarequest = 0x00U;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	60fb      	str	r3, [r7, #12]
dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	695b      	ldr	r3, [r3, #20]
 8001d74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d78:	2b80      	cmp	r3, #128	; 0x80
 8001d7a:	bf0c      	ite	eq
 8001d7c:	2301      	moveq	r3, #1
 8001d7e:	2300      	movne	r3, #0
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	60fb      	str	r3, [r7, #12]
if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	2b21      	cmp	r3, #33	; 0x21
 8001d8e:	d121      	bne.n	8001dd4 <HAL_UART_DMA_Tx_Stop+0x72>
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d01e      	beq.n	8001dd4 <HAL_UART_DMA_Tx_Stop+0x72>
{
CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	695a      	ldr	r2, [r3, #20]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001da4:	615a      	str	r2, [r3, #20]

/* Abort the UART DMA Tx channel */
if(huart->hdmatx != NULL)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d004      	beq.n	8001db8 <HAL_UART_DMA_Tx_Stop+0x56>
{
  HAL_DMA_Abort(huart->hdmatx);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db2:	4618      	mov	r0, r3
 8001db4:	f004 f9a4 	bl	8006100 <HAL_DMA_Abort>
}
//UART_EndTxTransfer(huart);
	  /* Disable TXEIE and TCIE interrupts */
	CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	68da      	ldr	r2, [r3, #12]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8001dc6:	60da      	str	r2, [r3, #12]
	huart->gState = HAL_UART_STATE_READY;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2220      	movs	r2, #32
 8001dcc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	return HAL_OK;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	e000      	b.n	8001dd6 <HAL_UART_DMA_Tx_Stop+0x74>
}
else return HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1

}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3710      	adds	r7, #16
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <AESK_Compro_Init>:
 */

#include "AESK_comm_pro.h"

void AESK_Compro_Init(Aesk_Compro_Settings* com_set, const Vehicle_Id vehicle_id, const Hardware_No hardware_id, const uint8_t target_id, void(*pack_solver_func)(const Aesk_Compro_Pack*))
{
 8001dde:	b480      	push	{r7}
 8001de0:	b085      	sub	sp, #20
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	6078      	str	r0, [r7, #4]
 8001de6:	4608      	mov	r0, r1
 8001de8:	4611      	mov	r1, r2
 8001dea:	461a      	mov	r2, r3
 8001dec:	4603      	mov	r3, r0
 8001dee:	70fb      	strb	r3, [r7, #3]
 8001df0:	460b      	mov	r3, r1
 8001df2:	70bb      	strb	r3, [r7, #2]
 8001df4:	4613      	mov	r3, r2
 8001df6:	707b      	strb	r3, [r7, #1]
	for (uint16_t i = 0; i < sizeof(Aesk_Compro_Settings); i++)
 8001df8:	2300      	movs	r3, #0
 8001dfa:	81fb      	strh	r3, [r7, #14]
 8001dfc:	e007      	b.n	8001e0e <AESK_Compro_Init+0x30>
	{
		((uint8_t*)com_set)[i] = 0;
 8001dfe:	89fb      	ldrh	r3, [r7, #14]
 8001e00:	687a      	ldr	r2, [r7, #4]
 8001e02:	4413      	add	r3, r2
 8001e04:	2200      	movs	r2, #0
 8001e06:	701a      	strb	r2, [r3, #0]
	for (uint16_t i = 0; i < sizeof(Aesk_Compro_Settings); i++)
 8001e08:	89fb      	ldrh	r3, [r7, #14]
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	81fb      	strh	r3, [r7, #14]
 8001e0e:	89fb      	ldrh	r3, [r7, #14]
 8001e10:	f5b3 7f90 	cmp.w	r3, #288	; 0x120
 8001e14:	d3f3      	bcc.n	8001dfe <AESK_Compro_Init+0x20>
	}
	com_set->vehicle_id_set = vehicle_id;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	78fa      	ldrb	r2, [r7, #3]
 8001e1a:	701a      	strb	r2, [r3, #0]
	com_set->source_id_set = hardware_id;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	78ba      	ldrb	r2, [r7, #2]
 8001e20:	709a      	strb	r2, [r3, #2]
	com_set->target_id_set = target_id;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	787a      	ldrb	r2, [r7, #1]
 8001e26:	705a      	strb	r2, [r3, #1]
	com_set->pack_solver = pack_solver_func;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	69ba      	ldr	r2, [r7, #24]
 8001e2c:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
}
 8001e30:	bf00      	nop
 8001e32:	3714      	adds	r7, #20
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr

08001e3c <SendATCommand>:
#include "string.h"



void SendATCommand(Gsm_Datas* gsm_data, char * command, char* response)
{
 8001e3c:	b590      	push	{r4, r7, lr}
 8001e3e:	b085      	sub	sp, #20
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	60f8      	str	r0, [r7, #12]
 8001e44:	60b9      	str	r1, [r7, #8]
 8001e46:	607a      	str	r2, [r7, #4]
	gsm_data->at_response = response;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	687a      	ldr	r2, [r7, #4]
 8001e4c:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_UART_Transmit(gsm_data->gsm_uart, (uint8_t *)command, strlen(command), HAL_DELAY);
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	f8d3 423c 	ldr.w	r4, [r3, #572]	; 0x23c
 8001e54:	68b8      	ldr	r0, [r7, #8]
 8001e56:	f7fe f9db 	bl	8000210 <strlen>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	b29a      	uxth	r2, r3
 8001e5e:	f241 7370 	movw	r3, #6000	; 0x1770
 8001e62:	68b9      	ldr	r1, [r7, #8]
 8001e64:	4620      	mov	r0, r4
 8001e66:	f007 fc14 	bl	8009692 <HAL_UART_Transmit>
}
 8001e6a:	bf00      	nop
 8001e6c:	3714      	adds	r7, #20
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd90      	pop	{r4, r7, pc}

08001e72 <writeChar>:

void writeChar(unsigned char** pptr, char c)
{
 8001e72:	b480      	push	{r7}
 8001e74:	b083      	sub	sp, #12
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	6078      	str	r0, [r7, #4]
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	70fb      	strb	r3, [r7, #3]
	**pptr = c;
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	78fa      	ldrb	r2, [r7, #3]
 8001e84:	701a      	strb	r2, [r3, #0]
	(*pptr)++;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	1c5a      	adds	r2, r3, #1
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	601a      	str	r2, [r3, #0]
}
 8001e90:	bf00      	nop
 8001e92:	370c      	adds	r7, #12
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr

08001e9c <writeInt>:
 * Writes an integer as 2 bytes to an output buffer.
 * @param pptr pointer to the output buffer - incremented by the number of bytes used & returned
 * @param anInt the integer to write
 */
void writeInt(unsigned char** pptr, int anInt)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b083      	sub	sp, #12
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	6039      	str	r1, [r7, #0]
	**pptr = (unsigned char)(anInt / 256);
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	da00      	bge.n	8001eae <writeInt+0x12>
 8001eac:	33ff      	adds	r3, #255	; 0xff
 8001eae:	121b      	asrs	r3, r3, #8
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	b2d2      	uxtb	r2, r2
 8001eb8:	701a      	strb	r2, [r3, #0]
	(*pptr)++;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	1c5a      	adds	r2, r3, #1
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	601a      	str	r2, [r3, #0]
	**pptr = (unsigned char)(anInt % 256);
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	425a      	negs	r2, r3
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	b2d2      	uxtb	r2, r2
 8001ecc:	bf58      	it	pl
 8001ece:	4253      	negpl	r3, r2
 8001ed0:	687a      	ldr	r2, [r7, #4]
 8001ed2:	6812      	ldr	r2, [r2, #0]
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	7013      	strb	r3, [r2, #0]
	(*pptr)++;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	1c5a      	adds	r2, r3, #1
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	601a      	str	r2, [r3, #0]
}
 8001ee2:	bf00      	nop
 8001ee4:	370c      	adds	r7, #12
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eec:	4770      	bx	lr

08001eee <writeCString>:
 * Writes a "UTF" string to an output buffer.  Converts C string to length-delimited.
 * @param pptr pointer to the output buffer - incremented by the number of bytes used & returned
 * @param string the C string to write
 */
void writeCString(unsigned char** pptr, const char* string)
{
 8001eee:	b580      	push	{r7, lr}
 8001ef0:	b084      	sub	sp, #16
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
 8001ef6:	6039      	str	r1, [r7, #0]
	int len = strlen(string);
 8001ef8:	6838      	ldr	r0, [r7, #0]
 8001efa:	f7fe f989 	bl	8000210 <strlen>
 8001efe:	4603      	mov	r3, r0
 8001f00:	60fb      	str	r3, [r7, #12]
	writeInt(pptr, len);
 8001f02:	68f9      	ldr	r1, [r7, #12]
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	f7ff ffc9 	bl	8001e9c <writeInt>
	memcpy(*pptr, string, len);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	68fa      	ldr	r2, [r7, #12]
 8001f10:	6839      	ldr	r1, [r7, #0]
 8001f12:	4618      	mov	r0, r3
 8001f14:	f00c fa7e 	bl	800e414 <memcpy>
	*pptr += len;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	441a      	add	r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	601a      	str	r2, [r3, #0]
}
 8001f24:	bf00      	nop
 8001f26:	3710      	adds	r7, #16
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	bd80      	pop	{r7, pc}

08001f2c <MQTTPacket_encode>:

int MQTTPacket_encode(unsigned char* buf, int length)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b085      	sub	sp, #20
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
 8001f34:	6039      	str	r1, [r7, #0]
	int rc = 0;
 8001f36:	2300      	movs	r3, #0
 8001f38:	60fb      	str	r3, [r7, #12]

	//FUNC_ENTRY;
	do
	{
		char d = length % 128;
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	425a      	negs	r2, r3
 8001f3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f42:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001f46:	bf58      	it	pl
 8001f48:	4253      	negpl	r3, r2
 8001f4a:	72fb      	strb	r3, [r7, #11]
		length /= 128;
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	da00      	bge.n	8001f54 <MQTTPacket_encode+0x28>
 8001f52:	337f      	adds	r3, #127	; 0x7f
 8001f54:	11db      	asrs	r3, r3, #7
 8001f56:	603b      	str	r3, [r7, #0]
		/* if there are more digits to encode, set the top bit of this digit */
		if (length > 0)
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	dd03      	ble.n	8001f66 <MQTTPacket_encode+0x3a>
			d |= 0x80;
 8001f5e:	7afb      	ldrb	r3, [r7, #11]
 8001f60:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001f64:	72fb      	strb	r3, [r7, #11]
		buf[rc++] = d;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	1c5a      	adds	r2, r3, #1
 8001f6a:	60fa      	str	r2, [r7, #12]
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4413      	add	r3, r2
 8001f72:	7afa      	ldrb	r2, [r7, #11]
 8001f74:	701a      	strb	r2, [r3, #0]
	} while (length > 0);
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	dcde      	bgt.n	8001f3a <MQTTPacket_encode+0xe>
	FUNC_EXIT_RC(rc);
	return rc;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3714      	adds	r7, #20
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr

08001f8a <MQTTstrlen>:

int MQTTstrlen(MQTTString mqttstring)
{
 8001f8a:	b580      	push	{r7, lr}
 8001f8c:	b086      	sub	sp, #24
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	1d3b      	adds	r3, r7, #4
 8001f92:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	int rc = 0;
 8001f96:	2300      	movs	r3, #0
 8001f98:	617b      	str	r3, [r7, #20]

	if (mqttstring.cstring)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d006      	beq.n	8001fae <MQTTstrlen+0x24>
		rc = strlen(mqttstring.cstring);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7fe f934 	bl	8000210 <strlen>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	617b      	str	r3, [r7, #20]
 8001fac:	e001      	b.n	8001fb2 <MQTTstrlen+0x28>
	else
		rc = mqttstring.lenstring.len;
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	617b      	str	r3, [r7, #20]
	return rc;
 8001fb2:	697b      	ldr	r3, [r7, #20]
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3718      	adds	r7, #24
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <MQTTSerialize_connectLength>:

int MQTTSerialize_connectLength(MQTTPacket_connectData* options)
{
 8001fbc:	b590      	push	{r4, r7, lr}
 8001fbe:	b085      	sub	sp, #20
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
	int len = 0;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	60fb      	str	r3, [r7, #12]

	//FUNC_ENTRY;

	if (options->MQTTVersion == 3)
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	7a1b      	ldrb	r3, [r3, #8]
 8001fcc:	2b03      	cmp	r3, #3
 8001fce:	d102      	bne.n	8001fd6 <MQTTSerialize_connectLength+0x1a>
		len = 12; /* variable depending on MQTT or MQIsdp */
 8001fd0:	230c      	movs	r3, #12
 8001fd2:	60fb      	str	r3, [r7, #12]
 8001fd4:	e005      	b.n	8001fe2 <MQTTSerialize_connectLength+0x26>
	else if (options->MQTTVersion == 4)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	7a1b      	ldrb	r3, [r3, #8]
 8001fda:	2b04      	cmp	r3, #4
 8001fdc:	d101      	bne.n	8001fe2 <MQTTSerialize_connectLength+0x26>
		len = 10;
 8001fde:	230a      	movs	r3, #10
 8001fe0:	60fb      	str	r3, [r7, #12]

	len += MQTTstrlen(options->clientID)+2;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	330c      	adds	r3, #12
 8001fe6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001fea:	f7ff ffce 	bl	8001f8a <MQTTstrlen>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	3302      	adds	r3, #2
 8001ff2:	68fa      	ldr	r2, [r7, #12]
 8001ff4:	4413      	add	r3, r2
 8001ff6:	60fb      	str	r3, [r7, #12]
	if (options->willFlag)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	7edb      	ldrb	r3, [r3, #27]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d013      	beq.n	8002028 <MQTTSerialize_connectLength+0x6c>
		len += MQTTstrlen(options->will.topicName)+2 + MQTTstrlen(options->will.message)+2;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	3324      	adds	r3, #36	; 0x24
 8002004:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002008:	f7ff ffbf 	bl	8001f8a <MQTTstrlen>
 800200c:	4603      	mov	r3, r0
 800200e:	1c9c      	adds	r4, r3, #2
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	3330      	adds	r3, #48	; 0x30
 8002014:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002018:	f7ff ffb7 	bl	8001f8a <MQTTstrlen>
 800201c:	4603      	mov	r3, r0
 800201e:	4423      	add	r3, r4
 8002020:	3302      	adds	r3, #2
 8002022:	68fa      	ldr	r2, [r7, #12]
 8002024:	4413      	add	r3, r2
 8002026:	60fb      	str	r3, [r7, #12]
	if (options->username.cstring || options->username.lenstring.data)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800202c:	2b00      	cmp	r3, #0
 800202e:	d103      	bne.n	8002038 <MQTTSerialize_connectLength+0x7c>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002034:	2b00      	cmp	r3, #0
 8002036:	d00a      	beq.n	800204e <MQTTSerialize_connectLength+0x92>
		len += MQTTstrlen(options->username)+2;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	3340      	adds	r3, #64	; 0x40
 800203c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002040:	f7ff ffa3 	bl	8001f8a <MQTTstrlen>
 8002044:	4603      	mov	r3, r0
 8002046:	3302      	adds	r3, #2
 8002048:	68fa      	ldr	r2, [r7, #12]
 800204a:	4413      	add	r3, r2
 800204c:	60fb      	str	r3, [r7, #12]
	if (options->password.cstring || options->password.lenstring.data)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002052:	2b00      	cmp	r3, #0
 8002054:	d103      	bne.n	800205e <MQTTSerialize_connectLength+0xa2>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800205a:	2b00      	cmp	r3, #0
 800205c:	d00a      	beq.n	8002074 <MQTTSerialize_connectLength+0xb8>
		len += MQTTstrlen(options->password)+2;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	334c      	adds	r3, #76	; 0x4c
 8002062:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002066:	f7ff ff90 	bl	8001f8a <MQTTstrlen>
 800206a:	4603      	mov	r3, r0
 800206c:	3302      	adds	r3, #2
 800206e:	68fa      	ldr	r2, [r7, #12]
 8002070:	4413      	add	r3, r2
 8002072:	60fb      	str	r3, [r7, #12]

	FUNC_EXIT_RC(len);
	return len;
 8002074:	68fb      	ldr	r3, [r7, #12]
}
 8002076:	4618      	mov	r0, r3
 8002078:	3714      	adds	r7, #20
 800207a:	46bd      	mov	sp, r7
 800207c:	bd90      	pop	{r4, r7, pc}
	...

08002080 <MQTTPacket_len>:

int MQTTPacket_len(int rem_len)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
	rem_len += 1; /* header byte */
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	3301      	adds	r3, #1
 800208c:	607b      	str	r3, [r7, #4]

	/* now remaining_length field */
	if (rem_len < 128)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2b7f      	cmp	r3, #127	; 0x7f
 8002092:	dc03      	bgt.n	800209c <MQTTPacket_len+0x1c>
		rem_len += 1;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	3301      	adds	r3, #1
 8002098:	607b      	str	r3, [r7, #4]
 800209a:	e012      	b.n	80020c2 <MQTTPacket_len+0x42>
	else if (rem_len < 16384)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80020a2:	da03      	bge.n	80020ac <MQTTPacket_len+0x2c>
		rem_len += 2;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	3302      	adds	r3, #2
 80020a8:	607b      	str	r3, [r7, #4]
 80020aa:	e00a      	b.n	80020c2 <MQTTPacket_len+0x42>
	else if (rem_len < 2097151)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	4a08      	ldr	r2, [pc, #32]	; (80020d0 <MQTTPacket_len+0x50>)
 80020b0:	4293      	cmp	r3, r2
 80020b2:	dc03      	bgt.n	80020bc <MQTTPacket_len+0x3c>
		rem_len += 3;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	3303      	adds	r3, #3
 80020b8:	607b      	str	r3, [r7, #4]
 80020ba:	e002      	b.n	80020c2 <MQTTPacket_len+0x42>
	else
		rem_len += 4;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	3304      	adds	r3, #4
 80020c0:	607b      	str	r3, [r7, #4]
	return rem_len;
 80020c2:	687b      	ldr	r3, [r7, #4]
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr
 80020d0:	001ffffe 	.word	0x001ffffe

080020d4 <writeMQTTString>:

void writeMQTTString(unsigned char** pptr, MQTTString mqttstring)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b084      	sub	sp, #16
 80020d8:	af00      	add	r7, sp, #0
 80020da:	60f8      	str	r0, [r7, #12]
 80020dc:	4638      	mov	r0, r7
 80020de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if (mqttstring.lenstring.len > 0)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	dd12      	ble.n	800210e <writeMQTTString+0x3a>
	{
		writeInt(pptr, mqttstring.lenstring.len);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	4619      	mov	r1, r3
 80020ec:	68f8      	ldr	r0, [r7, #12]
 80020ee:	f7ff fed5 	bl	8001e9c <writeInt>
		memcpy(*pptr, mqttstring.lenstring.data, mqttstring.lenstring.len);
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	68b9      	ldr	r1, [r7, #8]
 80020f8:	687a      	ldr	r2, [r7, #4]
 80020fa:	4618      	mov	r0, r3
 80020fc:	f00c f98a 	bl	800e414 <memcpy>
		*pptr += mqttstring.lenstring.len;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	687a      	ldr	r2, [r7, #4]
 8002106:	441a      	add	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	601a      	str	r2, [r3, #0]
	}
	else if (mqttstring.cstring)
		writeCString(pptr, mqttstring.cstring);
	else
		writeInt(pptr, 0);
}
 800210c:	e00c      	b.n	8002128 <writeMQTTString+0x54>
	else if (mqttstring.cstring)
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d005      	beq.n	8002120 <writeMQTTString+0x4c>
		writeCString(pptr, mqttstring.cstring);
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	4619      	mov	r1, r3
 8002118:	68f8      	ldr	r0, [r7, #12]
 800211a:	f7ff fee8 	bl	8001eee <writeCString>
}
 800211e:	e003      	b.n	8002128 <writeMQTTString+0x54>
		writeInt(pptr, 0);
 8002120:	2100      	movs	r1, #0
 8002122:	68f8      	ldr	r0, [r7, #12]
 8002124:	f7ff feba 	bl	8001e9c <writeInt>
}
 8002128:	bf00      	nop
 800212a:	3710      	adds	r7, #16
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}

08002130 <MQTTSerialize_connect>:

int MQTTSerialize_connect(unsigned char* buf, int buflen, MQTTPacket_connectData* options)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b08a      	sub	sp, #40	; 0x28
 8002134:	af00      	add	r7, sp, #0
 8002136:	60f8      	str	r0, [r7, #12]
 8002138:	60b9      	str	r1, [r7, #8]
 800213a:	607a      	str	r2, [r7, #4]
	unsigned char *ptr = buf;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	61fb      	str	r3, [r7, #28]
	MQTTHeader header = {0};
 8002140:	2300      	movs	r3, #0
 8002142:	61bb      	str	r3, [r7, #24]
	MQTTConnectFlags flags = {0};
 8002144:	2300      	movs	r3, #0
 8002146:	617b      	str	r3, [r7, #20]
	int len = 0;
 8002148:	2300      	movs	r3, #0
 800214a:	623b      	str	r3, [r7, #32]
	int rc = -1;
 800214c:	f04f 33ff 	mov.w	r3, #4294967295
 8002150:	627b      	str	r3, [r7, #36]	; 0x24

	//FUNC_ENTRY;
	if (MQTTPacket_len(len = MQTTSerialize_connectLength(options)) > buflen)
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f7ff ff32 	bl	8001fbc <MQTTSerialize_connectLength>
 8002158:	6238      	str	r0, [r7, #32]
 800215a:	6a38      	ldr	r0, [r7, #32]
 800215c:	f7ff ff90 	bl	8002080 <MQTTPacket_len>
 8002160:	4602      	mov	r2, r0
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	4293      	cmp	r3, r2
 8002166:	da03      	bge.n	8002170 <MQTTSerialize_connect+0x40>
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
 8002168:	f06f 0301 	mvn.w	r3, #1
 800216c:	627b      	str	r3, [r7, #36]	; 0x24
		goto exit;
 800216e:	e0c3      	b.n	80022f8 <MQTTSerialize_connect+0x1c8>
	}

	header.byte = 0;
 8002170:	2300      	movs	r3, #0
 8002172:	763b      	strb	r3, [r7, #24]
	header.bits.type = CONNECT;
 8002174:	7e3b      	ldrb	r3, [r7, #24]
 8002176:	2201      	movs	r2, #1
 8002178:	f362 1307 	bfi	r3, r2, #4, #4
 800217c:	763b      	strb	r3, [r7, #24]
	writeChar(&ptr, header.byte); /* write header */
 800217e:	7e3a      	ldrb	r2, [r7, #24]
 8002180:	f107 031c 	add.w	r3, r7, #28
 8002184:	4611      	mov	r1, r2
 8002186:	4618      	mov	r0, r3
 8002188:	f7ff fe73 	bl	8001e72 <writeChar>

	ptr += MQTTPacket_encode(ptr, len); /* write remaining length */
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	6a39      	ldr	r1, [r7, #32]
 8002190:	4618      	mov	r0, r3
 8002192:	f7ff fecb 	bl	8001f2c <MQTTPacket_encode>
 8002196:	4602      	mov	r2, r0
 8002198:	69fb      	ldr	r3, [r7, #28]
 800219a:	4413      	add	r3, r2
 800219c:	61fb      	str	r3, [r7, #28]

	if (options->MQTTVersion == 4)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	7a1b      	ldrb	r3, [r3, #8]
 80021a2:	2b04      	cmp	r3, #4
 80021a4:	d10c      	bne.n	80021c0 <MQTTSerialize_connect+0x90>
	{
		writeCString(&ptr, "MQTT");
 80021a6:	f107 031c 	add.w	r3, r7, #28
 80021aa:	4956      	ldr	r1, [pc, #344]	; (8002304 <MQTTSerialize_connect+0x1d4>)
 80021ac:	4618      	mov	r0, r3
 80021ae:	f7ff fe9e 	bl	8001eee <writeCString>
		writeChar(&ptr, (char) 4);
 80021b2:	f107 031c 	add.w	r3, r7, #28
 80021b6:	2104      	movs	r1, #4
 80021b8:	4618      	mov	r0, r3
 80021ba:	f7ff fe5a 	bl	8001e72 <writeChar>
 80021be:	e00b      	b.n	80021d8 <MQTTSerialize_connect+0xa8>
	}
	else
	{
		writeCString(&ptr, "MQIsdp");
 80021c0:	f107 031c 	add.w	r3, r7, #28
 80021c4:	4950      	ldr	r1, [pc, #320]	; (8002308 <MQTTSerialize_connect+0x1d8>)
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7ff fe91 	bl	8001eee <writeCString>
		writeChar(&ptr, (char) 3);
 80021cc:	f107 031c 	add.w	r3, r7, #28
 80021d0:	2103      	movs	r1, #3
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7ff fe4d 	bl	8001e72 <writeChar>
	}

	flags.all = 0;
 80021d8:	2300      	movs	r3, #0
 80021da:	753b      	strb	r3, [r7, #20]
	flags.bits.cleansession = options->cleansession;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	7e9b      	ldrb	r3, [r3, #26]
 80021e0:	f003 0301 	and.w	r3, r3, #1
 80021e4:	b2da      	uxtb	r2, r3
 80021e6:	7d3b      	ldrb	r3, [r7, #20]
 80021e8:	f362 0341 	bfi	r3, r2, #1, #1
 80021ec:	753b      	strb	r3, [r7, #20]
	flags.bits.will = (options->willFlag) ? 1 : 0;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	7edb      	ldrb	r3, [r3, #27]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	bf14      	ite	ne
 80021f6:	2301      	movne	r3, #1
 80021f8:	2300      	moveq	r3, #0
 80021fa:	b2da      	uxtb	r2, r3
 80021fc:	7d3b      	ldrb	r3, [r7, #20]
 80021fe:	f362 0382 	bfi	r3, r2, #2, #1
 8002202:	753b      	strb	r3, [r7, #20]
	if (flags.bits.will)
 8002204:	7d3b      	ldrb	r3, [r7, #20]
 8002206:	f003 0304 	and.w	r3, r3, #4
 800220a:	b2db      	uxtb	r3, r3
 800220c:	2b00      	cmp	r3, #0
 800220e:	d013      	beq.n	8002238 <MQTTSerialize_connect+0x108>
	{
		flags.bits.willQoS = options->will.qos;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002216:	f003 0303 	and.w	r3, r3, #3
 800221a:	b2da      	uxtb	r2, r3
 800221c:	7d3b      	ldrb	r3, [r7, #20]
 800221e:	f362 03c4 	bfi	r3, r2, #3, #2
 8002222:	753b      	strb	r3, [r7, #20]
		flags.bits.willRetain = options->will.retained;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800222a:	f003 0301 	and.w	r3, r3, #1
 800222e:	b2da      	uxtb	r2, r3
 8002230:	7d3b      	ldrb	r3, [r7, #20]
 8002232:	f362 1345 	bfi	r3, r2, #5, #1
 8002236:	753b      	strb	r3, [r7, #20]
	}

	if (options->username.cstring || options->username.lenstring.data)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223c:	2b00      	cmp	r3, #0
 800223e:	d103      	bne.n	8002248 <MQTTSerialize_connect+0x118>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002244:	2b00      	cmp	r3, #0
 8002246:	d003      	beq.n	8002250 <MQTTSerialize_connect+0x120>
		flags.bits.username = 1;
 8002248:	7d3b      	ldrb	r3, [r7, #20]
 800224a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800224e:	753b      	strb	r3, [r7, #20]
	if (options->password.cstring || options->password.lenstring.data)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002254:	2b00      	cmp	r3, #0
 8002256:	d103      	bne.n	8002260 <MQTTSerialize_connect+0x130>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800225c:	2b00      	cmp	r3, #0
 800225e:	d003      	beq.n	8002268 <MQTTSerialize_connect+0x138>
		flags.bits.password = 1;
 8002260:	7d3b      	ldrb	r3, [r7, #20]
 8002262:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002266:	753b      	strb	r3, [r7, #20]

	writeChar(&ptr, flags.all);
 8002268:	7d3a      	ldrb	r2, [r7, #20]
 800226a:	f107 031c 	add.w	r3, r7, #28
 800226e:	4611      	mov	r1, r2
 8002270:	4618      	mov	r0, r3
 8002272:	f7ff fdfe 	bl	8001e72 <writeChar>
	writeInt(&ptr, options->keepAliveInterval);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	8b1b      	ldrh	r3, [r3, #24]
 800227a:	461a      	mov	r2, r3
 800227c:	f107 031c 	add.w	r3, r7, #28
 8002280:	4611      	mov	r1, r2
 8002282:	4618      	mov	r0, r3
 8002284:	f7ff fe0a 	bl	8001e9c <writeInt>
	writeMQTTString(&ptr, options->clientID);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f107 001c 	add.w	r0, r7, #28
 800228e:	330c      	adds	r3, #12
 8002290:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002292:	f7ff ff1f 	bl	80020d4 <writeMQTTString>
	if (options->willFlag)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	7edb      	ldrb	r3, [r3, #27]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d00d      	beq.n	80022ba <MQTTSerialize_connect+0x18a>
	{
		writeMQTTString(&ptr, options->will.topicName);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	f107 001c 	add.w	r0, r7, #28
 80022a4:	3324      	adds	r3, #36	; 0x24
 80022a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022a8:	f7ff ff14 	bl	80020d4 <writeMQTTString>
		writeMQTTString(&ptr, options->will.message);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	f107 001c 	add.w	r0, r7, #28
 80022b2:	3330      	adds	r3, #48	; 0x30
 80022b4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022b6:	f7ff ff0d 	bl	80020d4 <writeMQTTString>
	}
	if (flags.bits.username)
 80022ba:	7d3b      	ldrb	r3, [r7, #20]
 80022bc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80022c0:	b2db      	uxtb	r3, r3
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d006      	beq.n	80022d4 <MQTTSerialize_connect+0x1a4>
		writeMQTTString(&ptr, options->username);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f107 001c 	add.w	r0, r7, #28
 80022cc:	3340      	adds	r3, #64	; 0x40
 80022ce:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022d0:	f7ff ff00 	bl	80020d4 <writeMQTTString>
	if (flags.bits.password)
 80022d4:	7d3b      	ldrb	r3, [r7, #20]
 80022d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d006      	beq.n	80022ee <MQTTSerialize_connect+0x1be>
		writeMQTTString(&ptr, options->password);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	f107 001c 	add.w	r0, r7, #28
 80022e6:	334c      	adds	r3, #76	; 0x4c
 80022e8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80022ea:	f7ff fef3 	bl	80020d4 <writeMQTTString>

	rc = ptr - buf;
 80022ee:	69fb      	ldr	r3, [r7, #28]
 80022f0:	461a      	mov	r2, r3
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	627b      	str	r3, [r7, #36]	; 0x24

	exit: FUNC_EXIT_RC(rc);
	return rc;
 80022f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	3728      	adds	r7, #40	; 0x28
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	08012258 	.word	0x08012258
 8002308:	08012260 	.word	0x08012260

0800230c <MQTTSerialize_publishLength>:

int MQTTSerialize_publishLength(int qos, MQTTString topicName, int payloadlen)
{
 800230c:	b580      	push	{r7, lr}
 800230e:	b086      	sub	sp, #24
 8002310:	af00      	add	r7, sp, #0
 8002312:	60f8      	str	r0, [r7, #12]
 8002314:	4638      	mov	r0, r7
 8002316:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	int len = 0;
 800231a:	2300      	movs	r3, #0
 800231c:	617b      	str	r3, [r7, #20]

	len += 2 + MQTTstrlen(topicName) + payloadlen;
 800231e:	463b      	mov	r3, r7
 8002320:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002324:	f7ff fe31 	bl	8001f8a <MQTTstrlen>
 8002328:	4603      	mov	r3, r0
 800232a:	1c9a      	adds	r2, r3, #2
 800232c:	6a3b      	ldr	r3, [r7, #32]
 800232e:	4413      	add	r3, r2
 8002330:	697a      	ldr	r2, [r7, #20]
 8002332:	4413      	add	r3, r2
 8002334:	617b      	str	r3, [r7, #20]
	if (qos > 0)
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2b00      	cmp	r3, #0
 800233a:	dd02      	ble.n	8002342 <MQTTSerialize_publishLength+0x36>
		len += 2; /* packetid */
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	3302      	adds	r3, #2
 8002340:	617b      	str	r3, [r7, #20]
	return len;
 8002342:	697b      	ldr	r3, [r7, #20]
}
 8002344:	4618      	mov	r0, r3
 8002346:	3718      	adds	r7, #24
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}

0800234c <MQTTSerialize_publish>:


int MQTTSerialize_publish(unsigned char* buf, int buflen, unsigned char dup, int qos, unsigned char retained, unsigned short packetid,
		MQTTString topicName, unsigned char* payload, int payloadlen)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b08a      	sub	sp, #40	; 0x28
 8002350:	af02      	add	r7, sp, #8
 8002352:	60f8      	str	r0, [r7, #12]
 8002354:	60b9      	str	r1, [r7, #8]
 8002356:	603b      	str	r3, [r7, #0]
 8002358:	4613      	mov	r3, r2
 800235a:	71fb      	strb	r3, [r7, #7]
	unsigned char *ptr = buf;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	617b      	str	r3, [r7, #20]
	MQTTHeader header = {0};
 8002360:	2300      	movs	r3, #0
 8002362:	613b      	str	r3, [r7, #16]
	int rem_len = 0;
 8002364:	2300      	movs	r3, #0
 8002366:	61bb      	str	r3, [r7, #24]
	int rc = 0;
 8002368:	2300      	movs	r3, #0
 800236a:	61fb      	str	r3, [r7, #28]

	//FUNC_ENTRY;
	if (MQTTPacket_len(rem_len = MQTTSerialize_publishLength(qos, topicName, payloadlen)) > buflen)
 800236c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800236e:	9300      	str	r3, [sp, #0]
 8002370:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002374:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002376:	6838      	ldr	r0, [r7, #0]
 8002378:	f7ff ffc8 	bl	800230c <MQTTSerialize_publishLength>
 800237c:	61b8      	str	r0, [r7, #24]
 800237e:	69b8      	ldr	r0, [r7, #24]
 8002380:	f7ff fe7e 	bl	8002080 <MQTTPacket_len>
 8002384:	4602      	mov	r2, r0
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	4293      	cmp	r3, r2
 800238a:	da03      	bge.n	8002394 <MQTTSerialize_publish+0x48>
	{
		rc = MQTTPACKET_BUFFER_TOO_SHORT;
 800238c:	f06f 0301 	mvn.w	r3, #1
 8002390:	61fb      	str	r3, [r7, #28]
		goto exit;
 8002392:	e04d      	b.n	8002430 <MQTTSerialize_publish+0xe4>
	}

	header.bits.type = PUBLISH;
 8002394:	7c3b      	ldrb	r3, [r7, #16]
 8002396:	2203      	movs	r2, #3
 8002398:	f362 1307 	bfi	r3, r2, #4, #4
 800239c:	743b      	strb	r3, [r7, #16]
	header.bits.dup = dup;
 800239e:	79fb      	ldrb	r3, [r7, #7]
 80023a0:	f003 0301 	and.w	r3, r3, #1
 80023a4:	b2da      	uxtb	r2, r3
 80023a6:	7c3b      	ldrb	r3, [r7, #16]
 80023a8:	f362 03c3 	bfi	r3, r2, #3, #1
 80023ac:	743b      	strb	r3, [r7, #16]
	header.bits.qos = qos;
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	f003 0303 	and.w	r3, r3, #3
 80023b4:	b2da      	uxtb	r2, r3
 80023b6:	7c3b      	ldrb	r3, [r7, #16]
 80023b8:	f362 0342 	bfi	r3, r2, #1, #2
 80023bc:	743b      	strb	r3, [r7, #16]
	header.bits.retain = retained;
 80023be:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80023c2:	f003 0301 	and.w	r3, r3, #1
 80023c6:	b2da      	uxtb	r2, r3
 80023c8:	7c3b      	ldrb	r3, [r7, #16]
 80023ca:	f362 0300 	bfi	r3, r2, #0, #1
 80023ce:	743b      	strb	r3, [r7, #16]
	writeChar(&ptr, header.byte); /* write header */
 80023d0:	7c3a      	ldrb	r2, [r7, #16]
 80023d2:	f107 0314 	add.w	r3, r7, #20
 80023d6:	4611      	mov	r1, r2
 80023d8:	4618      	mov	r0, r3
 80023da:	f7ff fd4a 	bl	8001e72 <writeChar>

	ptr += MQTTPacket_encode(ptr, rem_len); /* write remaining length */;
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	69b9      	ldr	r1, [r7, #24]
 80023e2:	4618      	mov	r0, r3
 80023e4:	f7ff fda2 	bl	8001f2c <MQTTPacket_encode>
 80023e8:	4602      	mov	r2, r0
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	4413      	add	r3, r2
 80023ee:	617b      	str	r3, [r7, #20]

	writeMQTTString(&ptr, topicName);
 80023f0:	f107 0014 	add.w	r0, r7, #20
 80023f4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80023f8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023fa:	f7ff fe6b 	bl	80020d4 <writeMQTTString>

	if (qos > 0)
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	2b00      	cmp	r3, #0
 8002402:	dd06      	ble.n	8002412 <MQTTSerialize_publish+0xc6>
		writeInt(&ptr, packetid);
 8002404:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8002406:	f107 0314 	add.w	r3, r7, #20
 800240a:	4611      	mov	r1, r2
 800240c:	4618      	mov	r0, r3
 800240e:	f7ff fd45 	bl	8001e9c <writeInt>

	memcpy(ptr, payload, payloadlen);
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002416:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002418:	4618      	mov	r0, r3
 800241a:	f00b fffb 	bl	800e414 <memcpy>
	ptr += payloadlen;
 800241e:	697a      	ldr	r2, [r7, #20]
 8002420:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002422:	4413      	add	r3, r2
 8002424:	617b      	str	r3, [r7, #20]

	rc = ptr - buf;
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	461a      	mov	r2, r3
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	1ad3      	subs	r3, r2, r3
 800242e:	61fb      	str	r3, [r7, #28]

exit:
	FUNC_EXIT_RC(rc);
	return rc;
 8002430:	69fb      	ldr	r3, [r7, #28]
}
 8002432:	4618      	mov	r0, r3
 8002434:	3720      	adds	r7, #32
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
	...

0800243c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800243c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002440:	b0ef      	sub	sp, #444	; 0x1bc
 8002442:	af3a      	add	r7, sp, #232	; 0xe8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002444:	f002 fd7c 	bl	8004f40 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002448:	f000 fb3e 	bl	8002ac8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800244c:	f000 fd6a 	bl	8002f24 <MX_GPIO_Init>
  MX_DMA_Init();
 8002450:	f000 fd2a 	bl	8002ea8 <MX_DMA_Init>
  MX_CAN1_Init();
 8002454:	f000 fbc2 	bl	8002bdc <MX_CAN1_Init>
  MX_CAN2_Init();
 8002458:	f000 fbf6 	bl	8002c48 <MX_CAN2_Init>
  MX_RTC_Init();
 800245c:	f000 fc2a 	bl	8002cb4 <MX_RTC_Init>
  MX_SDIO_SD_Init();
 8002460:	f000 fc4e 	bl	8002d00 <MX_SDIO_SD_Init>
  MX_TIM6_Init();
 8002464:	f000 fc6c 	bl	8002d40 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 8002468:	f000 fca0 	bl	8002dac <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800246c:	f000 fcc8 	bl	8002e00 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8002470:	f000 fcf0 	bl	8002e54 <MX_USART3_UART_Init>
  MX_FATFS_Init();
 8002474:	f008 feb2 	bl	800b1dc <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
   gsm_data.gsm_uart = &huart1;
 8002478:	4b43      	ldr	r3, [pc, #268]	; (8002588 <main+0x14c>)
 800247a:	4a44      	ldr	r2, [pc, #272]	; (800258c <main+0x150>)
 800247c:	f8c3 223c 	str.w	r2, [r3, #572]	; 0x23c
   aesk_gl.aesk_can_1.hcan = &hcan1;
 8002480:	4b43      	ldr	r3, [pc, #268]	; (8002590 <main+0x154>)
 8002482:	4a44      	ldr	r2, [pc, #272]	; (8002594 <main+0x158>)
 8002484:	601a      	str	r2, [r3, #0]

   AESK_Compro_Init(&compro_set_can_rx, Hydromobile, TELEMETRI, VCU, &Solver);
 8002486:	4b44      	ldr	r3, [pc, #272]	; (8002598 <main+0x15c>)
 8002488:	9300      	str	r3, [sp, #0]
 800248a:	2302      	movs	r3, #2
 800248c:	2204      	movs	r2, #4
 800248e:	2169      	movs	r1, #105	; 0x69
 8002490:	4842      	ldr	r0, [pc, #264]	; (800259c <main+0x160>)
 8002492:	f7ff fca4 	bl	8001dde <AESK_Compro_Init>
   AESK_GL_Init(&aesk_gl);
 8002496:	483e      	ldr	r0, [pc, #248]	; (8002590 <main+0x154>)
 8002498:	f7fe ff46 	bl	8001328 <AESK_GL_Init>
   AESK_CAN_Init(&aesk_gl.aesk_can_1,CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_TX_MAILBOX_EMPTY );
 800249c:	2103      	movs	r1, #3
 800249e:	483c      	ldr	r0, [pc, #240]	; (8002590 <main+0x154>)
 80024a0:	f7fe fd92 	bl	8000fc8 <AESK_CAN_Init>

   MX_RTC_Init();
 80024a4:	f000 fc06 	bl	8002cb4 <MX_RTC_Init>
   RTC_Set_Time_Date();
 80024a8:	f001 fcaa 	bl	8003e00 <RTC_Set_Time_Date>

   mydizi[0] = 97;
 80024ac:	4b3c      	ldr	r3, [pc, #240]	; (80025a0 <main+0x164>)
 80024ae:	2261      	movs	r2, #97	; 0x61
 80024b0:	701a      	strb	r2, [r3, #0]
   mydizi[1] = 97;
 80024b2:	4b3b      	ldr	r3, [pc, #236]	; (80025a0 <main+0x164>)
 80024b4:	2261      	movs	r2, #97	; 0x61
 80024b6:	705a      	strb	r2, [r3, #1]
   mydizi[2] = 97;
 80024b8:	4b39      	ldr	r3, [pc, #228]	; (80025a0 <main+0x164>)
 80024ba:	2261      	movs	r2, #97	; 0x61
 80024bc:	709a      	strb	r2, [r3, #2]
   mydizi[3] = 97;
 80024be:	4b38      	ldr	r3, [pc, #224]	; (80025a0 <main+0x164>)
 80024c0:	2261      	movs	r2, #97	; 0x61
 80024c2:	70da      	strb	r2, [r3, #3]
   mydizi[4] = 97;
 80024c4:	4b36      	ldr	r3, [pc, #216]	; (80025a0 <main+0x164>)
 80024c6:	2261      	movs	r2, #97	; 0x61
 80024c8:	711a      	strb	r2, [r3, #4]
	   vars_to_str(sd_card_data.path, "%d_%d_%d_%d_%d_%d_(%d).txt", sDate.Date, sDate.Month, sDate.Year, sTime.Hours, sTime.Minutes, sTime.Seconds, sd_card_data.logger_u32);
	   sd_card_data.state = SD_Card_Detect;
   }*/
	 
	 
	 char * SDHeader = "Time\twake_up\tset_velocity\tPhase_A_Current\tPhase_B_Current\tId\tIq\tIArms\tTorque\tdrive_status\tdriver_error\tOdometer\tactual_velocity\tBat_Voltage\tBat_Current\tBat_Cons\tSoc\tbms_error\tdc_bus_state\tlatitude\tlongtitude\tems_bat_cons\tems_bat_cur\tems_bat_soc\tems_fc_cons\tems_fc_cons_lt\tems_fc_cur\tems_fc_volt\tems_error\tems_out_cons\tems_out_cur\tems_out_volt\tems_penalty\tems_fc_i_share\tems_fc_i_sp\n";
 80024ca:	4b36      	ldr	r3, [pc, #216]	; (80025a4 <main+0x168>)
 80024cc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	 
   if(f_mount(&sd_card_data.myFATAFS,(TCHAR const *)SDPath, 1) == FR_OK)
 80024d0:	2201      	movs	r2, #1
 80024d2:	4935      	ldr	r1, [pc, #212]	; (80025a8 <main+0x16c>)
 80024d4:	4835      	ldr	r0, [pc, #212]	; (80025ac <main+0x170>)
 80024d6:	f00b fa03 	bl	800d8e0 <f_mount>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d140      	bne.n	8002562 <main+0x126>
   {
	   HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80024e0:	2200      	movs	r2, #0
 80024e2:	4933      	ldr	r1, [pc, #204]	; (80025b0 <main+0x174>)
 80024e4:	4833      	ldr	r0, [pc, #204]	; (80025b4 <main+0x178>)
 80024e6:	f005 f9c3 	bl	8007870 <HAL_RTC_GetTime>
	   HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80024ea:	2200      	movs	r2, #0
 80024ec:	4932      	ldr	r1, [pc, #200]	; (80025b8 <main+0x17c>)
 80024ee:	4831      	ldr	r0, [pc, #196]	; (80025b4 <main+0x178>)
 80024f0:	f005 fac3 	bl	8007a7a <HAL_RTC_GetDate>
	   vars_to_str(sd_card_data.path, "%d_%d_%d_%d_%d_%d_(%d).txt", sDate.Date, sDate.Month, sDate.Year, sTime.Hours, sTime.Minutes, sTime.Seconds, sd_card_data.logger_u32);
 80024f4:	4b30      	ldr	r3, [pc, #192]	; (80025b8 <main+0x17c>)
 80024f6:	789b      	ldrb	r3, [r3, #2]
 80024f8:	461d      	mov	r5, r3
 80024fa:	4b2f      	ldr	r3, [pc, #188]	; (80025b8 <main+0x17c>)
 80024fc:	785b      	ldrb	r3, [r3, #1]
 80024fe:	461e      	mov	r6, r3
 8002500:	4b2d      	ldr	r3, [pc, #180]	; (80025b8 <main+0x17c>)
 8002502:	78db      	ldrb	r3, [r3, #3]
 8002504:	461a      	mov	r2, r3
 8002506:	4b2a      	ldr	r3, [pc, #168]	; (80025b0 <main+0x174>)
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	4619      	mov	r1, r3
 800250c:	4b28      	ldr	r3, [pc, #160]	; (80025b0 <main+0x174>)
 800250e:	785b      	ldrb	r3, [r3, #1]
 8002510:	4618      	mov	r0, r3
 8002512:	4b27      	ldr	r3, [pc, #156]	; (80025b0 <main+0x174>)
 8002514:	789b      	ldrb	r3, [r3, #2]
 8002516:	461c      	mov	r4, r3
 8002518:	4b28      	ldr	r3, [pc, #160]	; (80025bc <main+0x180>)
 800251a:	f8d3 33ec 	ldr.w	r3, [r3, #1004]	; 0x3ec
 800251e:	9304      	str	r3, [sp, #16]
 8002520:	9403      	str	r4, [sp, #12]
 8002522:	9002      	str	r0, [sp, #8]
 8002524:	9101      	str	r1, [sp, #4]
 8002526:	9200      	str	r2, [sp, #0]
 8002528:	4633      	mov	r3, r6
 800252a:	462a      	mov	r2, r5
 800252c:	4924      	ldr	r1, [pc, #144]	; (80025c0 <main+0x184>)
 800252e:	4825      	ldr	r0, [pc, #148]	; (80025c4 <main+0x188>)
 8002530:	f001 fc8c 	bl	8003e4c <vars_to_str>
		 
		 f_open(&sd_card_data.myFile, "den.txt", FA_WRITE | FA_OPEN_APPEND | FA_OPEN_EXISTING | FA_OPEN_ALWAYS);
 8002534:	2232      	movs	r2, #50	; 0x32
 8002536:	4924      	ldr	r1, [pc, #144]	; (80025c8 <main+0x18c>)
 8002538:	4824      	ldr	r0, [pc, #144]	; (80025cc <main+0x190>)
 800253a:	f00b fa17 	bl	800d96c <f_open>
		 f_write(&sd_card_data.myFile, SDHeader, strlen(SDHeader), (void*)&sd_card_data.writtenbyte);
 800253e:	f8d7 00cc 	ldr.w	r0, [r7, #204]	; 0xcc
 8002542:	f7fd fe65 	bl	8000210 <strlen>
 8002546:	4602      	mov	r2, r0
 8002548:	4b21      	ldr	r3, [pc, #132]	; (80025d0 <main+0x194>)
 800254a:	f8d7 10cc 	ldr.w	r1, [r7, #204]	; 0xcc
 800254e:	481f      	ldr	r0, [pc, #124]	; (80025cc <main+0x190>)
 8002550:	f00b fbd8 	bl	800dd04 <f_write>
	   f_close(&sd_card_data.myFile);
 8002554:	481d      	ldr	r0, [pc, #116]	; (80025cc <main+0x190>)
 8002556:	f00b fde7 	bl	800e128 <f_close>
		 
		 sd_card_data.state = SD_Card_Detect;
 800255a:	4b18      	ldr	r3, [pc, #96]	; (80025bc <main+0x180>)
 800255c:	2201      	movs	r2, #1
 800255e:	f883 2258 	strb.w	r2, [r3, #600]	; 0x258
   }
	 

   if((GSM_STATUS_GPIO_Port->IDR & GSM_STATUS_Pin) == (uint32_t)GPIO_PIN_RESET)
 8002562:	4b1c      	ldr	r3, [pc, #112]	; (80025d4 <main+0x198>)
 8002564:	691b      	ldr	r3, [r3, #16]
 8002566:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800256a:	2b00      	cmp	r3, #0
 800256c:	d136      	bne.n	80025dc <main+0x1a0>
   {
			GSM_ON_OFF_GPIO_Port->BSRR = GSM_ON_OFF_Pin;
 800256e:	4b1a      	ldr	r3, [pc, #104]	; (80025d8 <main+0x19c>)
 8002570:	2204      	movs	r2, #4
 8002572:	619a      	str	r2, [r3, #24]
	    HAL_Delay(1500);
 8002574:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8002578:	f002 fd54 	bl	8005024 <HAL_Delay>
	    GSM_ON_OFF_GPIO_Port->BSRR = GSM_ON_OFF_Pin << 16U;
 800257c:	4b16      	ldr	r3, [pc, #88]	; (80025d8 <main+0x19c>)
 800257e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8002582:	619a      	str	r2, [r3, #24]
 8002584:	e033      	b.n	80025ee <main+0x1b2>
 8002586:	bf00      	nop
 8002588:	20006940 	.word	0x20006940
 800258c:	20006c80 	.word	0x20006c80
 8002590:	20000614 	.word	0x20000614
 8002594:	20006fc8 	.word	0x20006fc8
 8002598:	08003369 	.word	0x08003369
 800259c:	20004128 	.word	0x20004128
 80025a0:	20004308 	.word	0x20004308
 80025a4:	08012268 	.word	0x08012268
 80025a8:	200070c8 	.word	0x200070c8
 80025ac:	20004768 	.word	0x20004768
 80025b0:	20004358 	.word	0x20004358
 80025b4:	20006cc4 	.word	0x20006cc4
 80025b8:	20006cc0 	.word	0x20006cc0
 80025bc:	20004370 	.word	0x20004370
 80025c0:	080123e8 	.word	0x080123e8
 80025c4:	20004500 	.word	0x20004500
 80025c8:	08012404 	.word	0x08012404
 80025cc:	200057a0 	.word	0x200057a0
 80025d0:	20004764 	.word	0x20004764
 80025d4:	40020400 	.word	0x40020400
 80025d8:	40020c00 	.word	0x40020c00
   }

   else
   {
			HAL_UART_Transmit(gsm_data.gsm_uart, (uint8_t*)RESET_AT_COMMAND, (uint16_t)strlen(RESET_AT_COMMAND), HAL_DELAY);
 80025dc:	4baa      	ldr	r3, [pc, #680]	; (8002888 <main+0x44c>)
 80025de:	f8d3 023c 	ldr.w	r0, [r3, #572]	; 0x23c
 80025e2:	f241 7370 	movw	r3, #6000	; 0x1770
 80025e6:	220d      	movs	r2, #13
 80025e8:	49a8      	ldr	r1, [pc, #672]	; (800288c <main+0x450>)
 80025ea:	f007 f852 	bl	8009692 <HAL_UART_Transmit>
   }


   while((GSM_STATUS_GPIO_Port->IDR & GSM_STATUS_Pin) == (uint32_t)GPIO_PIN_RESET)
 80025ee:	bf00      	nop
 80025f0:	4ba7      	ldr	r3, [pc, #668]	; (8002890 <main+0x454>)
 80025f2:	691b      	ldr	r3, [r3, #16]
 80025f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d0f9      	beq.n	80025f0 <main+0x1b4>
	   ;
   }


	 
		AESK_CAN_ExtIDMaskFilterConfiguration(&aesk_can, 0, 0, CAN_RX_FIFO0, 0);
 80025fc:	2300      	movs	r3, #0
 80025fe:	9300      	str	r3, [sp, #0]
 8002600:	2300      	movs	r3, #0
 8002602:	2200      	movs	r2, #0
 8002604:	2100      	movs	r1, #0
 8002606:	48a3      	ldr	r0, [pc, #652]	; (8002894 <main+0x458>)
 8002608:	f7fe fcfd 	bl	8001006 <AESK_CAN_ExtIDMaskFilterConfiguration>
	 	AESK_CAN_ExtIDMaskFilterConfiguration(&aesk_can, 0, 0, CAN_RX_FIFO1, 0);
 800260c:	2300      	movs	r3, #0
 800260e:	9300      	str	r3, [sp, #0]
 8002610:	2301      	movs	r3, #1
 8002612:	2200      	movs	r2, #0
 8002614:	2100      	movs	r1, #0
 8002616:	489f      	ldr	r0, [pc, #636]	; (8002894 <main+0x458>)
 8002618:	f7fe fcf5 	bl	8001006 <AESK_CAN_ExtIDMaskFilterConfiguration>
	  AESK_CAN_Init(&aesk_can, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_RX_FIFO1_MSG_PENDING);
 800261c:	2112      	movs	r1, #18
 800261e:	489d      	ldr	r0, [pc, #628]	; (8002894 <main+0x458>)
 8002620:	f7fe fcd2 	bl	8000fc8 <AESK_CAN_Init>
	 
  /* CAN1 WAKE - CAN2 SLEEP*/
		CAN2_STDBY_GPIO_Port->BSRR = CAN2_STDBY_Pin;
 8002624:	4b9a      	ldr	r3, [pc, #616]	; (8002890 <main+0x454>)
 8002626:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800262a:	619a      	str	r2, [r3, #24]
		CAN1_STDBY_GPIO_Port->BSRR = (uint32_t)CAN1_STDBY_Pin << 16U;
 800262c:	4b9a      	ldr	r3, [pc, #616]	; (8002898 <main+0x45c>)
 800262e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002632:	619a      	str	r2, [r3, #24]
  //////////////////////////
    HAL_UART_Receive_IT(gsm_data.gsm_uart, &gsm_data.receivegsmdata, 1);
 8002634:	4b94      	ldr	r3, [pc, #592]	; (8002888 <main+0x44c>)
 8002636:	f8d3 323c 	ldr.w	r3, [r3, #572]	; 0x23c
 800263a:	2201      	movs	r2, #1
 800263c:	4992      	ldr	r1, [pc, #584]	; (8002888 <main+0x44c>)
 800263e:	4618      	mov	r0, r3
 8002640:	f007 f8c0 	bl	80097c4 <HAL_UART_Receive_IT>
    HAL_UART_Receive_IT(&huart3, &xbee_data.receiveData, 1);
 8002644:	2201      	movs	r2, #1
 8002646:	4995      	ldr	r1, [pc, #596]	; (800289c <main+0x460>)
 8002648:	4895      	ldr	r0, [pc, #596]	; (80028a0 <main+0x464>)
 800264a:	f007 f8bb 	bl	80097c4 <HAL_UART_Receive_IT>
    HAL_UART_Receive_DMA(&huart2, &gps_data.uartReceiveData_u8, 1);
 800264e:	2201      	movs	r2, #1
 8002650:	4994      	ldr	r1, [pc, #592]	; (80028a4 <main+0x468>)
 8002652:	4895      	ldr	r0, [pc, #596]	; (80028a8 <main+0x46c>)
 8002654:	f007 f90c 	bl	8009870 <HAL_UART_Receive_DMA>
    HAL_TIM_Base_Start_IT(&htim6); 
 8002658:	4894      	ldr	r0, [pc, #592]	; (80028ac <main+0x470>)
 800265a:	f006 fd48 	bl	80090ee <HAL_TIM_Base_Start_IT>
	  hydradata.can_error.can_error_u8 = 7; // every can control bit initialize 1
 800265e:	4b94      	ldr	r3, [pc, #592]	; (80028b0 <main+0x474>)
 8002660:	2207      	movs	r2, #7
 8002662:	f883 20cc 	strb.w	r2, [r3, #204]	; 0xcc

	  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8002666:	4b93      	ldr	r3, [pc, #588]	; (80028b4 <main+0x478>)
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	4a92      	ldr	r2, [pc, #584]	; (80028b4 <main+0x478>)
 800266c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002670:	60d3      	str	r3, [r2, #12]
	    DWT->CYCCNT = 0;
 8002672:	4b91      	ldr	r3, [pc, #580]	; (80028b8 <main+0x47c>)
 8002674:	2200      	movs	r2, #0
 8002676:	605a      	str	r2, [r3, #4]
	    DWT->CTRL = DWT_CTRL_CYCCNTENA_Msk;
 8002678:	4b8f      	ldr	r3, [pc, #572]	; (80028b8 <main+0x47c>)
 800267a:	2201      	movs	r2, #1
 800267c:	601a      	str	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if(time_task.Time_Task.Task_5000_ms == TRUE)
 800267e:	4b8f      	ldr	r3, [pc, #572]	; (80028bc <main+0x480>)
 8002680:	785b      	ldrb	r3, [r3, #1]
 8002682:	f003 0308 	and.w	r3, r3, #8
 8002686:	b2db      	uxtb	r3, r3
 8002688:	2b00      	cmp	r3, #0
 800268a:	d006      	beq.n	800269a <main+0x25e>
		{			
			Can_Error_Control();
 800268c:	f001 fef0 	bl	8004470 <Can_Error_Control>
			time_task.Time_Task.Task_5000_ms = FALSE;			
 8002690:	4a8a      	ldr	r2, [pc, #552]	; (80028bc <main+0x480>)
 8002692:	7853      	ldrb	r3, [r2, #1]
 8002694:	f36f 03c3 	bfc	r3, #3, #1
 8002698:	7053      	strb	r3, [r2, #1]
		}
	  if(time_task.Time_Task.Task_80_ms == TRUE)
 800269a:	4b88      	ldr	r3, [pc, #544]	; (80028bc <main+0x480>)
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	f003 0304 	and.w	r3, r3, #4
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d007      	beq.n	80026b8 <main+0x27c>
	  {
		  Gsm_Calibration(&gsm_data);
 80026a8:	4877      	ldr	r0, [pc, #476]	; (8002888 <main+0x44c>)
 80026aa:	f000 fe69 	bl	8003380 <Gsm_Calibration>
		  time_task.Time_Task.Task_80_ms = FALSE;
 80026ae:	4a83      	ldr	r2, [pc, #524]	; (80028bc <main+0x480>)
 80026b0:	7813      	ldrb	r3, [r2, #0]
 80026b2:	f36f 0382 	bfc	r3, #2, #1
 80026b6:	7013      	strb	r3, [r2, #0]
	  }
		
		if(time_task.Time_Task.Task_500_ms == TRUE)
 80026b8:	4b80      	ldr	r3, [pc, #512]	; (80028bc <main+0x480>)
 80026ba:	785b      	ldrb	r3, [r3, #1]
 80026bc:	f003 0302 	and.w	r3, r3, #2
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d017      	beq.n	80026f6 <main+0x2ba>
		{
			xbee_data.xbee_index = 0;
 80026c6:	4b7e      	ldr	r3, [pc, #504]	; (80028c0 <main+0x484>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	f8a3 20ca 	strh.w	r2, [r3, #202]	; 0xca
			createXBEEPackage(&hydradata, &gps_data, xbee_data.transmitBuf, &(xbee_data.xbee_index));
 80026ce:	4b7d      	ldr	r3, [pc, #500]	; (80028c4 <main+0x488>)
 80026d0:	4a7d      	ldr	r2, [pc, #500]	; (80028c8 <main+0x48c>)
 80026d2:	497e      	ldr	r1, [pc, #504]	; (80028cc <main+0x490>)
 80026d4:	4876      	ldr	r0, [pc, #472]	; (80028b0 <main+0x474>)
 80026d6:	f001 fbcd 	bl	8003e74 <createXBEEPackage>
			HAL_UART_Transmit(&huart3, xbee_data.transmitBuf, xbee_data.xbee_index, HAL_MAX_DELAY);
 80026da:	4b79      	ldr	r3, [pc, #484]	; (80028c0 <main+0x484>)
 80026dc:	f8b3 20ca 	ldrh.w	r2, [r3, #202]	; 0xca
 80026e0:	f04f 33ff 	mov.w	r3, #4294967295
 80026e4:	4978      	ldr	r1, [pc, #480]	; (80028c8 <main+0x48c>)
 80026e6:	486e      	ldr	r0, [pc, #440]	; (80028a0 <main+0x464>)
 80026e8:	f006 ffd3 	bl	8009692 <HAL_UART_Transmit>
			time_task.Time_Task.Task_500_ms = FALSE;
 80026ec:	4a73      	ldr	r2, [pc, #460]	; (80028bc <main+0x480>)
 80026ee:	7853      	ldrb	r3, [r2, #1]
 80026f0:	f36f 0341 	bfc	r3, #1, #1
 80026f4:	7053      	strb	r3, [r2, #1]
		}

	  if(time_task.Time_Task.Task_50_ms == TRUE)
 80026f6:	4b71      	ldr	r3, [pc, #452]	; (80028bc <main+0x480>)
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	f003 0302 	and.w	r3, r3, #2
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	2b00      	cmp	r3, #0
 8002702:	d0bc      	beq.n	800267e <main+0x242>
	  {
		  if(sd_card_data.state == SD_Card_Detect)
 8002704:	4b72      	ldr	r3, [pc, #456]	; (80028d0 <main+0x494>)
 8002706:	f893 3258 	ldrb.w	r3, [r3, #600]	; 0x258
 800270a:	2b01      	cmp	r3, #1
 800270c:	f040 81bc 	bne.w	8002a88 <main+0x64c>
		  {

			  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8002710:	2200      	movs	r2, #0
 8002712:	4970      	ldr	r1, [pc, #448]	; (80028d4 <main+0x498>)
 8002714:	4870      	ldr	r0, [pc, #448]	; (80028d8 <main+0x49c>)
 8002716:	f005 f8ab 	bl	8007870 <HAL_RTC_GetTime>
			  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 800271a:	2200      	movs	r2, #0
 800271c:	496f      	ldr	r1, [pc, #444]	; (80028dc <main+0x4a0>)
 800271e:	486e      	ldr	r0, [pc, #440]	; (80028d8 <main+0x49c>)
 8002720:	f005 f9ab 	bl	8007a7a <HAL_RTC_GetDate>
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
				 					 	 	 	 	 	 	 	 	 	 	 hydradata.vcu_data.wake_up_union.wake_up_u8, hydradata.vcu_data.set_velocity_u8,
 8002724:	4b62      	ldr	r3, [pc, #392]	; (80028b0 <main+0x474>)
 8002726:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800272a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
				 					 	 	 	 	 	 	 	 	 	 	 hydradata.vcu_data.wake_up_union.wake_up_u8, hydradata.vcu_data.set_velocity_u8,
 800272e:	4b60      	ldr	r3, [pc, #384]	; (80028b0 <main+0x474>)
 8002730:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002734:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
																			 hydradata.driver_data.Phase_A_Current_f32, hydradata.driver_data.Phase_B_Current_f32,
 8002738:	4b5d      	ldr	r3, [pc, #372]	; (80028b0 <main+0x474>)
 800273a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800273c:	4618      	mov	r0, r3
 800273e:	f7fd ff23 	bl	8000588 <__aeabi_f2d>
 8002742:	e9c7 012e 	strd	r0, r1, [r7, #184]	; 0xb8
																			 hydradata.driver_data.Phase_A_Current_f32, hydradata.driver_data.Phase_B_Current_f32,
 8002746:	4b5a      	ldr	r3, [pc, #360]	; (80028b0 <main+0x474>)
 8002748:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800274a:	4618      	mov	r0, r3
 800274c:	f7fd ff1c 	bl	8000588 <__aeabi_f2d>
 8002750:	e9c7 012c 	strd	r0, r1, [r7, #176]	; 0xb0
																			 hydradata.driver_data.Id_f32, hydradata.driver_data.Iq_f32, hydradata.driver_data.IArms_f32, hydradata.driver_data.Torque_f32,
 8002754:	4b56      	ldr	r3, [pc, #344]	; (80028b0 <main+0x474>)
 8002756:	6c9b      	ldr	r3, [r3, #72]	; 0x48
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002758:	4618      	mov	r0, r3
 800275a:	f7fd ff15 	bl	8000588 <__aeabi_f2d>
 800275e:	e9c7 012a 	strd	r0, r1, [r7, #168]	; 0xa8
																			 hydradata.driver_data.Id_f32, hydradata.driver_data.Iq_f32, hydradata.driver_data.IArms_f32, hydradata.driver_data.Torque_f32,
 8002762:	4b53      	ldr	r3, [pc, #332]	; (80028b0 <main+0x474>)
 8002764:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002766:	4618      	mov	r0, r3
 8002768:	f7fd ff0e 	bl	8000588 <__aeabi_f2d>
 800276c:	e9c7 0128 	strd	r0, r1, [r7, #160]	; 0xa0
																			 hydradata.driver_data.Id_f32, hydradata.driver_data.Iq_f32, hydradata.driver_data.IArms_f32, hydradata.driver_data.Torque_f32,
 8002770:	4b4f      	ldr	r3, [pc, #316]	; (80028b0 <main+0x474>)
 8002772:	6d1b      	ldr	r3, [r3, #80]	; 0x50
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002774:	4618      	mov	r0, r3
 8002776:	f7fd ff07 	bl	8000588 <__aeabi_f2d>
 800277a:	e9c7 0126 	strd	r0, r1, [r7, #152]	; 0x98
																			 hydradata.driver_data.Id_f32, hydradata.driver_data.Iq_f32, hydradata.driver_data.IArms_f32, hydradata.driver_data.Torque_f32,
 800277e:	4b4c      	ldr	r3, [pc, #304]	; (80028b0 <main+0x474>)
 8002780:	6d5b      	ldr	r3, [r3, #84]	; 0x54
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002782:	4618      	mov	r0, r3
 8002784:	f7fd ff00 	bl	8000588 <__aeabi_f2d>
 8002788:	e9c7 0124 	strd	r0, r1, [r7, #144]	; 0x90
																			 hydradata.driver_data.drive_status_union.drive_status_u8, hydradata.driver_data.driver_error_union.driver_error_u8, hydradata.driver_data.Odometer_u32,
 800278c:	4b48      	ldr	r3, [pc, #288]	; (80028b0 <main+0x474>)
 800278e:	f893 305f 	ldrb.w	r3, [r3, #95]	; 0x5f
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002792:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
																			 hydradata.driver_data.drive_status_union.drive_status_u8, hydradata.driver_data.driver_error_union.driver_error_u8, hydradata.driver_data.Odometer_u32,
 8002796:	4b46      	ldr	r3, [pc, #280]	; (80028b0 <main+0x474>)
 8002798:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800279c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80027a0:	4b43      	ldr	r3, [pc, #268]	; (80028b0 <main+0x474>)
 80027a2:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80027a4:	f8c7 1084 	str.w	r1, [r7, #132]	; 0x84
																			 hydradata.driver_data.actual_velocity_u8, hydradata.bms_data.Bat_Voltage_f32,
 80027a8:	4b41      	ldr	r3, [pc, #260]	; (80028b0 <main+0x474>)
 80027aa:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80027ae:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
																			 hydradata.driver_data.actual_velocity_u8, hydradata.bms_data.Bat_Voltage_f32,
 80027b2:	4b3f      	ldr	r3, [pc, #252]	; (80028b0 <main+0x474>)
 80027b4:	681b      	ldr	r3, [r3, #0]
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80027b6:	4618      	mov	r0, r3
 80027b8:	f7fd fee6 	bl	8000588 <__aeabi_f2d>
 80027bc:	e9c7 011e 	strd	r0, r1, [r7, #120]	; 0x78
																			 hydradata.bms_data.Bat_Current_f32, hydradata.bms_data.Bat_Cons_f32, hydradata.bms_data.Soc_f32, hydradata.bms_data.bms_error.bms_error_u8,
 80027c0:	4b3b      	ldr	r3, [pc, #236]	; (80028b0 <main+0x474>)
 80027c2:	685b      	ldr	r3, [r3, #4]
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7fd fedf 	bl	8000588 <__aeabi_f2d>
 80027ca:	e9c7 011c 	strd	r0, r1, [r7, #112]	; 0x70
																			 hydradata.bms_data.Bat_Current_f32, hydradata.bms_data.Bat_Cons_f32, hydradata.bms_data.Soc_f32, hydradata.bms_data.bms_error.bms_error_u8,
 80027ce:	4b38      	ldr	r3, [pc, #224]	; (80028b0 <main+0x474>)
 80027d0:	689b      	ldr	r3, [r3, #8]
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80027d2:	4618      	mov	r0, r3
 80027d4:	f7fd fed8 	bl	8000588 <__aeabi_f2d>
 80027d8:	e9c7 011a 	strd	r0, r1, [r7, #104]	; 0x68
																			 hydradata.bms_data.Bat_Current_f32, hydradata.bms_data.Bat_Cons_f32, hydradata.bms_data.Soc_f32, hydradata.bms_data.bms_error.bms_error_u8,
 80027dc:	4b34      	ldr	r3, [pc, #208]	; (80028b0 <main+0x474>)
 80027de:	68db      	ldr	r3, [r3, #12]
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80027e0:	4618      	mov	r0, r3
 80027e2:	f7fd fed1 	bl	8000588 <__aeabi_f2d>
 80027e6:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60
																			 hydradata.bms_data.Bat_Current_f32, hydradata.bms_data.Bat_Cons_f32, hydradata.bms_data.Soc_f32, hydradata.bms_data.bms_error.bms_error_u8,
 80027ea:	4b31      	ldr	r3, [pc, #196]	; (80028b0 <main+0x474>)
 80027ec:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80027f0:	65fb      	str	r3, [r7, #92]	; 0x5c
																			 hydradata.bms_data.dc_bus_state.dc_bus_state_u8,
 80027f2:	4b2f      	ldr	r3, [pc, #188]	; (80028b0 <main+0x474>)
 80027f4:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80027f8:	65bb      	str	r3, [r7, #88]	; 0x58
																			 gps_data.latitude_f32, gps_data.longtitude_f32,
 80027fa:	4b34      	ldr	r3, [pc, #208]	; (80028cc <main+0x490>)
 80027fc:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002800:	4618      	mov	r0, r3
 8002802:	f7fd fec1 	bl	8000588 <__aeabi_f2d>
 8002806:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
																			 gps_data.latitude_f32, gps_data.longtitude_f32,
 800280a:	4b30      	ldr	r3, [pc, #192]	; (80028cc <main+0x490>)
 800280c:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002810:	4618      	mov	r0, r3
 8002812:	f7fd feb9 	bl	8000588 <__aeabi_f2d>
 8002816:	e9c7 0112 	strd	r0, r1, [r7, #72]	; 0x48
																			 hydradata.ems_data.bat_cons_f32,hydradata.ems_data.bat_current_f32, hydradata.ems_data.bat_soc__f32, hydradata.ems_data.fc_cons_f32,
 800281a:	4b25      	ldr	r3, [pc, #148]	; (80028b0 <main+0x474>)
 800281c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800281e:	4618      	mov	r0, r3
 8002820:	f7fd feb2 	bl	8000588 <__aeabi_f2d>
 8002824:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40
																			 hydradata.ems_data.bat_cons_f32,hydradata.ems_data.bat_current_f32, hydradata.ems_data.bat_soc__f32, hydradata.ems_data.fc_cons_f32,
 8002828:	4b21      	ldr	r3, [pc, #132]	; (80028b0 <main+0x474>)
 800282a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800282c:	4618      	mov	r0, r3
 800282e:	f7fd feab 	bl	8000588 <__aeabi_f2d>
 8002832:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
																			 hydradata.ems_data.bat_cons_f32,hydradata.ems_data.bat_current_f32, hydradata.ems_data.bat_soc__f32, hydradata.ems_data.fc_cons_f32,
 8002836:	4b1e      	ldr	r3, [pc, #120]	; (80028b0 <main+0x474>)
 8002838:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800283c:	4618      	mov	r0, r3
 800283e:	f7fd fea3 	bl	8000588 <__aeabi_f2d>
 8002842:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
																			 hydradata.ems_data.bat_cons_f32,hydradata.ems_data.bat_current_f32, hydradata.ems_data.bat_soc__f32, hydradata.ems_data.fc_cons_f32,
 8002846:	4b1a      	ldr	r3, [pc, #104]	; (80028b0 <main+0x474>)
 8002848:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800284a:	4618      	mov	r0, r3
 800284c:	f7fd fe9c 	bl	8000588 <__aeabi_f2d>
 8002850:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
																			 hydradata.ems_data.fc_cons_lt_f32, hydradata.ems_data.fc_current_f32,  hydradata.ems_data.fc_voltage_f32, hydradata.ems_data.general_error_handler_u8, hydradata.ems_data.out_cons_f32,
 8002854:	4b16      	ldr	r3, [pc, #88]	; (80028b0 <main+0x474>)
 8002856:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800285a:	4618      	mov	r0, r3
 800285c:	f7fd fe94 	bl	8000588 <__aeabi_f2d>
 8002860:	e9c7 0108 	strd	r0, r1, [r7, #32]
																			 hydradata.ems_data.fc_cons_lt_f32, hydradata.ems_data.fc_current_f32,  hydradata.ems_data.fc_voltage_f32, hydradata.ems_data.general_error_handler_u8, hydradata.ems_data.out_cons_f32,
 8002864:	4b12      	ldr	r3, [pc, #72]	; (80028b0 <main+0x474>)
 8002866:	6e5b      	ldr	r3, [r3, #100]	; 0x64
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002868:	4618      	mov	r0, r3
 800286a:	f7fd fe8d 	bl	8000588 <__aeabi_f2d>
 800286e:	e9c7 0106 	strd	r0, r1, [r7, #24]
																			 hydradata.ems_data.fc_cons_lt_f32, hydradata.ems_data.fc_current_f32,  hydradata.ems_data.fc_voltage_f32, hydradata.ems_data.general_error_handler_u8, hydradata.ems_data.out_cons_f32,
 8002872:	4b0f      	ldr	r3, [pc, #60]	; (80028b0 <main+0x474>)
 8002874:	6f1b      	ldr	r3, [r3, #112]	; 0x70
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002876:	4618      	mov	r0, r3
 8002878:	f7fd fe86 	bl	8000588 <__aeabi_f2d>
 800287c:	e9c7 0104 	strd	r0, r1, [r7, #16]
																			 hydradata.ems_data.fc_cons_lt_f32, hydradata.ems_data.fc_current_f32,  hydradata.ems_data.fc_voltage_f32, hydradata.ems_data.general_error_handler_u8, hydradata.ems_data.out_cons_f32,
 8002880:	4b0b      	ldr	r3, [pc, #44]	; (80028b0 <main+0x474>)
 8002882:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8002886:	e02b      	b.n	80028e0 <main+0x4a4>
 8002888:	20006940 	.word	0x20006940
 800288c:	0801240c 	.word	0x0801240c
 8002890:	40020400 	.word	0x40020400
 8002894:	200067d0 	.word	0x200067d0
 8002898:	40020800 	.word	0x40020800
 800289c:	20006b89 	.word	0x20006b89
 80028a0:	20004314 	.word	0x20004314
 80028a4:	20006d86 	.word	0x20006d86
 80028a8:	20006f88 	.word	0x20006f88
 80028ac:	20006d44 	.word	0x20006d44
 80028b0:	20006ff0 	.word	0x20006ff0
 80028b4:	e000edf0 	.word	0xe000edf0
 80028b8:	e0001000 	.word	0xe0001000
 80028bc:	20004310 	.word	0x20004310
 80028c0:	20006b88 	.word	0x20006b88
 80028c4:	20006c52 	.word	0x20006c52
 80028c8:	20006b8a 	.word	0x20006b8a
 80028cc:	20006d84 	.word	0x20006d84
 80028d0:	20004370 	.word	0x20004370
 80028d4:	20004358 	.word	0x20004358
 80028d8:	20006cc4 	.word	0x20006cc4
 80028dc:	20006cc0 	.word	0x20006cc0
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80028e0:	60fb      	str	r3, [r7, #12]
																			 hydradata.ems_data.fc_cons_lt_f32, hydradata.ems_data.fc_current_f32,  hydradata.ems_data.fc_voltage_f32, hydradata.ems_data.general_error_handler_u8, hydradata.ems_data.out_cons_f32,
 80028e2:	4b6c      	ldr	r3, [pc, #432]	; (8002a94 <main+0x658>)
 80028e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80028e8:	4618      	mov	r0, r3
 80028ea:	f7fd fe4d 	bl	8000588 <__aeabi_f2d>
 80028ee:	e9c7 0100 	strd	r0, r1, [r7]
				                               hydradata.ems_data.out_current_f32,hydradata.ems_data.out_voltage_f32, hydradata.ems_data.penalty_s8, hydradata.ems_data.FC_I_share, hydradata.ems_data.FC_I_Sp);
 80028f2:	4b68      	ldr	r3, [pc, #416]	; (8002a94 <main+0x658>)
 80028f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 80028f6:	4618      	mov	r0, r3
 80028f8:	f7fd fe46 	bl	8000588 <__aeabi_f2d>
 80028fc:	4682      	mov	sl, r0
 80028fe:	468b      	mov	fp, r1
				                               hydradata.ems_data.out_current_f32,hydradata.ems_data.out_voltage_f32, hydradata.ems_data.penalty_s8, hydradata.ems_data.FC_I_share, hydradata.ems_data.FC_I_Sp);
 8002900:	4b64      	ldr	r3, [pc, #400]	; (8002a94 <main+0x658>)
 8002902:	6f5b      	ldr	r3, [r3, #116]	; 0x74
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002904:	4618      	mov	r0, r3
 8002906:	f7fd fe3f 	bl	8000588 <__aeabi_f2d>
 800290a:	4680      	mov	r8, r0
 800290c:	4689      	mov	r9, r1
				                               hydradata.ems_data.out_current_f32,hydradata.ems_data.out_voltage_f32, hydradata.ems_data.penalty_s8, hydradata.ems_data.FC_I_share, hydradata.ems_data.FC_I_Sp);
 800290e:	4b61      	ldr	r3, [pc, #388]	; (8002a94 <main+0x658>)
 8002910:	f993 3090 	ldrsb.w	r3, [r3, #144]	; 0x90
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 8002914:	60bb      	str	r3, [r7, #8]
				                               hydradata.ems_data.out_current_f32,hydradata.ems_data.out_voltage_f32, hydradata.ems_data.penalty_s8, hydradata.ems_data.FC_I_share, hydradata.ems_data.FC_I_Sp);
 8002916:	4b5f      	ldr	r3, [pc, #380]	; (8002a94 <main+0x658>)
 8002918:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800291c:	4618      	mov	r0, r3
 800291e:	f7fd fe33 	bl	8000588 <__aeabi_f2d>
 8002922:	4605      	mov	r5, r0
 8002924:	460e      	mov	r6, r1
				                               hydradata.ems_data.out_current_f32,hydradata.ems_data.out_voltage_f32, hydradata.ems_data.penalty_s8, hydradata.ems_data.FC_I_share, hydradata.ems_data.FC_I_Sp);
 8002926:	4b5b      	ldr	r3, [pc, #364]	; (8002a94 <main+0x658>)
 8002928:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
			  vars_to_str((char *)sd_card_data.transmitBuf, "%d\t%d\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%d\t%d\t%d\t%.1f\t%.2f\t%.1f\t%.2f\t%d\t%d\t%.6f\t%.6f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%.2f\t%d\t%.2f\t%.2f\t%.1f\t%d\t%.2f\t%.2f\n",
 800292c:	4618      	mov	r0, r3
 800292e:	f7fd fe2b 	bl	8000588 <__aeabi_f2d>
 8002932:	4603      	mov	r3, r0
 8002934:	460c      	mov	r4, r1
 8002936:	e9cd 3438 	strd	r3, r4, [sp, #224]	; 0xe0
 800293a:	e9cd 5636 	strd	r5, r6, [sp, #216]	; 0xd8
 800293e:	68bc      	ldr	r4, [r7, #8]
 8002940:	9434      	str	r4, [sp, #208]	; 0xd0
 8002942:	e9cd 8932 	strd	r8, r9, [sp, #200]	; 0xc8
 8002946:	e9cd ab30 	strd	sl, fp, [sp, #192]	; 0xc0
 800294a:	ed97 7b00 	vldr	d7, [r7]
 800294e:	ed8d 7b2e 	vstr	d7, [sp, #184]	; 0xb8
 8002952:	68fc      	ldr	r4, [r7, #12]
 8002954:	942c      	str	r4, [sp, #176]	; 0xb0
 8002956:	ed97 7b04 	vldr	d7, [r7, #16]
 800295a:	ed8d 7b2a 	vstr	d7, [sp, #168]	; 0xa8
 800295e:	ed97 7b06 	vldr	d7, [r7, #24]
 8002962:	ed8d 7b28 	vstr	d7, [sp, #160]	; 0xa0
 8002966:	ed97 7b08 	vldr	d7, [r7, #32]
 800296a:	ed8d 7b26 	vstr	d7, [sp, #152]	; 0x98
 800296e:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8002972:	ed8d 7b24 	vstr	d7, [sp, #144]	; 0x90
 8002976:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 800297a:	ed8d 7b22 	vstr	d7, [sp, #136]	; 0x88
 800297e:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 8002982:	ed8d 7b20 	vstr	d7, [sp, #128]	; 0x80
 8002986:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 800298a:	ed8d 7b1e 	vstr	d7, [sp, #120]	; 0x78
 800298e:	ed97 7b12 	vldr	d7, [r7, #72]	; 0x48
 8002992:	ed8d 7b1c 	vstr	d7, [sp, #112]	; 0x70
 8002996:	ed97 7b14 	vldr	d7, [r7, #80]	; 0x50
 800299a:	ed8d 7b1a 	vstr	d7, [sp, #104]	; 0x68
 800299e:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 80029a0:	9419      	str	r4, [sp, #100]	; 0x64
 80029a2:	6dfc      	ldr	r4, [r7, #92]	; 0x5c
 80029a4:	9418      	str	r4, [sp, #96]	; 0x60
 80029a6:	ed97 7b18 	vldr	d7, [r7, #96]	; 0x60
 80029aa:	ed8d 7b16 	vstr	d7, [sp, #88]	; 0x58
 80029ae:	ed97 7b1a 	vldr	d7, [r7, #104]	; 0x68
 80029b2:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 80029b6:	ed97 7b1c 	vldr	d7, [r7, #112]	; 0x70
 80029ba:	ed8d 7b12 	vstr	d7, [sp, #72]	; 0x48
 80029be:	ed97 7b1e 	vldr	d7, [r7, #120]	; 0x78
 80029c2:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80029c6:	f8d7 4080 	ldr.w	r4, [r7, #128]	; 0x80
 80029ca:	940f      	str	r4, [sp, #60]	; 0x3c
 80029cc:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 80029d0:	910e      	str	r1, [sp, #56]	; 0x38
 80029d2:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 80029d6:	910d      	str	r1, [sp, #52]	; 0x34
 80029d8:	f8d7 108c 	ldr.w	r1, [r7, #140]	; 0x8c
 80029dc:	910c      	str	r1, [sp, #48]	; 0x30
 80029de:	ed97 7b24 	vldr	d7, [r7, #144]	; 0x90
 80029e2:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80029e6:	ed97 7b26 	vldr	d7, [r7, #152]	; 0x98
 80029ea:	ed8d 7b08 	vstr	d7, [sp, #32]
 80029ee:	ed97 7b28 	vldr	d7, [r7, #160]	; 0xa0
 80029f2:	ed8d 7b06 	vstr	d7, [sp, #24]
 80029f6:	ed97 7b2a 	vldr	d7, [r7, #168]	; 0xa8
 80029fa:	ed8d 7b04 	vstr	d7, [sp, #16]
 80029fe:	ed97 7b2c 	vldr	d7, [r7, #176]	; 0xb0
 8002a02:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002a06:	ed97 7b2e 	vldr	d7, [r7, #184]	; 0xb8
 8002a0a:	ed8d 7b00 	vstr	d7, [sp]
 8002a0e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002a12:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002a16:	4920      	ldr	r1, [pc, #128]	; (8002a98 <main+0x65c>)
 8002a18:	4820      	ldr	r0, [pc, #128]	; (8002a9c <main+0x660>)
 8002a1a:	f001 fa17 	bl	8003e4c <vars_to_str>
				
			  vars_to_str((char *)sd_card_data.total_log, "%d:%d:%d\t", sTime.Hours, sTime.Minutes, sTime.Seconds);
 8002a1e:	4b20      	ldr	r3, [pc, #128]	; (8002aa0 <main+0x664>)
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	461a      	mov	r2, r3
 8002a24:	4b1e      	ldr	r3, [pc, #120]	; (8002aa0 <main+0x664>)
 8002a26:	785b      	ldrb	r3, [r3, #1]
 8002a28:	4619      	mov	r1, r3
 8002a2a:	4b1d      	ldr	r3, [pc, #116]	; (8002aa0 <main+0x664>)
 8002a2c:	789b      	ldrb	r3, [r3, #2]
 8002a2e:	9300      	str	r3, [sp, #0]
 8002a30:	460b      	mov	r3, r1
 8002a32:	491c      	ldr	r1, [pc, #112]	; (8002aa4 <main+0x668>)
 8002a34:	481c      	ldr	r0, [pc, #112]	; (8002aa8 <main+0x66c>)
 8002a36:	f001 fa09 	bl	8003e4c <vars_to_str>
			  strcat(sd_card_data.total_log, (const char*)sd_card_data.transmitBuf);
 8002a3a:	4918      	ldr	r1, [pc, #96]	; (8002a9c <main+0x660>)
 8002a3c:	481a      	ldr	r0, [pc, #104]	; (8002aa8 <main+0x66c>)
 8002a3e:	f00c fb61 	bl	800f104 <strcat>
			  sd_card_data.result = f_open(&sd_card_data.myFile, "den.txt", FA_WRITE | FA_OPEN_APPEND | FA_OPEN_EXISTING | FA_OPEN_ALWAYS);
 8002a42:	2232      	movs	r2, #50	; 0x32
 8002a44:	4919      	ldr	r1, [pc, #100]	; (8002aac <main+0x670>)
 8002a46:	481a      	ldr	r0, [pc, #104]	; (8002ab0 <main+0x674>)
 8002a48:	f00a ff90 	bl	800d96c <f_open>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	461a      	mov	r2, r3
 8002a50:	4b12      	ldr	r3, [pc, #72]	; (8002a9c <main+0x660>)
 8002a52:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
			  f_write(&sd_card_data.myFile, mydizi, 5, (void*)&sd_card_data.writtenbyte);
 8002a56:	4b17      	ldr	r3, [pc, #92]	; (8002ab4 <main+0x678>)
 8002a58:	2205      	movs	r2, #5
 8002a5a:	4917      	ldr	r1, [pc, #92]	; (8002ab8 <main+0x67c>)
 8002a5c:	4814      	ldr	r0, [pc, #80]	; (8002ab0 <main+0x674>)
 8002a5e:	f00b f951 	bl	800dd04 <f_write>
			  if((sd_card_data.writtenbyte != 0) && (sd_card_data.result == FR_OK))
 8002a62:	4b0e      	ldr	r3, [pc, #56]	; (8002a9c <main+0x660>)
 8002a64:	f8d3 33f4 	ldr.w	r3, [r3, #1012]	; 0x3f4
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d008      	beq.n	8002a7e <main+0x642>
 8002a6c:	4b0b      	ldr	r3, [pc, #44]	; (8002a9c <main+0x660>)
 8002a6e:	f893 33f0 	ldrb.w	r3, [r3, #1008]	; 0x3f0
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d103      	bne.n	8002a7e <main+0x642>
			  {
				  f_close(&sd_card_data.myFile);
 8002a76:	480e      	ldr	r0, [pc, #56]	; (8002ab0 <main+0x674>)
 8002a78:	f00b fb56 	bl	800e128 <f_close>
 8002a7c:	e004      	b.n	8002a88 <main+0x64c>
			  }

			  else
			  {
				  f_mount(&sd_card_data.myFATAFS,(TCHAR const *)SDPath, 1);
 8002a7e:	2201      	movs	r2, #1
 8002a80:	490e      	ldr	r1, [pc, #56]	; (8002abc <main+0x680>)
 8002a82:	480f      	ldr	r0, [pc, #60]	; (8002ac0 <main+0x684>)
 8002a84:	f00a ff2c 	bl	800d8e0 <f_mount>
			  }
			}
	 		time_task.Time_Task.Task_50_ms = FALSE;
 8002a88:	4a0e      	ldr	r2, [pc, #56]	; (8002ac4 <main+0x688>)
 8002a8a:	7813      	ldrb	r3, [r2, #0]
 8002a8c:	f36f 0341 	bfc	r3, #1, #1
 8002a90:	7013      	strb	r3, [r2, #0]
		if(time_task.Time_Task.Task_5000_ms == TRUE)
 8002a92:	e5f4      	b.n	800267e <main+0x242>
 8002a94:	20006ff0 	.word	0x20006ff0
 8002a98:	0801241c 	.word	0x0801241c
 8002a9c:	20004370 	.word	0x20004370
 8002aa0:	20004358 	.word	0x20004358
 8002aa4:	080124b4 	.word	0x080124b4
 8002aa8:	200045c9 	.word	0x200045c9
 8002aac:	08012404 	.word	0x08012404
 8002ab0:	200057a0 	.word	0x200057a0
 8002ab4:	20004764 	.word	0x20004764
 8002ab8:	20004308 	.word	0x20004308
 8002abc:	200070c8 	.word	0x200070c8
 8002ac0:	20004768 	.word	0x20004768
 8002ac4:	20004310 	.word	0x20004310

08002ac8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b0a4      	sub	sp, #144	; 0x90
 8002acc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ace:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002ad2:	2234      	movs	r2, #52	; 0x34
 8002ad4:	2100      	movs	r1, #0
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f00b fca7 	bl	800e42a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002adc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	601a      	str	r2, [r3, #0]
 8002ae4:	605a      	str	r2, [r3, #4]
 8002ae6:	609a      	str	r2, [r3, #8]
 8002ae8:	60da      	str	r2, [r3, #12]
 8002aea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002aec:	f107 030c 	add.w	r3, r7, #12
 8002af0:	223c      	movs	r2, #60	; 0x3c
 8002af2:	2100      	movs	r1, #0
 8002af4:	4618      	mov	r0, r3
 8002af6:	f00b fc98 	bl	800e42a <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002afa:	2300      	movs	r3, #0
 8002afc:	60bb      	str	r3, [r7, #8]
 8002afe:	4b35      	ldr	r3, [pc, #212]	; (8002bd4 <SystemClock_Config+0x10c>)
 8002b00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b02:	4a34      	ldr	r2, [pc, #208]	; (8002bd4 <SystemClock_Config+0x10c>)
 8002b04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b08:	6413      	str	r3, [r2, #64]	; 0x40
 8002b0a:	4b32      	ldr	r3, [pc, #200]	; (8002bd4 <SystemClock_Config+0x10c>)
 8002b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b12:	60bb      	str	r3, [r7, #8]
 8002b14:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b16:	2300      	movs	r3, #0
 8002b18:	607b      	str	r3, [r7, #4]
 8002b1a:	4b2f      	ldr	r3, [pc, #188]	; (8002bd8 <SystemClock_Config+0x110>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a2e      	ldr	r2, [pc, #184]	; (8002bd8 <SystemClock_Config+0x110>)
 8002b20:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002b24:	6013      	str	r3, [r2, #0]
 8002b26:	4b2c      	ldr	r3, [pc, #176]	; (8002bd8 <SystemClock_Config+0x110>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002b2e:	607b      	str	r3, [r7, #4]
 8002b30:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8002b32:	2305      	movs	r3, #5
 8002b34:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002b36:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002b3a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b40:	2302      	movs	r3, #2
 8002b42:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002b44:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002b48:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLM = 12;
 8002b4a:	230c      	movs	r3, #12
 8002b4c:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8002b4e:	2360      	movs	r3, #96	; 0x60
 8002b50:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002b54:	2302      	movs	r3, #2
 8002b56:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002b5a:	2304      	movs	r3, #4
 8002b5c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002b60:	2302      	movs	r3, #2
 8002b62:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b66:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f004 faf0 	bl	8007150 <HAL_RCC_OscConfig>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d001      	beq.n	8002b7a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8002b76:	f001 fd69 	bl	800464c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b7a:	230f      	movs	r3, #15
 8002b7c:	64bb      	str	r3, [r7, #72]	; 0x48
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b7e:	2302      	movs	r3, #2
 8002b80:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b82:	2300      	movs	r3, #0
 8002b84:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002b86:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b8a:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	65bb      	str	r3, [r7, #88]	; 0x58

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002b90:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002b94:	2103      	movs	r1, #3
 8002b96:	4618      	mov	r0, r3
 8002b98:	f003 ff40 	bl	8006a1c <HAL_RCC_ClockConfig>
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d001      	beq.n	8002ba6 <SystemClock_Config+0xde>
  {
    Error_Handler();
 8002ba2:	f001 fd53 	bl	800464c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_SDIO
 8002ba6:	2368      	movs	r3, #104	; 0x68
 8002ba8:	60fb      	str	r3, [r7, #12]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002baa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002bae:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002bb8:	f107 030c 	add.w	r3, r7, #12
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f004 f8f9 	bl	8006db4 <HAL_RCCEx_PeriphCLKConfig>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d001      	beq.n	8002bcc <SystemClock_Config+0x104>
  {
    Error_Handler();
 8002bc8:	f001 fd40 	bl	800464c <Error_Handler>
  }
}
 8002bcc:	bf00      	nop
 8002bce:	3790      	adds	r7, #144	; 0x90
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	40023800 	.word	0x40023800
 8002bd8:	40007000 	.word	0x40007000

08002bdc <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8002be0:	4b17      	ldr	r3, [pc, #92]	; (8002c40 <MX_CAN1_Init+0x64>)
 8002be2:	4a18      	ldr	r2, [pc, #96]	; (8002c44 <MX_CAN1_Init+0x68>)
 8002be4:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 20;
 8002be6:	4b16      	ldr	r3, [pc, #88]	; (8002c40 <MX_CAN1_Init+0x64>)
 8002be8:	2214      	movs	r2, #20
 8002bea:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002bec:	4b14      	ldr	r3, [pc, #80]	; (8002c40 <MX_CAN1_Init+0x64>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002bf2:	4b13      	ldr	r3, [pc, #76]	; (8002c40 <MX_CAN1_Init+0x64>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 8002bf8:	4b11      	ldr	r3, [pc, #68]	; (8002c40 <MX_CAN1_Init+0x64>)
 8002bfa:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8002bfe:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002c00:	4b0f      	ldr	r3, [pc, #60]	; (8002c40 <MX_CAN1_Init+0x64>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002c06:	4b0e      	ldr	r3, [pc, #56]	; (8002c40 <MX_CAN1_Init+0x64>)
 8002c08:	2200      	movs	r2, #0
 8002c0a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8002c0c:	4b0c      	ldr	r3, [pc, #48]	; (8002c40 <MX_CAN1_Init+0x64>)
 8002c0e:	2201      	movs	r2, #1
 8002c10:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8002c12:	4b0b      	ldr	r3, [pc, #44]	; (8002c40 <MX_CAN1_Init+0x64>)
 8002c14:	2200      	movs	r2, #0
 8002c16:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8002c18:	4b09      	ldr	r3, [pc, #36]	; (8002c40 <MX_CAN1_Init+0x64>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002c1e:	4b08      	ldr	r3, [pc, #32]	; (8002c40 <MX_CAN1_Init+0x64>)
 8002c20:	2200      	movs	r2, #0
 8002c22:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8002c24:	4b06      	ldr	r3, [pc, #24]	; (8002c40 <MX_CAN1_Init+0x64>)
 8002c26:	2200      	movs	r2, #0
 8002c28:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002c2a:	4805      	ldr	r0, [pc, #20]	; (8002c40 <MX_CAN1_Init+0x64>)
 8002c2c:	f002 fa1c 	bl	8005068 <HAL_CAN_Init>
 8002c30:	4603      	mov	r3, r0
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d001      	beq.n	8002c3a <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8002c36:	f001 fd09 	bl	800464c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8002c3a:	bf00      	nop
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	20006fc8 	.word	0x20006fc8
 8002c44:	40006400 	.word	0x40006400

08002c48 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8002c4c:	4b17      	ldr	r3, [pc, #92]	; (8002cac <MX_CAN2_Init+0x64>)
 8002c4e:	4a18      	ldr	r2, [pc, #96]	; (8002cb0 <MX_CAN2_Init+0x68>)
 8002c50:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 20;
 8002c52:	4b16      	ldr	r3, [pc, #88]	; (8002cac <MX_CAN2_Init+0x64>)
 8002c54:	2214      	movs	r2, #20
 8002c56:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8002c58:	4b14      	ldr	r3, [pc, #80]	; (8002cac <MX_CAN2_Init+0x64>)
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002c5e:	4b13      	ldr	r3, [pc, #76]	; (8002cac <MX_CAN2_Init+0x64>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_8TQ;
 8002c64:	4b11      	ldr	r3, [pc, #68]	; (8002cac <MX_CAN2_Init+0x64>)
 8002c66:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8002c6a:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8002c6c:	4b0f      	ldr	r3, [pc, #60]	; (8002cac <MX_CAN2_Init+0x64>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8002c72:	4b0e      	ldr	r3, [pc, #56]	; (8002cac <MX_CAN2_Init+0x64>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = ENABLE;
 8002c78:	4b0c      	ldr	r3, [pc, #48]	; (8002cac <MX_CAN2_Init+0x64>)
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8002c7e:	4b0b      	ldr	r3, [pc, #44]	; (8002cac <MX_CAN2_Init+0x64>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8002c84:	4b09      	ldr	r3, [pc, #36]	; (8002cac <MX_CAN2_Init+0x64>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8002c8a:	4b08      	ldr	r3, [pc, #32]	; (8002cac <MX_CAN2_Init+0x64>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8002c90:	4b06      	ldr	r3, [pc, #24]	; (8002cac <MX_CAN2_Init+0x64>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8002c96:	4805      	ldr	r0, [pc, #20]	; (8002cac <MX_CAN2_Init+0x64>)
 8002c98:	f002 f9e6 	bl	8005068 <HAL_CAN_Init>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d001      	beq.n	8002ca6 <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 8002ca2:	f001 fcd3 	bl	800464c <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 8002ca6:	bf00      	nop
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	20006c58 	.word	0x20006c58
 8002cb0:	40006800 	.word	0x40006800

08002cb4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002cb8:	4b0f      	ldr	r3, [pc, #60]	; (8002cf8 <MX_RTC_Init+0x44>)
 8002cba:	4a10      	ldr	r2, [pc, #64]	; (8002cfc <MX_RTC_Init+0x48>)
 8002cbc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002cbe:	4b0e      	ldr	r3, [pc, #56]	; (8002cf8 <MX_RTC_Init+0x44>)
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002cc4:	4b0c      	ldr	r3, [pc, #48]	; (8002cf8 <MX_RTC_Init+0x44>)
 8002cc6:	227f      	movs	r2, #127	; 0x7f
 8002cc8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002cca:	4b0b      	ldr	r3, [pc, #44]	; (8002cf8 <MX_RTC_Init+0x44>)
 8002ccc:	22ff      	movs	r2, #255	; 0xff
 8002cce:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002cd0:	4b09      	ldr	r3, [pc, #36]	; (8002cf8 <MX_RTC_Init+0x44>)
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002cd6:	4b08      	ldr	r3, [pc, #32]	; (8002cf8 <MX_RTC_Init+0x44>)
 8002cd8:	2200      	movs	r2, #0
 8002cda:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002cdc:	4b06      	ldr	r3, [pc, #24]	; (8002cf8 <MX_RTC_Init+0x44>)
 8002cde:	2200      	movs	r2, #0
 8002ce0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002ce2:	4805      	ldr	r0, [pc, #20]	; (8002cf8 <MX_RTC_Init+0x44>)
 8002ce4:	f004 fc76 	bl	80075d4 <HAL_RTC_Init>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d001      	beq.n	8002cf2 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8002cee:	f001 fcad 	bl	800464c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002cf2:	bf00      	nop
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	20006cc4 	.word	0x20006cc4
 8002cfc:	40002800 	.word	0x40002800

08002d00 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8002d00:	b480      	push	{r7}
 8002d02:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8002d04:	4b0c      	ldr	r3, [pc, #48]	; (8002d38 <MX_SDIO_SD_Init+0x38>)
 8002d06:	4a0d      	ldr	r2, [pc, #52]	; (8002d3c <MX_SDIO_SD_Init+0x3c>)
 8002d08:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8002d0a:	4b0b      	ldr	r3, [pc, #44]	; (8002d38 <MX_SDIO_SD_Init+0x38>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8002d10:	4b09      	ldr	r3, [pc, #36]	; (8002d38 <MX_SDIO_SD_Init+0x38>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002d16:	4b08      	ldr	r3, [pc, #32]	; (8002d38 <MX_SDIO_SD_Init+0x38>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8002d1c:	4b06      	ldr	r3, [pc, #24]	; (8002d38 <MX_SDIO_SD_Init+0x38>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002d22:	4b05      	ldr	r3, [pc, #20]	; (8002d38 <MX_SDIO_SD_Init+0x38>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8002d28:	4b03      	ldr	r3, [pc, #12]	; (8002d38 <MX_SDIO_SD_Init+0x38>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8002d2e:	bf00      	nop
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr
 8002d38:	20006ef0 	.word	0x20006ef0
 8002d3c:	40012c00 	.word	0x40012c00

08002d40 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b082      	sub	sp, #8
 8002d44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d46:	463b      	mov	r3, r7
 8002d48:	2200      	movs	r2, #0
 8002d4a:	601a      	str	r2, [r3, #0]
 8002d4c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002d4e:	4b15      	ldr	r3, [pc, #84]	; (8002da4 <MX_TIM6_Init+0x64>)
 8002d50:	4a15      	ldr	r2, [pc, #84]	; (8002da8 <MX_TIM6_Init+0x68>)
 8002d52:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 999;
 8002d54:	4b13      	ldr	r3, [pc, #76]	; (8002da4 <MX_TIM6_Init+0x64>)
 8002d56:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002d5a:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d5c:	4b11      	ldr	r3, [pc, #68]	; (8002da4 <MX_TIM6_Init+0x64>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 99;
 8002d62:	4b10      	ldr	r3, [pc, #64]	; (8002da4 <MX_TIM6_Init+0x64>)
 8002d64:	2263      	movs	r2, #99	; 0x63
 8002d66:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d68:	4b0e      	ldr	r3, [pc, #56]	; (8002da4 <MX_TIM6_Init+0x64>)
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002d6e:	480d      	ldr	r0, [pc, #52]	; (8002da4 <MX_TIM6_Init+0x64>)
 8002d70:	f006 f992 	bl	8009098 <HAL_TIM_Base_Init>
 8002d74:	4603      	mov	r3, r0
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d001      	beq.n	8002d7e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8002d7a:	f001 fc67 	bl	800464c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d82:	2300      	movs	r3, #0
 8002d84:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002d86:	463b      	mov	r3, r7
 8002d88:	4619      	mov	r1, r3
 8002d8a:	4806      	ldr	r0, [pc, #24]	; (8002da4 <MX_TIM6_Init+0x64>)
 8002d8c:	f006 fba4 	bl	80094d8 <HAL_TIMEx_MasterConfigSynchronization>
 8002d90:	4603      	mov	r3, r0
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d001      	beq.n	8002d9a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8002d96:	f001 fc59 	bl	800464c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002d9a:	bf00      	nop
 8002d9c:	3708      	adds	r7, #8
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	20006d44 	.word	0x20006d44
 8002da8:	40001000 	.word	0x40001000

08002dac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002db0:	4b11      	ldr	r3, [pc, #68]	; (8002df8 <MX_USART1_UART_Init+0x4c>)
 8002db2:	4a12      	ldr	r2, [pc, #72]	; (8002dfc <MX_USART1_UART_Init+0x50>)
 8002db4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002db6:	4b10      	ldr	r3, [pc, #64]	; (8002df8 <MX_USART1_UART_Init+0x4c>)
 8002db8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002dbc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002dbe:	4b0e      	ldr	r3, [pc, #56]	; (8002df8 <MX_USART1_UART_Init+0x4c>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002dc4:	4b0c      	ldr	r3, [pc, #48]	; (8002df8 <MX_USART1_UART_Init+0x4c>)
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002dca:	4b0b      	ldr	r3, [pc, #44]	; (8002df8 <MX_USART1_UART_Init+0x4c>)
 8002dcc:	2200      	movs	r2, #0
 8002dce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002dd0:	4b09      	ldr	r3, [pc, #36]	; (8002df8 <MX_USART1_UART_Init+0x4c>)
 8002dd2:	220c      	movs	r2, #12
 8002dd4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002dd6:	4b08      	ldr	r3, [pc, #32]	; (8002df8 <MX_USART1_UART_Init+0x4c>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ddc:	4b06      	ldr	r3, [pc, #24]	; (8002df8 <MX_USART1_UART_Init+0x4c>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002de2:	4805      	ldr	r0, [pc, #20]	; (8002df8 <MX_USART1_UART_Init+0x4c>)
 8002de4:	f006 fc08 	bl	80095f8 <HAL_UART_Init>
 8002de8:	4603      	mov	r3, r0
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d001      	beq.n	8002df2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002dee:	f001 fc2d 	bl	800464c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002df2:	bf00      	nop
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	20006c80 	.word	0x20006c80
 8002dfc:	40011000 	.word	0x40011000

08002e00 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002e04:	4b11      	ldr	r3, [pc, #68]	; (8002e4c <MX_USART2_UART_Init+0x4c>)
 8002e06:	4a12      	ldr	r2, [pc, #72]	; (8002e50 <MX_USART2_UART_Init+0x50>)
 8002e08:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002e0a:	4b10      	ldr	r3, [pc, #64]	; (8002e4c <MX_USART2_UART_Init+0x4c>)
 8002e0c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002e10:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002e12:	4b0e      	ldr	r3, [pc, #56]	; (8002e4c <MX_USART2_UART_Init+0x4c>)
 8002e14:	2200      	movs	r2, #0
 8002e16:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002e18:	4b0c      	ldr	r3, [pc, #48]	; (8002e4c <MX_USART2_UART_Init+0x4c>)
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002e1e:	4b0b      	ldr	r3, [pc, #44]	; (8002e4c <MX_USART2_UART_Init+0x4c>)
 8002e20:	2200      	movs	r2, #0
 8002e22:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002e24:	4b09      	ldr	r3, [pc, #36]	; (8002e4c <MX_USART2_UART_Init+0x4c>)
 8002e26:	220c      	movs	r2, #12
 8002e28:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e2a:	4b08      	ldr	r3, [pc, #32]	; (8002e4c <MX_USART2_UART_Init+0x4c>)
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e30:	4b06      	ldr	r3, [pc, #24]	; (8002e4c <MX_USART2_UART_Init+0x4c>)
 8002e32:	2200      	movs	r2, #0
 8002e34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002e36:	4805      	ldr	r0, [pc, #20]	; (8002e4c <MX_USART2_UART_Init+0x4c>)
 8002e38:	f006 fbde 	bl	80095f8 <HAL_UART_Init>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d001      	beq.n	8002e46 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002e42:	f001 fc03 	bl	800464c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002e46:	bf00      	nop
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	20006f88 	.word	0x20006f88
 8002e50:	40004400 	.word	0x40004400

08002e54 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002e58:	4b11      	ldr	r3, [pc, #68]	; (8002ea0 <MX_USART3_UART_Init+0x4c>)
 8002e5a:	4a12      	ldr	r2, [pc, #72]	; (8002ea4 <MX_USART3_UART_Init+0x50>)
 8002e5c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002e5e:	4b10      	ldr	r3, [pc, #64]	; (8002ea0 <MX_USART3_UART_Init+0x4c>)
 8002e60:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002e64:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002e66:	4b0e      	ldr	r3, [pc, #56]	; (8002ea0 <MX_USART3_UART_Init+0x4c>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002e6c:	4b0c      	ldr	r3, [pc, #48]	; (8002ea0 <MX_USART3_UART_Init+0x4c>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002e72:	4b0b      	ldr	r3, [pc, #44]	; (8002ea0 <MX_USART3_UART_Init+0x4c>)
 8002e74:	2200      	movs	r2, #0
 8002e76:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002e78:	4b09      	ldr	r3, [pc, #36]	; (8002ea0 <MX_USART3_UART_Init+0x4c>)
 8002e7a:	220c      	movs	r2, #12
 8002e7c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e7e:	4b08      	ldr	r3, [pc, #32]	; (8002ea0 <MX_USART3_UART_Init+0x4c>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e84:	4b06      	ldr	r3, [pc, #24]	; (8002ea0 <MX_USART3_UART_Init+0x4c>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002e8a:	4805      	ldr	r0, [pc, #20]	; (8002ea0 <MX_USART3_UART_Init+0x4c>)
 8002e8c:	f006 fbb4 	bl	80095f8 <HAL_UART_Init>
 8002e90:	4603      	mov	r3, r0
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d001      	beq.n	8002e9a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002e96:	f001 fbd9 	bl	800464c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002e9a:	bf00      	nop
 8002e9c:	bd80      	pop	{r7, pc}
 8002e9e:	bf00      	nop
 8002ea0:	20004314 	.word	0x20004314
 8002ea4:	40004800 	.word	0x40004800

08002ea8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002eae:	2300      	movs	r3, #0
 8002eb0:	607b      	str	r3, [r7, #4]
 8002eb2:	4b1b      	ldr	r3, [pc, #108]	; (8002f20 <MX_DMA_Init+0x78>)
 8002eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eb6:	4a1a      	ldr	r2, [pc, #104]	; (8002f20 <MX_DMA_Init+0x78>)
 8002eb8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8002ebe:	4b18      	ldr	r3, [pc, #96]	; (8002f20 <MX_DMA_Init+0x78>)
 8002ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ec2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ec6:	607b      	str	r3, [r7, #4]
 8002ec8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002eca:	2300      	movs	r3, #0
 8002ecc:	603b      	str	r3, [r7, #0]
 8002ece:	4b14      	ldr	r3, [pc, #80]	; (8002f20 <MX_DMA_Init+0x78>)
 8002ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed2:	4a13      	ldr	r2, [pc, #76]	; (8002f20 <MX_DMA_Init+0x78>)
 8002ed4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002ed8:	6313      	str	r3, [r2, #48]	; 0x30
 8002eda:	4b11      	ldr	r3, [pc, #68]	; (8002f20 <MX_DMA_Init+0x78>)
 8002edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ede:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ee2:	603b      	str	r3, [r7, #0]
 8002ee4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	2100      	movs	r1, #0
 8002eea:	2010      	movs	r0, #16
 8002eec:	f002 ffcb 	bl	8005e86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002ef0:	2010      	movs	r0, #16
 8002ef2:	f002 ffe4 	bl	8005ebe <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	2100      	movs	r1, #0
 8002efa:	203b      	movs	r0, #59	; 0x3b
 8002efc:	f002 ffc3 	bl	8005e86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002f00:	203b      	movs	r0, #59	; 0x3b
 8002f02:	f002 ffdc 	bl	8005ebe <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8002f06:	2200      	movs	r2, #0
 8002f08:	2100      	movs	r1, #0
 8002f0a:	2045      	movs	r0, #69	; 0x45
 8002f0c:	f002 ffbb 	bl	8005e86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002f10:	2045      	movs	r0, #69	; 0x45
 8002f12:	f002 ffd4 	bl	8005ebe <HAL_NVIC_EnableIRQ>

}
 8002f16:	bf00      	nop
 8002f18:	3708      	adds	r7, #8
 8002f1a:	46bd      	mov	sp, r7
 8002f1c:	bd80      	pop	{r7, pc}
 8002f1e:	bf00      	nop
 8002f20:	40023800 	.word	0x40023800

08002f24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b08a      	sub	sp, #40	; 0x28
 8002f28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f2a:	f107 0314 	add.w	r3, r7, #20
 8002f2e:	2200      	movs	r2, #0
 8002f30:	601a      	str	r2, [r3, #0]
 8002f32:	605a      	str	r2, [r3, #4]
 8002f34:	609a      	str	r2, [r3, #8]
 8002f36:	60da      	str	r2, [r3, #12]
 8002f38:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	613b      	str	r3, [r7, #16]
 8002f3e:	4b4f      	ldr	r3, [pc, #316]	; (800307c <MX_GPIO_Init+0x158>)
 8002f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f42:	4a4e      	ldr	r2, [pc, #312]	; (800307c <MX_GPIO_Init+0x158>)
 8002f44:	f043 0304 	orr.w	r3, r3, #4
 8002f48:	6313      	str	r3, [r2, #48]	; 0x30
 8002f4a:	4b4c      	ldr	r3, [pc, #304]	; (800307c <MX_GPIO_Init+0x158>)
 8002f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4e:	f003 0304 	and.w	r3, r3, #4
 8002f52:	613b      	str	r3, [r7, #16]
 8002f54:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002f56:	2300      	movs	r3, #0
 8002f58:	60fb      	str	r3, [r7, #12]
 8002f5a:	4b48      	ldr	r3, [pc, #288]	; (800307c <MX_GPIO_Init+0x158>)
 8002f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f5e:	4a47      	ldr	r2, [pc, #284]	; (800307c <MX_GPIO_Init+0x158>)
 8002f60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f64:	6313      	str	r3, [r2, #48]	; 0x30
 8002f66:	4b45      	ldr	r3, [pc, #276]	; (800307c <MX_GPIO_Init+0x158>)
 8002f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f6e:	60fb      	str	r3, [r7, #12]
 8002f70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f72:	2300      	movs	r3, #0
 8002f74:	60bb      	str	r3, [r7, #8]
 8002f76:	4b41      	ldr	r3, [pc, #260]	; (800307c <MX_GPIO_Init+0x158>)
 8002f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f7a:	4a40      	ldr	r2, [pc, #256]	; (800307c <MX_GPIO_Init+0x158>)
 8002f7c:	f043 0301 	orr.w	r3, r3, #1
 8002f80:	6313      	str	r3, [r2, #48]	; 0x30
 8002f82:	4b3e      	ldr	r3, [pc, #248]	; (800307c <MX_GPIO_Init+0x158>)
 8002f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f86:	f003 0301 	and.w	r3, r3, #1
 8002f8a:	60bb      	str	r3, [r7, #8]
 8002f8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f8e:	2300      	movs	r3, #0
 8002f90:	607b      	str	r3, [r7, #4]
 8002f92:	4b3a      	ldr	r3, [pc, #232]	; (800307c <MX_GPIO_Init+0x158>)
 8002f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f96:	4a39      	ldr	r2, [pc, #228]	; (800307c <MX_GPIO_Init+0x158>)
 8002f98:	f043 0302 	orr.w	r3, r3, #2
 8002f9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f9e:	4b37      	ldr	r3, [pc, #220]	; (800307c <MX_GPIO_Init+0x158>)
 8002fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa2:	f003 0302 	and.w	r3, r3, #2
 8002fa6:	607b      	str	r3, [r7, #4]
 8002fa8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002faa:	2300      	movs	r3, #0
 8002fac:	603b      	str	r3, [r7, #0]
 8002fae:	4b33      	ldr	r3, [pc, #204]	; (800307c <MX_GPIO_Init+0x158>)
 8002fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fb2:	4a32      	ldr	r2, [pc, #200]	; (800307c <MX_GPIO_Init+0x158>)
 8002fb4:	f043 0308 	orr.w	r3, r3, #8
 8002fb8:	6313      	str	r3, [r2, #48]	; 0x30
 8002fba:	4b30      	ldr	r3, [pc, #192]	; (800307c <MX_GPIO_Init+0x158>)
 8002fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fbe:	f003 0308 	and.w	r3, r3, #8
 8002fc2:	603b      	str	r3, [r7, #0]
 8002fc4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN2_STDBY_GPIO_Port, CAN2_STDBY_Pin, GPIO_PIN_RESET);
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002fcc:	482c      	ldr	r0, [pc, #176]	; (8003080 <MX_GPIO_Init+0x15c>)
 8002fce:	f003 fd0b 	bl	80069e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CAN1_STDBY_GPIO_Port, CAN1_STDBY_Pin, GPIO_PIN_RESET);
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002fd8:	482a      	ldr	r0, [pc, #168]	; (8003084 <MX_GPIO_Init+0x160>)
 8002fda:	f003 fd05 	bl	80069e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GSM_ON_OFF_GPIO_Port, GSM_ON_OFF_Pin, GPIO_PIN_RESET);
 8002fde:	2200      	movs	r2, #0
 8002fe0:	2104      	movs	r1, #4
 8002fe2:	4829      	ldr	r0, [pc, #164]	; (8003088 <MX_GPIO_Init+0x164>)
 8002fe4:	f003 fd00 	bl	80069e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CAN2_STDBY_Pin */
  GPIO_InitStruct.Pin = CAN2_STDBY_Pin;
 8002fe8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002fec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAN2_STDBY_GPIO_Port, &GPIO_InitStruct);
 8002ffa:	f107 0314 	add.w	r3, r7, #20
 8002ffe:	4619      	mov	r1, r3
 8003000:	481f      	ldr	r0, [pc, #124]	; (8003080 <MX_GPIO_Init+0x15c>)
 8003002:	f003 fb77 	bl	80066f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CAN1_STDBY_Pin */
  GPIO_InitStruct.Pin = CAN1_STDBY_Pin;
 8003006:	f44f 7300 	mov.w	r3, #512	; 0x200
 800300a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800300c:	2301      	movs	r3, #1
 800300e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003010:	2300      	movs	r3, #0
 8003012:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003014:	2300      	movs	r3, #0
 8003016:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CAN1_STDBY_GPIO_Port, &GPIO_InitStruct);
 8003018:	f107 0314 	add.w	r3, r7, #20
 800301c:	4619      	mov	r1, r3
 800301e:	4819      	ldr	r0, [pc, #100]	; (8003084 <MX_GPIO_Init+0x160>)
 8003020:	f003 fb68 	bl	80066f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003024:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003028:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800302a:	2300      	movs	r3, #0
 800302c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800302e:	2300      	movs	r3, #0
 8003030:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003032:	f107 0314 	add.w	r3, r7, #20
 8003036:	4619      	mov	r1, r3
 8003038:	4814      	ldr	r0, [pc, #80]	; (800308c <MX_GPIO_Init+0x168>)
 800303a:	f003 fb5b 	bl	80066f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : GSM_ON_OFF_Pin */
  GPIO_InitStruct.Pin = GSM_ON_OFF_Pin;
 800303e:	2304      	movs	r3, #4
 8003040:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003042:	2301      	movs	r3, #1
 8003044:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003046:	2300      	movs	r3, #0
 8003048:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800304a:	2300      	movs	r3, #0
 800304c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GSM_ON_OFF_GPIO_Port, &GPIO_InitStruct);
 800304e:	f107 0314 	add.w	r3, r7, #20
 8003052:	4619      	mov	r1, r3
 8003054:	480c      	ldr	r0, [pc, #48]	; (8003088 <MX_GPIO_Init+0x164>)
 8003056:	f003 fb4d 	bl	80066f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : GSM_STATUS_Pin */
  GPIO_InitStruct.Pin = GSM_STATUS_Pin;
 800305a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800305e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003060:	2300      	movs	r3, #0
 8003062:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003064:	2302      	movs	r3, #2
 8003066:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GSM_STATUS_GPIO_Port, &GPIO_InitStruct);
 8003068:	f107 0314 	add.w	r3, r7, #20
 800306c:	4619      	mov	r1, r3
 800306e:	4804      	ldr	r0, [pc, #16]	; (8003080 <MX_GPIO_Init+0x15c>)
 8003070:	f003 fb40 	bl	80066f4 <HAL_GPIO_Init>

}
 8003074:	bf00      	nop
 8003076:	3728      	adds	r7, #40	; 0x28
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}
 800307c:	40023800 	.word	0x40023800
 8003080:	40020400 	.word	0x40020400
 8003084:	40020800 	.word	0x40020800
 8003088:	40020c00 	.word	0x40020c00
 800308c:	40020000 	.word	0x40020000

08003090 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
	static uint32_t  task_counter_50_ms = 0;
	static uint32_t task_counter_80_ms = 0;
	static uint32_t task_counter_500_ms = 0;
	static uint32_t task_counter_5_sn = 0;
	task_counter_80_ms++;
 8003098:	4b28      	ldr	r3, [pc, #160]	; (800313c <HAL_TIM_PeriodElapsedCallback+0xac>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	3301      	adds	r3, #1
 800309e:	4a27      	ldr	r2, [pc, #156]	; (800313c <HAL_TIM_PeriodElapsedCallback+0xac>)
 80030a0:	6013      	str	r3, [r2, #0]
	task_counter_50_ms++;
 80030a2:	4b27      	ldr	r3, [pc, #156]	; (8003140 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	3301      	adds	r3, #1
 80030a8:	4a25      	ldr	r2, [pc, #148]	; (8003140 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80030aa:	6013      	str	r3, [r2, #0]
	task_counter_500_ms++;
 80030ac:	4b25      	ldr	r3, [pc, #148]	; (8003144 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	3301      	adds	r3, #1
 80030b2:	4a24      	ldr	r2, [pc, #144]	; (8003144 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80030b4:	6013      	str	r3, [r2, #0]
	task_counter_5_sn++;
 80030b6:	4b24      	ldr	r3, [pc, #144]	; (8003148 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	3301      	adds	r3, #1
 80030bc:	4a22      	ldr	r2, [pc, #136]	; (8003148 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 80030be:	6013      	str	r3, [r2, #0]
	degCount++;
 80030c0:	4b22      	ldr	r3, [pc, #136]	; (800314c <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	3301      	adds	r3, #1
 80030c6:	4a21      	ldr	r2, [pc, #132]	; (800314c <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80030c8:	6013      	str	r3, [r2, #0]

	if(task_counter_50_ms == 50)
 80030ca:	4b1d      	ldr	r3, [pc, #116]	; (8003140 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	2b32      	cmp	r3, #50	; 0x32
 80030d0:	d107      	bne.n	80030e2 <HAL_TIM_PeriodElapsedCallback+0x52>
	{
		time_task.Time_Task.Task_50_ms = TRUE;
 80030d2:	4a1f      	ldr	r2, [pc, #124]	; (8003150 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80030d4:	7813      	ldrb	r3, [r2, #0]
 80030d6:	f043 0302 	orr.w	r3, r3, #2
 80030da:	7013      	strb	r3, [r2, #0]
		task_counter_50_ms = 0;
 80030dc:	4b18      	ldr	r3, [pc, #96]	; (8003140 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80030de:	2200      	movs	r2, #0
 80030e0:	601a      	str	r2, [r3, #0]
	}

	if(task_counter_80_ms == 80)
 80030e2:	4b16      	ldr	r3, [pc, #88]	; (800313c <HAL_TIM_PeriodElapsedCallback+0xac>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	2b50      	cmp	r3, #80	; 0x50
 80030e8:	d107      	bne.n	80030fa <HAL_TIM_PeriodElapsedCallback+0x6a>
	{
		time_task.Time_Task.Task_80_ms = TRUE;
 80030ea:	4a19      	ldr	r2, [pc, #100]	; (8003150 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80030ec:	7813      	ldrb	r3, [r2, #0]
 80030ee:	f043 0304 	orr.w	r3, r3, #4
 80030f2:	7013      	strb	r3, [r2, #0]
		task_counter_80_ms = 0;
 80030f4:	4b11      	ldr	r3, [pc, #68]	; (800313c <HAL_TIM_PeriodElapsedCallback+0xac>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	601a      	str	r2, [r3, #0]
	}
	
	if(task_counter_500_ms == 500)
 80030fa:	4b12      	ldr	r3, [pc, #72]	; (8003144 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003102:	d107      	bne.n	8003114 <HAL_TIM_PeriodElapsedCallback+0x84>
	{
		time_task.Time_Task.Task_500_ms = TRUE;
 8003104:	4a12      	ldr	r2, [pc, #72]	; (8003150 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8003106:	7853      	ldrb	r3, [r2, #1]
 8003108:	f043 0302 	orr.w	r3, r3, #2
 800310c:	7053      	strb	r3, [r2, #1]
		task_counter_500_ms = 0;
 800310e:	4b0d      	ldr	r3, [pc, #52]	; (8003144 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8003110:	2200      	movs	r2, #0
 8003112:	601a      	str	r2, [r3, #0]
	}
	
	if(task_counter_5_sn == 5000)
 8003114:	4b0c      	ldr	r3, [pc, #48]	; (8003148 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f241 3288 	movw	r2, #5000	; 0x1388
 800311c:	4293      	cmp	r3, r2
 800311e:	d107      	bne.n	8003130 <HAL_TIM_PeriodElapsedCallback+0xa0>
	{
		time_task.Time_Task.Task_5000_ms = TRUE;
 8003120:	4a0b      	ldr	r2, [pc, #44]	; (8003150 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8003122:	7853      	ldrb	r3, [r2, #1]
 8003124:	f043 0308 	orr.w	r3, r3, #8
 8003128:	7053      	strb	r3, [r2, #1]
		task_counter_5_sn = 0;
 800312a:	4b07      	ldr	r3, [pc, #28]	; (8003148 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800312c:	2200      	movs	r2, #0
 800312e:	601a      	str	r2, [r3, #0]
	}
}
 8003130:	bf00      	nop
 8003132:	370c      	adds	r7, #12
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr
 800313c:	2000026c 	.word	0x2000026c
 8003140:	20000270 	.word	0x20000270
 8003144:	20000274 	.word	0x20000274
 8003148:	20000278 	.word	0x20000278
 800314c:	2000025c 	.word	0x2000025c
 8003150:	20004310 	.word	0x20004310

08003154 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b082      	sub	sp, #8
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]

		if(huart == &huart1)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	4a77      	ldr	r2, [pc, #476]	; (800333c <HAL_UART_RxCpltCallback+0x1e8>)
 8003160:	4293      	cmp	r3, r2
 8003162:	f040 8091 	bne.w	8003288 <HAL_UART_RxCpltCallback+0x134>
		{
			static uint8_t cifsr_control = 0;

			gsm_data.gsmreceivebuffer[gsm_data.gsmreceivebuffer_index++] = gsm_data.receivegsmdata;
 8003166:	4b76      	ldr	r3, [pc, #472]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 8003168:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800316c:	1c5a      	adds	r2, r3, #1
 800316e:	b2d1      	uxtb	r1, r2
 8003170:	4a73      	ldr	r2, [pc, #460]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 8003172:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
 8003176:	4619      	mov	r1, r3
 8003178:	4b71      	ldr	r3, [pc, #452]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 800317a:	781a      	ldrb	r2, [r3, #0]
 800317c:	4b70      	ldr	r3, [pc, #448]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 800317e:	440b      	add	r3, r1
 8003180:	705a      	strb	r2, [r3, #1]
			if((strstr((const char *)gsm_data.gsmreceivebuffer, gsm_data.at_response) != NULL))
 8003182:	4b6f      	ldr	r3, [pc, #444]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 8003184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003186:	4619      	mov	r1, r3
 8003188:	486e      	ldr	r0, [pc, #440]	; (8003344 <HAL_UART_RxCpltCallback+0x1f0>)
 800318a:	f00b ffd7 	bl	800f13c <strstr>
 800318e:	4603      	mov	r3, r0
 8003190:	2b00      	cmp	r3, #0
 8003192:	d00f      	beq.n	80031b4 <HAL_UART_RxCpltCallback+0x60>
			{
				gsm_data.gsm_state_current_index = gsm_data.gsm_state_next_index;
 8003194:	4b6a      	ldr	r3, [pc, #424]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 8003196:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800319a:	4b69      	ldr	r3, [pc, #420]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 800319c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				memset(gsm_data.gsmreceivebuffer, 0, sizeof(gsm_data.gsmreceivebuffer));
 80031a0:	2220      	movs	r2, #32
 80031a2:	2100      	movs	r1, #0
 80031a4:	4867      	ldr	r0, [pc, #412]	; (8003344 <HAL_UART_RxCpltCallback+0x1f0>)
 80031a6:	f00b f940 	bl	800e42a <memset>
				gsm_data.gsmreceivebuffer_index = 0;
 80031aa:	4b65      	ldr	r3, [pc, #404]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 80031ac:	2200      	movs	r2, #0
 80031ae:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
 80031b2:	e017      	b.n	80031e4 <HAL_UART_RxCpltCallback+0x90>
			}
			
			else if(strstr((const char *)gsm_data.gsmreceivebuffer, (const char *)"ERROR") != NULL)
 80031b4:	4964      	ldr	r1, [pc, #400]	; (8003348 <HAL_UART_RxCpltCallback+0x1f4>)
 80031b6:	4863      	ldr	r0, [pc, #396]	; (8003344 <HAL_UART_RxCpltCallback+0x1f0>)
 80031b8:	f00b ffc0 	bl	800f13c <strstr>
 80031bc:	4603      	mov	r3, r0
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d010      	beq.n	80031e4 <HAL_UART_RxCpltCallback+0x90>
			{
				gsm_data.gsm_state_current_index = gsm_data.gsm_state_next_index - 1;
 80031c2:	4b5f      	ldr	r3, [pc, #380]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 80031c4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80031c8:	3b01      	subs	r3, #1
 80031ca:	b2da      	uxtb	r2, r3
 80031cc:	4b5c      	ldr	r3, [pc, #368]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 80031ce:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				memset(gsm_data.gsmreceivebuffer, 0, sizeof(gsm_data.gsmreceivebuffer));
 80031d2:	2220      	movs	r2, #32
 80031d4:	2100      	movs	r1, #0
 80031d6:	485b      	ldr	r0, [pc, #364]	; (8003344 <HAL_UART_RxCpltCallback+0x1f0>)
 80031d8:	f00b f927 	bl	800e42a <memset>
				gsm_data.gsmreceivebuffer_index = 0;
 80031dc:	4b58      	ldr	r3, [pc, #352]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 80031de:	2200      	movs	r2, #0
 80031e0:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			}

			if(gsm_data.receivegsmdata =='.')
 80031e4:	4b56      	ldr	r3, [pc, #344]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 80031e6:	781b      	ldrb	r3, [r3, #0]
 80031e8:	2b2e      	cmp	r3, #46	; 0x2e
 80031ea:	d105      	bne.n	80031f8 <HAL_UART_RxCpltCallback+0xa4>
			{
				cifsr_control++;
 80031ec:	4b57      	ldr	r3, [pc, #348]	; (800334c <HAL_UART_RxCpltCallback+0x1f8>)
 80031ee:	781b      	ldrb	r3, [r3, #0]
 80031f0:	3301      	adds	r3, #1
 80031f2:	b2da      	uxtb	r2, r3
 80031f4:	4b55      	ldr	r3, [pc, #340]	; (800334c <HAL_UART_RxCpltCallback+0x1f8>)
 80031f6:	701a      	strb	r2, [r3, #0]
			}

			if(cifsr_control == 3 && gsm_data.receivegsmdata == '\n')
 80031f8:	4b54      	ldr	r3, [pc, #336]	; (800334c <HAL_UART_RxCpltCallback+0x1f8>)
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	2b03      	cmp	r3, #3
 80031fe:	d115      	bne.n	800322c <HAL_UART_RxCpltCallback+0xd8>
 8003200:	4b4f      	ldr	r3, [pc, #316]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 8003202:	781b      	ldrb	r3, [r3, #0]
 8003204:	2b0a      	cmp	r3, #10
 8003206:	d111      	bne.n	800322c <HAL_UART_RxCpltCallback+0xd8>
			{
				gsm_data.gsm_state_current_index = gsm_data.gsm_state_next_index;
 8003208:	4b4d      	ldr	r3, [pc, #308]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 800320a:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800320e:	4b4c      	ldr	r3, [pc, #304]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 8003210:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				memset(gsm_data.gsmreceivebuffer, 0, sizeof(gsm_data.gsmreceivebuffer));
 8003214:	2220      	movs	r2, #32
 8003216:	2100      	movs	r1, #0
 8003218:	484a      	ldr	r0, [pc, #296]	; (8003344 <HAL_UART_RxCpltCallback+0x1f0>)
 800321a:	f00b f906 	bl	800e42a <memset>
				gsm_data.gsmreceivebuffer_index = 0;
 800321e:	4b48      	ldr	r3, [pc, #288]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 8003220:	2200      	movs	r2, #0
 8003222:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
				cifsr_control = 0;
 8003226:	4b49      	ldr	r3, [pc, #292]	; (800334c <HAL_UART_RxCpltCallback+0x1f8>)
 8003228:	2200      	movs	r2, #0
 800322a:	701a      	strb	r2, [r3, #0]
			}

			if(gsm_data.gsm_state_next_index == SendMQTTPublishPack && gsm_data.receivegsmdata == '>')
 800322c:	4b44      	ldr	r3, [pc, #272]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 800322e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003232:	2b0d      	cmp	r3, #13
 8003234:	d112      	bne.n	800325c <HAL_UART_RxCpltCallback+0x108>
 8003236:	4b42      	ldr	r3, [pc, #264]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 8003238:	781b      	ldrb	r3, [r3, #0]
 800323a:	2b3e      	cmp	r3, #62	; 0x3e
 800323c:	d10e      	bne.n	800325c <HAL_UART_RxCpltCallback+0x108>
			{

				gsm_data.gsm_state_current_index = gsm_data.gsm_state_next_index;
 800323e:	4b40      	ldr	r3, [pc, #256]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 8003240:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 8003244:	4b3e      	ldr	r3, [pc, #248]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 8003246:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				memset(gsm_data.gsmreceivebuffer, 0, sizeof(gsm_data.gsmreceivebuffer));
 800324a:	2220      	movs	r2, #32
 800324c:	2100      	movs	r1, #0
 800324e:	483d      	ldr	r0, [pc, #244]	; (8003344 <HAL_UART_RxCpltCallback+0x1f0>)
 8003250:	f00b f8eb 	bl	800e42a <memset>
				gsm_data.gsmreceivebuffer_index = 0;
 8003254:	4b3a      	ldr	r3, [pc, #232]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 8003256:	2200      	movs	r2, #0
 8003258:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			}

			if(gsm_data.gsmreceivebuffer_index == 31)
 800325c:	4b38      	ldr	r3, [pc, #224]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 800325e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8003262:	2b1f      	cmp	r3, #31
 8003264:	d108      	bne.n	8003278 <HAL_UART_RxCpltCallback+0x124>
			{
				memset(gsm_data.gsmreceivebuffer, 0, sizeof(gsm_data.gsmreceivebuffer));
 8003266:	2220      	movs	r2, #32
 8003268:	2100      	movs	r1, #0
 800326a:	4836      	ldr	r0, [pc, #216]	; (8003344 <HAL_UART_RxCpltCallback+0x1f0>)
 800326c:	f00b f8dd 	bl	800e42a <memset>
				gsm_data.gsmreceivebuffer_index = 0;
 8003270:	4b33      	ldr	r3, [pc, #204]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 8003272:	2200      	movs	r2, #0
 8003274:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
			}
			HAL_UART_Receive_IT(gsm_data.gsm_uart, &gsm_data.receivegsmdata, 1);
 8003278:	4b31      	ldr	r3, [pc, #196]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 800327a:	f8d3 323c 	ldr.w	r3, [r3, #572]	; 0x23c
 800327e:	2201      	movs	r2, #1
 8003280:	492f      	ldr	r1, [pc, #188]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 8003282:	4618      	mov	r0, r3
 8003284:	f006 fa9e 	bl	80097c4 <HAL_UART_Receive_IT>
		}

		if(huart == &huart2)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	4a31      	ldr	r2, [pc, #196]	; (8003350 <HAL_UART_RxCpltCallback+0x1fc>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d107      	bne.n	80032a0 <HAL_UART_RxCpltCallback+0x14c>
		{
			GPS_Control(&gps_data);
 8003290:	4830      	ldr	r0, [pc, #192]	; (8003354 <HAL_UART_RxCpltCallback+0x200>)
 8003292:	f7fe fa1d 	bl	80016d0 <GPS_Control>
			HAL_UART_Receive_DMA(&huart2, &gps_data.uartReceiveData_u8, 1);
 8003296:	2201      	movs	r2, #1
 8003298:	492f      	ldr	r1, [pc, #188]	; (8003358 <HAL_UART_RxCpltCallback+0x204>)
 800329a:	482d      	ldr	r0, [pc, #180]	; (8003350 <HAL_UART_RxCpltCallback+0x1fc>)
 800329c:	f006 fae8 	bl	8009870 <HAL_UART_Receive_DMA>
		}

		if(huart == &huart3)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	4a2e      	ldr	r2, [pc, #184]	; (800335c <HAL_UART_RxCpltCallback+0x208>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d145      	bne.n	8003334 <HAL_UART_RxCpltCallback+0x1e0>
		{
			switch(xbee_data.states)
 80032a8:	4b2d      	ldr	r3, [pc, #180]	; (8003360 <HAL_UART_RxCpltCallback+0x20c>)
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	2b03      	cmp	r3, #3
 80032ae:	d83c      	bhi.n	800332a <HAL_UART_RxCpltCallback+0x1d6>
 80032b0:	a201      	add	r2, pc, #4	; (adr r2, 80032b8 <HAL_UART_RxCpltCallback+0x164>)
 80032b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032b6:	bf00      	nop
 80032b8:	080032c9 	.word	0x080032c9
 80032bc:	080032d9 	.word	0x080032d9
 80032c0:	080032f1 	.word	0x080032f1
 80032c4:	08003309 	.word	0x08003309
			{
				case ID_Control :
				{
					if(xbee_data.receiveData == FIRST_CONTROL_BYTE)
 80032c8:	4b25      	ldr	r3, [pc, #148]	; (8003360 <HAL_UART_RxCpltCallback+0x20c>)
 80032ca:	785b      	ldrb	r3, [r3, #1]
 80032cc:	2b34      	cmp	r3, #52	; 0x34
 80032ce:	d12b      	bne.n	8003328 <HAL_UART_RxCpltCallback+0x1d4>
					{
						xbee_data.states = Reset_Data_Control;
 80032d0:	4b23      	ldr	r3, [pc, #140]	; (8003360 <HAL_UART_RxCpltCallback+0x20c>)
 80032d2:	2201      	movs	r2, #1
 80032d4:	701a      	strb	r2, [r3, #0]
					}
				break;
 80032d6:	e027      	b.n	8003328 <HAL_UART_RxCpltCallback+0x1d4>
				}
				case Reset_Data_Control:
				{
					if(xbee_data.receiveData == SECOND_CONTROL_BYTE)
 80032d8:	4b21      	ldr	r3, [pc, #132]	; (8003360 <HAL_UART_RxCpltCallback+0x20c>)
 80032da:	785b      	ldrb	r3, [r3, #1]
 80032dc:	2bff      	cmp	r3, #255	; 0xff
 80032de:	d103      	bne.n	80032e8 <HAL_UART_RxCpltCallback+0x194>
					{
						xbee_data.states = End_Communication_Control_1;
 80032e0:	4b1f      	ldr	r3, [pc, #124]	; (8003360 <HAL_UART_RxCpltCallback+0x20c>)
 80032e2:	2202      	movs	r2, #2
 80032e4:	701a      	strb	r2, [r3, #0]
					}
					else
					{
						xbee_data.states = Reset_Data_Control;
					}
					break;
 80032e6:	e020      	b.n	800332a <HAL_UART_RxCpltCallback+0x1d6>
						xbee_data.states = Reset_Data_Control;
 80032e8:	4b1d      	ldr	r3, [pc, #116]	; (8003360 <HAL_UART_RxCpltCallback+0x20c>)
 80032ea:	2201      	movs	r2, #1
 80032ec:	701a      	strb	r2, [r3, #0]
					break;
 80032ee:	e01c      	b.n	800332a <HAL_UART_RxCpltCallback+0x1d6>
				}
				case End_Communication_Control_1:
				{
					if(xbee_data.receiveData == FIRST_COMMAND)
 80032f0:	4b1b      	ldr	r3, [pc, #108]	; (8003360 <HAL_UART_RxCpltCallback+0x20c>)
 80032f2:	785b      	ldrb	r3, [r3, #1]
 80032f4:	2baf      	cmp	r3, #175	; 0xaf
 80032f6:	d103      	bne.n	8003300 <HAL_UART_RxCpltCallback+0x1ac>
					{
						xbee_data.states = End_Communication_Control_2;
 80032f8:	4b19      	ldr	r3, [pc, #100]	; (8003360 <HAL_UART_RxCpltCallback+0x20c>)
 80032fa:	2203      	movs	r2, #3
 80032fc:	701a      	strb	r2, [r3, #0]
					}
					else
					{
						xbee_data.states = Reset_Data_Control;
					}
					break;
 80032fe:	e014      	b.n	800332a <HAL_UART_RxCpltCallback+0x1d6>
						xbee_data.states = Reset_Data_Control;
 8003300:	4b17      	ldr	r3, [pc, #92]	; (8003360 <HAL_UART_RxCpltCallback+0x20c>)
 8003302:	2201      	movs	r2, #1
 8003304:	701a      	strb	r2, [r3, #0]
					break;
 8003306:	e010      	b.n	800332a <HAL_UART_RxCpltCallback+0x1d6>
				}

				case End_Communication_Control_2:
				{
					if(xbee_data.receiveData == SECOND_COMMAND)
 8003308:	4b15      	ldr	r3, [pc, #84]	; (8003360 <HAL_UART_RxCpltCallback+0x20c>)
 800330a:	785b      	ldrb	r3, [r3, #1]
 800330c:	2bbf      	cmp	r3, #191	; 0xbf
 800330e:	d107      	bne.n	8003320 <HAL_UART_RxCpltCallback+0x1cc>
					{
						gsm_data.gsm_state_current_index = GsmOnOffSet;
 8003310:	4b0b      	ldr	r3, [pc, #44]	; (8003340 <HAL_UART_RxCpltCallback+0x1ec>)
 8003312:	220f      	movs	r2, #15
 8003314:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
						HAL_UART_AbortReceive_IT(&huart1);
 8003318:	4808      	ldr	r0, [pc, #32]	; (800333c <HAL_UART_RxCpltCallback+0x1e8>)
 800331a:	f006 fb29 	bl	8009970 <HAL_UART_AbortReceive_IT>
					}
					else
					{
						xbee_data.states = Reset_Data_Control;
					}
					break;
 800331e:	e004      	b.n	800332a <HAL_UART_RxCpltCallback+0x1d6>
						xbee_data.states = Reset_Data_Control;
 8003320:	4b0f      	ldr	r3, [pc, #60]	; (8003360 <HAL_UART_RxCpltCallback+0x20c>)
 8003322:	2201      	movs	r2, #1
 8003324:	701a      	strb	r2, [r3, #0]
					break;
 8003326:	e000      	b.n	800332a <HAL_UART_RxCpltCallback+0x1d6>
				break;
 8003328:	bf00      	nop
				}
			}
			HAL_UART_Receive_IT(&huart3, &xbee_data.receiveData, 1);
 800332a:	2201      	movs	r2, #1
 800332c:	490d      	ldr	r1, [pc, #52]	; (8003364 <HAL_UART_RxCpltCallback+0x210>)
 800332e:	480b      	ldr	r0, [pc, #44]	; (800335c <HAL_UART_RxCpltCallback+0x208>)
 8003330:	f006 fa48 	bl	80097c4 <HAL_UART_Receive_IT>
		}
	}
 8003334:	bf00      	nop
 8003336:	3708      	adds	r7, #8
 8003338:	46bd      	mov	sp, r7
 800333a:	bd80      	pop	{r7, pc}
 800333c:	20006c80 	.word	0x20006c80
 8003340:	20006940 	.word	0x20006940
 8003344:	20006941 	.word	0x20006941
 8003348:	080124c0 	.word	0x080124c0
 800334c:	2000027c 	.word	0x2000027c
 8003350:	20006f88 	.word	0x20006f88
 8003354:	20006d84 	.word	0x20006d84
 8003358:	20006d86 	.word	0x20006d86
 800335c:	20004314 	.word	0x20004314
 8003360:	20006b88 	.word	0x20006b88
 8003364:	20006b89 	.word	0x20006b89

08003368 <Solver>:
void Solver(const Aesk_Compro_Pack * pack)
{
 8003368:	b480      	push	{r7}
 800336a:	b085      	sub	sp, #20
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
	uint8_t * temp;
	temp = pack;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	60fb      	str	r3, [r7, #12]
}
 8003374:	bf00      	nop
 8003376:	3714      	adds	r7, #20
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr

08003380 <Gsm_Calibration>:
void Gsm_Calibration(Gsm_Datas* gsm_data)
{
 8003380:	b590      	push	{r4, r7, lr}
 8003382:	b0cd      	sub	sp, #308	; 0x134
 8003384:	af08      	add	r7, sp, #32
 8003386:	1d3b      	adds	r3, r7, #4
 8003388:	6018      	str	r0, [r3, #0]
	switch(gsm_data->gsm_state_current_index)
 800338a:	1d3b      	adds	r3, r7, #4
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003392:	2b10      	cmp	r3, #16
 8003394:	f200 81db 	bhi.w	800374e <Gsm_Calibration+0x3ce>
 8003398:	a201      	add	r2, pc, #4	; (adr r2, 80033a0 <Gsm_Calibration+0x20>)
 800339a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800339e:	bf00      	nop
 80033a0:	080033e5 	.word	0x080033e5
 80033a4:	08003407 	.word	0x08003407
 80033a8:	0800374f 	.word	0x0800374f
 80033ac:	0800374f 	.word	0x0800374f
 80033b0:	08003429 	.word	0x08003429
 80033b4:	0800344b 	.word	0x0800344b
 80033b8:	0800346d 	.word	0x0800346d
 80033bc:	0800348f 	.word	0x0800348f
 80033c0:	080034b1 	.word	0x080034b1
 80033c4:	080034d3 	.word	0x080034d3
 80033c8:	080034f5 	.word	0x080034f5
 80033cc:	08003567 	.word	0x08003567
 80033d0:	080035a7 	.word	0x080035a7
 80033d4:	08003641 	.word	0x08003641
 80033d8:	08003679 	.word	0x08003679
 80033dc:	08003691 	.word	0x08003691
 80033e0:	080036b1 	.word	0x080036b1
	{
		case SerialCommunicationControl :
		{
			SendATCommand(gsm_data, "AT\r\n", "OK\r\n");
 80033e4:	1d3b      	adds	r3, r7, #4
 80033e6:	4ab8      	ldr	r2, [pc, #736]	; (80036c8 <Gsm_Calibration+0x348>)
 80033e8:	49b8      	ldr	r1, [pc, #736]	; (80036cc <Gsm_Calibration+0x34c>)
 80033ea:	6818      	ldr	r0, [r3, #0]
 80033ec:	f7fe fd26 	bl	8001e3c <SendATCommand>
			gsm_data->gsm_state_next_index = SerialEchoOff;
 80033f0:	1d3b      	adds	r3, r7, #4
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	2201      	movs	r2, #1
 80033f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = SerialCommunicationControl;
 80033fa:	1d3b      	adds	r3, r7, #4
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	2200      	movs	r2, #0
 8003400:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 8003404:	e1a3      	b.n	800374e <Gsm_Calibration+0x3ce>
		}

		case SerialEchoOff :
		{
			SendATCommand(gsm_data, "ATE0\r\n", "OK\r\n");
 8003406:	1d3b      	adds	r3, r7, #4
 8003408:	4aaf      	ldr	r2, [pc, #700]	; (80036c8 <Gsm_Calibration+0x348>)
 800340a:	49b1      	ldr	r1, [pc, #708]	; (80036d0 <Gsm_Calibration+0x350>)
 800340c:	6818      	ldr	r0, [r3, #0]
 800340e:	f7fe fd15 	bl	8001e3c <SendATCommand>
			gsm_data->gsm_state_next_index = DeactiveGPRS;
 8003412:	1d3b      	adds	r3, r7, #4
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	2204      	movs	r2, #4
 8003418:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 800341c:	1d3b      	adds	r3, r7, #4
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	220e      	movs	r2, #14
 8003422:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 8003426:	e192      	b.n	800374e <Gsm_Calibration+0x3ce>
		}

		case DeactiveGPRS :
		{
			SendATCommand(gsm_data, "AT+CIPSHUT\r\n", "SHUT OK\r\n");
 8003428:	1d3b      	adds	r3, r7, #4
 800342a:	4aaa      	ldr	r2, [pc, #680]	; (80036d4 <Gsm_Calibration+0x354>)
 800342c:	49aa      	ldr	r1, [pc, #680]	; (80036d8 <Gsm_Calibration+0x358>)
 800342e:	6818      	ldr	r0, [r3, #0]
 8003430:	f7fe fd04 	bl	8001e3c <SendATCommand>
			gsm_data->gsm_state_next_index = ConnectGPRS;
 8003434:	1d3b      	adds	r3, r7, #4
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	2205      	movs	r2, #5
 800343a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 800343e:	1d3b      	adds	r3, r7, #4
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	220e      	movs	r2, #14
 8003444:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 8003448:	e181      	b.n	800374e <Gsm_Calibration+0x3ce>
		}


		case ConnectGPRS :
		{
			SendATCommand(gsm_data, "AT+CGATT=1\r\n", "OK\r\n");
 800344a:	1d3b      	adds	r3, r7, #4
 800344c:	4a9e      	ldr	r2, [pc, #632]	; (80036c8 <Gsm_Calibration+0x348>)
 800344e:	49a3      	ldr	r1, [pc, #652]	; (80036dc <Gsm_Calibration+0x35c>)
 8003450:	6818      	ldr	r0, [r3, #0]
 8003452:	f7fe fcf3 	bl	8001e3c <SendATCommand>
			gsm_data->gsm_state_next_index = SetGPRSProfile;
 8003456:	1d3b      	adds	r3, r7, #4
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	2206      	movs	r2, #6
 800345c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 8003460:	1d3b      	adds	r3, r7, #4
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	220e      	movs	r2, #14
 8003466:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 800346a:	e170      	b.n	800374e <Gsm_Calibration+0x3ce>
		}

		case SetGPRSProfile :
		{
			SendATCommand(gsm_data, "AT+CSTT=\"internet\",\"\",\"\"\r\n", "OK\r\n");
 800346c:	1d3b      	adds	r3, r7, #4
 800346e:	4a96      	ldr	r2, [pc, #600]	; (80036c8 <Gsm_Calibration+0x348>)
 8003470:	499b      	ldr	r1, [pc, #620]	; (80036e0 <Gsm_Calibration+0x360>)
 8003472:	6818      	ldr	r0, [r3, #0]
 8003474:	f7fe fce2 	bl	8001e3c <SendATCommand>
			gsm_data->gsm_state_next_index = BringUPGPRS;
 8003478:	1d3b      	adds	r3, r7, #4
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2207      	movs	r2, #7
 800347e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 8003482:	1d3b      	adds	r3, r7, #4
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	220e      	movs	r2, #14
 8003488:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 800348c:	e15f      	b.n	800374e <Gsm_Calibration+0x3ce>
		}

		case BringUPGPRS :
		{
			SendATCommand(gsm_data, "AT+CIICR\r\n", "OK\r\n");
 800348e:	1d3b      	adds	r3, r7, #4
 8003490:	4a8d      	ldr	r2, [pc, #564]	; (80036c8 <Gsm_Calibration+0x348>)
 8003492:	4994      	ldr	r1, [pc, #592]	; (80036e4 <Gsm_Calibration+0x364>)
 8003494:	6818      	ldr	r0, [r3, #0]
 8003496:	f7fe fcd1 	bl	8001e3c <SendATCommand>
			gsm_data->gsm_state_next_index = LearnSIM800IP;
 800349a:	1d3b      	adds	r3, r7, #4
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	2208      	movs	r2, #8
 80034a0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 80034a4:	1d3b      	adds	r3, r7, #4
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	220e      	movs	r2, #14
 80034aa:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 80034ae:	e14e      	b.n	800374e <Gsm_Calibration+0x3ce>
		}

		case LearnSIM800IP :
		{
			SendATCommand(gsm_data, "AT+CIFSR\r\n", "OK\r\n");
 80034b0:	1d3b      	adds	r3, r7, #4
 80034b2:	4a85      	ldr	r2, [pc, #532]	; (80036c8 <Gsm_Calibration+0x348>)
 80034b4:	498c      	ldr	r1, [pc, #560]	; (80036e8 <Gsm_Calibration+0x368>)
 80034b6:	6818      	ldr	r0, [r3, #0]
 80034b8:	f7fe fcc0 	bl	8001e3c <SendATCommand>
			gsm_data->gsm_state_next_index = StartTCPConnect;
 80034bc:	1d3b      	adds	r3, r7, #4
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	2209      	movs	r2, #9
 80034c2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 80034c6:	1d3b      	adds	r3, r7, #4
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	220e      	movs	r2, #14
 80034cc:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 80034d0:	e13d      	b.n	800374e <Gsm_Calibration+0x3ce>
		}

		case StartTCPConnect :
		{
			SendATCommand(gsm_data, "AT+CIPSTART=\"TCP\",\"broker.mqttdashboard.com\",\"1883\"\r\n", "CONNECT OK\r\n");
 80034d2:	1d3b      	adds	r3, r7, #4
 80034d4:	4a85      	ldr	r2, [pc, #532]	; (80036ec <Gsm_Calibration+0x36c>)
 80034d6:	4986      	ldr	r1, [pc, #536]	; (80036f0 <Gsm_Calibration+0x370>)
 80034d8:	6818      	ldr	r0, [r3, #0]
 80034da:	f7fe fcaf 	bl	8001e3c <SendATCommand>
			gsm_data->gsm_state_next_index = CreateMQTTConnectPack;
 80034de:	1d3b      	adds	r3, r7, #4
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	220a      	movs	r2, #10
 80034e4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 80034e8:	1d3b      	adds	r3, r7, #4
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	220e      	movs	r2, #14
 80034ee:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 80034f2:	e12c      	b.n	800374e <Gsm_Calibration+0x3ce>
		}

		case CreateMQTTConnectPack :
		{
			char atcommand[255];
			connectData.username.cstring = MQTT_USERNAME;
 80034f4:	4b7f      	ldr	r3, [pc, #508]	; (80036f4 <Gsm_Calibration+0x374>)
 80034f6:	4a80      	ldr	r2, [pc, #512]	; (80036f8 <Gsm_Calibration+0x378>)
 80034f8:	641a      	str	r2, [r3, #64]	; 0x40
			connectData.password.cstring = MQTT_PASSWORd;
 80034fa:	4b7e      	ldr	r3, [pc, #504]	; (80036f4 <Gsm_Calibration+0x374>)
 80034fc:	4a7f      	ldr	r2, [pc, #508]	; (80036fc <Gsm_Calibration+0x37c>)
 80034fe:	64da      	str	r2, [r3, #76]	; 0x4c
			connectData.clientID.cstring = MQTT_CLIENT_ID;
 8003500:	4b7c      	ldr	r3, [pc, #496]	; (80036f4 <Gsm_Calibration+0x374>)
 8003502:	4a7f      	ldr	r2, [pc, #508]	; (8003700 <Gsm_Calibration+0x380>)
 8003504:	60da      	str	r2, [r3, #12]
			connectData.keepAliveInterval = 60;
 8003506:	4b7b      	ldr	r3, [pc, #492]	; (80036f4 <Gsm_Calibration+0x374>)
 8003508:	223c      	movs	r2, #60	; 0x3c
 800350a:	831a      	strh	r2, [r3, #24]
			connectData.cleansession = SendMQTTConnectPack;
 800350c:	4b79      	ldr	r3, [pc, #484]	; (80036f4 <Gsm_Calibration+0x374>)
 800350e:	220b      	movs	r2, #11
 8003510:	769a      	strb	r2, [r3, #26]
			gsm_data->len =  MQTTSerialize_connect((unsigned char *)gsm_data->gsmconnectpackage, (int)sizeof(gsm_data->gsmconnectpackage),&connectData);
 8003512:	1d3b      	adds	r3, r7, #4
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	332c      	adds	r3, #44	; 0x2c
 8003518:	4a76      	ldr	r2, [pc, #472]	; (80036f4 <Gsm_Calibration+0x374>)
 800351a:	2140      	movs	r1, #64	; 0x40
 800351c:	4618      	mov	r0, r3
 800351e:	f7fe fe07 	bl	8002130 <MQTTSerialize_connect>
 8003522:	4602      	mov	r2, r0
 8003524:	1d3b      	adds	r3, r7, #4
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234
			sprintf(atcommand,(const char*)"AT+CIPSEND=%d\r\n", gsm_data->len);
 800352c:	1d3b      	adds	r3, r7, #4
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f8d3 2234 	ldr.w	r2, [r3, #564]	; 0x234
 8003534:	f107 030c 	add.w	r3, r7, #12
 8003538:	4972      	ldr	r1, [pc, #456]	; (8003704 <Gsm_Calibration+0x384>)
 800353a:	4618      	mov	r0, r3
 800353c:	f00b fdc2 	bl	800f0c4 <siprintf>
			SendATCommand(gsm_data, atcommand, ">");
 8003540:	f107 010c 	add.w	r1, r7, #12
 8003544:	1d3b      	adds	r3, r7, #4
 8003546:	4a70      	ldr	r2, [pc, #448]	; (8003708 <Gsm_Calibration+0x388>)
 8003548:	6818      	ldr	r0, [r3, #0]
 800354a:	f7fe fc77 	bl	8001e3c <SendATCommand>
			gsm_data->gsm_state_next_index = SendMQTTConnectPack;
 800354e:	1d3b      	adds	r3, r7, #4
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	220b      	movs	r2, #11
 8003554:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 8003558:	1d3b      	adds	r3, r7, #4
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	220e      	movs	r2, #14
 800355e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 8003562:	bf00      	nop
 8003564:	e0f3      	b.n	800374e <Gsm_Calibration+0x3ce>
		}

		case SendMQTTConnectPack :
		{
			gsm_data->at_response = "SEND OK\r\n";
 8003566:	1d3b      	adds	r3, r7, #4
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a68      	ldr	r2, [pc, #416]	; (800370c <Gsm_Calibration+0x38c>)
 800356c:	625a      	str	r2, [r3, #36]	; 0x24
			HAL_UART_Transmit(gsm_data->gsm_uart, (uint8_t *)gsm_data->gsmconnectpackage, gsm_data->len, HAL_DELAY);
 800356e:	1d3b      	adds	r3, r7, #4
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f8d3 023c 	ldr.w	r0, [r3, #572]	; 0x23c
 8003576:	1d3b      	adds	r3, r7, #4
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 800357e:	1d3b      	adds	r3, r7, #4
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f8d3 3234 	ldr.w	r3, [r3, #564]	; 0x234
 8003586:	b29a      	uxth	r2, r3
 8003588:	f241 7370 	movw	r3, #6000	; 0x1770
 800358c:	f006 f881 	bl	8009692 <HAL_UART_Transmit>
			gsm_data->gsm_state_next_index = CreateMQTTPublishPack;
 8003590:	1d3b      	adds	r3, r7, #4
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	220c      	movs	r2, #12
 8003596:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 800359a:	1d3b      	adds	r3, r7, #4
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	220e      	movs	r2, #14
 80035a0:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 80035a4:	e0d3      	b.n	800374e <Gsm_Calibration+0x3ce>
		}

		case CreateMQTTPublishPack :
		{

		  topicString.cstring = MQTT_TOPIC;
 80035a6:	4b5a      	ldr	r3, [pc, #360]	; (8003710 <Gsm_Calibration+0x390>)
 80035a8:	4a5a      	ldr	r2, [pc, #360]	; (8003714 <Gsm_Calibration+0x394>)
 80035aa:	601a      	str	r2, [r3, #0]
		  char atcommand[255];
		  uint16_t index = 0;
 80035ac:	2300      	movs	r3, #0
 80035ae:	f8a7 310e 	strh.w	r3, [r7, #270]	; 0x10e
		  createMQTTPackage(&hydradata, &gps_data, gsm_data->MQTTPackage, &index);
 80035b2:	1d3b      	adds	r3, r7, #4
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f203 126b 	addw	r2, r3, #363	; 0x16b
 80035ba:	f507 7387 	add.w	r3, r7, #270	; 0x10e
 80035be:	4956      	ldr	r1, [pc, #344]	; (8003718 <Gsm_Calibration+0x398>)
 80035c0:	4856      	ldr	r0, [pc, #344]	; (800371c <Gsm_Calibration+0x39c>)
 80035c2:	f000 f8c9 	bl	8003758 <createMQTTPackage>
		  gsm_data->mqtt_len = MQTTSerialize_publish(gsm_data->gsmpublishpackage, (int)sizeof(gsm_data->gsmpublishpackage), 0, 0, 0, 0, topicString, gsm_data->MQTTPackage, index);
 80035c6:	1d3b      	adds	r3, r7, #4
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f103 046c 	add.w	r4, r3, #108	; 0x6c
 80035ce:	1d3b      	adds	r3, r7, #4
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f203 136b 	addw	r3, r3, #363	; 0x16b
 80035d6:	f8b7 210e 	ldrh.w	r2, [r7, #270]	; 0x10e
 80035da:	9206      	str	r2, [sp, #24]
 80035dc:	9305      	str	r3, [sp, #20]
 80035de:	4a4c      	ldr	r2, [pc, #304]	; (8003710 <Gsm_Calibration+0x390>)
 80035e0:	ab02      	add	r3, sp, #8
 80035e2:	ca07      	ldmia	r2, {r0, r1, r2}
 80035e4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80035e8:	2300      	movs	r3, #0
 80035ea:	9301      	str	r3, [sp, #4]
 80035ec:	2300      	movs	r3, #0
 80035ee:	9300      	str	r3, [sp, #0]
 80035f0:	2300      	movs	r3, #0
 80035f2:	2200      	movs	r2, #0
 80035f4:	21ff      	movs	r1, #255	; 0xff
 80035f6:	4620      	mov	r0, r4
 80035f8:	f7fe fea8 	bl	800234c <MQTTSerialize_publish>
 80035fc:	4602      	mov	r2, r0
 80035fe:	1d3b      	adds	r3, r7, #4
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f8c3 2238 	str.w	r2, [r3, #568]	; 0x238
			sprintf(atcommand,(const char*)"AT+CIPSEND=%d\r\n", gsm_data->mqtt_len);
 8003606:	1d3b      	adds	r3, r7, #4
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f8d3 2238 	ldr.w	r2, [r3, #568]	; 0x238
 800360e:	f107 030c 	add.w	r3, r7, #12
 8003612:	493c      	ldr	r1, [pc, #240]	; (8003704 <Gsm_Calibration+0x384>)
 8003614:	4618      	mov	r0, r3
 8003616:	f00b fd55 	bl	800f0c4 <siprintf>
			SendATCommand(gsm_data, atcommand, "\r\n");
 800361a:	f107 010c 	add.w	r1, r7, #12
 800361e:	1d3b      	adds	r3, r7, #4
 8003620:	4a3f      	ldr	r2, [pc, #252]	; (8003720 <Gsm_Calibration+0x3a0>)
 8003622:	6818      	ldr	r0, [r3, #0]
 8003624:	f7fe fc0a 	bl	8001e3c <SendATCommand>
			gsm_data->gsm_state_next_index = SendMQTTPublishPack;
 8003628:	1d3b      	adds	r3, r7, #4
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	220d      	movs	r2, #13
 800362e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			gsm_data->gsm_state_current_index = EmptyState;
 8003632:	1d3b      	adds	r3, r7, #4
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	220e      	movs	r2, #14
 8003638:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 800363c:	bf00      	nop
 800363e:	e086      	b.n	800374e <Gsm_Calibration+0x3ce>
		}

		case SendMQTTPublishPack :
		{

			HAL_UART_Transmit(gsm_data->gsm_uart, (uint8_t *)gsm_data->gsmpublishpackage, gsm_data->mqtt_len, HAL_DELAY);
 8003640:	1d3b      	adds	r3, r7, #4
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f8d3 023c 	ldr.w	r0, [r3, #572]	; 0x23c
 8003648:	1d3b      	adds	r3, r7, #4
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f103 016c 	add.w	r1, r3, #108	; 0x6c
 8003650:	1d3b      	adds	r3, r7, #4
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f8d3 3238 	ldr.w	r3, [r3, #568]	; 0x238
 8003658:	b29a      	uxth	r2, r3
 800365a:	f241 7370 	movw	r3, #6000	; 0x1770
 800365e:	f006 f818 	bl	8009692 <HAL_UART_Transmit>
			gsm_data->gsm_state_current_index = CreateMQTTPublishPack;
 8003662:	1d3b      	adds	r3, r7, #4
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	220c      	movs	r2, #12
 8003668:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			gsm_data->gsm_state_next_index = CreateMQTTPublishPack;
 800366c:	1d3b      	adds	r3, r7, #4
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	220c      	movs	r2, #12
 8003672:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			break;
 8003676:	e06a      	b.n	800374e <Gsm_Calibration+0x3ce>
		}
		
		case EmptyState :
		{
			
			if(gsm_data->gsm_state_next_index == SendMQTTPublishPack)
 8003678:	1d3b      	adds	r3, r7, #4
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003680:	2b0d      	cmp	r3, #13
 8003682:	d163      	bne.n	800374c <Gsm_Calibration+0x3cc>
			{
				gsm_data->gsm_state_current_index = CreateMQTTPublishPack;
 8003684:	1d3b      	adds	r3, r7, #4
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	220c      	movs	r2, #12
 800368a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			}
			break;
 800368e:	e05d      	b.n	800374c <Gsm_Calibration+0x3cc>
		}

		case GsmOnOffSet :
		{
			HAL_UART_Transmit(gsm_data->gsm_uart, (uint8_t*)RESET_AT_COMMAND, (uint16_t)strlen(RESET_AT_COMMAND), HAL_DELAY);
 8003690:	1d3b      	adds	r3, r7, #4
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f8d3 023c 	ldr.w	r0, [r3, #572]	; 0x23c
 8003698:	f241 7370 	movw	r3, #6000	; 0x1770
 800369c:	220d      	movs	r2, #13
 800369e:	4921      	ldr	r1, [pc, #132]	; (8003724 <Gsm_Calibration+0x3a4>)
 80036a0:	f005 fff7 	bl	8009692 <HAL_UART_Transmit>
			gsm_data->gsm_state_current_index = Gsm1500msWait;
 80036a4:	1d3b      	adds	r3, r7, #4
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	2210      	movs	r2, #16
 80036aa:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			break;
 80036ae:	e04e      	b.n	800374e <Gsm_Calibration+0x3ce>
		}

		case Gsm1500msWait :
		{
			if((GSM_STATUS_GPIO_Port->IDR & GSM_STATUS_Pin) == (uint32_t)GPIO_PIN_RESET)
 80036b0:	4b1d      	ldr	r3, [pc, #116]	; (8003728 <Gsm_Calibration+0x3a8>)
 80036b2:	691b      	ldr	r3, [r3, #16]
 80036b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d137      	bne.n	800372c <Gsm_Calibration+0x3ac>
			{
				gsm_data->gsm_state_current_index = Gsm1500msWait;
 80036bc:	1d3b      	adds	r3, r7, #4
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	2210      	movs	r2, #16
 80036c2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
			else
			{
				gsm_data->gsm_state_current_index = SerialCommunicationControl;
				HAL_UART_Receive_IT(gsm_data-> gsm_uart, &gsm_data-> receivegsmdata, 1);
			}
			break;
 80036c6:	e042      	b.n	800374e <Gsm_Calibration+0x3ce>
 80036c8:	080124c8 	.word	0x080124c8
 80036cc:	080124d0 	.word	0x080124d0
 80036d0:	080124d8 	.word	0x080124d8
 80036d4:	080124e0 	.word	0x080124e0
 80036d8:	080124ec 	.word	0x080124ec
 80036dc:	080124fc 	.word	0x080124fc
 80036e0:	0801250c 	.word	0x0801250c
 80036e4:	08012528 	.word	0x08012528
 80036e8:	08012534 	.word	0x08012534
 80036ec:	08012540 	.word	0x08012540
 80036f0:	08012550 	.word	0x08012550
 80036f4:	20000000 	.word	0x20000000
 80036f8:	08012588 	.word	0x08012588
 80036fc:	08012590 	.word	0x08012590
 8003700:	08012598 	.word	0x08012598
 8003704:	080125a0 	.word	0x080125a0
 8003708:	080125b0 	.word	0x080125b0
 800370c:	080125b4 	.word	0x080125b4
 8003710:	20000260 	.word	0x20000260
 8003714:	080125c0 	.word	0x080125c0
 8003718:	20006d84 	.word	0x20006d84
 800371c:	20006ff0 	.word	0x20006ff0
 8003720:	080125cc 	.word	0x080125cc
 8003724:	0801240c 	.word	0x0801240c
 8003728:	40020400 	.word	0x40020400
				gsm_data->gsm_state_current_index = SerialCommunicationControl;
 800372c:	1d3b      	adds	r3, r7, #4
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2200      	movs	r2, #0
 8003732:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				HAL_UART_Receive_IT(gsm_data-> gsm_uart, &gsm_data-> receivegsmdata, 1);
 8003736:	1d3b      	adds	r3, r7, #4
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f8d3 023c 	ldr.w	r0, [r3, #572]	; 0x23c
 800373e:	1d3b      	adds	r3, r7, #4
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	2201      	movs	r2, #1
 8003744:	4619      	mov	r1, r3
 8003746:	f006 f83d 	bl	80097c4 <HAL_UART_Receive_IT>
			break;
 800374a:	e000      	b.n	800374e <Gsm_Calibration+0x3ce>
			break;
 800374c:	bf00      	nop
		}
	}
}
 800374e:	bf00      	nop
 8003750:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8003754:	46bd      	mov	sp, r7
 8003756:	bd90      	pop	{r4, r7, pc}

08003758 <createMQTTPackage>:


void createMQTTPackage(HydraDatas *hydradata, GPS_Handle*gps_data, uint8_t* packBuf, uint16_t *index)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b094      	sub	sp, #80	; 0x50
 800375c:	af00      	add	r7, sp, #0
 800375e:	60f8      	str	r0, [r7, #12]
 8003760:	60b9      	str	r1, [r7, #8]
 8003762:	607a      	str	r2, [r7, #4]
 8003764:	603b      	str	r3, [r7, #0]
	AESK_UINT8toUINT8CODE(&hydradata->vcu_data.wake_up_union.wake_up_u8, packBuf, index);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	3334      	adds	r3, #52	; 0x34
 800376a:	683a      	ldr	r2, [r7, #0]
 800376c:	6879      	ldr	r1, [r7, #4]
 800376e:	4618      	mov	r0, r3
 8003770:	f7fd fda6 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&hydradata->vcu_data.set_velocity_u8, packBuf, index);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	3336      	adds	r3, #54	; 0x36
 8003778:	683a      	ldr	r2, [r7, #0]
 800377a:	6879      	ldr	r1, [r7, #4]
 800377c:	4618      	mov	r0, r3
 800377e:	f7fd fd9f 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	int16_t phase_a_current_s16 = (int16_t)(hydradata->driver_data.Phase_A_Current_f32 * FLOAT_CONVERTER_2);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8003788:	ed9f 7ac9 	vldr	s14, [pc, #804]	; 8003ab0 <createMQTTPackage+0x358>
 800378c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003790:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003794:	ee17 3a90 	vmov	r3, s15
 8003798:	b21b      	sxth	r3, r3
 800379a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	int16_t phase_b_current_s16 = (int16_t)(hydradata->driver_data.Phase_B_Current_f32 * FLOAT_CONVERTER_2);
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80037a4:	ed9f 7ac2 	vldr	s14, [pc, #776]	; 8003ab0 <createMQTTPackage+0x358>
 80037a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80037b0:	ee17 3a90 	vmov	r3, s15
 80037b4:	b21b      	sxth	r3, r3
 80037b6:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	uint16_t dc_bus_voltage_u16 = (uint16_t)(hydradata->driver_data.Dc_Bus_voltage_f32 * FLOAT_CONVERTER_1);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80037c0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80037c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037cc:	ee17 3a90 	vmov	r3, s15
 80037d0:	b29b      	uxth	r3, r3
 80037d2:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	int16_t dc_bus_current_s16 = (int16_t)(hydradata->driver_data.Dc_Bus_Current_f32 * FLOAT_CONVERTER_2);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 80037dc:	ed9f 7ab4 	vldr	s14, [pc, #720]	; 8003ab0 <createMQTTPackage+0x358>
 80037e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80037e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80037e8:	ee17 3a90 	vmov	r3, s15
 80037ec:	b21b      	sxth	r3, r3
 80037ee:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	int16_t id_f32 = (int16_t)(hydradata->driver_data.Id_f32 * FLOAT_CONVERTER_2);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 80037f8:	ed9f 7aad 	vldr	s14, [pc, #692]	; 8003ab0 <createMQTTPackage+0x358>
 80037fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003800:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003804:	ee17 3a90 	vmov	r3, s15
 8003808:	b21b      	sxth	r3, r3
 800380a:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	int16_t iq_f32 = (int16_t)(hydradata->driver_data.Iq_f32 * FLOAT_CONVERTER_2);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8003814:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8003ab0 <createMQTTPackage+0x358>
 8003818:	ee67 7a87 	vmul.f32	s15, s15, s14
 800381c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003820:	ee17 3a90 	vmov	r3, s15
 8003824:	b21b      	sxth	r3, r3
 8003826:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	int16_t IArms_f32 = (int16_t)(hydradata->driver_data.IArms_f32 * FLOAT_CONVERTER_2);
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8003830:	ed9f 7a9f 	vldr	s14, [pc, #636]	; 8003ab0 <createMQTTPackage+0x358>
 8003834:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003838:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800383c:	ee17 3a90 	vmov	r3, s15
 8003840:	b21b      	sxth	r3, r3
 8003842:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	int16_t torque_f32 = (int16_t)(hydradata->driver_data.Torque_f32 * FLOAT_CONVERTER_2);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 800384c:	ed9f 7a98 	vldr	s14, [pc, #608]	; 8003ab0 <createMQTTPackage+0x358>
 8003850:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003854:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003858:	ee17 3a90 	vmov	r3, s15
 800385c:	b21b      	sxth	r3, r3
 800385e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	AESK_INT16toUINT8_LE(&phase_a_current_s16, packBuf, index);
 8003862:	f107 034e 	add.w	r3, r7, #78	; 0x4e
 8003866:	683a      	ldr	r2, [r7, #0]
 8003868:	6879      	ldr	r1, [r7, #4]
 800386a:	4618      	mov	r0, r3
 800386c:	f7fd fcd4 	bl	8001218 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&phase_b_current_s16, packBuf, index);
 8003870:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003874:	683a      	ldr	r2, [r7, #0]
 8003876:	6879      	ldr	r1, [r7, #4]
 8003878:	4618      	mov	r0, r3
 800387a:	f7fd fccd 	bl	8001218 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&dc_bus_current_s16, packBuf, index);
 800387e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003882:	683a      	ldr	r2, [r7, #0]
 8003884:	6879      	ldr	r1, [r7, #4]
 8003886:	4618      	mov	r0, r3
 8003888:	f7fd fcc6 	bl	8001218 <AESK_INT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&dc_bus_voltage_u16, packBuf, index);
 800388c:	f107 034a 	add.w	r3, r7, #74	; 0x4a
 8003890:	683a      	ldr	r2, [r7, #0]
 8003892:	6879      	ldr	r1, [r7, #4]
 8003894:	4618      	mov	r0, r3
 8003896:	f7fd fc9d 	bl	80011d4 <AESK_UINT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&id_f32, packBuf, index);
 800389a:	f107 0346 	add.w	r3, r7, #70	; 0x46
 800389e:	683a      	ldr	r2, [r7, #0]
 80038a0:	6879      	ldr	r1, [r7, #4]
 80038a2:	4618      	mov	r0, r3
 80038a4:	f7fd fcb8 	bl	8001218 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&iq_f32, packBuf, index);
 80038a8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80038ac:	683a      	ldr	r2, [r7, #0]
 80038ae:	6879      	ldr	r1, [r7, #4]
 80038b0:	4618      	mov	r0, r3
 80038b2:	f7fd fcb1 	bl	8001218 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&IArms_f32, packBuf, index);
 80038b6:	f107 0342 	add.w	r3, r7, #66	; 0x42
 80038ba:	683a      	ldr	r2, [r7, #0]
 80038bc:	6879      	ldr	r1, [r7, #4]
 80038be:	4618      	mov	r0, r3
 80038c0:	f7fd fcaa 	bl	8001218 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&torque_f32, packBuf, index);
 80038c4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80038c8:	683a      	ldr	r2, [r7, #0]
 80038ca:	6879      	ldr	r1, [r7, #4]
 80038cc:	4618      	mov	r0, r3
 80038ce:	f7fd fca3 	bl	8001218 <AESK_INT16toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->driver_data.drive_status_union.drive_status_u8), packBuf, index);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	335f      	adds	r3, #95	; 0x5f
 80038d6:	683a      	ldr	r2, [r7, #0]
 80038d8:	6879      	ldr	r1, [r7, #4]
 80038da:	4618      	mov	r0, r3
 80038dc:	f7fd fcf0 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->driver_data.driver_error_union.driver_error_u8), packBuf, index);
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	335e      	adds	r3, #94	; 0x5e
 80038e4:	683a      	ldr	r2, [r7, #0]
 80038e6:	6879      	ldr	r1, [r7, #4]
 80038e8:	4618      	mov	r0, r3
 80038ea:	f7fd fce9 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT32toUINT8_LE(&(hydradata->driver_data.Odometer_u32), packBuf, index);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	3358      	adds	r3, #88	; 0x58
 80038f2:	683a      	ldr	r2, [r7, #0]
 80038f4:	6879      	ldr	r1, [r7, #4]
 80038f6:	4618      	mov	r0, r3
 80038f8:	f7fd fcb0 	bl	800125c <AESK_UINT32toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->driver_data.Motor_Temperature_u8), packBuf, index);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	335c      	adds	r3, #92	; 0x5c
 8003900:	683a      	ldr	r2, [r7, #0]
 8003902:	6879      	ldr	r1, [r7, #4]
 8003904:	4618      	mov	r0, r3
 8003906:	f7fd fcdb 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->driver_data.actual_velocity_u8), packBuf, index);
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	335d      	adds	r3, #93	; 0x5d
 800390e:	683a      	ldr	r2, [r7, #0]
 8003910:	6879      	ldr	r1, [r7, #4]
 8003912:	4618      	mov	r0, r3
 8003914:	f7fd fcd4 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	uint16_t bat_volt_u16 = (uint16_t)(hydradata->bms_data.Bat_Voltage_f32 * FLOAT_CONVERTER_2);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	edd3 7a00 	vldr	s15, [r3]
 800391e:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8003ab0 <createMQTTPackage+0x358>
 8003922:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003926:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800392a:	ee17 3a90 	vmov	r3, s15
 800392e:	b29b      	uxth	r3, r3
 8003930:	87fb      	strh	r3, [r7, #62]	; 0x3e
	int16_t  bat_cur_s16 = (int16_t)(hydradata->bms_data.Bat_Current_f32 * FLOAT_CONVERTER_2);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	edd3 7a01 	vldr	s15, [r3, #4]
 8003938:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8003ab0 <createMQTTPackage+0x358>
 800393c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003940:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003944:	ee17 3a90 	vmov	r3, s15
 8003948:	b21b      	sxth	r3, r3
 800394a:	87bb      	strh	r3, [r7, #60]	; 0x3c
	uint16_t bat_cons_u16 = (uint16_t)(hydradata->bms_data.Bat_Cons_f32 * FLOAT_CONVERTER_1);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	edd3 7a02 	vldr	s15, [r3, #8]
 8003952:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003956:	ee67 7a87 	vmul.f32	s15, s15, s14
 800395a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800395e:	ee17 3a90 	vmov	r3, s15
 8003962:	b29b      	uxth	r3, r3
 8003964:	877b      	strh	r3, [r7, #58]	; 0x3a
	uint16_t soc_u16 = (uint16_t)(hydradata->bms_data.Soc_f32 * FLOAT_CONVERTER_2);
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	edd3 7a03 	vldr	s15, [r3, #12]
 800396c:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8003ab0 <createMQTTPackage+0x358>
 8003970:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003974:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003978:	ee17 3a90 	vmov	r3, s15
 800397c:	b29b      	uxth	r3, r3
 800397e:	873b      	strh	r3, [r7, #56]	; 0x38
	uint16_t worst_cell_voltage_u16 = (uint16_t)(hydradata->bms_data.Worst_Cell_Voltage_f32 * FLOAT_CONVERTER_1);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	edd3 7a04 	vldr	s15, [r3, #16]
 8003986:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800398a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800398e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003992:	ee17 3a90 	vmov	r3, s15
 8003996:	b29b      	uxth	r3, r3
 8003998:	86fb      	strh	r3, [r7, #54]	; 0x36
	AESK_UINT16toUINT8_LE(&bat_volt_u16, packBuf, index);
 800399a:	f107 033e 	add.w	r3, r7, #62	; 0x3e
 800399e:	683a      	ldr	r2, [r7, #0]
 80039a0:	6879      	ldr	r1, [r7, #4]
 80039a2:	4618      	mov	r0, r3
 80039a4:	f7fd fc16 	bl	80011d4 <AESK_UINT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&bat_cur_s16, packBuf, index);
 80039a8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80039ac:	683a      	ldr	r2, [r7, #0]
 80039ae:	6879      	ldr	r1, [r7, #4]
 80039b0:	4618      	mov	r0, r3
 80039b2:	f7fd fc31 	bl	8001218 <AESK_INT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&bat_cons_u16, packBuf, index);
 80039b6:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 80039ba:	683a      	ldr	r2, [r7, #0]
 80039bc:	6879      	ldr	r1, [r7, #4]
 80039be:	4618      	mov	r0, r3
 80039c0:	f7fd fc08 	bl	80011d4 <AESK_UINT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&soc_u16, packBuf, index);
 80039c4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80039c8:	683a      	ldr	r2, [r7, #0]
 80039ca:	6879      	ldr	r1, [r7, #4]
 80039cc:	4618      	mov	r0, r3
 80039ce:	f7fd fc01 	bl	80011d4 <AESK_UINT16toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_error.bms_error_u8), packBuf, index);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	3326      	adds	r3, #38	; 0x26
 80039d6:	683a      	ldr	r2, [r7, #0]
 80039d8:	6879      	ldr	r1, [r7, #4]
 80039da:	4618      	mov	r0, r3
 80039dc:	f7fd fc70 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.dc_bus_state.dc_bus_state_u8), packBuf, index);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	3327      	adds	r3, #39	; 0x27
 80039e4:	683a      	ldr	r2, [r7, #0]
 80039e6:	6879      	ldr	r1, [r7, #4]
 80039e8:	4618      	mov	r0, r3
 80039ea:	f7fd fc69 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT16toUINT8_LE(&worst_cell_voltage_u16, packBuf, index);
 80039ee:	f107 0336 	add.w	r3, r7, #54	; 0x36
 80039f2:	683a      	ldr	r2, [r7, #0]
 80039f4:	6879      	ldr	r1, [r7, #4]
 80039f6:	4618      	mov	r0, r3
 80039f8:	f7fd fbec 	bl	80011d4 <AESK_UINT16toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.Worst_Cell_Address_u8), packBuf, index);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	3314      	adds	r3, #20
 8003a00:	683a      	ldr	r2, [r7, #0]
 8003a02:	6879      	ldr	r1, [r7, #4]
 8003a04:	4618      	mov	r0, r3
 8003a06:	f7fd fc5b 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.Temperature_u8), packBuf, index);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	3315      	adds	r3, #21
 8003a0e:	683a      	ldr	r2, [r7, #0]
 8003a10:	6879      	ldr	r1, [r7, #4]
 8003a12:	4618      	mov	r0, r3
 8003a14:	f7fd fc54 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	
	uint32_t latitude_u32 = gps_data->latitude_f32 * GPS_CONVERTER;
 8003a18:	68bb      	ldr	r3, [r7, #8]
 8003a1a:	edd3 7a55 	vldr	s15, [r3, #340]	; 0x154
 8003a1e:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8003ab4 <createMQTTPackage+0x35c>
 8003a22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a2a:	ee17 3a90 	vmov	r3, s15
 8003a2e:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t longtitude_u32 = gps_data->longtitude_f32 * GPS_CONVERTER;
 8003a30:	68bb      	ldr	r3, [r7, #8]
 8003a32:	edd3 7a56 	vldr	s15, [r3, #344]	; 0x158
 8003a36:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8003ab4 <createMQTTPackage+0x35c>
 8003a3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a3e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a42:	ee17 3a90 	vmov	r3, s15
 8003a46:	62fb      	str	r3, [r7, #44]	; 0x2c
	AESK_UINT32toUINT8_LE(&(latitude_u32), packBuf, index);
 8003a48:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003a4c:	683a      	ldr	r2, [r7, #0]
 8003a4e:	6879      	ldr	r1, [r7, #4]
 8003a50:	4618      	mov	r0, r3
 8003a52:	f7fd fc03 	bl	800125c <AESK_UINT32toUINT8_LE>
	AESK_UINT32toUINT8_LE(&(longtitude_u32), packBuf, index);
 8003a56:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003a5a:	683a      	ldr	r2, [r7, #0]
 8003a5c:	6879      	ldr	r1, [r7, #4]
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7fd fbfc 	bl	800125c <AESK_UINT32toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(gps_data->speed_u8), packBuf, index);
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	f503 73ae 	add.w	r3, r3, #348	; 0x15c
 8003a6a:	683a      	ldr	r2, [r7, #0]
 8003a6c:	6879      	ldr	r1, [r7, #4]
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f7fd fc26 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(gps_data->satellite_number_u8), packBuf, index);
 8003a74:	68bb      	ldr	r3, [r7, #8]
 8003a76:	f503 73af 	add.w	r3, r3, #350	; 0x15e
 8003a7a:	683a      	ldr	r2, [r7, #0]
 8003a7c:	6879      	ldr	r1, [r7, #4]
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f7fd fc1e 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(gps_data->gpsEfficiency_u8), packBuf, index);
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	f203 135d 	addw	r3, r3, #349	; 0x15d
 8003a8a:	683a      	ldr	r2, [r7, #0]
 8003a8c:	6879      	ldr	r1, [r7, #4]
 8003a8e:	4618      	mov	r0, r3
 8003a90:	f7fd fc16 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_1_u8), packBuf, index);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	3316      	adds	r3, #22
 8003a98:	683a      	ldr	r2, [r7, #0]
 8003a9a:	6879      	ldr	r1, [r7, #4]
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f7fd fc0f 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_2_u8), packBuf, index);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	3317      	adds	r3, #23
 8003aa6:	683a      	ldr	r2, [r7, #0]
 8003aa8:	6879      	ldr	r1, [r7, #4]
 8003aaa:	4618      	mov	r0, r3
 8003aac:	e006      	b.n	8003abc <createMQTTPackage+0x364>
 8003aae:	bf00      	nop
 8003ab0:	42c80000 	.word	0x42c80000
 8003ab4:	49742400 	.word	0x49742400
 8003ab8:	42c80000 	.word	0x42c80000
 8003abc:	f7fd fc00 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_3_u8), packBuf, index);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	3318      	adds	r3, #24
 8003ac4:	683a      	ldr	r2, [r7, #0]
 8003ac6:	6879      	ldr	r1, [r7, #4]
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f7fd fbf9 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_4_u8), packBuf, index);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	3319      	adds	r3, #25
 8003ad2:	683a      	ldr	r2, [r7, #0]
 8003ad4:	6879      	ldr	r1, [r7, #4]
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	f7fd fbf2 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_5_u8), packBuf, index);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	331a      	adds	r3, #26
 8003ae0:	683a      	ldr	r2, [r7, #0]
 8003ae2:	6879      	ldr	r1, [r7, #4]
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f7fd fbeb 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_6_u8), packBuf, index);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	331b      	adds	r3, #27
 8003aee:	683a      	ldr	r2, [r7, #0]
 8003af0:	6879      	ldr	r1, [r7, #4]
 8003af2:	4618      	mov	r0, r3
 8003af4:	f7fd fbe4 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_7_u8), packBuf, index);
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	331c      	adds	r3, #28
 8003afc:	683a      	ldr	r2, [r7, #0]
 8003afe:	6879      	ldr	r1, [r7, #4]
 8003b00:	4618      	mov	r0, r3
 8003b02:	f7fd fbdd 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_8_u8), packBuf, index);
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	331d      	adds	r3, #29
 8003b0a:	683a      	ldr	r2, [r7, #0]
 8003b0c:	6879      	ldr	r1, [r7, #4]
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f7fd fbd6 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_9_u8), packBuf, index);
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	331e      	adds	r3, #30
 8003b18:	683a      	ldr	r2, [r7, #0]
 8003b1a:	6879      	ldr	r1, [r7, #4]
 8003b1c:	4618      	mov	r0, r3
 8003b1e:	f7fd fbcf 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_10_u8), packBuf, index);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	331f      	adds	r3, #31
 8003b26:	683a      	ldr	r2, [r7, #0]
 8003b28:	6879      	ldr	r1, [r7, #4]
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f7fd fbc8 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_11_u8), packBuf, index);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	3320      	adds	r3, #32
 8003b34:	683a      	ldr	r2, [r7, #0]
 8003b36:	6879      	ldr	r1, [r7, #4]
 8003b38:	4618      	mov	r0, r3
 8003b3a:	f7fd fbc1 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_12_u8), packBuf, index);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	3321      	adds	r3, #33	; 0x21
 8003b42:	683a      	ldr	r2, [r7, #0]
 8003b44:	6879      	ldr	r1, [r7, #4]
 8003b46:	4618      	mov	r0, r3
 8003b48:	f7fd fbba 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_13_u8), packBuf, index);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	3322      	adds	r3, #34	; 0x22
 8003b50:	683a      	ldr	r2, [r7, #0]
 8003b52:	6879      	ldr	r1, [r7, #4]
 8003b54:	4618      	mov	r0, r3
 8003b56:	f7fd fbb3 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_14_u8), packBuf, index);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	3323      	adds	r3, #35	; 0x23
 8003b5e:	683a      	ldr	r2, [r7, #0]
 8003b60:	6879      	ldr	r1, [r7, #4]
 8003b62:	4618      	mov	r0, r3
 8003b64:	f7fd fbac 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_15_u8), packBuf, index);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	3324      	adds	r3, #36	; 0x24
 8003b6c:	683a      	ldr	r2, [r7, #0]
 8003b6e:	6879      	ldr	r1, [r7, #4]
 8003b70:	4618      	mov	r0, r3
 8003b72:	f7fd fba5 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_cells.Cell_16_u8), packBuf, index);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	3325      	adds	r3, #37	; 0x25
 8003b7a:	683a      	ldr	r2, [r7, #0]
 8003b7c:	6879      	ldr	r1, [r7, #4]
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f7fd fb9e 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	
	uint16_t ems_bat_cons_u16 = (uint16_t)(hydradata->ems_data.bat_cons_f32 * FLOAT_CONVERTER_1);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8003b8a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003b8e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003b92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b96:	ee17 3a90 	vmov	r3, s15
 8003b9a:	b29b      	uxth	r3, r3
 8003b9c:	857b      	strh	r3, [r7, #42]	; 0x2a
	uint16_t ems_fc_cons_u16 = (uint16_t)(hydradata->ems_data.fc_cons_f32 * FLOAT_CONVERTER_1);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 8003ba4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003ba8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bb0:	ee17 3a90 	vmov	r3, s15
 8003bb4:	b29b      	uxth	r3, r3
 8003bb6:	853b      	strh	r3, [r7, #40]	; 0x28
	uint16_t ems_fc_cons_lt_u16 = (uint16_t)(hydradata->ems_data.fc_cons_lt_f32 * FLOAT_CONVERTER_1);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8003bbe:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003bc2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003bc6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bca:	ee17 3a90 	vmov	r3, s15
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t ems_out_cons_u16 = (uint16_t)(hydradata->ems_data.out_cons_f32 * FLOAT_CONVERTER_1);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8003bd8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003bdc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003be0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003be4:	ee17 3a90 	vmov	r3, s15
 8003be8:	b29b      	uxth	r3, r3
 8003bea:	84bb      	strh	r3, [r7, #36]	; 0x24
	
	AESK_UINT16toUINT8_LE(&ems_bat_cons_u16, packBuf, index);
 8003bec:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 8003bf0:	683a      	ldr	r2, [r7, #0]
 8003bf2:	6879      	ldr	r1, [r7, #4]
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	f7fd faed 	bl	80011d4 <AESK_UINT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&ems_fc_cons_u16, packBuf, index);
 8003bfa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003bfe:	683a      	ldr	r2, [r7, #0]
 8003c00:	6879      	ldr	r1, [r7, #4]
 8003c02:	4618      	mov	r0, r3
 8003c04:	f7fd fae6 	bl	80011d4 <AESK_UINT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&ems_fc_cons_lt_u16, packBuf, index);
 8003c08:	f107 0326 	add.w	r3, r7, #38	; 0x26
 8003c0c:	683a      	ldr	r2, [r7, #0]
 8003c0e:	6879      	ldr	r1, [r7, #4]
 8003c10:	4618      	mov	r0, r3
 8003c12:	f7fd fadf 	bl	80011d4 <AESK_UINT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&ems_out_cons_u16, packBuf, index);
 8003c16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c1a:	683a      	ldr	r2, [r7, #0]
 8003c1c:	6879      	ldr	r1, [r7, #4]
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f7fd fad8 	bl	80011d4 <AESK_UINT16toUINT8_LE>

	int16_t ems_bat_current_s16 = (int16_t)(hydradata->ems_data.bat_current_f32 * FLOAT_CONVERTER_1);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8003c2a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003c2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c32:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c36:	ee17 3a90 	vmov	r3, s15
 8003c3a:	b21b      	sxth	r3, r3
 8003c3c:	847b      	strh	r3, [r7, #34]	; 0x22
	int16_t ems_fc_current_s16 = (int16_t)(hydradata->ems_data.fc_current_f32 * FLOAT_CONVERTER_1);
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8003c44:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003c48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c50:	ee17 3a90 	vmov	r3, s15
 8003c54:	b21b      	sxth	r3, r3
 8003c56:	843b      	strh	r3, [r7, #32]
	int16_t ems_out_current_s16 =(int16_t)(hydradata->ems_data.out_current_f32 * FLOAT_CONVERTER_1);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8003c5e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003c62:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c66:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003c6a:	ee17 3a90 	vmov	r3, s15
 8003c6e:	b21b      	sxth	r3, r3
 8003c70:	83fb      	strh	r3, [r7, #30]
	
	AESK_INT16toUINT8_LE(&ems_bat_current_s16, packBuf, index);
 8003c72:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8003c76:	683a      	ldr	r2, [r7, #0]
 8003c78:	6879      	ldr	r1, [r7, #4]
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f7fd facc 	bl	8001218 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&ems_fc_current_s16, packBuf, index);
 8003c80:	f107 0320 	add.w	r3, r7, #32
 8003c84:	683a      	ldr	r2, [r7, #0]
 8003c86:	6879      	ldr	r1, [r7, #4]
 8003c88:	4618      	mov	r0, r3
 8003c8a:	f7fd fac5 	bl	8001218 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&ems_out_current_s16, packBuf, index);
 8003c8e:	f107 031e 	add.w	r3, r7, #30
 8003c92:	683a      	ldr	r2, [r7, #0]
 8003c94:	6879      	ldr	r1, [r7, #4]
 8003c96:	4618      	mov	r0, r3
 8003c98:	f7fd fabe 	bl	8001218 <AESK_INT16toUINT8_LE>
	
	int16_t ems_bat_voltage_s16 = (int16_t)(hydradata->ems_data.bat_voltage_f32 * FLOAT_CONVERTER_1);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8003ca2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003ca6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003caa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003cae:	ee17 3a90 	vmov	r3, s15
 8003cb2:	b21b      	sxth	r3, r3
 8003cb4:	83bb      	strh	r3, [r7, #28]
	int16_t ems_fc_voltage_s16 = (int16_t)(hydradata->ems_data.fc_voltage_f32 * FLOAT_CONVERTER_1);
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8003cbc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003cc0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003cc4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003cc8:	ee17 3a90 	vmov	r3, s15
 8003ccc:	b21b      	sxth	r3, r3
 8003cce:	837b      	strh	r3, [r7, #26]
	int16_t ems_out_voltage_s16 = (int16_t)(hydradata->ems_data.out_voltage_f32 * FLOAT_CONVERTER_1);	
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8003cd6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003cda:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003cde:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ce2:	ee17 3a90 	vmov	r3, s15
 8003ce6:	b21b      	sxth	r3, r3
 8003ce8:	833b      	strh	r3, [r7, #24]
	
	AESK_INT16toUINT8_LE(&ems_bat_voltage_s16, packBuf, index);
 8003cea:	f107 031c 	add.w	r3, r7, #28
 8003cee:	683a      	ldr	r2, [r7, #0]
 8003cf0:	6879      	ldr	r1, [r7, #4]
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f7fd fa90 	bl	8001218 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&ems_fc_voltage_s16, packBuf, index);
 8003cf8:	f107 031a 	add.w	r3, r7, #26
 8003cfc:	683a      	ldr	r2, [r7, #0]
 8003cfe:	6879      	ldr	r1, [r7, #4]
 8003d00:	4618      	mov	r0, r3
 8003d02:	f7fd fa89 	bl	8001218 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&ems_out_voltage_s16, packBuf, index);
 8003d06:	f107 0318 	add.w	r3, r7, #24
 8003d0a:	683a      	ldr	r2, [r7, #0]
 8003d0c:	6879      	ldr	r1, [r7, #4]
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f7fd fa82 	bl	8001218 <AESK_INT16toUINT8_LE>
	
	uint16_t bat_soc_u16 = (uint16_t)(hydradata->ems_data.bat_soc__f32 * FLOAT_CONVERTER_2);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8003d1a:	ed1f 7a99 	vldr	s14, [pc, #-612]	; 8003ab8 <createMQTTPackage+0x360>
 8003d1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003d22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d26:	ee17 3a90 	vmov	r3, s15
 8003d2a:	b29b      	uxth	r3, r3
 8003d2c:	82fb      	strh	r3, [r7, #22]
	AESK_INT8toUINT8CODE(&(hydradata->ems_data.penalty_s8), packBuf, index);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	3390      	adds	r3, #144	; 0x90
 8003d32:	683a      	ldr	r2, [r7, #0]
 8003d34:	6879      	ldr	r1, [r7, #4]
 8003d36:	4618      	mov	r0, r3
 8003d38:	f7fd fadc 	bl	80012f4 <AESK_INT8toUINT8CODE>
	AESK_UINT16toUINT8_LE(&bat_soc_u16, packBuf, index);
 8003d3c:	f107 0316 	add.w	r3, r7, #22
 8003d40:	683a      	ldr	r2, [r7, #0]
 8003d42:	6879      	ldr	r1, [r7, #4]
 8003d44:	4618      	mov	r0, r3
 8003d46:	f7fd fa45 	bl	80011d4 <AESK_UINT16toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->ems_data.temperature_u8), packBuf, index);
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	3398      	adds	r3, #152	; 0x98
 8003d4e:	683a      	ldr	r2, [r7, #0]
 8003d50:	6879      	ldr	r1, [r7, #4]
 8003d52:	4618      	mov	r0, r3
 8003d54:	f7fd fab4 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->ems_data.general_error_handler_u8), packBuf, index);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	3399      	adds	r3, #153	; 0x99
 8003d5c:	683a      	ldr	r2, [r7, #0]
 8003d5e:	6879      	ldr	r1, [r7, #4]
 8003d60:	4618      	mov	r0, r3
 8003d62:	f7fd faad 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->can_error.can_error_u8), packBuf, index);
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	33cc      	adds	r3, #204	; 0xcc
 8003d6a:	683a      	ldr	r2, [r7, #0]
 8003d6c:	6879      	ldr	r1, [r7, #4]
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f7fd faa6 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	gsm_data.MQTT_Counter++;
 8003d74:	4b20      	ldr	r3, [pc, #128]	; (8003df8 <createMQTTPackage+0x6a0>)
 8003d76:	f8d3 3240 	ldr.w	r3, [r3, #576]	; 0x240
 8003d7a:	3301      	adds	r3, #1
 8003d7c:	4a1e      	ldr	r2, [pc, #120]	; (8003df8 <createMQTTPackage+0x6a0>)
 8003d7e:	f8c2 3240 	str.w	r3, [r2, #576]	; 0x240
	AESK_UINT32toUINT8_LE(&gsm_data.MQTT_Counter, packBuf, index);
 8003d82:	683a      	ldr	r2, [r7, #0]
 8003d84:	6879      	ldr	r1, [r7, #4]
 8003d86:	481d      	ldr	r0, [pc, #116]	; (8003dfc <createMQTTPackage+0x6a4>)
 8003d88:	f7fd fa68 	bl	800125c <AESK_UINT32toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_temp.temp_1_u8), packBuf, index);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	3328      	adds	r3, #40	; 0x28
 8003d90:	683a      	ldr	r2, [r7, #0]
 8003d92:	6879      	ldr	r1, [r7, #4]
 8003d94:	4618      	mov	r0, r3
 8003d96:	f7fd fa93 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_temp.temp_2_u8), packBuf, index);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	3329      	adds	r3, #41	; 0x29
 8003d9e:	683a      	ldr	r2, [r7, #0]
 8003da0:	6879      	ldr	r1, [r7, #4]
 8003da2:	4618      	mov	r0, r3
 8003da4:	f7fd fa8c 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_temp.temp_3_u8), packBuf, index);
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	332a      	adds	r3, #42	; 0x2a
 8003dac:	683a      	ldr	r2, [r7, #0]
 8003dae:	6879      	ldr	r1, [r7, #4]
 8003db0:	4618      	mov	r0, r3
 8003db2:	f7fd fa85 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_temp.temp_4_u8), packBuf, index);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	332b      	adds	r3, #43	; 0x2b
 8003dba:	683a      	ldr	r2, [r7, #0]
 8003dbc:	6879      	ldr	r1, [r7, #4]
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f7fd fa7e 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_temp.temp_5_u8), packBuf, index);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	332c      	adds	r3, #44	; 0x2c
 8003dc8:	683a      	ldr	r2, [r7, #0]
 8003dca:	6879      	ldr	r1, [r7, #4]
 8003dcc:	4618      	mov	r0, r3
 8003dce:	f7fd fa77 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_temp.temp_6_u8), packBuf, index);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	332d      	adds	r3, #45	; 0x2d
 8003dd6:	683a      	ldr	r2, [r7, #0]
 8003dd8:	6879      	ldr	r1, [r7, #4]
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f7fd fa70 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_temp.temp_7_u8), packBuf, index);
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	332e      	adds	r3, #46	; 0x2e
 8003de4:	683a      	ldr	r2, [r7, #0]
 8003de6:	6879      	ldr	r1, [r7, #4]
 8003de8:	4618      	mov	r0, r3
 8003dea:	f7fd fa69 	bl	80012c0 <AESK_UINT8toUINT8CODE>
}
 8003dee:	bf00      	nop
 8003df0:	3750      	adds	r7, #80	; 0x50
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	20006940 	.word	0x20006940
 8003dfc:	20006b80 	.word	0x20006b80

08003e00 <RTC_Set_Time_Date>:
		}
}
*/

void RTC_Set_Time_Date()
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	af00      	add	r7, sp, #0
	if(SetTime == 1)
 8003e04:	4b0c      	ldr	r3, [pc, #48]	; (8003e38 <RTC_Set_Time_Date+0x38>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d107      	bne.n	8003e1c <RTC_Set_Time_Date+0x1c>
	{
	HAL_RTC_SetTime(&hrtc, &rtctime, RTC_FORMAT_BIN);
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	490b      	ldr	r1, [pc, #44]	; (8003e3c <RTC_Set_Time_Date+0x3c>)
 8003e10:	480b      	ldr	r0, [pc, #44]	; (8003e40 <RTC_Set_Time_Date+0x40>)
 8003e12:	f003 fc70 	bl	80076f6 <HAL_RTC_SetTime>
	SetTime = 0;
 8003e16:	4b08      	ldr	r3, [pc, #32]	; (8003e38 <RTC_Set_Time_Date+0x38>)
 8003e18:	2200      	movs	r2, #0
 8003e1a:	601a      	str	r2, [r3, #0]
	}
	if(SetDate == 1)
 8003e1c:	4b09      	ldr	r3, [pc, #36]	; (8003e44 <RTC_Set_Time_Date+0x44>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d107      	bne.n	8003e34 <RTC_Set_Time_Date+0x34>
	{
	HAL_RTC_SetDate(&hrtc, &rtcdate, RTC_FORMAT_BIN);
 8003e24:	2200      	movs	r2, #0
 8003e26:	4908      	ldr	r1, [pc, #32]	; (8003e48 <RTC_Set_Time_Date+0x48>)
 8003e28:	4805      	ldr	r0, [pc, #20]	; (8003e40 <RTC_Set_Time_Date+0x40>)
 8003e2a:	f003 fd7f 	bl	800792c <HAL_RTC_SetDate>
	SetDate = 0;
 8003e2e:	4b05      	ldr	r3, [pc, #20]	; (8003e44 <RTC_Set_Time_Date+0x44>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	601a      	str	r2, [r3, #0]
	}
}
 8003e34:	bf00      	nop
 8003e36:	bd80      	pop	{r7, pc}
 8003e38:	20000254 	.word	0x20000254
 8003e3c:	20006f74 	.word	0x20006f74
 8003e40:	20006cc4 	.word	0x20006cc4
 8003e44:	20000258 	.word	0x20000258
 8003e48:	2000436c 	.word	0x2000436c

08003e4c <vars_to_str>:

void vars_to_str(char *buffer, const char *format, ...)
{
 8003e4c:	b40e      	push	{r1, r2, r3}
 8003e4e:	b580      	push	{r7, lr}
 8003e50:	b085      	sub	sp, #20
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	6078      	str	r0, [r7, #4]
	va_list args;
	va_start (args, format);
 8003e56:	f107 0320 	add.w	r3, r7, #32
 8003e5a:	60fb      	str	r3, [r7, #12]
	vsprintf (buffer, format, args);
 8003e5c:	68fa      	ldr	r2, [r7, #12]
 8003e5e:	69f9      	ldr	r1, [r7, #28]
 8003e60:	6878      	ldr	r0, [r7, #4]
 8003e62:	f00c f849 	bl	800fef8 <vsiprintf>
	va_end (args);
}
 8003e66:	bf00      	nop
 8003e68:	3714      	adds	r7, #20
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003e70:	b003      	add	sp, #12
 8003e72:	4770      	bx	lr

08003e74 <createXBEEPackage>:

void createXBEEPackage(HydraDatas *hydradata, GPS_Handle*gps_data, uint8_t* packBuf, uint16_t *index)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b094      	sub	sp, #80	; 0x50
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	60f8      	str	r0, [r7, #12]
 8003e7c:	60b9      	str	r1, [r7, #8]
 8003e7e:	607a      	str	r2, [r7, #4]
 8003e80:	603b      	str	r3, [r7, #0]
	uint8_t header = HYDRAHEADER;
 8003e82:	2331      	movs	r3, #49	; 0x31
 8003e84:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	AESK_UINT8toUINT8CODE(&header, packBuf, index);
 8003e88:	f107 034f 	add.w	r3, r7, #79	; 0x4f
 8003e8c:	683a      	ldr	r2, [r7, #0]
 8003e8e:	6879      	ldr	r1, [r7, #4]
 8003e90:	4618      	mov	r0, r3
 8003e92:	f7fd fa15 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&hydradata->vcu_data.wake_up_union.wake_up_u8, packBuf, index);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	3334      	adds	r3, #52	; 0x34
 8003e9a:	683a      	ldr	r2, [r7, #0]
 8003e9c:	6879      	ldr	r1, [r7, #4]
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f7fd fa0e 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&hydradata->vcu_data.set_velocity_u8, packBuf, index);
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	3336      	adds	r3, #54	; 0x36
 8003ea8:	683a      	ldr	r2, [r7, #0]
 8003eaa:	6879      	ldr	r1, [r7, #4]
 8003eac:	4618      	mov	r0, r3
 8003eae:	f7fd fa07 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	int16_t phase_a_current_s16 = (int16_t)(hydradata->driver_data.Phase_A_Current_f32 * FLOAT_CONVERTER_2);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8003eb8:	ed9f 7ac9 	vldr	s14, [pc, #804]	; 80041e0 <createXBEEPackage+0x36c>
 8003ebc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ec0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ec4:	ee17 3a90 	vmov	r3, s15
 8003ec8:	b21b      	sxth	r3, r3
 8003eca:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	int16_t phase_b_current_s16 = (int16_t)(hydradata->driver_data.Phase_B_Current_f32 * FLOAT_CONVERTER_2);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8003ed4:	ed9f 7ac2 	vldr	s14, [pc, #776]	; 80041e0 <createXBEEPackage+0x36c>
 8003ed8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003edc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003ee0:	ee17 3a90 	vmov	r3, s15
 8003ee4:	b21b      	sxth	r3, r3
 8003ee6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	uint16_t dc_bus_voltage_u16 = (uint16_t)(hydradata->driver_data.Dc_Bus_voltage_f32 * FLOAT_CONVERTER_1);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8003ef0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003ef4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ef8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003efc:	ee17 3a90 	vmov	r3, s15
 8003f00:	b29b      	uxth	r3, r3
 8003f02:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	int16_t dc_bus_current_s16 = (int16_t)(hydradata->driver_data.Dc_Bus_Current_f32 * FLOAT_CONVERTER_2);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8003f0c:	ed9f 7ab4 	vldr	s14, [pc, #720]	; 80041e0 <createXBEEPackage+0x36c>
 8003f10:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f18:	ee17 3a90 	vmov	r3, s15
 8003f1c:	b21b      	sxth	r3, r3
 8003f1e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
	int16_t id_f32 = (int16_t)(hydradata->driver_data.Id_f32 * FLOAT_CONVERTER_2);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8003f28:	ed9f 7aad 	vldr	s14, [pc, #692]	; 80041e0 <createXBEEPackage+0x36c>
 8003f2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f30:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f34:	ee17 3a90 	vmov	r3, s15
 8003f38:	b21b      	sxth	r3, r3
 8003f3a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
	int16_t iq_f32 = (int16_t)(hydradata->driver_data.Iq_f32 * FLOAT_CONVERTER_2);
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8003f44:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 80041e0 <createXBEEPackage+0x36c>
 8003f48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f50:	ee17 3a90 	vmov	r3, s15
 8003f54:	b21b      	sxth	r3, r3
 8003f56:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	int16_t IArms_f32 = (int16_t)(hydradata->driver_data.IArms_f32 * FLOAT_CONVERTER_2);
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8003f60:	ed9f 7a9f 	vldr	s14, [pc, #636]	; 80041e0 <createXBEEPackage+0x36c>
 8003f64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f68:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f6c:	ee17 3a90 	vmov	r3, s15
 8003f70:	b21b      	sxth	r3, r3
 8003f72:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
	int16_t torque_f32 = (int16_t)(hydradata->driver_data.Torque_f32 * FLOAT_CONVERTER_2);
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8003f7c:	ed9f 7a98 	vldr	s14, [pc, #608]	; 80041e0 <createXBEEPackage+0x36c>
 8003f80:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f84:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003f88:	ee17 3a90 	vmov	r3, s15
 8003f8c:	b21b      	sxth	r3, r3
 8003f8e:	87fb      	strh	r3, [r7, #62]	; 0x3e
	AESK_INT16toUINT8_LE(&phase_a_current_s16, packBuf, index);
 8003f90:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003f94:	683a      	ldr	r2, [r7, #0]
 8003f96:	6879      	ldr	r1, [r7, #4]
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f7fd f93d 	bl	8001218 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&phase_b_current_s16, packBuf, index);
 8003f9e:	f107 034a 	add.w	r3, r7, #74	; 0x4a
 8003fa2:	683a      	ldr	r2, [r7, #0]
 8003fa4:	6879      	ldr	r1, [r7, #4]
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f7fd f936 	bl	8001218 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&dc_bus_current_s16, packBuf, index);
 8003fac:	f107 0346 	add.w	r3, r7, #70	; 0x46
 8003fb0:	683a      	ldr	r2, [r7, #0]
 8003fb2:	6879      	ldr	r1, [r7, #4]
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f7fd f92f 	bl	8001218 <AESK_INT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&dc_bus_voltage_u16, packBuf, index);
 8003fba:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003fbe:	683a      	ldr	r2, [r7, #0]
 8003fc0:	6879      	ldr	r1, [r7, #4]
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f7fd f906 	bl	80011d4 <AESK_UINT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&id_f32, packBuf, index);
 8003fc8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003fcc:	683a      	ldr	r2, [r7, #0]
 8003fce:	6879      	ldr	r1, [r7, #4]
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f7fd f921 	bl	8001218 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&iq_f32, packBuf, index);
 8003fd6:	f107 0342 	add.w	r3, r7, #66	; 0x42
 8003fda:	683a      	ldr	r2, [r7, #0]
 8003fdc:	6879      	ldr	r1, [r7, #4]
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f7fd f91a 	bl	8001218 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&IArms_f32, packBuf, index);
 8003fe4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003fe8:	683a      	ldr	r2, [r7, #0]
 8003fea:	6879      	ldr	r1, [r7, #4]
 8003fec:	4618      	mov	r0, r3
 8003fee:	f7fd f913 	bl	8001218 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&torque_f32, packBuf, index);
 8003ff2:	f107 033e 	add.w	r3, r7, #62	; 0x3e
 8003ff6:	683a      	ldr	r2, [r7, #0]
 8003ff8:	6879      	ldr	r1, [r7, #4]
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f7fd f90c 	bl	8001218 <AESK_INT16toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->driver_data.drive_status_union.drive_status_u8), packBuf, index);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	335f      	adds	r3, #95	; 0x5f
 8004004:	683a      	ldr	r2, [r7, #0]
 8004006:	6879      	ldr	r1, [r7, #4]
 8004008:	4618      	mov	r0, r3
 800400a:	f7fd f959 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->driver_data.driver_error_union.driver_error_u8), packBuf, index);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	335e      	adds	r3, #94	; 0x5e
 8004012:	683a      	ldr	r2, [r7, #0]
 8004014:	6879      	ldr	r1, [r7, #4]
 8004016:	4618      	mov	r0, r3
 8004018:	f7fd f952 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT32toUINT8_LE(&(hydradata->driver_data.Odometer_u32), packBuf, index);
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	3358      	adds	r3, #88	; 0x58
 8004020:	683a      	ldr	r2, [r7, #0]
 8004022:	6879      	ldr	r1, [r7, #4]
 8004024:	4618      	mov	r0, r3
 8004026:	f7fd f919 	bl	800125c <AESK_UINT32toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->driver_data.Motor_Temperature_u8), packBuf, index);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	335c      	adds	r3, #92	; 0x5c
 800402e:	683a      	ldr	r2, [r7, #0]
 8004030:	6879      	ldr	r1, [r7, #4]
 8004032:	4618      	mov	r0, r3
 8004034:	f7fd f944 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->driver_data.actual_velocity_u8), packBuf, index);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	335d      	adds	r3, #93	; 0x5d
 800403c:	683a      	ldr	r2, [r7, #0]
 800403e:	6879      	ldr	r1, [r7, #4]
 8004040:	4618      	mov	r0, r3
 8004042:	f7fd f93d 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	uint16_t bat_volt_u16 = (uint16_t)(hydradata->bms_data.Bat_Voltage_f32 * FLOAT_CONVERTER_2);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	edd3 7a00 	vldr	s15, [r3]
 800404c:	ed9f 7a64 	vldr	s14, [pc, #400]	; 80041e0 <createXBEEPackage+0x36c>
 8004050:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004054:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004058:	ee17 3a90 	vmov	r3, s15
 800405c:	b29b      	uxth	r3, r3
 800405e:	87bb      	strh	r3, [r7, #60]	; 0x3c
	int16_t  bat_cur_s16 = (int16_t)(hydradata->bms_data.Bat_Current_f32 * FLOAT_CONVERTER_2);
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	edd3 7a01 	vldr	s15, [r3, #4]
 8004066:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 80041e0 <createXBEEPackage+0x36c>
 800406a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800406e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004072:	ee17 3a90 	vmov	r3, s15
 8004076:	b21b      	sxth	r3, r3
 8004078:	877b      	strh	r3, [r7, #58]	; 0x3a
	uint16_t bat_cons_u16 = (uint16_t)(hydradata->bms_data.Bat_Cons_f32 * FLOAT_CONVERTER_1);
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	edd3 7a02 	vldr	s15, [r3, #8]
 8004080:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004084:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004088:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800408c:	ee17 3a90 	vmov	r3, s15
 8004090:	b29b      	uxth	r3, r3
 8004092:	873b      	strh	r3, [r7, #56]	; 0x38
	uint16_t soc_u16 = (uint16_t)(hydradata->bms_data.Soc_f32 * FLOAT_CONVERTER_2);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	edd3 7a03 	vldr	s15, [r3, #12]
 800409a:	ed9f 7a51 	vldr	s14, [pc, #324]	; 80041e0 <createXBEEPackage+0x36c>
 800409e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80040a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040a6:	ee17 3a90 	vmov	r3, s15
 80040aa:	b29b      	uxth	r3, r3
 80040ac:	86fb      	strh	r3, [r7, #54]	; 0x36
	uint16_t worst_cell_voltage_u16 = (uint16_t)(hydradata->bms_data.Worst_Cell_Voltage_f32 * FLOAT_CONVERTER_1);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	edd3 7a04 	vldr	s15, [r3, #16]
 80040b4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80040b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80040bc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80040c0:	ee17 3a90 	vmov	r3, s15
 80040c4:	b29b      	uxth	r3, r3
 80040c6:	86bb      	strh	r3, [r7, #52]	; 0x34
	AESK_UINT16toUINT8_LE(&bat_volt_u16, packBuf, index);
 80040c8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80040cc:	683a      	ldr	r2, [r7, #0]
 80040ce:	6879      	ldr	r1, [r7, #4]
 80040d0:	4618      	mov	r0, r3
 80040d2:	f7fd f87f 	bl	80011d4 <AESK_UINT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&bat_cur_s16, packBuf, index);
 80040d6:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 80040da:	683a      	ldr	r2, [r7, #0]
 80040dc:	6879      	ldr	r1, [r7, #4]
 80040de:	4618      	mov	r0, r3
 80040e0:	f7fd f89a 	bl	8001218 <AESK_INT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&bat_cons_u16, packBuf, index);
 80040e4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80040e8:	683a      	ldr	r2, [r7, #0]
 80040ea:	6879      	ldr	r1, [r7, #4]
 80040ec:	4618      	mov	r0, r3
 80040ee:	f7fd f871 	bl	80011d4 <AESK_UINT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&soc_u16, packBuf, index);
 80040f2:	f107 0336 	add.w	r3, r7, #54	; 0x36
 80040f6:	683a      	ldr	r2, [r7, #0]
 80040f8:	6879      	ldr	r1, [r7, #4]
 80040fa:	4618      	mov	r0, r3
 80040fc:	f7fd f86a 	bl	80011d4 <AESK_UINT16toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.bms_error.bms_error_u8), packBuf, index);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	3326      	adds	r3, #38	; 0x26
 8004104:	683a      	ldr	r2, [r7, #0]
 8004106:	6879      	ldr	r1, [r7, #4]
 8004108:	4618      	mov	r0, r3
 800410a:	f7fd f8d9 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.dc_bus_state.dc_bus_state_u8), packBuf, index);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	3327      	adds	r3, #39	; 0x27
 8004112:	683a      	ldr	r2, [r7, #0]
 8004114:	6879      	ldr	r1, [r7, #4]
 8004116:	4618      	mov	r0, r3
 8004118:	f7fd f8d2 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT16toUINT8_LE(&worst_cell_voltage_u16, packBuf, index);
 800411c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004120:	683a      	ldr	r2, [r7, #0]
 8004122:	6879      	ldr	r1, [r7, #4]
 8004124:	4618      	mov	r0, r3
 8004126:	f7fd f855 	bl	80011d4 <AESK_UINT16toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.Worst_Cell_Address_u8), packBuf, index);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	3314      	adds	r3, #20
 800412e:	683a      	ldr	r2, [r7, #0]
 8004130:	6879      	ldr	r1, [r7, #4]
 8004132:	4618      	mov	r0, r3
 8004134:	f7fd f8c4 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->bms_data.Temperature_u8), packBuf, index);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	3315      	adds	r3, #21
 800413c:	683a      	ldr	r2, [r7, #0]
 800413e:	6879      	ldr	r1, [r7, #4]
 8004140:	4618      	mov	r0, r3
 8004142:	f7fd f8bd 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	
	uint32_t latitude_u32 = gps_data->latitude_f32 * GPS_CONVERTER;
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	edd3 7a55 	vldr	s15, [r3, #340]	; 0x154
 800414c:	ed9f 7a25 	vldr	s14, [pc, #148]	; 80041e4 <createXBEEPackage+0x370>
 8004150:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004154:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004158:	ee17 3a90 	vmov	r3, s15
 800415c:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t longtitude_u32 = gps_data->longtitude_f32 * GPS_CONVERTER;
 800415e:	68bb      	ldr	r3, [r7, #8]
 8004160:	edd3 7a56 	vldr	s15, [r3, #344]	; 0x158
 8004164:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80041e4 <createXBEEPackage+0x370>
 8004168:	ee67 7a87 	vmul.f32	s15, s15, s14
 800416c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004170:	ee17 3a90 	vmov	r3, s15
 8004174:	62fb      	str	r3, [r7, #44]	; 0x2c
	AESK_UINT32toUINT8_LE(&(latitude_u32), packBuf, index);
 8004176:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800417a:	683a      	ldr	r2, [r7, #0]
 800417c:	6879      	ldr	r1, [r7, #4]
 800417e:	4618      	mov	r0, r3
 8004180:	f7fd f86c 	bl	800125c <AESK_UINT32toUINT8_LE>
	AESK_UINT32toUINT8_LE(&(longtitude_u32), packBuf, index);
 8004184:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004188:	683a      	ldr	r2, [r7, #0]
 800418a:	6879      	ldr	r1, [r7, #4]
 800418c:	4618      	mov	r0, r3
 800418e:	f7fd f865 	bl	800125c <AESK_UINT32toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(gps_data->speed_u8), packBuf, index);
 8004192:	68bb      	ldr	r3, [r7, #8]
 8004194:	f503 73ae 	add.w	r3, r3, #348	; 0x15c
 8004198:	683a      	ldr	r2, [r7, #0]
 800419a:	6879      	ldr	r1, [r7, #4]
 800419c:	4618      	mov	r0, r3
 800419e:	f7fd f88f 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(gps_data->satellite_number_u8), packBuf, index);
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	f503 73af 	add.w	r3, r3, #350	; 0x15e
 80041a8:	683a      	ldr	r2, [r7, #0]
 80041aa:	6879      	ldr	r1, [r7, #4]
 80041ac:	4618      	mov	r0, r3
 80041ae:	f7fd f887 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(gps_data->gpsEfficiency_u8), packBuf, index);
 80041b2:	68bb      	ldr	r3, [r7, #8]
 80041b4:	f203 135d 	addw	r3, r3, #349	; 0x15d
 80041b8:	683a      	ldr	r2, [r7, #0]
 80041ba:	6879      	ldr	r1, [r7, #4]
 80041bc:	4618      	mov	r0, r3
 80041be:	f7fd f87f 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	

	uint16_t ems_bat_cons_u16 = (uint16_t)(hydradata->ems_data.bat_cons_f32 * FLOAT_CONVERTER_1);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 80041c8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80041cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80041d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80041d4:	ee17 3a90 	vmov	r3, s15
 80041d8:	b29b      	uxth	r3, r3
 80041da:	857b      	strh	r3, [r7, #42]	; 0x2a
	uint16_t ems_fc_cons_u16 = (uint16_t)(hydradata->ems_data.fc_cons_f32 * FLOAT_CONVERTER_1);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	e005      	b.n	80041ec <createXBEEPackage+0x378>
 80041e0:	42c80000 	.word	0x42c80000
 80041e4:	49742400 	.word	0x49742400
 80041e8:	42c80000 	.word	0x42c80000
 80041ec:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 80041f0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80041f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80041f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80041fc:	ee17 3a90 	vmov	r3, s15
 8004200:	b29b      	uxth	r3, r3
 8004202:	853b      	strh	r3, [r7, #40]	; 0x28
	uint16_t ems_fc_cons_lt_u16 = (uint16_t)(hydradata->ems_data.fc_cons_lt_f32 * FLOAT_CONVERTER_1);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 800420a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800420e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004212:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004216:	ee17 3a90 	vmov	r3, s15
 800421a:	b29b      	uxth	r3, r3
 800421c:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t ems_out_cons_u16 = (uint16_t)(hydradata->ems_data.out_cons_f32 * FLOAT_CONVERTER_1);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8004224:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004228:	ee67 7a87 	vmul.f32	s15, s15, s14
 800422c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004230:	ee17 3a90 	vmov	r3, s15
 8004234:	b29b      	uxth	r3, r3
 8004236:	84bb      	strh	r3, [r7, #36]	; 0x24
	
	AESK_UINT16toUINT8_LE(&ems_bat_cons_u16, packBuf, index);
 8004238:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800423c:	683a      	ldr	r2, [r7, #0]
 800423e:	6879      	ldr	r1, [r7, #4]
 8004240:	4618      	mov	r0, r3
 8004242:	f7fc ffc7 	bl	80011d4 <AESK_UINT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&ems_fc_cons_u16, packBuf, index);
 8004246:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800424a:	683a      	ldr	r2, [r7, #0]
 800424c:	6879      	ldr	r1, [r7, #4]
 800424e:	4618      	mov	r0, r3
 8004250:	f7fc ffc0 	bl	80011d4 <AESK_UINT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&ems_fc_cons_lt_u16, packBuf, index);
 8004254:	f107 0326 	add.w	r3, r7, #38	; 0x26
 8004258:	683a      	ldr	r2, [r7, #0]
 800425a:	6879      	ldr	r1, [r7, #4]
 800425c:	4618      	mov	r0, r3
 800425e:	f7fc ffb9 	bl	80011d4 <AESK_UINT16toUINT8_LE>
	AESK_UINT16toUINT8_LE(&ems_out_cons_u16, packBuf, index);
 8004262:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004266:	683a      	ldr	r2, [r7, #0]
 8004268:	6879      	ldr	r1, [r7, #4]
 800426a:	4618      	mov	r0, r3
 800426c:	f7fc ffb2 	bl	80011d4 <AESK_UINT16toUINT8_LE>

	int16_t ems_bat_current_s16 = (int16_t)(hydradata->ems_data.bat_current_f32 * FLOAT_CONVERTER_1);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8004276:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800427a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800427e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004282:	ee17 3a90 	vmov	r3, s15
 8004286:	b21b      	sxth	r3, r3
 8004288:	847b      	strh	r3, [r7, #34]	; 0x22
	int16_t ems_fc_current_s16 = (int16_t)(hydradata->ems_data.fc_current_f32 * FLOAT_CONVERTER_1);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8004290:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004294:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004298:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800429c:	ee17 3a90 	vmov	r3, s15
 80042a0:	b21b      	sxth	r3, r3
 80042a2:	843b      	strh	r3, [r7, #32]
	int16_t ems_out_current_s16 =(int16_t)(hydradata->ems_data.out_current_f32 * FLOAT_CONVERTER_1);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 80042aa:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80042ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80042b2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80042b6:	ee17 3a90 	vmov	r3, s15
 80042ba:	b21b      	sxth	r3, r3
 80042bc:	83fb      	strh	r3, [r7, #30]
	
	AESK_INT16toUINT8_LE(&ems_bat_current_s16, packBuf, index);
 80042be:	f107 0322 	add.w	r3, r7, #34	; 0x22
 80042c2:	683a      	ldr	r2, [r7, #0]
 80042c4:	6879      	ldr	r1, [r7, #4]
 80042c6:	4618      	mov	r0, r3
 80042c8:	f7fc ffa6 	bl	8001218 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&ems_fc_current_s16, packBuf, index);
 80042cc:	f107 0320 	add.w	r3, r7, #32
 80042d0:	683a      	ldr	r2, [r7, #0]
 80042d2:	6879      	ldr	r1, [r7, #4]
 80042d4:	4618      	mov	r0, r3
 80042d6:	f7fc ff9f 	bl	8001218 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&ems_out_current_s16, packBuf, index);
 80042da:	f107 031e 	add.w	r3, r7, #30
 80042de:	683a      	ldr	r2, [r7, #0]
 80042e0:	6879      	ldr	r1, [r7, #4]
 80042e2:	4618      	mov	r0, r3
 80042e4:	f7fc ff98 	bl	8001218 <AESK_INT16toUINT8_LE>
	
	int16_t ems_bat_voltage_s16 = (int16_t)(hydradata->ems_data.bat_voltage_f32 * FLOAT_CONVERTER_1);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 80042ee:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80042f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80042f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80042fa:	ee17 3a90 	vmov	r3, s15
 80042fe:	b21b      	sxth	r3, r3
 8004300:	83bb      	strh	r3, [r7, #28]
	int16_t ems_fc_voltage_s16 = (int16_t)(hydradata->ems_data.fc_voltage_f32 * FLOAT_CONVERTER_1);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8004308:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800430c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004310:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004314:	ee17 3a90 	vmov	r3, s15
 8004318:	b21b      	sxth	r3, r3
 800431a:	837b      	strh	r3, [r7, #26]
	int16_t ems_out_voltage_s16 = (int16_t)(hydradata->ems_data.out_voltage_f32 * FLOAT_CONVERTER_1);	
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8004322:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004326:	ee67 7a87 	vmul.f32	s15, s15, s14
 800432a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800432e:	ee17 3a90 	vmov	r3, s15
 8004332:	b21b      	sxth	r3, r3
 8004334:	833b      	strh	r3, [r7, #24]
	
	AESK_INT16toUINT8_LE(&ems_bat_voltage_s16, packBuf, index);
 8004336:	f107 031c 	add.w	r3, r7, #28
 800433a:	683a      	ldr	r2, [r7, #0]
 800433c:	6879      	ldr	r1, [r7, #4]
 800433e:	4618      	mov	r0, r3
 8004340:	f7fc ff6a 	bl	8001218 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&ems_fc_voltage_s16, packBuf, index);
 8004344:	f107 031a 	add.w	r3, r7, #26
 8004348:	683a      	ldr	r2, [r7, #0]
 800434a:	6879      	ldr	r1, [r7, #4]
 800434c:	4618      	mov	r0, r3
 800434e:	f7fc ff63 	bl	8001218 <AESK_INT16toUINT8_LE>
	AESK_INT16toUINT8_LE(&ems_out_voltage_s16, packBuf, index);
 8004352:	f107 0318 	add.w	r3, r7, #24
 8004356:	683a      	ldr	r2, [r7, #0]
 8004358:	6879      	ldr	r1, [r7, #4]
 800435a:	4618      	mov	r0, r3
 800435c:	f7fc ff5c 	bl	8001218 <AESK_INT16toUINT8_LE>
	
	uint16_t bat_soc_u16 = (uint16_t)(hydradata->ems_data.bat_soc__f32 * FLOAT_CONVERTER_2);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8004366:	ed1f 7a60 	vldr	s14, [pc, #-384]	; 80041e8 <createXBEEPackage+0x374>
 800436a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800436e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004372:	ee17 3a90 	vmov	r3, s15
 8004376:	b29b      	uxth	r3, r3
 8004378:	82fb      	strh	r3, [r7, #22]
	AESK_INT8toUINT8CODE(&(hydradata->ems_data.penalty_s8), packBuf, index);
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	3390      	adds	r3, #144	; 0x90
 800437e:	683a      	ldr	r2, [r7, #0]
 8004380:	6879      	ldr	r1, [r7, #4]
 8004382:	4618      	mov	r0, r3
 8004384:	f7fc ffb6 	bl	80012f4 <AESK_INT8toUINT8CODE>
	AESK_UINT16toUINT8_LE(&bat_soc_u16, packBuf, index);
 8004388:	f107 0316 	add.w	r3, r7, #22
 800438c:	683a      	ldr	r2, [r7, #0]
 800438e:	6879      	ldr	r1, [r7, #4]
 8004390:	4618      	mov	r0, r3
 8004392:	f7fc ff1f 	bl	80011d4 <AESK_UINT16toUINT8_LE>
	AESK_UINT8toUINT8CODE(&(hydradata->ems_data.temperature_u8), packBuf, index);
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	3398      	adds	r3, #152	; 0x98
 800439a:	683a      	ldr	r2, [r7, #0]
 800439c:	6879      	ldr	r1, [r7, #4]
 800439e:	4618      	mov	r0, r3
 80043a0:	f7fc ff8e 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->ems_data.general_error_handler_u8), packBuf, index);
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	3399      	adds	r3, #153	; 0x99
 80043a8:	683a      	ldr	r2, [r7, #0]
 80043aa:	6879      	ldr	r1, [r7, #4]
 80043ac:	4618      	mov	r0, r3
 80043ae:	f7fc ff87 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	AESK_UINT8toUINT8CODE(&(hydradata->can_error.can_error_u8), packBuf, index);
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	33cc      	adds	r3, #204	; 0xcc
 80043b6:	683a      	ldr	r2, [r7, #0]
 80043b8:	6879      	ldr	r1, [r7, #4]
 80043ba:	4618      	mov	r0, r3
 80043bc:	f7fc ff80 	bl	80012c0 <AESK_UINT8toUINT8CODE>
	xbee_data.crc = aeskCRCCalculator(packBuf, *(index));
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	881b      	ldrh	r3, [r3, #0]
 80043c4:	4619      	mov	r1, r3
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f000 f812 	bl	80043f0 <aeskCRCCalculator>
 80043cc:	4603      	mov	r3, r0
 80043ce:	461a      	mov	r2, r3
 80043d0:	4b05      	ldr	r3, [pc, #20]	; (80043e8 <createXBEEPackage+0x574>)
 80043d2:	f8a3 20cc 	strh.w	r2, [r3, #204]	; 0xcc
	AESK_UINT16toUINT8_LE(&(xbee_data.crc), packBuf, index); 	
 80043d6:	683a      	ldr	r2, [r7, #0]
 80043d8:	6879      	ldr	r1, [r7, #4]
 80043da:	4804      	ldr	r0, [pc, #16]	; (80043ec <createXBEEPackage+0x578>)
 80043dc:	f7fc fefa 	bl	80011d4 <AESK_UINT16toUINT8_LE>
}
 80043e0:	bf00      	nop
 80043e2:	3750      	adds	r7, #80	; 0x50
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}
 80043e8:	20006b88 	.word	0x20006b88
 80043ec:	20006c54 	.word	0x20006c54

080043f0 <aeskCRCCalculator>:

uint16_t aeskCRCCalculator(uint8_t * frame, size_t framesize) 
{
 80043f0:	b480      	push	{r7}
 80043f2:	b085      	sub	sp, #20
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
 80043f8:	6039      	str	r1, [r7, #0]
  uint16_t crc16_data = 0;
 80043fa:	2300      	movs	r3, #0
 80043fc:	81fb      	strh	r3, [r7, #14]
  uint8_t data = 0;
 80043fe:	2300      	movs	r3, #0
 8004400:	733b      	strb	r3, [r7, #12]
  for (uint8_t mlen = 0; mlen < framesize; mlen++) {
 8004402:	2300      	movs	r3, #0
 8004404:	737b      	strb	r3, [r7, #13]
 8004406:	e027      	b.n	8004458 <aeskCRCCalculator+0x68>
    data = frame[mlen] ^ ((uint8_t)(crc16_data) & (uint8_t)(0xFF));
 8004408:	7b7b      	ldrb	r3, [r7, #13]
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	4413      	add	r3, r2
 800440e:	781a      	ldrb	r2, [r3, #0]
 8004410:	89fb      	ldrh	r3, [r7, #14]
 8004412:	b2db      	uxtb	r3, r3
 8004414:	4053      	eors	r3, r2
 8004416:	733b      	strb	r3, [r7, #12]
    data ^= data << 4;
 8004418:	7b3b      	ldrb	r3, [r7, #12]
 800441a:	011b      	lsls	r3, r3, #4
 800441c:	b25a      	sxtb	r2, r3
 800441e:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8004422:	4053      	eors	r3, r2
 8004424:	b25b      	sxtb	r3, r3
 8004426:	733b      	strb	r3, [r7, #12]
    crc16_data = ((((uint16_t)data << 8) | ((crc16_data & 0xFF00) >> 8)) ^ (uint8_t)(data >> 4) ^ ((uint16_t)data << 3));
 8004428:	7b3b      	ldrb	r3, [r7, #12]
 800442a:	021b      	lsls	r3, r3, #8
 800442c:	b21a      	sxth	r2, r3
 800442e:	89fb      	ldrh	r3, [r7, #14]
 8004430:	0a1b      	lsrs	r3, r3, #8
 8004432:	b29b      	uxth	r3, r3
 8004434:	b21b      	sxth	r3, r3
 8004436:	4313      	orrs	r3, r2
 8004438:	b21a      	sxth	r2, r3
 800443a:	7b3b      	ldrb	r3, [r7, #12]
 800443c:	091b      	lsrs	r3, r3, #4
 800443e:	b2db      	uxtb	r3, r3
 8004440:	b21b      	sxth	r3, r3
 8004442:	4053      	eors	r3, r2
 8004444:	b21a      	sxth	r2, r3
 8004446:	7b3b      	ldrb	r3, [r7, #12]
 8004448:	00db      	lsls	r3, r3, #3
 800444a:	b21b      	sxth	r3, r3
 800444c:	4053      	eors	r3, r2
 800444e:	b21b      	sxth	r3, r3
 8004450:	81fb      	strh	r3, [r7, #14]
  for (uint8_t mlen = 0; mlen < framesize; mlen++) {
 8004452:	7b7b      	ldrb	r3, [r7, #13]
 8004454:	3301      	adds	r3, #1
 8004456:	737b      	strb	r3, [r7, #13]
 8004458:	7b7b      	ldrb	r3, [r7, #13]
 800445a:	683a      	ldr	r2, [r7, #0]
 800445c:	429a      	cmp	r2, r3
 800445e:	d8d3      	bhi.n	8004408 <aeskCRCCalculator+0x18>
  }
  return (crc16_data);
 8004460:	89fb      	ldrh	r3, [r7, #14]
}
 8004462:	4618      	mov	r0, r3
 8004464:	3714      	adds	r7, #20
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr
	...

08004470 <Can_Error_Control>:

void Can_Error_Control(void)
{
 8004470:	b480      	push	{r7}
 8004472:	af00      	add	r7, sp, #0
	static uint32_t ems_can_ID_3_counter = 0;
	static uint32_t ems_can_ID_4_counter = 0;	
	

	
	if(hydradata.driver_can_ID_1_counter > driver_can_ID_1_counter || hydradata.driver_can_ID_2_counter > driver_can_ID_2_counter ||
 8004474:	4b68      	ldr	r3, [pc, #416]	; (8004618 <Can_Error_Control+0x1a8>)
 8004476:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800447a:	4b68      	ldr	r3, [pc, #416]	; (800461c <Can_Error_Control+0x1ac>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	429a      	cmp	r2, r3
 8004480:	d80d      	bhi.n	800449e <Can_Error_Control+0x2e>
 8004482:	4b65      	ldr	r3, [pc, #404]	; (8004618 <Can_Error_Control+0x1a8>)
 8004484:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8004488:	4b65      	ldr	r3, [pc, #404]	; (8004620 <Can_Error_Control+0x1b0>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	429a      	cmp	r2, r3
 800448e:	d806      	bhi.n	800449e <Can_Error_Control+0x2e>
		 hydradata.driver_can_ID_3_counter > driver_can_ID_3_counter)
 8004490:	4b61      	ldr	r3, [pc, #388]	; (8004618 <Can_Error_Control+0x1a8>)
 8004492:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8004496:	4b63      	ldr	r3, [pc, #396]	; (8004624 <Can_Error_Control+0x1b4>)
 8004498:	681b      	ldr	r3, [r3, #0]
	if(hydradata.driver_can_ID_1_counter > driver_can_ID_1_counter || hydradata.driver_can_ID_2_counter > driver_can_ID_2_counter ||
 800449a:	429a      	cmp	r2, r3
 800449c:	d907      	bls.n	80044ae <Can_Error_Control+0x3e>
	{
		hydradata.can_error.can_error_state.driver_can_error = 0;
 800449e:	4a5e      	ldr	r2, [pc, #376]	; (8004618 <Can_Error_Control+0x1a8>)
 80044a0:	f892 30cc 	ldrb.w	r3, [r2, #204]	; 0xcc
 80044a4:	f36f 0382 	bfc	r3, #2, #1
 80044a8:	f882 30cc 	strb.w	r3, [r2, #204]	; 0xcc
 80044ac:	e006      	b.n	80044bc <Can_Error_Control+0x4c>
	}
	
	else
	{
		hydradata.can_error.can_error_state.driver_can_error = 1;
 80044ae:	4a5a      	ldr	r2, [pc, #360]	; (8004618 <Can_Error_Control+0x1a8>)
 80044b0:	f892 30cc 	ldrb.w	r3, [r2, #204]	; 0xcc
 80044b4:	f043 0304 	orr.w	r3, r3, #4
 80044b8:	f882 30cc 	strb.w	r3, [r2, #204]	; 0xcc
	}
	
	if(hydradata.bms_can_ID_1_counter > bms_can_ID_1_counter || hydradata.bms_can_ID_2_counter > bms_can_ID_2_counter ||
 80044bc:	4b56      	ldr	r3, [pc, #344]	; (8004618 <Can_Error_Control+0x1a8>)
 80044be:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 80044c2:	4b59      	ldr	r3, [pc, #356]	; (8004628 <Can_Error_Control+0x1b8>)
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d814      	bhi.n	80044f4 <Can_Error_Control+0x84>
 80044ca:	4b53      	ldr	r3, [pc, #332]	; (8004618 <Can_Error_Control+0x1a8>)
 80044cc:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 80044d0:	4b56      	ldr	r3, [pc, #344]	; (800462c <Can_Error_Control+0x1bc>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	429a      	cmp	r2, r3
 80044d6:	d80d      	bhi.n	80044f4 <Can_Error_Control+0x84>
		 hydradata.bms_can_ID_3_counter > bms_can_ID_3_counter || hydradata.bms_can_ID_4_counter > bms_can_ID_4_counter)
 80044d8:	4b4f      	ldr	r3, [pc, #316]	; (8004618 <Can_Error_Control+0x1a8>)
 80044da:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
 80044de:	4b54      	ldr	r3, [pc, #336]	; (8004630 <Can_Error_Control+0x1c0>)
 80044e0:	681b      	ldr	r3, [r3, #0]
	if(hydradata.bms_can_ID_1_counter > bms_can_ID_1_counter || hydradata.bms_can_ID_2_counter > bms_can_ID_2_counter ||
 80044e2:	429a      	cmp	r2, r3
 80044e4:	d806      	bhi.n	80044f4 <Can_Error_Control+0x84>
		 hydradata.bms_can_ID_3_counter > bms_can_ID_3_counter || hydradata.bms_can_ID_4_counter > bms_can_ID_4_counter)
 80044e6:	4b4c      	ldr	r3, [pc, #304]	; (8004618 <Can_Error_Control+0x1a8>)
 80044e8:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 80044ec:	4b51      	ldr	r3, [pc, #324]	; (8004634 <Can_Error_Control+0x1c4>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	429a      	cmp	r2, r3
 80044f2:	d907      	bls.n	8004504 <Can_Error_Control+0x94>
	{
		hydradata.can_error.can_error_state.bms_can_error = 0;
 80044f4:	4a48      	ldr	r2, [pc, #288]	; (8004618 <Can_Error_Control+0x1a8>)
 80044f6:	f892 30cc 	ldrb.w	r3, [r2, #204]	; 0xcc
 80044fa:	f36f 0341 	bfc	r3, #1, #1
 80044fe:	f882 30cc 	strb.w	r3, [r2, #204]	; 0xcc
 8004502:	e006      	b.n	8004512 <Can_Error_Control+0xa2>
	}
	
	else
	{
		hydradata.can_error.can_error_state.bms_can_error = 1;
 8004504:	4a44      	ldr	r2, [pc, #272]	; (8004618 <Can_Error_Control+0x1a8>)
 8004506:	f892 30cc 	ldrb.w	r3, [r2, #204]	; 0xcc
 800450a:	f043 0302 	orr.w	r3, r3, #2
 800450e:	f882 30cc 	strb.w	r3, [r2, #204]	; 0xcc
	}
	
	if(hydradata.vcu_can_ID_1_counter > vcu_can_ID_1_counter)
 8004512:	4b41      	ldr	r3, [pc, #260]	; (8004618 <Can_Error_Control+0x1a8>)
 8004514:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8004518:	4b47      	ldr	r3, [pc, #284]	; (8004638 <Can_Error_Control+0x1c8>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	429a      	cmp	r2, r3
 800451e:	d907      	bls.n	8004530 <Can_Error_Control+0xc0>
	{
		hydradata.can_error.can_error_state.vcu_can_error = 0;
 8004520:	4a3d      	ldr	r2, [pc, #244]	; (8004618 <Can_Error_Control+0x1a8>)
 8004522:	f892 30cc 	ldrb.w	r3, [r2, #204]	; 0xcc
 8004526:	f36f 0300 	bfc	r3, #0, #1
 800452a:	f882 30cc 	strb.w	r3, [r2, #204]	; 0xcc
 800452e:	e006      	b.n	800453e <Can_Error_Control+0xce>
	}
	
	else
	{
		hydradata.can_error.can_error_state.vcu_can_error = 1;
 8004530:	4a39      	ldr	r2, [pc, #228]	; (8004618 <Can_Error_Control+0x1a8>)
 8004532:	f892 30cc 	ldrb.w	r3, [r2, #204]	; 0xcc
 8004536:	f043 0301 	orr.w	r3, r3, #1
 800453a:	f882 30cc 	strb.w	r3, [r2, #204]	; 0xcc
	}
	
	if(hydradata.ems_can_ID_1_counter > ems_can_ID_1_counter || hydradata.ems_can_ID_2_counter > ems_can_ID_2_counter ||
 800453e:	4b36      	ldr	r3, [pc, #216]	; (8004618 <Can_Error_Control+0x1a8>)
 8004540:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004544:	4b3d      	ldr	r3, [pc, #244]	; (800463c <Can_Error_Control+0x1cc>)
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	429a      	cmp	r2, r3
 800454a:	d814      	bhi.n	8004576 <Can_Error_Control+0x106>
 800454c:	4b32      	ldr	r3, [pc, #200]	; (8004618 <Can_Error_Control+0x1a8>)
 800454e:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8004552:	4b3b      	ldr	r3, [pc, #236]	; (8004640 <Can_Error_Control+0x1d0>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	429a      	cmp	r2, r3
 8004558:	d80d      	bhi.n	8004576 <Can_Error_Control+0x106>
		 hydradata.ems_can_ID_3_counter > ems_can_ID_3_counter || hydradata.ems_can_ID_4_counter > ems_can_ID_4_counter)
 800455a:	4b2f      	ldr	r3, [pc, #188]	; (8004618 <Can_Error_Control+0x1a8>)
 800455c:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8004560:	4b38      	ldr	r3, [pc, #224]	; (8004644 <Can_Error_Control+0x1d4>)
 8004562:	681b      	ldr	r3, [r3, #0]
	if(hydradata.ems_can_ID_1_counter > ems_can_ID_1_counter || hydradata.ems_can_ID_2_counter > ems_can_ID_2_counter ||
 8004564:	429a      	cmp	r2, r3
 8004566:	d806      	bhi.n	8004576 <Can_Error_Control+0x106>
		 hydradata.ems_can_ID_3_counter > ems_can_ID_3_counter || hydradata.ems_can_ID_4_counter > ems_can_ID_4_counter)
 8004568:	4b2b      	ldr	r3, [pc, #172]	; (8004618 <Can_Error_Control+0x1a8>)
 800456a:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
 800456e:	4b36      	ldr	r3, [pc, #216]	; (8004648 <Can_Error_Control+0x1d8>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	429a      	cmp	r2, r3
 8004574:	d907      	bls.n	8004586 <Can_Error_Control+0x116>
	{
		hydradata.can_error.can_error_state.ems_can_error = 0;
 8004576:	4a28      	ldr	r2, [pc, #160]	; (8004618 <Can_Error_Control+0x1a8>)
 8004578:	f892 30cc 	ldrb.w	r3, [r2, #204]	; 0xcc
 800457c:	f36f 03c3 	bfc	r3, #3, #1
 8004580:	f882 30cc 	strb.w	r3, [r2, #204]	; 0xcc
 8004584:	e006      	b.n	8004594 <Can_Error_Control+0x124>
	}
	
	else
	{
		hydradata.can_error.can_error_state.ems_can_error = 1;
 8004586:	4a24      	ldr	r2, [pc, #144]	; (8004618 <Can_Error_Control+0x1a8>)
 8004588:	f892 30cc 	ldrb.w	r3, [r2, #204]	; 0xcc
 800458c:	f043 0308 	orr.w	r3, r3, #8
 8004590:	f882 30cc 	strb.w	r3, [r2, #204]	; 0xcc
	}
	
	
	
	vcu_can_ID_1_counter = hydradata.vcu_can_ID_1_counter;	
 8004594:	4b20      	ldr	r3, [pc, #128]	; (8004618 <Can_Error_Control+0x1a8>)
 8004596:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800459a:	4a27      	ldr	r2, [pc, #156]	; (8004638 <Can_Error_Control+0x1c8>)
 800459c:	6013      	str	r3, [r2, #0]
	
	bms_can_ID_1_counter = hydradata.bms_can_ID_1_counter;
 800459e:	4b1e      	ldr	r3, [pc, #120]	; (8004618 <Can_Error_Control+0x1a8>)
 80045a0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80045a4:	4a20      	ldr	r2, [pc, #128]	; (8004628 <Can_Error_Control+0x1b8>)
 80045a6:	6013      	str	r3, [r2, #0]
	bms_can_ID_2_counter = hydradata.bms_can_ID_2_counter;
 80045a8:	4b1b      	ldr	r3, [pc, #108]	; (8004618 <Can_Error_Control+0x1a8>)
 80045aa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80045ae:	4a1f      	ldr	r2, [pc, #124]	; (800462c <Can_Error_Control+0x1bc>)
 80045b0:	6013      	str	r3, [r2, #0]
	bms_can_ID_3_counter = hydradata.bms_can_ID_3_counter;
 80045b2:	4b19      	ldr	r3, [pc, #100]	; (8004618 <Can_Error_Control+0x1a8>)
 80045b4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80045b8:	4a1d      	ldr	r2, [pc, #116]	; (8004630 <Can_Error_Control+0x1c0>)
 80045ba:	6013      	str	r3, [r2, #0]
	bms_can_ID_4_counter = hydradata.bms_can_ID_4_counter;
 80045bc:	4b16      	ldr	r3, [pc, #88]	; (8004618 <Can_Error_Control+0x1a8>)
 80045be:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80045c2:	4a1c      	ldr	r2, [pc, #112]	; (8004634 <Can_Error_Control+0x1c4>)
 80045c4:	6013      	str	r3, [r2, #0]
	
	driver_can_ID_1_counter = hydradata.driver_can_ID_1_counter;
 80045c6:	4b14      	ldr	r3, [pc, #80]	; (8004618 <Can_Error_Control+0x1a8>)
 80045c8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80045cc:	4a13      	ldr	r2, [pc, #76]	; (800461c <Can_Error_Control+0x1ac>)
 80045ce:	6013      	str	r3, [r2, #0]
	driver_can_ID_2_counter = hydradata.driver_can_ID_2_counter;
 80045d0:	4b11      	ldr	r3, [pc, #68]	; (8004618 <Can_Error_Control+0x1a8>)
 80045d2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80045d6:	4a12      	ldr	r2, [pc, #72]	; (8004620 <Can_Error_Control+0x1b0>)
 80045d8:	6013      	str	r3, [r2, #0]
	driver_can_ID_3_counter = hydradata.driver_can_ID_3_counter;
 80045da:	4b0f      	ldr	r3, [pc, #60]	; (8004618 <Can_Error_Control+0x1a8>)
 80045dc:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 80045e0:	4a10      	ldr	r2, [pc, #64]	; (8004624 <Can_Error_Control+0x1b4>)
 80045e2:	6013      	str	r3, [r2, #0]

	ems_can_ID_1_counter = hydradata.ems_can_ID_1_counter;
 80045e4:	4b0c      	ldr	r3, [pc, #48]	; (8004618 <Can_Error_Control+0x1a8>)
 80045e6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80045ea:	4a14      	ldr	r2, [pc, #80]	; (800463c <Can_Error_Control+0x1cc>)
 80045ec:	6013      	str	r3, [r2, #0]
	ems_can_ID_2_counter = hydradata.ems_can_ID_2_counter;
 80045ee:	4b0a      	ldr	r3, [pc, #40]	; (8004618 <Can_Error_Control+0x1a8>)
 80045f0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80045f4:	4a12      	ldr	r2, [pc, #72]	; (8004640 <Can_Error_Control+0x1d0>)
 80045f6:	6013      	str	r3, [r2, #0]
	ems_can_ID_3_counter = hydradata.ems_can_ID_3_counter;
 80045f8:	4b07      	ldr	r3, [pc, #28]	; (8004618 <Can_Error_Control+0x1a8>)
 80045fa:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80045fe:	4a11      	ldr	r2, [pc, #68]	; (8004644 <Can_Error_Control+0x1d4>)
 8004600:	6013      	str	r3, [r2, #0]
	ems_can_ID_4_counter = hydradata.ems_can_ID_4_counter;
 8004602:	4b05      	ldr	r3, [pc, #20]	; (8004618 <Can_Error_Control+0x1a8>)
 8004604:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8004608:	4a0f      	ldr	r2, [pc, #60]	; (8004648 <Can_Error_Control+0x1d8>)
 800460a:	6013      	str	r3, [r2, #0]
	
}
 800460c:	bf00      	nop
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop
 8004618:	20006ff0 	.word	0x20006ff0
 800461c:	20000280 	.word	0x20000280
 8004620:	20000284 	.word	0x20000284
 8004624:	20000288 	.word	0x20000288
 8004628:	2000028c 	.word	0x2000028c
 800462c:	20000290 	.word	0x20000290
 8004630:	20000294 	.word	0x20000294
 8004634:	20000298 	.word	0x20000298
 8004638:	2000029c 	.word	0x2000029c
 800463c:	200002a0 	.word	0x200002a0
 8004640:	200002a4 	.word	0x200002a4
 8004644:	200002a8 	.word	0x200002a8
 8004648:	200002ac 	.word	0x200002ac

0800464c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800464c:	b480      	push	{r7}
 800464e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8004650:	bf00      	nop
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr
	...

0800465c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800465c:	b480      	push	{r7}
 800465e:	b083      	sub	sp, #12
 8004660:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004662:	2300      	movs	r3, #0
 8004664:	607b      	str	r3, [r7, #4]
 8004666:	4b10      	ldr	r3, [pc, #64]	; (80046a8 <HAL_MspInit+0x4c>)
 8004668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800466a:	4a0f      	ldr	r2, [pc, #60]	; (80046a8 <HAL_MspInit+0x4c>)
 800466c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004670:	6453      	str	r3, [r2, #68]	; 0x44
 8004672:	4b0d      	ldr	r3, [pc, #52]	; (80046a8 <HAL_MspInit+0x4c>)
 8004674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004676:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800467a:	607b      	str	r3, [r7, #4]
 800467c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800467e:	2300      	movs	r3, #0
 8004680:	603b      	str	r3, [r7, #0]
 8004682:	4b09      	ldr	r3, [pc, #36]	; (80046a8 <HAL_MspInit+0x4c>)
 8004684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004686:	4a08      	ldr	r2, [pc, #32]	; (80046a8 <HAL_MspInit+0x4c>)
 8004688:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800468c:	6413      	str	r3, [r2, #64]	; 0x40
 800468e:	4b06      	ldr	r3, [pc, #24]	; (80046a8 <HAL_MspInit+0x4c>)
 8004690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004692:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004696:	603b      	str	r3, [r7, #0]
 8004698:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800469a:	bf00      	nop
 800469c:	370c      	adds	r7, #12
 800469e:	46bd      	mov	sp, r7
 80046a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a4:	4770      	bx	lr
 80046a6:	bf00      	nop
 80046a8:	40023800 	.word	0x40023800

080046ac <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b08c      	sub	sp, #48	; 0x30
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046b4:	f107 031c 	add.w	r3, r7, #28
 80046b8:	2200      	movs	r2, #0
 80046ba:	601a      	str	r2, [r3, #0]
 80046bc:	605a      	str	r2, [r3, #4]
 80046be:	609a      	str	r2, [r3, #8]
 80046c0:	60da      	str	r2, [r3, #12]
 80046c2:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a53      	ldr	r2, [pc, #332]	; (8004818 <HAL_CAN_MspInit+0x16c>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d146      	bne.n	800475c <HAL_CAN_MspInit+0xb0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 80046ce:	4b53      	ldr	r3, [pc, #332]	; (800481c <HAL_CAN_MspInit+0x170>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	3301      	adds	r3, #1
 80046d4:	4a51      	ldr	r2, [pc, #324]	; (800481c <HAL_CAN_MspInit+0x170>)
 80046d6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80046d8:	4b50      	ldr	r3, [pc, #320]	; (800481c <HAL_CAN_MspInit+0x170>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d10d      	bne.n	80046fc <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 80046e0:	2300      	movs	r3, #0
 80046e2:	61bb      	str	r3, [r7, #24]
 80046e4:	4b4e      	ldr	r3, [pc, #312]	; (8004820 <HAL_CAN_MspInit+0x174>)
 80046e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e8:	4a4d      	ldr	r2, [pc, #308]	; (8004820 <HAL_CAN_MspInit+0x174>)
 80046ea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80046ee:	6413      	str	r3, [r2, #64]	; 0x40
 80046f0:	4b4b      	ldr	r3, [pc, #300]	; (8004820 <HAL_CAN_MspInit+0x174>)
 80046f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046f8:	61bb      	str	r3, [r7, #24]
 80046fa:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046fc:	2300      	movs	r3, #0
 80046fe:	617b      	str	r3, [r7, #20]
 8004700:	4b47      	ldr	r3, [pc, #284]	; (8004820 <HAL_CAN_MspInit+0x174>)
 8004702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004704:	4a46      	ldr	r2, [pc, #280]	; (8004820 <HAL_CAN_MspInit+0x174>)
 8004706:	f043 0301 	orr.w	r3, r3, #1
 800470a:	6313      	str	r3, [r2, #48]	; 0x30
 800470c:	4b44      	ldr	r3, [pc, #272]	; (8004820 <HAL_CAN_MspInit+0x174>)
 800470e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004710:	f003 0301 	and.w	r3, r3, #1
 8004714:	617b      	str	r3, [r7, #20]
 8004716:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004718:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800471c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800471e:	2302      	movs	r3, #2
 8004720:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004722:	2300      	movs	r3, #0
 8004724:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004726:	2303      	movs	r3, #3
 8004728:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800472a:	2309      	movs	r3, #9
 800472c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800472e:	f107 031c 	add.w	r3, r7, #28
 8004732:	4619      	mov	r1, r3
 8004734:	483b      	ldr	r0, [pc, #236]	; (8004824 <HAL_CAN_MspInit+0x178>)
 8004736:	f001 ffdd 	bl	80066f4 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 3, 0);
 800473a:	2200      	movs	r2, #0
 800473c:	2103      	movs	r1, #3
 800473e:	2014      	movs	r0, #20
 8004740:	f001 fba1 	bl	8005e86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8004744:	2014      	movs	r0, #20
 8004746:	f001 fbba 	bl	8005ebe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 3, 0);
 800474a:	2200      	movs	r2, #0
 800474c:	2103      	movs	r1, #3
 800474e:	2015      	movs	r0, #21
 8004750:	f001 fb99 	bl	8005e86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8004754:	2015      	movs	r0, #21
 8004756:	f001 fbb2 	bl	8005ebe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 800475a:	e058      	b.n	800480e <HAL_CAN_MspInit+0x162>
  else if(hcan->Instance==CAN2)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a31      	ldr	r2, [pc, #196]	; (8004828 <HAL_CAN_MspInit+0x17c>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d153      	bne.n	800480e <HAL_CAN_MspInit+0x162>
    HAL_RCC_CAN1_CLK_ENABLED++;
 8004766:	4b2d      	ldr	r3, [pc, #180]	; (800481c <HAL_CAN_MspInit+0x170>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	3301      	adds	r3, #1
 800476c:	4a2b      	ldr	r2, [pc, #172]	; (800481c <HAL_CAN_MspInit+0x170>)
 800476e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8004770:	4b2a      	ldr	r3, [pc, #168]	; (800481c <HAL_CAN_MspInit+0x170>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	2b01      	cmp	r3, #1
 8004776:	d10d      	bne.n	8004794 <HAL_CAN_MspInit+0xe8>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8004778:	2300      	movs	r3, #0
 800477a:	613b      	str	r3, [r7, #16]
 800477c:	4b28      	ldr	r3, [pc, #160]	; (8004820 <HAL_CAN_MspInit+0x174>)
 800477e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004780:	4a27      	ldr	r2, [pc, #156]	; (8004820 <HAL_CAN_MspInit+0x174>)
 8004782:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004786:	6413      	str	r3, [r2, #64]	; 0x40
 8004788:	4b25      	ldr	r3, [pc, #148]	; (8004820 <HAL_CAN_MspInit+0x174>)
 800478a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800478c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004790:	613b      	str	r3, [r7, #16]
 8004792:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_CAN2_CLK_ENABLE();
 8004794:	2300      	movs	r3, #0
 8004796:	60fb      	str	r3, [r7, #12]
 8004798:	4b21      	ldr	r3, [pc, #132]	; (8004820 <HAL_CAN_MspInit+0x174>)
 800479a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800479c:	4a20      	ldr	r2, [pc, #128]	; (8004820 <HAL_CAN_MspInit+0x174>)
 800479e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80047a2:	6413      	str	r3, [r2, #64]	; 0x40
 80047a4:	4b1e      	ldr	r3, [pc, #120]	; (8004820 <HAL_CAN_MspInit+0x174>)
 80047a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80047ac:	60fb      	str	r3, [r7, #12]
 80047ae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047b0:	2300      	movs	r3, #0
 80047b2:	60bb      	str	r3, [r7, #8]
 80047b4:	4b1a      	ldr	r3, [pc, #104]	; (8004820 <HAL_CAN_MspInit+0x174>)
 80047b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047b8:	4a19      	ldr	r2, [pc, #100]	; (8004820 <HAL_CAN_MspInit+0x174>)
 80047ba:	f043 0302 	orr.w	r3, r3, #2
 80047be:	6313      	str	r3, [r2, #48]	; 0x30
 80047c0:	4b17      	ldr	r3, [pc, #92]	; (8004820 <HAL_CAN_MspInit+0x174>)
 80047c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047c4:	f003 0302 	and.w	r3, r3, #2
 80047c8:	60bb      	str	r3, [r7, #8]
 80047ca:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80047cc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80047d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047d2:	2302      	movs	r3, #2
 80047d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047d6:	2300      	movs	r3, #0
 80047d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80047da:	2303      	movs	r3, #3
 80047dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 80047de:	2309      	movs	r3, #9
 80047e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047e2:	f107 031c 	add.w	r3, r7, #28
 80047e6:	4619      	mov	r1, r3
 80047e8:	4810      	ldr	r0, [pc, #64]	; (800482c <HAL_CAN_MspInit+0x180>)
 80047ea:	f001 ff83 	bl	80066f4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 80047ee:	2200      	movs	r2, #0
 80047f0:	2100      	movs	r1, #0
 80047f2:	2040      	movs	r0, #64	; 0x40
 80047f4:	f001 fb47 	bl	8005e86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 80047f8:	2040      	movs	r0, #64	; 0x40
 80047fa:	f001 fb60 	bl	8005ebe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 80047fe:	2200      	movs	r2, #0
 8004800:	2100      	movs	r1, #0
 8004802:	2041      	movs	r0, #65	; 0x41
 8004804:	f001 fb3f 	bl	8005e86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 8004808:	2041      	movs	r0, #65	; 0x41
 800480a:	f001 fb58 	bl	8005ebe <HAL_NVIC_EnableIRQ>
}
 800480e:	bf00      	nop
 8004810:	3730      	adds	r7, #48	; 0x30
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}
 8004816:	bf00      	nop
 8004818:	40006400 	.word	0x40006400
 800481c:	200002b0 	.word	0x200002b0
 8004820:	40023800 	.word	0x40023800
 8004824:	40020000 	.word	0x40020000
 8004828:	40006800 	.word	0x40006800
 800482c:	40020400 	.word	0x40020400

08004830 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004830:	b480      	push	{r7}
 8004832:	b083      	sub	sp, #12
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a05      	ldr	r2, [pc, #20]	; (8004854 <HAL_RTC_MspInit+0x24>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d102      	bne.n	8004848 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004842:	4b05      	ldr	r3, [pc, #20]	; (8004858 <HAL_RTC_MspInit+0x28>)
 8004844:	2201      	movs	r2, #1
 8004846:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004848:	bf00      	nop
 800484a:	370c      	adds	r7, #12
 800484c:	46bd      	mov	sp, r7
 800484e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004852:	4770      	bx	lr
 8004854:	40002800 	.word	0x40002800
 8004858:	42470e3c 	.word	0x42470e3c

0800485c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b08c      	sub	sp, #48	; 0x30
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004864:	f107 031c 	add.w	r3, r7, #28
 8004868:	2200      	movs	r2, #0
 800486a:	601a      	str	r2, [r3, #0]
 800486c:	605a      	str	r2, [r3, #4]
 800486e:	609a      	str	r2, [r3, #8]
 8004870:	60da      	str	r2, [r3, #12]
 8004872:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4a77      	ldr	r2, [pc, #476]	; (8004a58 <HAL_SD_MspInit+0x1fc>)
 800487a:	4293      	cmp	r3, r2
 800487c:	f040 80e8 	bne.w	8004a50 <HAL_SD_MspInit+0x1f4>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8004880:	2300      	movs	r3, #0
 8004882:	61bb      	str	r3, [r7, #24]
 8004884:	4b75      	ldr	r3, [pc, #468]	; (8004a5c <HAL_SD_MspInit+0x200>)
 8004886:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004888:	4a74      	ldr	r2, [pc, #464]	; (8004a5c <HAL_SD_MspInit+0x200>)
 800488a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800488e:	6453      	str	r3, [r2, #68]	; 0x44
 8004890:	4b72      	ldr	r3, [pc, #456]	; (8004a5c <HAL_SD_MspInit+0x200>)
 8004892:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004894:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004898:	61bb      	str	r3, [r7, #24]
 800489a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800489c:	2300      	movs	r3, #0
 800489e:	617b      	str	r3, [r7, #20]
 80048a0:	4b6e      	ldr	r3, [pc, #440]	; (8004a5c <HAL_SD_MspInit+0x200>)
 80048a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048a4:	4a6d      	ldr	r2, [pc, #436]	; (8004a5c <HAL_SD_MspInit+0x200>)
 80048a6:	f043 0301 	orr.w	r3, r3, #1
 80048aa:	6313      	str	r3, [r2, #48]	; 0x30
 80048ac:	4b6b      	ldr	r3, [pc, #428]	; (8004a5c <HAL_SD_MspInit+0x200>)
 80048ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048b0:	f003 0301 	and.w	r3, r3, #1
 80048b4:	617b      	str	r3, [r7, #20]
 80048b6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048b8:	2300      	movs	r3, #0
 80048ba:	613b      	str	r3, [r7, #16]
 80048bc:	4b67      	ldr	r3, [pc, #412]	; (8004a5c <HAL_SD_MspInit+0x200>)
 80048be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048c0:	4a66      	ldr	r2, [pc, #408]	; (8004a5c <HAL_SD_MspInit+0x200>)
 80048c2:	f043 0302 	orr.w	r3, r3, #2
 80048c6:	6313      	str	r3, [r2, #48]	; 0x30
 80048c8:	4b64      	ldr	r3, [pc, #400]	; (8004a5c <HAL_SD_MspInit+0x200>)
 80048ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048cc:	f003 0302 	and.w	r3, r3, #2
 80048d0:	613b      	str	r3, [r7, #16]
 80048d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80048d4:	2300      	movs	r3, #0
 80048d6:	60fb      	str	r3, [r7, #12]
 80048d8:	4b60      	ldr	r3, [pc, #384]	; (8004a5c <HAL_SD_MspInit+0x200>)
 80048da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048dc:	4a5f      	ldr	r2, [pc, #380]	; (8004a5c <HAL_SD_MspInit+0x200>)
 80048de:	f043 0304 	orr.w	r3, r3, #4
 80048e2:	6313      	str	r3, [r2, #48]	; 0x30
 80048e4:	4b5d      	ldr	r3, [pc, #372]	; (8004a5c <HAL_SD_MspInit+0x200>)
 80048e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048e8:	f003 0304 	and.w	r3, r3, #4
 80048ec:	60fb      	str	r3, [r7, #12]
 80048ee:	68fb      	ldr	r3, [r7, #12]
    /**SDIO GPIO Configuration
    PA6     ------> SDIO_CMD
    PB15     ------> SDIO_CK
    PC8     ------> SDIO_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80048f0:	2340      	movs	r3, #64	; 0x40
 80048f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048f4:	2302      	movs	r3, #2
 80048f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048f8:	2300      	movs	r3, #0
 80048fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048fc:	2303      	movs	r3, #3
 80048fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8004900:	230c      	movs	r3, #12
 8004902:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004904:	f107 031c 	add.w	r3, r7, #28
 8004908:	4619      	mov	r1, r3
 800490a:	4855      	ldr	r0, [pc, #340]	; (8004a60 <HAL_SD_MspInit+0x204>)
 800490c:	f001 fef2 	bl	80066f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004910:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004914:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004916:	2302      	movs	r3, #2
 8004918:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800491a:	2300      	movs	r3, #0
 800491c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800491e:	2303      	movs	r3, #3
 8004920:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8004922:	230c      	movs	r3, #12
 8004924:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004926:	f107 031c 	add.w	r3, r7, #28
 800492a:	4619      	mov	r1, r3
 800492c:	484d      	ldr	r0, [pc, #308]	; (8004a64 <HAL_SD_MspInit+0x208>)
 800492e:	f001 fee1 	bl	80066f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004932:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004936:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004938:	2302      	movs	r3, #2
 800493a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800493c:	2300      	movs	r3, #0
 800493e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004940:	2303      	movs	r3, #3
 8004942:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8004944:	230c      	movs	r3, #12
 8004946:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004948:	f107 031c 	add.w	r3, r7, #28
 800494c:	4619      	mov	r1, r3
 800494e:	4846      	ldr	r0, [pc, #280]	; (8004a68 <HAL_SD_MspInit+0x20c>)
 8004950:	f001 fed0 	bl	80066f4 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream6;
 8004954:	4b45      	ldr	r3, [pc, #276]	; (8004a6c <HAL_SD_MspInit+0x210>)
 8004956:	4a46      	ldr	r2, [pc, #280]	; (8004a70 <HAL_SD_MspInit+0x214>)
 8004958:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 800495a:	4b44      	ldr	r3, [pc, #272]	; (8004a6c <HAL_SD_MspInit+0x210>)
 800495c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004960:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004962:	4b42      	ldr	r3, [pc, #264]	; (8004a6c <HAL_SD_MspInit+0x210>)
 8004964:	2200      	movs	r2, #0
 8004966:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004968:	4b40      	ldr	r3, [pc, #256]	; (8004a6c <HAL_SD_MspInit+0x210>)
 800496a:	2200      	movs	r2, #0
 800496c:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800496e:	4b3f      	ldr	r3, [pc, #252]	; (8004a6c <HAL_SD_MspInit+0x210>)
 8004970:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004974:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004976:	4b3d      	ldr	r3, [pc, #244]	; (8004a6c <HAL_SD_MspInit+0x210>)
 8004978:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800497c:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800497e:	4b3b      	ldr	r3, [pc, #236]	; (8004a6c <HAL_SD_MspInit+0x210>)
 8004980:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004984:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8004986:	4b39      	ldr	r3, [pc, #228]	; (8004a6c <HAL_SD_MspInit+0x210>)
 8004988:	2220      	movs	r2, #32
 800498a:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 800498c:	4b37      	ldr	r3, [pc, #220]	; (8004a6c <HAL_SD_MspInit+0x210>)
 800498e:	2200      	movs	r2, #0
 8004990:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8004992:	4b36      	ldr	r3, [pc, #216]	; (8004a6c <HAL_SD_MspInit+0x210>)
 8004994:	2204      	movs	r2, #4
 8004996:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8004998:	4b34      	ldr	r3, [pc, #208]	; (8004a6c <HAL_SD_MspInit+0x210>)
 800499a:	2203      	movs	r2, #3
 800499c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800499e:	4b33      	ldr	r3, [pc, #204]	; (8004a6c <HAL_SD_MspInit+0x210>)
 80049a0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80049a4:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80049a6:	4b31      	ldr	r3, [pc, #196]	; (8004a6c <HAL_SD_MspInit+0x210>)
 80049a8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80049ac:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 80049ae:	482f      	ldr	r0, [pc, #188]	; (8004a6c <HAL_SD_MspInit+0x210>)
 80049b0:	f001 faa0 	bl	8005ef4 <HAL_DMA_Init>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d001      	beq.n	80049be <HAL_SD_MspInit+0x162>
    {
      Error_Handler();
 80049ba:	f7ff fe47 	bl	800464c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a2a      	ldr	r2, [pc, #168]	; (8004a6c <HAL_SD_MspInit+0x210>)
 80049c2:	641a      	str	r2, [r3, #64]	; 0x40
 80049c4:	4a29      	ldr	r2, [pc, #164]	; (8004a6c <HAL_SD_MspInit+0x210>)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream3;
 80049ca:	4b2a      	ldr	r3, [pc, #168]	; (8004a74 <HAL_SD_MspInit+0x218>)
 80049cc:	4a2a      	ldr	r2, [pc, #168]	; (8004a78 <HAL_SD_MspInit+0x21c>)
 80049ce:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 80049d0:	4b28      	ldr	r3, [pc, #160]	; (8004a74 <HAL_SD_MspInit+0x218>)
 80049d2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80049d6:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80049d8:	4b26      	ldr	r3, [pc, #152]	; (8004a74 <HAL_SD_MspInit+0x218>)
 80049da:	2240      	movs	r2, #64	; 0x40
 80049dc:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80049de:	4b25      	ldr	r3, [pc, #148]	; (8004a74 <HAL_SD_MspInit+0x218>)
 80049e0:	2200      	movs	r2, #0
 80049e2:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 80049e4:	4b23      	ldr	r3, [pc, #140]	; (8004a74 <HAL_SD_MspInit+0x218>)
 80049e6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80049ea:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80049ec:	4b21      	ldr	r3, [pc, #132]	; (8004a74 <HAL_SD_MspInit+0x218>)
 80049ee:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80049f2:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80049f4:	4b1f      	ldr	r3, [pc, #124]	; (8004a74 <HAL_SD_MspInit+0x218>)
 80049f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80049fa:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80049fc:	4b1d      	ldr	r3, [pc, #116]	; (8004a74 <HAL_SD_MspInit+0x218>)
 80049fe:	2220      	movs	r2, #32
 8004a00:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004a02:	4b1c      	ldr	r3, [pc, #112]	; (8004a74 <HAL_SD_MspInit+0x218>)
 8004a04:	2200      	movs	r2, #0
 8004a06:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8004a08:	4b1a      	ldr	r3, [pc, #104]	; (8004a74 <HAL_SD_MspInit+0x218>)
 8004a0a:	2204      	movs	r2, #4
 8004a0c:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8004a0e:	4b19      	ldr	r3, [pc, #100]	; (8004a74 <HAL_SD_MspInit+0x218>)
 8004a10:	2203      	movs	r2, #3
 8004a12:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8004a14:	4b17      	ldr	r3, [pc, #92]	; (8004a74 <HAL_SD_MspInit+0x218>)
 8004a16:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8004a1a:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8004a1c:	4b15      	ldr	r3, [pc, #84]	; (8004a74 <HAL_SD_MspInit+0x218>)
 8004a1e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8004a22:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8004a24:	4813      	ldr	r0, [pc, #76]	; (8004a74 <HAL_SD_MspInit+0x218>)
 8004a26:	f001 fa65 	bl	8005ef4 <HAL_DMA_Init>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d001      	beq.n	8004a34 <HAL_SD_MspInit+0x1d8>
    {
      Error_Handler();
 8004a30:	f7ff fe0c 	bl	800464c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	4a0f      	ldr	r2, [pc, #60]	; (8004a74 <HAL_SD_MspInit+0x218>)
 8004a38:	63da      	str	r2, [r3, #60]	; 0x3c
 8004a3a:	4a0e      	ldr	r2, [pc, #56]	; (8004a74 <HAL_SD_MspInit+0x218>)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8004a40:	2200      	movs	r2, #0
 8004a42:	2100      	movs	r1, #0
 8004a44:	2031      	movs	r0, #49	; 0x31
 8004a46:	f001 fa1e 	bl	8005e86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8004a4a:	2031      	movs	r0, #49	; 0x31
 8004a4c:	f001 fa37 	bl	8005ebe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8004a50:	bf00      	nop
 8004a52:	3730      	adds	r7, #48	; 0x30
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}
 8004a58:	40012c00 	.word	0x40012c00
 8004a5c:	40023800 	.word	0x40023800
 8004a60:	40020000 	.word	0x40020000
 8004a64:	40020400 	.word	0x40020400
 8004a68:	40020800 	.word	0x40020800
 8004a6c:	20004248 	.word	0x20004248
 8004a70:	400264a0 	.word	0x400264a0
 8004a74:	20006ce4 	.word	0x20006ce4
 8004a78:	40026458 	.word	0x40026458

08004a7c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b084      	sub	sp, #16
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4a0e      	ldr	r2, [pc, #56]	; (8004ac4 <HAL_TIM_Base_MspInit+0x48>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d115      	bne.n	8004aba <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004a8e:	2300      	movs	r3, #0
 8004a90:	60fb      	str	r3, [r7, #12]
 8004a92:	4b0d      	ldr	r3, [pc, #52]	; (8004ac8 <HAL_TIM_Base_MspInit+0x4c>)
 8004a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a96:	4a0c      	ldr	r2, [pc, #48]	; (8004ac8 <HAL_TIM_Base_MspInit+0x4c>)
 8004a98:	f043 0310 	orr.w	r3, r3, #16
 8004a9c:	6413      	str	r3, [r2, #64]	; 0x40
 8004a9e:	4b0a      	ldr	r3, [pc, #40]	; (8004ac8 <HAL_TIM_Base_MspInit+0x4c>)
 8004aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aa2:	f003 0310 	and.w	r3, r3, #16
 8004aa6:	60fb      	str	r3, [r7, #12]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_IRQn, 2, 0);
 8004aaa:	2200      	movs	r2, #0
 8004aac:	2102      	movs	r1, #2
 8004aae:	2036      	movs	r0, #54	; 0x36
 8004ab0:	f001 f9e9 	bl	8005e86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8004ab4:	2036      	movs	r0, #54	; 0x36
 8004ab6:	f001 fa02 	bl	8005ebe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8004aba:	bf00      	nop
 8004abc:	3710      	adds	r7, #16
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	bf00      	nop
 8004ac4:	40001000 	.word	0x40001000
 8004ac8:	40023800 	.word	0x40023800

08004acc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b08e      	sub	sp, #56	; 0x38
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ad4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ad8:	2200      	movs	r2, #0
 8004ada:	601a      	str	r2, [r3, #0]
 8004adc:	605a      	str	r2, [r3, #4]
 8004ade:	609a      	str	r2, [r3, #8]
 8004ae0:	60da      	str	r2, [r3, #12]
 8004ae2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a7e      	ldr	r2, [pc, #504]	; (8004ce4 <HAL_UART_MspInit+0x218>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d135      	bne.n	8004b5a <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004aee:	2300      	movs	r3, #0
 8004af0:	623b      	str	r3, [r7, #32]
 8004af2:	4b7d      	ldr	r3, [pc, #500]	; (8004ce8 <HAL_UART_MspInit+0x21c>)
 8004af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004af6:	4a7c      	ldr	r2, [pc, #496]	; (8004ce8 <HAL_UART_MspInit+0x21c>)
 8004af8:	f043 0310 	orr.w	r3, r3, #16
 8004afc:	6453      	str	r3, [r2, #68]	; 0x44
 8004afe:	4b7a      	ldr	r3, [pc, #488]	; (8004ce8 <HAL_UART_MspInit+0x21c>)
 8004b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b02:	f003 0310 	and.w	r3, r3, #16
 8004b06:	623b      	str	r3, [r7, #32]
 8004b08:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	61fb      	str	r3, [r7, #28]
 8004b0e:	4b76      	ldr	r3, [pc, #472]	; (8004ce8 <HAL_UART_MspInit+0x21c>)
 8004b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b12:	4a75      	ldr	r2, [pc, #468]	; (8004ce8 <HAL_UART_MspInit+0x21c>)
 8004b14:	f043 0301 	orr.w	r3, r3, #1
 8004b18:	6313      	str	r3, [r2, #48]	; 0x30
 8004b1a:	4b73      	ldr	r3, [pc, #460]	; (8004ce8 <HAL_UART_MspInit+0x21c>)
 8004b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b1e:	f003 0301 	and.w	r3, r3, #1
 8004b22:	61fb      	str	r3, [r7, #28]
 8004b24:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004b26:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004b2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b2c:	2302      	movs	r3, #2
 8004b2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b30:	2300      	movs	r3, #0
 8004b32:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004b34:	2303      	movs	r3, #3
 8004b36:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004b38:	2307      	movs	r3, #7
 8004b3a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004b40:	4619      	mov	r1, r3
 8004b42:	486a      	ldr	r0, [pc, #424]	; (8004cec <HAL_UART_MspInit+0x220>)
 8004b44:	f001 fdd6 	bl	80066f4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8004b48:	2200      	movs	r2, #0
 8004b4a:	2101      	movs	r1, #1
 8004b4c:	2025      	movs	r0, #37	; 0x25
 8004b4e:	f001 f99a 	bl	8005e86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004b52:	2025      	movs	r0, #37	; 0x25
 8004b54:	f001 f9b3 	bl	8005ebe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8004b58:	e0bf      	b.n	8004cda <HAL_UART_MspInit+0x20e>
  else if(huart->Instance==USART2)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	4a64      	ldr	r2, [pc, #400]	; (8004cf0 <HAL_UART_MspInit+0x224>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d162      	bne.n	8004c2a <HAL_UART_MspInit+0x15e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004b64:	2300      	movs	r3, #0
 8004b66:	61bb      	str	r3, [r7, #24]
 8004b68:	4b5f      	ldr	r3, [pc, #380]	; (8004ce8 <HAL_UART_MspInit+0x21c>)
 8004b6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b6c:	4a5e      	ldr	r2, [pc, #376]	; (8004ce8 <HAL_UART_MspInit+0x21c>)
 8004b6e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b72:	6413      	str	r3, [r2, #64]	; 0x40
 8004b74:	4b5c      	ldr	r3, [pc, #368]	; (8004ce8 <HAL_UART_MspInit+0x21c>)
 8004b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b7c:	61bb      	str	r3, [r7, #24]
 8004b7e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b80:	2300      	movs	r3, #0
 8004b82:	617b      	str	r3, [r7, #20]
 8004b84:	4b58      	ldr	r3, [pc, #352]	; (8004ce8 <HAL_UART_MspInit+0x21c>)
 8004b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b88:	4a57      	ldr	r2, [pc, #348]	; (8004ce8 <HAL_UART_MspInit+0x21c>)
 8004b8a:	f043 0301 	orr.w	r3, r3, #1
 8004b8e:	6313      	str	r3, [r2, #48]	; 0x30
 8004b90:	4b55      	ldr	r3, [pc, #340]	; (8004ce8 <HAL_UART_MspInit+0x21c>)
 8004b92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b94:	f003 0301 	and.w	r3, r3, #1
 8004b98:	617b      	str	r3, [r7, #20]
 8004b9a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004b9c:	230c      	movs	r3, #12
 8004b9e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ba0:	2302      	movs	r3, #2
 8004ba2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ba8:	2303      	movs	r3, #3
 8004baa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004bac:	2307      	movs	r3, #7
 8004bae:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bb0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004bb4:	4619      	mov	r1, r3
 8004bb6:	484d      	ldr	r0, [pc, #308]	; (8004cec <HAL_UART_MspInit+0x220>)
 8004bb8:	f001 fd9c 	bl	80066f4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8004bbc:	4b4d      	ldr	r3, [pc, #308]	; (8004cf4 <HAL_UART_MspInit+0x228>)
 8004bbe:	4a4e      	ldr	r2, [pc, #312]	; (8004cf8 <HAL_UART_MspInit+0x22c>)
 8004bc0:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8004bc2:	4b4c      	ldr	r3, [pc, #304]	; (8004cf4 <HAL_UART_MspInit+0x228>)
 8004bc4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004bc8:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004bca:	4b4a      	ldr	r3, [pc, #296]	; (8004cf4 <HAL_UART_MspInit+0x228>)
 8004bcc:	2200      	movs	r2, #0
 8004bce:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004bd0:	4b48      	ldr	r3, [pc, #288]	; (8004cf4 <HAL_UART_MspInit+0x228>)
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004bd6:	4b47      	ldr	r3, [pc, #284]	; (8004cf4 <HAL_UART_MspInit+0x228>)
 8004bd8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004bdc:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004bde:	4b45      	ldr	r3, [pc, #276]	; (8004cf4 <HAL_UART_MspInit+0x228>)
 8004be0:	2200      	movs	r2, #0
 8004be2:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004be4:	4b43      	ldr	r3, [pc, #268]	; (8004cf4 <HAL_UART_MspInit+0x228>)
 8004be6:	2200      	movs	r2, #0
 8004be8:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8004bea:	4b42      	ldr	r3, [pc, #264]	; (8004cf4 <HAL_UART_MspInit+0x228>)
 8004bec:	2200      	movs	r2, #0
 8004bee:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004bf0:	4b40      	ldr	r3, [pc, #256]	; (8004cf4 <HAL_UART_MspInit+0x228>)
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004bf6:	4b3f      	ldr	r3, [pc, #252]	; (8004cf4 <HAL_UART_MspInit+0x228>)
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004bfc:	483d      	ldr	r0, [pc, #244]	; (8004cf4 <HAL_UART_MspInit+0x228>)
 8004bfe:	f001 f979 	bl	8005ef4 <HAL_DMA_Init>
 8004c02:	4603      	mov	r3, r0
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d001      	beq.n	8004c0c <HAL_UART_MspInit+0x140>
      Error_Handler();
 8004c08:	f7ff fd20 	bl	800464c <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	4a39      	ldr	r2, [pc, #228]	; (8004cf4 <HAL_UART_MspInit+0x228>)
 8004c10:	635a      	str	r2, [r3, #52]	; 0x34
 8004c12:	4a38      	ldr	r2, [pc, #224]	; (8004cf4 <HAL_UART_MspInit+0x228>)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8004c18:	2200      	movs	r2, #0
 8004c1a:	2101      	movs	r1, #1
 8004c1c:	2026      	movs	r0, #38	; 0x26
 8004c1e:	f001 f932 	bl	8005e86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004c22:	2026      	movs	r0, #38	; 0x26
 8004c24:	f001 f94b 	bl	8005ebe <HAL_NVIC_EnableIRQ>
}
 8004c28:	e057      	b.n	8004cda <HAL_UART_MspInit+0x20e>
  else if(huart->Instance==USART3)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4a33      	ldr	r2, [pc, #204]	; (8004cfc <HAL_UART_MspInit+0x230>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d152      	bne.n	8004cda <HAL_UART_MspInit+0x20e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004c34:	2300      	movs	r3, #0
 8004c36:	613b      	str	r3, [r7, #16]
 8004c38:	4b2b      	ldr	r3, [pc, #172]	; (8004ce8 <HAL_UART_MspInit+0x21c>)
 8004c3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c3c:	4a2a      	ldr	r2, [pc, #168]	; (8004ce8 <HAL_UART_MspInit+0x21c>)
 8004c3e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004c42:	6413      	str	r3, [r2, #64]	; 0x40
 8004c44:	4b28      	ldr	r3, [pc, #160]	; (8004ce8 <HAL_UART_MspInit+0x21c>)
 8004c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c48:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c4c:	613b      	str	r3, [r7, #16]
 8004c4e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c50:	2300      	movs	r3, #0
 8004c52:	60fb      	str	r3, [r7, #12]
 8004c54:	4b24      	ldr	r3, [pc, #144]	; (8004ce8 <HAL_UART_MspInit+0x21c>)
 8004c56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c58:	4a23      	ldr	r2, [pc, #140]	; (8004ce8 <HAL_UART_MspInit+0x21c>)
 8004c5a:	f043 0304 	orr.w	r3, r3, #4
 8004c5e:	6313      	str	r3, [r2, #48]	; 0x30
 8004c60:	4b21      	ldr	r3, [pc, #132]	; (8004ce8 <HAL_UART_MspInit+0x21c>)
 8004c62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c64:	f003 0304 	and.w	r3, r3, #4
 8004c68:	60fb      	str	r3, [r7, #12]
 8004c6a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	60bb      	str	r3, [r7, #8]
 8004c70:	4b1d      	ldr	r3, [pc, #116]	; (8004ce8 <HAL_UART_MspInit+0x21c>)
 8004c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c74:	4a1c      	ldr	r2, [pc, #112]	; (8004ce8 <HAL_UART_MspInit+0x21c>)
 8004c76:	f043 0302 	orr.w	r3, r3, #2
 8004c7a:	6313      	str	r3, [r2, #48]	; 0x30
 8004c7c:	4b1a      	ldr	r3, [pc, #104]	; (8004ce8 <HAL_UART_MspInit+0x21c>)
 8004c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c80:	f003 0302 	and.w	r3, r3, #2
 8004c84:	60bb      	str	r3, [r7, #8]
 8004c86:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004c88:	2320      	movs	r3, #32
 8004c8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c8c:	2302      	movs	r3, #2
 8004c8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c90:	2300      	movs	r3, #0
 8004c92:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c94:	2303      	movs	r3, #3
 8004c96:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004c98:	2307      	movs	r3, #7
 8004c9a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ca0:	4619      	mov	r1, r3
 8004ca2:	4817      	ldr	r0, [pc, #92]	; (8004d00 <HAL_UART_MspInit+0x234>)
 8004ca4:	f001 fd26 	bl	80066f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004ca8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004cac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cae:	2302      	movs	r3, #2
 8004cb0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cb6:	2303      	movs	r3, #3
 8004cb8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004cba:	2307      	movs	r3, #7
 8004cbc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004cbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004cc2:	4619      	mov	r1, r3
 8004cc4:	480f      	ldr	r0, [pc, #60]	; (8004d04 <HAL_UART_MspInit+0x238>)
 8004cc6:	f001 fd15 	bl	80066f4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 3, 0);
 8004cca:	2200      	movs	r2, #0
 8004ccc:	2103      	movs	r1, #3
 8004cce:	2027      	movs	r0, #39	; 0x27
 8004cd0:	f001 f8d9 	bl	8005e86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004cd4:	2027      	movs	r0, #39	; 0x27
 8004cd6:	f001 f8f2 	bl	8005ebe <HAL_NVIC_EnableIRQ>
}
 8004cda:	bf00      	nop
 8004cdc:	3738      	adds	r7, #56	; 0x38
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	bf00      	nop
 8004ce4:	40011000 	.word	0x40011000
 8004ce8:	40023800 	.word	0x40023800
 8004cec:	40020000 	.word	0x40020000
 8004cf0:	40004400 	.word	0x40004400
 8004cf4:	200042a8 	.word	0x200042a8
 8004cf8:	40026088 	.word	0x40026088
 8004cfc:	40004800 	.word	0x40004800
 8004d00:	40020800 	.word	0x40020800
 8004d04:	40020400 	.word	0x40020400

08004d08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004d0c:	bf00      	nop
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr

08004d16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004d16:	b480      	push	{r7}
 8004d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004d1a:	e7fe      	b.n	8004d1a <HardFault_Handler+0x4>

08004d1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004d20:	e7fe      	b.n	8004d20 <MemManage_Handler+0x4>

08004d22 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004d22:	b480      	push	{r7}
 8004d24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004d26:	e7fe      	b.n	8004d26 <BusFault_Handler+0x4>

08004d28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004d28:	b480      	push	{r7}
 8004d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004d2c:	e7fe      	b.n	8004d2c <UsageFault_Handler+0x4>

08004d2e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004d2e:	b480      	push	{r7}
 8004d30:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004d32:	bf00      	nop
 8004d34:	46bd      	mov	sp, r7
 8004d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3a:	4770      	bx	lr

08004d3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004d40:	bf00      	nop
 8004d42:	46bd      	mov	sp, r7
 8004d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d48:	4770      	bx	lr

08004d4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004d4a:	b480      	push	{r7}
 8004d4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004d4e:	bf00      	nop
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr

08004d58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004d5c:	f000 f942 	bl	8004fe4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004d60:	bf00      	nop
 8004d62:	bd80      	pop	{r7, pc}

08004d64 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004d68:	4802      	ldr	r0, [pc, #8]	; (8004d74 <DMA1_Stream5_IRQHandler+0x10>)
 8004d6a:	f001 fa5b 	bl	8006224 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8004d6e:	bf00      	nop
 8004d70:	bd80      	pop	{r7, pc}
 8004d72:	bf00      	nop
 8004d74:	200042a8 	.word	0x200042a8

08004d78 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004d7c:	4802      	ldr	r0, [pc, #8]	; (8004d88 <CAN1_RX0_IRQHandler+0x10>)
 8004d7e:	f000 fda6 	bl	80058ce <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8004d82:	bf00      	nop
 8004d84:	bd80      	pop	{r7, pc}
 8004d86:	bf00      	nop
 8004d88:	20006fc8 	.word	0x20006fc8

08004d8c <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004d90:	4802      	ldr	r0, [pc, #8]	; (8004d9c <CAN1_RX1_IRQHandler+0x10>)
 8004d92:	f000 fd9c 	bl	80058ce <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8004d96:	bf00      	nop
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	20006fc8 	.word	0x20006fc8

08004da0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004da4:	4802      	ldr	r0, [pc, #8]	; (8004db0 <USART1_IRQHandler+0x10>)
 8004da6:	f004 fe3b 	bl	8009a20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004daa:	bf00      	nop
 8004dac:	bd80      	pop	{r7, pc}
 8004dae:	bf00      	nop
 8004db0:	20006c80 	.word	0x20006c80

08004db4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004db8:	4802      	ldr	r0, [pc, #8]	; (8004dc4 <USART2_IRQHandler+0x10>)
 8004dba:	f004 fe31 	bl	8009a20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004dbe:	bf00      	nop
 8004dc0:	bd80      	pop	{r7, pc}
 8004dc2:	bf00      	nop
 8004dc4:	20006f88 	.word	0x20006f88

08004dc8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004dcc:	4802      	ldr	r0, [pc, #8]	; (8004dd8 <USART3_IRQHandler+0x10>)
 8004dce:	f004 fe27 	bl	8009a20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004dd2:	bf00      	nop
 8004dd4:	bd80      	pop	{r7, pc}
 8004dd6:	bf00      	nop
 8004dd8:	20004314 	.word	0x20004314

08004ddc <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8004de0:	4802      	ldr	r0, [pc, #8]	; (8004dec <SDIO_IRQHandler+0x10>)
 8004de2:	f003 fb51 	bl	8008488 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8004de6:	bf00      	nop
 8004de8:	bd80      	pop	{r7, pc}
 8004dea:	bf00      	nop
 8004dec:	20006ef0 	.word	0x20006ef0

08004df0 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004df4:	4802      	ldr	r0, [pc, #8]	; (8004e00 <TIM6_IRQHandler+0x10>)
 8004df6:	f004 f99e 	bl	8009136 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8004dfa:	bf00      	nop
 8004dfc:	bd80      	pop	{r7, pc}
 8004dfe:	bf00      	nop
 8004e00:	20006d44 	.word	0x20006d44

08004e04 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8004e08:	4802      	ldr	r0, [pc, #8]	; (8004e14 <DMA2_Stream3_IRQHandler+0x10>)
 8004e0a:	f001 fa0b 	bl	8006224 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8004e0e:	bf00      	nop
 8004e10:	bd80      	pop	{r7, pc}
 8004e12:	bf00      	nop
 8004e14:	20006ce4 	.word	0x20006ce4

08004e18 <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8004e1c:	4802      	ldr	r0, [pc, #8]	; (8004e28 <CAN2_RX0_IRQHandler+0x10>)
 8004e1e:	f000 fd56 	bl	80058ce <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8004e22:	bf00      	nop
 8004e24:	bd80      	pop	{r7, pc}
 8004e26:	bf00      	nop
 8004e28:	20006c58 	.word	0x20006c58

08004e2c <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8004e30:	4802      	ldr	r0, [pc, #8]	; (8004e3c <CAN2_RX1_IRQHandler+0x10>)
 8004e32:	f000 fd4c 	bl	80058ce <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 8004e36:	bf00      	nop
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	20006c58 	.word	0x20006c58

08004e40 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8004e44:	4802      	ldr	r0, [pc, #8]	; (8004e50 <DMA2_Stream6_IRQHandler+0x10>)
 8004e46:	f001 f9ed 	bl	8006224 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8004e4a:	bf00      	nop
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop
 8004e50:	20004248 	.word	0x20004248

08004e54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b086      	sub	sp, #24
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004e5c:	4a14      	ldr	r2, [pc, #80]	; (8004eb0 <_sbrk+0x5c>)
 8004e5e:	4b15      	ldr	r3, [pc, #84]	; (8004eb4 <_sbrk+0x60>)
 8004e60:	1ad3      	subs	r3, r2, r3
 8004e62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004e64:	697b      	ldr	r3, [r7, #20]
 8004e66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004e68:	4b13      	ldr	r3, [pc, #76]	; (8004eb8 <_sbrk+0x64>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d102      	bne.n	8004e76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004e70:	4b11      	ldr	r3, [pc, #68]	; (8004eb8 <_sbrk+0x64>)
 8004e72:	4a12      	ldr	r2, [pc, #72]	; (8004ebc <_sbrk+0x68>)
 8004e74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004e76:	4b10      	ldr	r3, [pc, #64]	; (8004eb8 <_sbrk+0x64>)
 8004e78:	681a      	ldr	r2, [r3, #0]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	4413      	add	r3, r2
 8004e7e:	693a      	ldr	r2, [r7, #16]
 8004e80:	429a      	cmp	r2, r3
 8004e82:	d207      	bcs.n	8004e94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004e84:	f009 fa9c 	bl	800e3c0 <__errno>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	230c      	movs	r3, #12
 8004e8c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8004e8e:	f04f 33ff 	mov.w	r3, #4294967295
 8004e92:	e009      	b.n	8004ea8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004e94:	4b08      	ldr	r3, [pc, #32]	; (8004eb8 <_sbrk+0x64>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004e9a:	4b07      	ldr	r3, [pc, #28]	; (8004eb8 <_sbrk+0x64>)
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	4413      	add	r3, r2
 8004ea2:	4a05      	ldr	r2, [pc, #20]	; (8004eb8 <_sbrk+0x64>)
 8004ea4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
}
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	3718      	adds	r7, #24
 8004eac:	46bd      	mov	sp, r7
 8004eae:	bd80      	pop	{r7, pc}
 8004eb0:	20040000 	.word	0x20040000
 8004eb4:	00000400 	.word	0x00000400
 8004eb8:	200002b4 	.word	0x200002b4
 8004ebc:	20009138 	.word	0x20009138

08004ec0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004ec4:	4b08      	ldr	r3, [pc, #32]	; (8004ee8 <SystemInit+0x28>)
 8004ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eca:	4a07      	ldr	r2, [pc, #28]	; (8004ee8 <SystemInit+0x28>)
 8004ecc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004ed0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004ed4:	4b04      	ldr	r3, [pc, #16]	; (8004ee8 <SystemInit+0x28>)
 8004ed6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004eda:	609a      	str	r2, [r3, #8]
#endif
}
 8004edc:	bf00      	nop
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee4:	4770      	bx	lr
 8004ee6:	bf00      	nop
 8004ee8:	e000ed00 	.word	0xe000ed00

08004eec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8004eec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004f24 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8004ef0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004ef2:	e003      	b.n	8004efc <LoopCopyDataInit>

08004ef4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004ef4:	4b0c      	ldr	r3, [pc, #48]	; (8004f28 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004ef6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004ef8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004efa:	3104      	adds	r1, #4

08004efc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004efc:	480b      	ldr	r0, [pc, #44]	; (8004f2c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004efe:	4b0c      	ldr	r3, [pc, #48]	; (8004f30 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004f00:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004f02:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004f04:	d3f6      	bcc.n	8004ef4 <CopyDataInit>
  ldr  r2, =_sbss
 8004f06:	4a0b      	ldr	r2, [pc, #44]	; (8004f34 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004f08:	e002      	b.n	8004f10 <LoopFillZerobss>

08004f0a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8004f0a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004f0c:	f842 3b04 	str.w	r3, [r2], #4

08004f10 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004f10:	4b09      	ldr	r3, [pc, #36]	; (8004f38 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004f12:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004f14:	d3f9      	bcc.n	8004f0a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004f16:	f7ff ffd3 	bl	8004ec0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004f1a:	f009 fa57 	bl	800e3cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004f1e:	f7fd fa8d 	bl	800243c <main>
  bx  lr    
 8004f22:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8004f24:	20040000 	.word	0x20040000
  ldr  r3, =_sidata
 8004f28:	08012d68 	.word	0x08012d68
  ldr  r0, =_sdata
 8004f2c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004f30:	20000238 	.word	0x20000238
  ldr  r2, =_sbss
 8004f34:	20000238 	.word	0x20000238
  ldr  r3, = _ebss
 8004f38:	20009138 	.word	0x20009138

08004f3c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004f3c:	e7fe      	b.n	8004f3c <ADC_IRQHandler>
	...

08004f40 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004f44:	4b0e      	ldr	r3, [pc, #56]	; (8004f80 <HAL_Init+0x40>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a0d      	ldr	r2, [pc, #52]	; (8004f80 <HAL_Init+0x40>)
 8004f4a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004f4e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004f50:	4b0b      	ldr	r3, [pc, #44]	; (8004f80 <HAL_Init+0x40>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a0a      	ldr	r2, [pc, #40]	; (8004f80 <HAL_Init+0x40>)
 8004f56:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004f5a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004f5c:	4b08      	ldr	r3, [pc, #32]	; (8004f80 <HAL_Init+0x40>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a07      	ldr	r2, [pc, #28]	; (8004f80 <HAL_Init+0x40>)
 8004f62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f66:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004f68:	2003      	movs	r0, #3
 8004f6a:	f000 ff81 	bl	8005e70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004f6e:	2000      	movs	r0, #0
 8004f70:	f000 f808 	bl	8004f84 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004f74:	f7ff fb72 	bl	800465c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004f78:	2300      	movs	r3, #0
}
 8004f7a:	4618      	mov	r0, r3
 8004f7c:	bd80      	pop	{r7, pc}
 8004f7e:	bf00      	nop
 8004f80:	40023c00 	.word	0x40023c00

08004f84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b082      	sub	sp, #8
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004f8c:	4b12      	ldr	r3, [pc, #72]	; (8004fd8 <HAL_InitTick+0x54>)
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	4b12      	ldr	r3, [pc, #72]	; (8004fdc <HAL_InitTick+0x58>)
 8004f92:	781b      	ldrb	r3, [r3, #0]
 8004f94:	4619      	mov	r1, r3
 8004f96:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004f9a:	fbb3 f3f1 	udiv	r3, r3, r1
 8004f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f000 ff99 	bl	8005eda <HAL_SYSTICK_Config>
 8004fa8:	4603      	mov	r3, r0
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d001      	beq.n	8004fb2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e00e      	b.n	8004fd0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2b0f      	cmp	r3, #15
 8004fb6:	d80a      	bhi.n	8004fce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004fb8:	2200      	movs	r2, #0
 8004fba:	6879      	ldr	r1, [r7, #4]
 8004fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8004fc0:	f000 ff61 	bl	8005e86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004fc4:	4a06      	ldr	r2, [pc, #24]	; (8004fe0 <HAL_InitTick+0x5c>)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	e000      	b.n	8004fd0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3708      	adds	r7, #8
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}
 8004fd8:	20000058 	.word	0x20000058
 8004fdc:	20000060 	.word	0x20000060
 8004fe0:	2000005c 	.word	0x2000005c

08004fe4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004fe8:	4b06      	ldr	r3, [pc, #24]	; (8005004 <HAL_IncTick+0x20>)
 8004fea:	781b      	ldrb	r3, [r3, #0]
 8004fec:	461a      	mov	r2, r3
 8004fee:	4b06      	ldr	r3, [pc, #24]	; (8005008 <HAL_IncTick+0x24>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	4413      	add	r3, r2
 8004ff4:	4a04      	ldr	r2, [pc, #16]	; (8005008 <HAL_IncTick+0x24>)
 8004ff6:	6013      	str	r3, [r2, #0]
}
 8004ff8:	bf00      	nop
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr
 8005002:	bf00      	nop
 8005004:	20000060 	.word	0x20000060
 8005008:	200070c0 	.word	0x200070c0

0800500c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800500c:	b480      	push	{r7}
 800500e:	af00      	add	r7, sp, #0
  return uwTick;
 8005010:	4b03      	ldr	r3, [pc, #12]	; (8005020 <HAL_GetTick+0x14>)
 8005012:	681b      	ldr	r3, [r3, #0]
}
 8005014:	4618      	mov	r0, r3
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr
 800501e:	bf00      	nop
 8005020:	200070c0 	.word	0x200070c0

08005024 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b084      	sub	sp, #16
 8005028:	af00      	add	r7, sp, #0
 800502a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800502c:	f7ff ffee 	bl	800500c <HAL_GetTick>
 8005030:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	f1b3 3fff 	cmp.w	r3, #4294967295
 800503c:	d005      	beq.n	800504a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800503e:	4b09      	ldr	r3, [pc, #36]	; (8005064 <HAL_Delay+0x40>)
 8005040:	781b      	ldrb	r3, [r3, #0]
 8005042:	461a      	mov	r2, r3
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	4413      	add	r3, r2
 8005048:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800504a:	bf00      	nop
 800504c:	f7ff ffde 	bl	800500c <HAL_GetTick>
 8005050:	4602      	mov	r2, r0
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	1ad3      	subs	r3, r2, r3
 8005056:	68fa      	ldr	r2, [r7, #12]
 8005058:	429a      	cmp	r2, r3
 800505a:	d8f7      	bhi.n	800504c <HAL_Delay+0x28>
  {
  }
}
 800505c:	bf00      	nop
 800505e:	3710      	adds	r7, #16
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}
 8005064:	20000060 	.word	0x20000060

08005068 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b084      	sub	sp, #16
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d101      	bne.n	800507a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	e0ed      	b.n	8005256 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005080:	b2db      	uxtb	r3, r3
 8005082:	2b00      	cmp	r3, #0
 8005084:	d102      	bne.n	800508c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f7ff fb10 	bl	80046ac <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	681a      	ldr	r2, [r3, #0]
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f022 0202 	bic.w	r2, r2, #2
 800509a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800509c:	f7ff ffb6 	bl	800500c <HAL_GetTick>
 80050a0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80050a2:	e012      	b.n	80050ca <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80050a4:	f7ff ffb2 	bl	800500c <HAL_GetTick>
 80050a8:	4602      	mov	r2, r0
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	1ad3      	subs	r3, r2, r3
 80050ae:	2b0a      	cmp	r3, #10
 80050b0:	d90b      	bls.n	80050ca <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050b6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2205      	movs	r2, #5
 80050c2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e0c5      	b.n	8005256 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	f003 0302 	and.w	r3, r3, #2
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d1e5      	bne.n	80050a4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	681a      	ldr	r2, [r3, #0]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f042 0201 	orr.w	r2, r2, #1
 80050e6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80050e8:	f7ff ff90 	bl	800500c <HAL_GetTick>
 80050ec:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80050ee:	e012      	b.n	8005116 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80050f0:	f7ff ff8c 	bl	800500c <HAL_GetTick>
 80050f4:	4602      	mov	r2, r0
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	1ad3      	subs	r3, r2, r3
 80050fa:	2b0a      	cmp	r3, #10
 80050fc:	d90b      	bls.n	8005116 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005102:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2205      	movs	r2, #5
 800510e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	e09f      	b.n	8005256 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	685b      	ldr	r3, [r3, #4]
 800511c:	f003 0301 	and.w	r3, r3, #1
 8005120:	2b00      	cmp	r3, #0
 8005122:	d0e5      	beq.n	80050f0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	7e1b      	ldrb	r3, [r3, #24]
 8005128:	2b01      	cmp	r3, #1
 800512a:	d108      	bne.n	800513e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800513a:	601a      	str	r2, [r3, #0]
 800513c:	e007      	b.n	800514e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800514c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	7e5b      	ldrb	r3, [r3, #25]
 8005152:	2b01      	cmp	r3, #1
 8005154:	d108      	bne.n	8005168 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	681a      	ldr	r2, [r3, #0]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005164:	601a      	str	r2, [r3, #0]
 8005166:	e007      	b.n	8005178 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	681a      	ldr	r2, [r3, #0]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005176:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	7e9b      	ldrb	r3, [r3, #26]
 800517c:	2b01      	cmp	r3, #1
 800517e:	d108      	bne.n	8005192 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	681a      	ldr	r2, [r3, #0]
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f042 0220 	orr.w	r2, r2, #32
 800518e:	601a      	str	r2, [r3, #0]
 8005190:	e007      	b.n	80051a2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	681a      	ldr	r2, [r3, #0]
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f022 0220 	bic.w	r2, r2, #32
 80051a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	7edb      	ldrb	r3, [r3, #27]
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d108      	bne.n	80051bc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	681a      	ldr	r2, [r3, #0]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f022 0210 	bic.w	r2, r2, #16
 80051b8:	601a      	str	r2, [r3, #0]
 80051ba:	e007      	b.n	80051cc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	681a      	ldr	r2, [r3, #0]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f042 0210 	orr.w	r2, r2, #16
 80051ca:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	7f1b      	ldrb	r3, [r3, #28]
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d108      	bne.n	80051e6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f042 0208 	orr.w	r2, r2, #8
 80051e2:	601a      	str	r2, [r3, #0]
 80051e4:	e007      	b.n	80051f6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	681a      	ldr	r2, [r3, #0]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f022 0208 	bic.w	r2, r2, #8
 80051f4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	7f5b      	ldrb	r3, [r3, #29]
 80051fa:	2b01      	cmp	r3, #1
 80051fc:	d108      	bne.n	8005210 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	681a      	ldr	r2, [r3, #0]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f042 0204 	orr.w	r2, r2, #4
 800520c:	601a      	str	r2, [r3, #0]
 800520e:	e007      	b.n	8005220 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f022 0204 	bic.w	r2, r2, #4
 800521e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	689a      	ldr	r2, [r3, #8]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	68db      	ldr	r3, [r3, #12]
 8005228:	431a      	orrs	r2, r3
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	691b      	ldr	r3, [r3, #16]
 800522e:	431a      	orrs	r2, r3
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	695b      	ldr	r3, [r3, #20]
 8005234:	ea42 0103 	orr.w	r1, r2, r3
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	1e5a      	subs	r2, r3, #1
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	430a      	orrs	r2, r1
 8005244:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2200      	movs	r2, #0
 800524a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2201      	movs	r2, #1
 8005250:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8005254:	2300      	movs	r3, #0
}
 8005256:	4618      	mov	r0, r3
 8005258:	3710      	adds	r7, #16
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}
	...

08005260 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8005260:	b480      	push	{r7}
 8005262:	b087      	sub	sp, #28
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
 8005268:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005276:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8005278:	7cfb      	ldrb	r3, [r7, #19]
 800527a:	2b01      	cmp	r3, #1
 800527c:	d003      	beq.n	8005286 <HAL_CAN_ConfigFilter+0x26>
 800527e:	7cfb      	ldrb	r3, [r7, #19]
 8005280:	2b02      	cmp	r3, #2
 8005282:	f040 80be 	bne.w	8005402 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8005286:	4b65      	ldr	r3, [pc, #404]	; (800541c <HAL_CAN_ConfigFilter+0x1bc>)
 8005288:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800528a:	697b      	ldr	r3, [r7, #20]
 800528c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005290:	f043 0201 	orr.w	r2, r3, #1
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80052a0:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80052aa:	697b      	ldr	r3, [r7, #20]
 80052ac:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b4:	021b      	lsls	r3, r3, #8
 80052b6:	431a      	orrs	r2, r3
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	695b      	ldr	r3, [r3, #20]
 80052c2:	f003 031f 	and.w	r3, r3, #31
 80052c6:	2201      	movs	r2, #1
 80052c8:	fa02 f303 	lsl.w	r3, r2, r3
 80052cc:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80052ce:	697b      	ldr	r3, [r7, #20]
 80052d0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	43db      	mvns	r3, r3
 80052d8:	401a      	ands	r2, r3
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	69db      	ldr	r3, [r3, #28]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d123      	bne.n	8005330 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	43db      	mvns	r3, r3
 80052f2:	401a      	ands	r2, r3
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80052fa:	683b      	ldr	r3, [r7, #0]
 80052fc:	68db      	ldr	r3, [r3, #12]
 80052fe:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005306:	683a      	ldr	r2, [r7, #0]
 8005308:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800530a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	3248      	adds	r2, #72	; 0x48
 8005310:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	689b      	ldr	r3, [r3, #8]
 8005318:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005324:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005326:	6979      	ldr	r1, [r7, #20]
 8005328:	3348      	adds	r3, #72	; 0x48
 800532a:	00db      	lsls	r3, r3, #3
 800532c:	440b      	add	r3, r1
 800532e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	69db      	ldr	r3, [r3, #28]
 8005334:	2b01      	cmp	r3, #1
 8005336:	d122      	bne.n	800537e <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8005338:	697b      	ldr	r3, [r7, #20]
 800533a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	431a      	orrs	r2, r3
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	685b      	ldr	r3, [r3, #4]
 8005352:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8005354:	683a      	ldr	r2, [r7, #0]
 8005356:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8005358:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	3248      	adds	r2, #72	; 0x48
 800535e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	68db      	ldr	r3, [r3, #12]
 800536c:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8005372:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8005374:	6979      	ldr	r1, [r7, #20]
 8005376:	3348      	adds	r3, #72	; 0x48
 8005378:	00db      	lsls	r3, r3, #3
 800537a:	440b      	add	r3, r1
 800537c:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800537e:	683b      	ldr	r3, [r7, #0]
 8005380:	699b      	ldr	r3, [r3, #24]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d109      	bne.n	800539a <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	43db      	mvns	r3, r3
 8005390:	401a      	ands	r2, r3
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8005398:	e007      	b.n	80053aa <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800539a:	697b      	ldr	r3, [r7, #20]
 800539c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	431a      	orrs	r2, r3
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	691b      	ldr	r3, [r3, #16]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d109      	bne.n	80053c6 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	43db      	mvns	r3, r3
 80053bc:	401a      	ands	r2, r3
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80053c4:	e007      	b.n	80053d6 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	431a      	orrs	r2, r3
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	6a1b      	ldr	r3, [r3, #32]
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d107      	bne.n	80053ee <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	431a      	orrs	r2, r3
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80053f4:	f023 0201 	bic.w	r2, r3, #1
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80053fe:	2300      	movs	r3, #0
 8005400:	e006      	b.n	8005410 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005406:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
  }
}
 8005410:	4618      	mov	r0, r3
 8005412:	371c      	adds	r7, #28
 8005414:	46bd      	mov	sp, r7
 8005416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541a:	4770      	bx	lr
 800541c:	40006400 	.word	0x40006400

08005420 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b084      	sub	sp, #16
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800542e:	b2db      	uxtb	r3, r3
 8005430:	2b01      	cmp	r3, #1
 8005432:	d12e      	bne.n	8005492 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2202      	movs	r2, #2
 8005438:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	681a      	ldr	r2, [r3, #0]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f022 0201 	bic.w	r2, r2, #1
 800544a:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800544c:	f7ff fdde 	bl	800500c <HAL_GetTick>
 8005450:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8005452:	e012      	b.n	800547a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005454:	f7ff fdda 	bl	800500c <HAL_GetTick>
 8005458:	4602      	mov	r2, r0
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	1ad3      	subs	r3, r2, r3
 800545e:	2b0a      	cmp	r3, #10
 8005460:	d90b      	bls.n	800547a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005466:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2205      	movs	r2, #5
 8005472:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8005476:	2301      	movs	r3, #1
 8005478:	e012      	b.n	80054a0 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	685b      	ldr	r3, [r3, #4]
 8005480:	f003 0301 	and.w	r3, r3, #1
 8005484:	2b00      	cmp	r3, #0
 8005486:	d1e5      	bne.n	8005454 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2200      	movs	r2, #0
 800548c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800548e:	2300      	movs	r3, #0
 8005490:	e006      	b.n	80054a0 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005496:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800549e:	2301      	movs	r3, #1
  }
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	3710      	adds	r7, #16
 80054a4:	46bd      	mov	sp, r7
 80054a6:	bd80      	pop	{r7, pc}

080054a8 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b089      	sub	sp, #36	; 0x24
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	60f8      	str	r0, [r7, #12]
 80054b0:	60b9      	str	r1, [r7, #8]
 80054b2:	607a      	str	r2, [r7, #4]
 80054b4:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80054bc:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80054c6:	7ffb      	ldrb	r3, [r7, #31]
 80054c8:	2b01      	cmp	r3, #1
 80054ca:	d003      	beq.n	80054d4 <HAL_CAN_AddTxMessage+0x2c>
 80054cc:	7ffb      	ldrb	r3, [r7, #31]
 80054ce:	2b02      	cmp	r3, #2
 80054d0:	f040 80b8 	bne.w	8005644 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80054d4:	69bb      	ldr	r3, [r7, #24]
 80054d6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d10a      	bne.n	80054f4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80054de:	69bb      	ldr	r3, [r7, #24]
 80054e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d105      	bne.n	80054f4 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80054e8:	69bb      	ldr	r3, [r7, #24]
 80054ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	f000 80a0 	beq.w	8005634 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80054f4:	69bb      	ldr	r3, [r7, #24]
 80054f6:	0e1b      	lsrs	r3, r3, #24
 80054f8:	f003 0303 	and.w	r3, r3, #3
 80054fc:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	2b02      	cmp	r3, #2
 8005502:	d907      	bls.n	8005514 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005508:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8005510:	2301      	movs	r3, #1
 8005512:	e09e      	b.n	8005652 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005514:	2201      	movs	r2, #1
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	409a      	lsls	r2, r3
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	689b      	ldr	r3, [r3, #8]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d10d      	bne.n	8005542 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005530:	68f9      	ldr	r1, [r7, #12]
 8005532:	6809      	ldr	r1, [r1, #0]
 8005534:	431a      	orrs	r2, r3
 8005536:	697b      	ldr	r3, [r7, #20]
 8005538:	3318      	adds	r3, #24
 800553a:	011b      	lsls	r3, r3, #4
 800553c:	440b      	add	r3, r1
 800553e:	601a      	str	r2, [r3, #0]
 8005540:	e00f      	b.n	8005562 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800554c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005552:	68f9      	ldr	r1, [r7, #12]
 8005554:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8005556:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	3318      	adds	r3, #24
 800555c:	011b      	lsls	r3, r3, #4
 800555e:	440b      	add	r3, r1
 8005560:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	6819      	ldr	r1, [r3, #0]
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	691a      	ldr	r2, [r3, #16]
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	3318      	adds	r3, #24
 800556e:	011b      	lsls	r3, r3, #4
 8005570:	440b      	add	r3, r1
 8005572:	3304      	adds	r3, #4
 8005574:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	7d1b      	ldrb	r3, [r3, #20]
 800557a:	2b01      	cmp	r3, #1
 800557c:	d111      	bne.n	80055a2 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681a      	ldr	r2, [r3, #0]
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	3318      	adds	r3, #24
 8005586:	011b      	lsls	r3, r3, #4
 8005588:	4413      	add	r3, r2
 800558a:	3304      	adds	r3, #4
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	68fa      	ldr	r2, [r7, #12]
 8005590:	6811      	ldr	r1, [r2, #0]
 8005592:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	3318      	adds	r3, #24
 800559a:	011b      	lsls	r3, r3, #4
 800559c:	440b      	add	r3, r1
 800559e:	3304      	adds	r3, #4
 80055a0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	3307      	adds	r3, #7
 80055a6:	781b      	ldrb	r3, [r3, #0]
 80055a8:	061a      	lsls	r2, r3, #24
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	3306      	adds	r3, #6
 80055ae:	781b      	ldrb	r3, [r3, #0]
 80055b0:	041b      	lsls	r3, r3, #16
 80055b2:	431a      	orrs	r2, r3
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	3305      	adds	r3, #5
 80055b8:	781b      	ldrb	r3, [r3, #0]
 80055ba:	021b      	lsls	r3, r3, #8
 80055bc:	4313      	orrs	r3, r2
 80055be:	687a      	ldr	r2, [r7, #4]
 80055c0:	3204      	adds	r2, #4
 80055c2:	7812      	ldrb	r2, [r2, #0]
 80055c4:	4610      	mov	r0, r2
 80055c6:	68fa      	ldr	r2, [r7, #12]
 80055c8:	6811      	ldr	r1, [r2, #0]
 80055ca:	ea43 0200 	orr.w	r2, r3, r0
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	011b      	lsls	r3, r3, #4
 80055d2:	440b      	add	r3, r1
 80055d4:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80055d8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	3303      	adds	r3, #3
 80055de:	781b      	ldrb	r3, [r3, #0]
 80055e0:	061a      	lsls	r2, r3, #24
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	3302      	adds	r3, #2
 80055e6:	781b      	ldrb	r3, [r3, #0]
 80055e8:	041b      	lsls	r3, r3, #16
 80055ea:	431a      	orrs	r2, r3
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	3301      	adds	r3, #1
 80055f0:	781b      	ldrb	r3, [r3, #0]
 80055f2:	021b      	lsls	r3, r3, #8
 80055f4:	4313      	orrs	r3, r2
 80055f6:	687a      	ldr	r2, [r7, #4]
 80055f8:	7812      	ldrb	r2, [r2, #0]
 80055fa:	4610      	mov	r0, r2
 80055fc:	68fa      	ldr	r2, [r7, #12]
 80055fe:	6811      	ldr	r1, [r2, #0]
 8005600:	ea43 0200 	orr.w	r2, r3, r0
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	011b      	lsls	r3, r3, #4
 8005608:	440b      	add	r3, r1
 800560a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800560e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681a      	ldr	r2, [r3, #0]
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	3318      	adds	r3, #24
 8005618:	011b      	lsls	r3, r3, #4
 800561a:	4413      	add	r3, r2
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	68fa      	ldr	r2, [r7, #12]
 8005620:	6811      	ldr	r1, [r2, #0]
 8005622:	f043 0201 	orr.w	r2, r3, #1
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	3318      	adds	r3, #24
 800562a:	011b      	lsls	r3, r3, #4
 800562c:	440b      	add	r3, r1
 800562e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8005630:	2300      	movs	r3, #0
 8005632:	e00e      	b.n	8005652 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005638:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8005640:	2301      	movs	r3, #1
 8005642:	e006      	b.n	8005652 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005648:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005650:	2301      	movs	r3, #1
  }
}
 8005652:	4618      	mov	r0, r3
 8005654:	3724      	adds	r7, #36	; 0x24
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr

0800565e <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800565e:	b480      	push	{r7}
 8005660:	b087      	sub	sp, #28
 8005662:	af00      	add	r7, sp, #0
 8005664:	60f8      	str	r0, [r7, #12]
 8005666:	60b9      	str	r1, [r7, #8]
 8005668:	607a      	str	r2, [r7, #4]
 800566a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005672:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8005674:	7dfb      	ldrb	r3, [r7, #23]
 8005676:	2b01      	cmp	r3, #1
 8005678:	d003      	beq.n	8005682 <HAL_CAN_GetRxMessage+0x24>
 800567a:	7dfb      	ldrb	r3, [r7, #23]
 800567c:	2b02      	cmp	r3, #2
 800567e:	f040 80f3 	bne.w	8005868 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d10e      	bne.n	80056a6 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	68db      	ldr	r3, [r3, #12]
 800568e:	f003 0303 	and.w	r3, r3, #3
 8005692:	2b00      	cmp	r3, #0
 8005694:	d116      	bne.n	80056c4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800569a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	e0e7      	b.n	8005876 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	691b      	ldr	r3, [r3, #16]
 80056ac:	f003 0303 	and.w	r3, r3, #3
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d107      	bne.n	80056c4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80056c0:	2301      	movs	r3, #1
 80056c2:	e0d8      	b.n	8005876 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	331b      	adds	r3, #27
 80056cc:	011b      	lsls	r3, r3, #4
 80056ce:	4413      	add	r3, r2
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f003 0204 	and.w	r2, r3, #4
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	689b      	ldr	r3, [r3, #8]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d10c      	bne.n	80056fc <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681a      	ldr	r2, [r3, #0]
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	331b      	adds	r3, #27
 80056ea:	011b      	lsls	r3, r3, #4
 80056ec:	4413      	add	r3, r2
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	0d5b      	lsrs	r3, r3, #21
 80056f2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	601a      	str	r2, [r3, #0]
 80056fa:	e00b      	b.n	8005714 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	331b      	adds	r3, #27
 8005704:	011b      	lsls	r3, r3, #4
 8005706:	4413      	add	r3, r2
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	08db      	lsrs	r3, r3, #3
 800570c:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	331b      	adds	r3, #27
 800571c:	011b      	lsls	r3, r3, #4
 800571e:	4413      	add	r3, r2
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f003 0202 	and.w	r2, r3, #2
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	331b      	adds	r3, #27
 8005732:	011b      	lsls	r3, r3, #4
 8005734:	4413      	add	r3, r2
 8005736:	3304      	adds	r3, #4
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f003 020f 	and.w	r2, r3, #15
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	331b      	adds	r3, #27
 800574a:	011b      	lsls	r3, r3, #4
 800574c:	4413      	add	r3, r2
 800574e:	3304      	adds	r3, #4
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	0a1b      	lsrs	r3, r3, #8
 8005754:	b2da      	uxtb	r2, r3
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	681a      	ldr	r2, [r3, #0]
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	331b      	adds	r3, #27
 8005762:	011b      	lsls	r3, r3, #4
 8005764:	4413      	add	r3, r2
 8005766:	3304      	adds	r3, #4
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	0c1b      	lsrs	r3, r3, #16
 800576c:	b29a      	uxth	r2, r3
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681a      	ldr	r2, [r3, #0]
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	011b      	lsls	r3, r3, #4
 800577a:	4413      	add	r3, r2
 800577c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	b2da      	uxtb	r2, r3
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681a      	ldr	r2, [r3, #0]
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	011b      	lsls	r3, r3, #4
 8005790:	4413      	add	r3, r2
 8005792:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	0a1a      	lsrs	r2, r3, #8
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	3301      	adds	r3, #1
 800579e:	b2d2      	uxtb	r2, r2
 80057a0:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	011b      	lsls	r3, r3, #4
 80057aa:	4413      	add	r3, r2
 80057ac:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	0c1a      	lsrs	r2, r3, #16
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	3302      	adds	r3, #2
 80057b8:	b2d2      	uxtb	r2, r2
 80057ba:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681a      	ldr	r2, [r3, #0]
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	011b      	lsls	r3, r3, #4
 80057c4:	4413      	add	r3, r2
 80057c6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	0e1a      	lsrs	r2, r3, #24
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	3303      	adds	r3, #3
 80057d2:	b2d2      	uxtb	r2, r2
 80057d4:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	011b      	lsls	r3, r3, #4
 80057de:	4413      	add	r3, r2
 80057e0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	3304      	adds	r3, #4
 80057ea:	b2d2      	uxtb	r2, r2
 80057ec:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681a      	ldr	r2, [r3, #0]
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	011b      	lsls	r3, r3, #4
 80057f6:	4413      	add	r3, r2
 80057f8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	0a1a      	lsrs	r2, r3, #8
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	3305      	adds	r3, #5
 8005804:	b2d2      	uxtb	r2, r2
 8005806:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681a      	ldr	r2, [r3, #0]
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	011b      	lsls	r3, r3, #4
 8005810:	4413      	add	r3, r2
 8005812:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	0c1a      	lsrs	r2, r3, #16
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	3306      	adds	r3, #6
 800581e:	b2d2      	uxtb	r2, r2
 8005820:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	68bb      	ldr	r3, [r7, #8]
 8005828:	011b      	lsls	r3, r3, #4
 800582a:	4413      	add	r3, r2
 800582c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	0e1a      	lsrs	r2, r3, #24
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	3307      	adds	r3, #7
 8005838:	b2d2      	uxtb	r2, r2
 800583a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800583c:	68bb      	ldr	r3, [r7, #8]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d108      	bne.n	8005854 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	68da      	ldr	r2, [r3, #12]
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f042 0220 	orr.w	r2, r2, #32
 8005850:	60da      	str	r2, [r3, #12]
 8005852:	e007      	b.n	8005864 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	691a      	ldr	r2, [r3, #16]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f042 0220 	orr.w	r2, r2, #32
 8005862:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005864:	2300      	movs	r3, #0
 8005866:	e006      	b.n	8005876 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800586c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005874:	2301      	movs	r3, #1
  }
}
 8005876:	4618      	mov	r0, r3
 8005878:	371c      	adds	r7, #28
 800587a:	46bd      	mov	sp, r7
 800587c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005880:	4770      	bx	lr

08005882 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8005882:	b480      	push	{r7}
 8005884:	b085      	sub	sp, #20
 8005886:	af00      	add	r7, sp, #0
 8005888:	6078      	str	r0, [r7, #4]
 800588a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005892:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8005894:	7bfb      	ldrb	r3, [r7, #15]
 8005896:	2b01      	cmp	r3, #1
 8005898:	d002      	beq.n	80058a0 <HAL_CAN_ActivateNotification+0x1e>
 800589a:	7bfb      	ldrb	r3, [r7, #15]
 800589c:	2b02      	cmp	r3, #2
 800589e:	d109      	bne.n	80058b4 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	6959      	ldr	r1, [r3, #20]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	683a      	ldr	r2, [r7, #0]
 80058ac:	430a      	orrs	r2, r1
 80058ae:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80058b0:	2300      	movs	r3, #0
 80058b2:	e006      	b.n	80058c2 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058b8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80058c0:	2301      	movs	r3, #1
  }
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3714      	adds	r7, #20
 80058c6:	46bd      	mov	sp, r7
 80058c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058cc:	4770      	bx	lr

080058ce <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80058ce:	b580      	push	{r7, lr}
 80058d0:	b08a      	sub	sp, #40	; 0x28
 80058d2:	af00      	add	r7, sp, #0
 80058d4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80058d6:	2300      	movs	r3, #0
 80058d8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	695b      	ldr	r3, [r3, #20]
 80058e0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	689b      	ldr	r3, [r3, #8]
 80058f0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	68db      	ldr	r3, [r3, #12]
 80058f8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	691b      	ldr	r3, [r3, #16]
 8005900:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	699b      	ldr	r3, [r3, #24]
 8005908:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800590a:	6a3b      	ldr	r3, [r7, #32]
 800590c:	f003 0301 	and.w	r3, r3, #1
 8005910:	2b00      	cmp	r3, #0
 8005912:	d07c      	beq.n	8005a0e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005914:	69bb      	ldr	r3, [r7, #24]
 8005916:	f003 0301 	and.w	r3, r3, #1
 800591a:	2b00      	cmp	r3, #0
 800591c:	d023      	beq.n	8005966 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	2201      	movs	r2, #1
 8005924:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005926:	69bb      	ldr	r3, [r7, #24]
 8005928:	f003 0302 	and.w	r3, r3, #2
 800592c:	2b00      	cmp	r3, #0
 800592e:	d003      	beq.n	8005938 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8005930:	6878      	ldr	r0, [r7, #4]
 8005932:	f7fb fd13 	bl	800135c <HAL_CAN_TxMailbox0CompleteCallback>
 8005936:	e016      	b.n	8005966 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005938:	69bb      	ldr	r3, [r7, #24]
 800593a:	f003 0304 	and.w	r3, r3, #4
 800593e:	2b00      	cmp	r3, #0
 8005940:	d004      	beq.n	800594c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005944:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005948:	627b      	str	r3, [r7, #36]	; 0x24
 800594a:	e00c      	b.n	8005966 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800594c:	69bb      	ldr	r3, [r7, #24]
 800594e:	f003 0308 	and.w	r3, r3, #8
 8005952:	2b00      	cmp	r3, #0
 8005954:	d004      	beq.n	8005960 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005958:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800595c:	627b      	str	r3, [r7, #36]	; 0x24
 800595e:	e002      	b.n	8005966 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	f000 f965 	bl	8005c30 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005966:	69bb      	ldr	r3, [r7, #24]
 8005968:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800596c:	2b00      	cmp	r3, #0
 800596e:	d024      	beq.n	80059ba <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005978:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800597a:	69bb      	ldr	r3, [r7, #24]
 800597c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005980:	2b00      	cmp	r3, #0
 8005982:	d003      	beq.n	800598c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8005984:	6878      	ldr	r0, [r7, #4]
 8005986:	f7fb fd0f 	bl	80013a8 <HAL_CAN_TxMailbox1CompleteCallback>
 800598a:	e016      	b.n	80059ba <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800598c:	69bb      	ldr	r3, [r7, #24]
 800598e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005992:	2b00      	cmp	r3, #0
 8005994:	d004      	beq.n	80059a0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8005996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005998:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800599c:	627b      	str	r3, [r7, #36]	; 0x24
 800599e:	e00c      	b.n	80059ba <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80059a0:	69bb      	ldr	r3, [r7, #24]
 80059a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d004      	beq.n	80059b4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80059aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80059b0:	627b      	str	r3, [r7, #36]	; 0x24
 80059b2:	e002      	b.n	80059ba <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80059b4:	6878      	ldr	r0, [r7, #4]
 80059b6:	f000 f945 	bl	8005c44 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80059ba:	69bb      	ldr	r3, [r7, #24]
 80059bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d024      	beq.n	8005a0e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80059cc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80059ce:	69bb      	ldr	r3, [r7, #24]
 80059d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d003      	beq.n	80059e0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80059d8:	6878      	ldr	r0, [r7, #4]
 80059da:	f7fb fd0b 	bl	80013f4 <HAL_CAN_TxMailbox2CompleteCallback>
 80059de:	e016      	b.n	8005a0e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80059e0:	69bb      	ldr	r3, [r7, #24]
 80059e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d004      	beq.n	80059f4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80059ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80059f0:	627b      	str	r3, [r7, #36]	; 0x24
 80059f2:	e00c      	b.n	8005a0e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80059f4:	69bb      	ldr	r3, [r7, #24]
 80059f6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d004      	beq.n	8005a08 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80059fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a04:	627b      	str	r3, [r7, #36]	; 0x24
 8005a06:	e002      	b.n	8005a0e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8005a08:	6878      	ldr	r0, [r7, #4]
 8005a0a:	f000 f925 	bl	8005c58 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8005a0e:	6a3b      	ldr	r3, [r7, #32]
 8005a10:	f003 0308 	and.w	r3, r3, #8
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d00c      	beq.n	8005a32 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	f003 0310 	and.w	r3, r3, #16
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d007      	beq.n	8005a32 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8005a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a24:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005a28:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	2210      	movs	r2, #16
 8005a30:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005a32:	6a3b      	ldr	r3, [r7, #32]
 8005a34:	f003 0304 	and.w	r3, r3, #4
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d00b      	beq.n	8005a54 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	f003 0308 	and.w	r3, r3, #8
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d006      	beq.n	8005a54 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	2208      	movs	r2, #8
 8005a4c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f000 f90c 	bl	8005c6c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005a54:	6a3b      	ldr	r3, [r7, #32]
 8005a56:	f003 0302 	and.w	r3, r3, #2
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d009      	beq.n	8005a72 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	68db      	ldr	r3, [r3, #12]
 8005a64:	f003 0303 	and.w	r3, r3, #3
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d002      	beq.n	8005a72 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8005a6c:	6878      	ldr	r0, [r7, #4]
 8005a6e:	f7fb fce7 	bl	8001440 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8005a72:	6a3b      	ldr	r3, [r7, #32]
 8005a74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d00c      	beq.n	8005a96 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8005a7c:	693b      	ldr	r3, [r7, #16]
 8005a7e:	f003 0310 	and.w	r3, r3, #16
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d007      	beq.n	8005a96 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8005a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a88:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005a8c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	2210      	movs	r2, #16
 8005a94:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8005a96:	6a3b      	ldr	r3, [r7, #32]
 8005a98:	f003 0320 	and.w	r3, r3, #32
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d00b      	beq.n	8005ab8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	f003 0308 	and.w	r3, r3, #8
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d006      	beq.n	8005ab8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	2208      	movs	r2, #8
 8005ab0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	f000 f8e4 	bl	8005c80 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8005ab8:	6a3b      	ldr	r3, [r7, #32]
 8005aba:	f003 0310 	and.w	r3, r3, #16
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d009      	beq.n	8005ad6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	691b      	ldr	r3, [r3, #16]
 8005ac8:	f003 0303 	and.w	r3, r3, #3
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d002      	beq.n	8005ad6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8005ad0:	6878      	ldr	r0, [r7, #4]
 8005ad2:	f7fb fce7 	bl	80014a4 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8005ad6:	6a3b      	ldr	r3, [r7, #32]
 8005ad8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d00b      	beq.n	8005af8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8005ae0:	69fb      	ldr	r3, [r7, #28]
 8005ae2:	f003 0310 	and.w	r3, r3, #16
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d006      	beq.n	8005af8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	2210      	movs	r2, #16
 8005af0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8005af2:	6878      	ldr	r0, [r7, #4]
 8005af4:	f000 f8ce 	bl	8005c94 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8005af8:	6a3b      	ldr	r3, [r7, #32]
 8005afa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d00b      	beq.n	8005b1a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8005b02:	69fb      	ldr	r3, [r7, #28]
 8005b04:	f003 0308 	and.w	r3, r3, #8
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d006      	beq.n	8005b1a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	2208      	movs	r2, #8
 8005b12:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8005b14:	6878      	ldr	r0, [r7, #4]
 8005b16:	f000 f8c7 	bl	8005ca8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8005b1a:	6a3b      	ldr	r3, [r7, #32]
 8005b1c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d075      	beq.n	8005c10 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8005b24:	69fb      	ldr	r3, [r7, #28]
 8005b26:	f003 0304 	and.w	r3, r3, #4
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d06c      	beq.n	8005c08 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005b2e:	6a3b      	ldr	r3, [r7, #32]
 8005b30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d008      	beq.n	8005b4a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d003      	beq.n	8005b4a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8005b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b44:	f043 0301 	orr.w	r3, r3, #1
 8005b48:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005b4a:	6a3b      	ldr	r3, [r7, #32]
 8005b4c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d008      	beq.n	8005b66 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d003      	beq.n	8005b66 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8005b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b60:	f043 0302 	orr.w	r3, r3, #2
 8005b64:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005b66:	6a3b      	ldr	r3, [r7, #32]
 8005b68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d008      	beq.n	8005b82 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d003      	beq.n	8005b82 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8005b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b7c:	f043 0304 	orr.w	r3, r3, #4
 8005b80:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005b82:	6a3b      	ldr	r3, [r7, #32]
 8005b84:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d03d      	beq.n	8005c08 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d038      	beq.n	8005c08 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8005b9c:	2b30      	cmp	r3, #48	; 0x30
 8005b9e:	d017      	beq.n	8005bd0 <HAL_CAN_IRQHandler+0x302>
 8005ba0:	2b30      	cmp	r3, #48	; 0x30
 8005ba2:	d804      	bhi.n	8005bae <HAL_CAN_IRQHandler+0x2e0>
 8005ba4:	2b10      	cmp	r3, #16
 8005ba6:	d009      	beq.n	8005bbc <HAL_CAN_IRQHandler+0x2ee>
 8005ba8:	2b20      	cmp	r3, #32
 8005baa:	d00c      	beq.n	8005bc6 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8005bac:	e024      	b.n	8005bf8 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8005bae:	2b50      	cmp	r3, #80	; 0x50
 8005bb0:	d018      	beq.n	8005be4 <HAL_CAN_IRQHandler+0x316>
 8005bb2:	2b60      	cmp	r3, #96	; 0x60
 8005bb4:	d01b      	beq.n	8005bee <HAL_CAN_IRQHandler+0x320>
 8005bb6:	2b40      	cmp	r3, #64	; 0x40
 8005bb8:	d00f      	beq.n	8005bda <HAL_CAN_IRQHandler+0x30c>
            break;
 8005bba:	e01d      	b.n	8005bf8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8005bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bbe:	f043 0308 	orr.w	r3, r3, #8
 8005bc2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005bc4:	e018      	b.n	8005bf8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8005bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bc8:	f043 0310 	orr.w	r3, r3, #16
 8005bcc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005bce:	e013      	b.n	8005bf8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8005bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bd2:	f043 0320 	orr.w	r3, r3, #32
 8005bd6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005bd8:	e00e      	b.n	8005bf8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8005bda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005be0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005be2:	e009      	b.n	8005bf8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8005be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005be6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005bea:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005bec:	e004      	b.n	8005bf8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8005bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bf4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005bf6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	699a      	ldr	r2, [r3, #24]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8005c06:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	2204      	movs	r2, #4
 8005c0e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8005c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d008      	beq.n	8005c28 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c1c:	431a      	orrs	r2, r3
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8005c22:	6878      	ldr	r0, [r7, #4]
 8005c24:	f000 f84a 	bl	8005cbc <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8005c28:	bf00      	nop
 8005c2a:	3728      	adds	r7, #40	; 0x28
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bd80      	pop	{r7, pc}

08005c30 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005c30:	b480      	push	{r7}
 8005c32:	b083      	sub	sp, #12
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8005c38:	bf00      	nop
 8005c3a:	370c      	adds	r7, #12
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr

08005c44 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b083      	sub	sp, #12
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8005c4c:	bf00      	nop
 8005c4e:	370c      	adds	r7, #12
 8005c50:	46bd      	mov	sp, r7
 8005c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c56:	4770      	bx	lr

08005c58 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8005c58:	b480      	push	{r7}
 8005c5a:	b083      	sub	sp, #12
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8005c60:	bf00      	nop
 8005c62:	370c      	adds	r7, #12
 8005c64:	46bd      	mov	sp, r7
 8005c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6a:	4770      	bx	lr

08005c6c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b083      	sub	sp, #12
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8005c74:	bf00      	nop
 8005c76:	370c      	adds	r7, #12
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7e:	4770      	bx	lr

08005c80 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b083      	sub	sp, #12
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8005c88:	bf00      	nop
 8005c8a:	370c      	adds	r7, #12
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c92:	4770      	bx	lr

08005c94 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8005c94:	b480      	push	{r7}
 8005c96:	b083      	sub	sp, #12
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8005c9c:	bf00      	nop
 8005c9e:	370c      	adds	r7, #12
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca6:	4770      	bx	lr

08005ca8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b083      	sub	sp, #12
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8005cb0:	bf00      	nop
 8005cb2:	370c      	adds	r7, #12
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr

08005cbc <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b083      	sub	sp, #12
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8005cc4:	bf00      	nop
 8005cc6:	370c      	adds	r7, #12
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cce:	4770      	bx	lr

08005cd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b085      	sub	sp, #20
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	f003 0307 	and.w	r3, r3, #7
 8005cde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005ce0:	4b0c      	ldr	r3, [pc, #48]	; (8005d14 <__NVIC_SetPriorityGrouping+0x44>)
 8005ce2:	68db      	ldr	r3, [r3, #12]
 8005ce4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005ce6:	68ba      	ldr	r2, [r7, #8]
 8005ce8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005cec:	4013      	ands	r3, r2
 8005cee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005cf8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005cfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005d00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005d02:	4a04      	ldr	r2, [pc, #16]	; (8005d14 <__NVIC_SetPriorityGrouping+0x44>)
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	60d3      	str	r3, [r2, #12]
}
 8005d08:	bf00      	nop
 8005d0a:	3714      	adds	r7, #20
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d12:	4770      	bx	lr
 8005d14:	e000ed00 	.word	0xe000ed00

08005d18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005d1c:	4b04      	ldr	r3, [pc, #16]	; (8005d30 <__NVIC_GetPriorityGrouping+0x18>)
 8005d1e:	68db      	ldr	r3, [r3, #12]
 8005d20:	0a1b      	lsrs	r3, r3, #8
 8005d22:	f003 0307 	and.w	r3, r3, #7
}
 8005d26:	4618      	mov	r0, r3
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2e:	4770      	bx	lr
 8005d30:	e000ed00 	.word	0xe000ed00

08005d34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d34:	b480      	push	{r7}
 8005d36:	b083      	sub	sp, #12
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	db0b      	blt.n	8005d5e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005d46:	79fb      	ldrb	r3, [r7, #7]
 8005d48:	f003 021f 	and.w	r2, r3, #31
 8005d4c:	4907      	ldr	r1, [pc, #28]	; (8005d6c <__NVIC_EnableIRQ+0x38>)
 8005d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d52:	095b      	lsrs	r3, r3, #5
 8005d54:	2001      	movs	r0, #1
 8005d56:	fa00 f202 	lsl.w	r2, r0, r2
 8005d5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005d5e:	bf00      	nop
 8005d60:	370c      	adds	r7, #12
 8005d62:	46bd      	mov	sp, r7
 8005d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d68:	4770      	bx	lr
 8005d6a:	bf00      	nop
 8005d6c:	e000e100 	.word	0xe000e100

08005d70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b083      	sub	sp, #12
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	4603      	mov	r3, r0
 8005d78:	6039      	str	r1, [r7, #0]
 8005d7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	db0a      	blt.n	8005d9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	b2da      	uxtb	r2, r3
 8005d88:	490c      	ldr	r1, [pc, #48]	; (8005dbc <__NVIC_SetPriority+0x4c>)
 8005d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d8e:	0112      	lsls	r2, r2, #4
 8005d90:	b2d2      	uxtb	r2, r2
 8005d92:	440b      	add	r3, r1
 8005d94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005d98:	e00a      	b.n	8005db0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	b2da      	uxtb	r2, r3
 8005d9e:	4908      	ldr	r1, [pc, #32]	; (8005dc0 <__NVIC_SetPriority+0x50>)
 8005da0:	79fb      	ldrb	r3, [r7, #7]
 8005da2:	f003 030f 	and.w	r3, r3, #15
 8005da6:	3b04      	subs	r3, #4
 8005da8:	0112      	lsls	r2, r2, #4
 8005daa:	b2d2      	uxtb	r2, r2
 8005dac:	440b      	add	r3, r1
 8005dae:	761a      	strb	r2, [r3, #24]
}
 8005db0:	bf00      	nop
 8005db2:	370c      	adds	r7, #12
 8005db4:	46bd      	mov	sp, r7
 8005db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dba:	4770      	bx	lr
 8005dbc:	e000e100 	.word	0xe000e100
 8005dc0:	e000ed00 	.word	0xe000ed00

08005dc4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b089      	sub	sp, #36	; 0x24
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	60f8      	str	r0, [r7, #12]
 8005dcc:	60b9      	str	r1, [r7, #8]
 8005dce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	f003 0307 	and.w	r3, r3, #7
 8005dd6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005dd8:	69fb      	ldr	r3, [r7, #28]
 8005dda:	f1c3 0307 	rsb	r3, r3, #7
 8005dde:	2b04      	cmp	r3, #4
 8005de0:	bf28      	it	cs
 8005de2:	2304      	movcs	r3, #4
 8005de4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005de6:	69fb      	ldr	r3, [r7, #28]
 8005de8:	3304      	adds	r3, #4
 8005dea:	2b06      	cmp	r3, #6
 8005dec:	d902      	bls.n	8005df4 <NVIC_EncodePriority+0x30>
 8005dee:	69fb      	ldr	r3, [r7, #28]
 8005df0:	3b03      	subs	r3, #3
 8005df2:	e000      	b.n	8005df6 <NVIC_EncodePriority+0x32>
 8005df4:	2300      	movs	r3, #0
 8005df6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005df8:	f04f 32ff 	mov.w	r2, #4294967295
 8005dfc:	69bb      	ldr	r3, [r7, #24]
 8005dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8005e02:	43da      	mvns	r2, r3
 8005e04:	68bb      	ldr	r3, [r7, #8]
 8005e06:	401a      	ands	r2, r3
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005e0c:	f04f 31ff 	mov.w	r1, #4294967295
 8005e10:	697b      	ldr	r3, [r7, #20]
 8005e12:	fa01 f303 	lsl.w	r3, r1, r3
 8005e16:	43d9      	mvns	r1, r3
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e1c:	4313      	orrs	r3, r2
         );
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	3724      	adds	r7, #36	; 0x24
 8005e22:	46bd      	mov	sp, r7
 8005e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e28:	4770      	bx	lr
	...

08005e2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b082      	sub	sp, #8
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	3b01      	subs	r3, #1
 8005e38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005e3c:	d301      	bcc.n	8005e42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005e3e:	2301      	movs	r3, #1
 8005e40:	e00f      	b.n	8005e62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005e42:	4a0a      	ldr	r2, [pc, #40]	; (8005e6c <SysTick_Config+0x40>)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	3b01      	subs	r3, #1
 8005e48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005e4a:	210f      	movs	r1, #15
 8005e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e50:	f7ff ff8e 	bl	8005d70 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005e54:	4b05      	ldr	r3, [pc, #20]	; (8005e6c <SysTick_Config+0x40>)
 8005e56:	2200      	movs	r2, #0
 8005e58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005e5a:	4b04      	ldr	r3, [pc, #16]	; (8005e6c <SysTick_Config+0x40>)
 8005e5c:	2207      	movs	r2, #7
 8005e5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005e60:	2300      	movs	r3, #0
}
 8005e62:	4618      	mov	r0, r3
 8005e64:	3708      	adds	r7, #8
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bd80      	pop	{r7, pc}
 8005e6a:	bf00      	nop
 8005e6c:	e000e010 	.word	0xe000e010

08005e70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b082      	sub	sp, #8
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005e78:	6878      	ldr	r0, [r7, #4]
 8005e7a:	f7ff ff29 	bl	8005cd0 <__NVIC_SetPriorityGrouping>
}
 8005e7e:	bf00      	nop
 8005e80:	3708      	adds	r7, #8
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}

08005e86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005e86:	b580      	push	{r7, lr}
 8005e88:	b086      	sub	sp, #24
 8005e8a:	af00      	add	r7, sp, #0
 8005e8c:	4603      	mov	r3, r0
 8005e8e:	60b9      	str	r1, [r7, #8]
 8005e90:	607a      	str	r2, [r7, #4]
 8005e92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005e94:	2300      	movs	r3, #0
 8005e96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005e98:	f7ff ff3e 	bl	8005d18 <__NVIC_GetPriorityGrouping>
 8005e9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005e9e:	687a      	ldr	r2, [r7, #4]
 8005ea0:	68b9      	ldr	r1, [r7, #8]
 8005ea2:	6978      	ldr	r0, [r7, #20]
 8005ea4:	f7ff ff8e 	bl	8005dc4 <NVIC_EncodePriority>
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005eae:	4611      	mov	r1, r2
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f7ff ff5d 	bl	8005d70 <__NVIC_SetPriority>
}
 8005eb6:	bf00      	nop
 8005eb8:	3718      	adds	r7, #24
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	bd80      	pop	{r7, pc}

08005ebe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ebe:	b580      	push	{r7, lr}
 8005ec0:	b082      	sub	sp, #8
 8005ec2:	af00      	add	r7, sp, #0
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005ec8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ecc:	4618      	mov	r0, r3
 8005ece:	f7ff ff31 	bl	8005d34 <__NVIC_EnableIRQ>
}
 8005ed2:	bf00      	nop
 8005ed4:	3708      	adds	r7, #8
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}

08005eda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005eda:	b580      	push	{r7, lr}
 8005edc:	b082      	sub	sp, #8
 8005ede:	af00      	add	r7, sp, #0
 8005ee0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f7ff ffa2 	bl	8005e2c <SysTick_Config>
 8005ee8:	4603      	mov	r3, r0
}
 8005eea:	4618      	mov	r0, r3
 8005eec:	3708      	adds	r7, #8
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}
	...

08005ef4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b086      	sub	sp, #24
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005efc:	2300      	movs	r3, #0
 8005efe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005f00:	f7ff f884 	bl	800500c <HAL_GetTick>
 8005f04:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d101      	bne.n	8005f10 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	e099      	b.n	8006044 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2200      	movs	r2, #0
 8005f14:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2202      	movs	r2, #2
 8005f1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	681a      	ldr	r2, [r3, #0]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f022 0201 	bic.w	r2, r2, #1
 8005f2e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005f30:	e00f      	b.n	8005f52 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005f32:	f7ff f86b 	bl	800500c <HAL_GetTick>
 8005f36:	4602      	mov	r2, r0
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	1ad3      	subs	r3, r2, r3
 8005f3c:	2b05      	cmp	r3, #5
 8005f3e:	d908      	bls.n	8005f52 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2220      	movs	r2, #32
 8005f44:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2203      	movs	r2, #3
 8005f4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005f4e:	2303      	movs	r3, #3
 8005f50:	e078      	b.n	8006044 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f003 0301 	and.w	r3, r3, #1
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d1e8      	bne.n	8005f32 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005f68:	697a      	ldr	r2, [r7, #20]
 8005f6a:	4b38      	ldr	r3, [pc, #224]	; (800604c <HAL_DMA_Init+0x158>)
 8005f6c:	4013      	ands	r3, r2
 8005f6e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	685a      	ldr	r2, [r3, #4]
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	689b      	ldr	r3, [r3, #8]
 8005f78:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005f7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	691b      	ldr	r3, [r3, #16]
 8005f84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005f8a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	699b      	ldr	r3, [r3, #24]
 8005f90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005f96:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6a1b      	ldr	r3, [r3, #32]
 8005f9c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005f9e:	697a      	ldr	r2, [r7, #20]
 8005fa0:	4313      	orrs	r3, r2
 8005fa2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fa8:	2b04      	cmp	r3, #4
 8005faa:	d107      	bne.n	8005fbc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	697a      	ldr	r2, [r7, #20]
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	697a      	ldr	r2, [r7, #20]
 8005fc2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	695b      	ldr	r3, [r3, #20]
 8005fca:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005fcc:	697b      	ldr	r3, [r7, #20]
 8005fce:	f023 0307 	bic.w	r3, r3, #7
 8005fd2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fd8:	697a      	ldr	r2, [r7, #20]
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fe2:	2b04      	cmp	r3, #4
 8005fe4:	d117      	bne.n	8006016 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fea:	697a      	ldr	r2, [r7, #20]
 8005fec:	4313      	orrs	r3, r2
 8005fee:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d00e      	beq.n	8006016 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f000 fb01 	bl	8006600 <DMA_CheckFifoParam>
 8005ffe:	4603      	mov	r3, r0
 8006000:	2b00      	cmp	r3, #0
 8006002:	d008      	beq.n	8006016 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2240      	movs	r2, #64	; 0x40
 8006008:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2201      	movs	r2, #1
 800600e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8006012:	2301      	movs	r3, #1
 8006014:	e016      	b.n	8006044 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	697a      	ldr	r2, [r7, #20]
 800601c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800601e:	6878      	ldr	r0, [r7, #4]
 8006020:	f000 fab8 	bl	8006594 <DMA_CalcBaseAndBitshift>
 8006024:	4603      	mov	r3, r0
 8006026:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800602c:	223f      	movs	r2, #63	; 0x3f
 800602e:	409a      	lsls	r2, r3
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2200      	movs	r2, #0
 8006038:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2201      	movs	r2, #1
 800603e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006042:	2300      	movs	r3, #0
}
 8006044:	4618      	mov	r0, r3
 8006046:	3718      	adds	r7, #24
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}
 800604c:	f010803f 	.word	0xf010803f

08006050 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b086      	sub	sp, #24
 8006054:	af00      	add	r7, sp, #0
 8006056:	60f8      	str	r0, [r7, #12]
 8006058:	60b9      	str	r1, [r7, #8]
 800605a:	607a      	str	r2, [r7, #4]
 800605c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800605e:	2300      	movs	r3, #0
 8006060:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006066:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800606e:	2b01      	cmp	r3, #1
 8006070:	d101      	bne.n	8006076 <HAL_DMA_Start_IT+0x26>
 8006072:	2302      	movs	r3, #2
 8006074:	e040      	b.n	80060f8 <HAL_DMA_Start_IT+0xa8>
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	2201      	movs	r2, #1
 800607a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006084:	b2db      	uxtb	r3, r3
 8006086:	2b01      	cmp	r3, #1
 8006088:	d12f      	bne.n	80060ea <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	2202      	movs	r2, #2
 800608e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2200      	movs	r2, #0
 8006096:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006098:	683b      	ldr	r3, [r7, #0]
 800609a:	687a      	ldr	r2, [r7, #4]
 800609c:	68b9      	ldr	r1, [r7, #8]
 800609e:	68f8      	ldr	r0, [r7, #12]
 80060a0:	f000 fa4a 	bl	8006538 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060a8:	223f      	movs	r2, #63	; 0x3f
 80060aa:	409a      	lsls	r2, r3
 80060ac:	693b      	ldr	r3, [r7, #16]
 80060ae:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	681a      	ldr	r2, [r3, #0]
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f042 0216 	orr.w	r2, r2, #22
 80060be:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d007      	beq.n	80060d8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	681a      	ldr	r2, [r3, #0]
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f042 0208 	orr.w	r2, r2, #8
 80060d6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	681a      	ldr	r2, [r3, #0]
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f042 0201 	orr.w	r2, r2, #1
 80060e6:	601a      	str	r2, [r3, #0]
 80060e8:	e005      	b.n	80060f6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2200      	movs	r2, #0
 80060ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80060f2:	2302      	movs	r3, #2
 80060f4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80060f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	3718      	adds	r7, #24
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bd80      	pop	{r7, pc}

08006100 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	b084      	sub	sp, #16
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800610c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800610e:	f7fe ff7d 	bl	800500c <HAL_GetTick>
 8006112:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800611a:	b2db      	uxtb	r3, r3
 800611c:	2b02      	cmp	r3, #2
 800611e:	d008      	beq.n	8006132 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2280      	movs	r2, #128	; 0x80
 8006124:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2200      	movs	r2, #0
 800612a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	e052      	b.n	80061d8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	681a      	ldr	r2, [r3, #0]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f022 0216 	bic.w	r2, r2, #22
 8006140:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	695a      	ldr	r2, [r3, #20]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006150:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006156:	2b00      	cmp	r3, #0
 8006158:	d103      	bne.n	8006162 <HAL_DMA_Abort+0x62>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800615e:	2b00      	cmp	r3, #0
 8006160:	d007      	beq.n	8006172 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f022 0208 	bic.w	r2, r2, #8
 8006170:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f022 0201 	bic.w	r2, r2, #1
 8006180:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006182:	e013      	b.n	80061ac <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006184:	f7fe ff42 	bl	800500c <HAL_GetTick>
 8006188:	4602      	mov	r2, r0
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	1ad3      	subs	r3, r2, r3
 800618e:	2b05      	cmp	r3, #5
 8006190:	d90c      	bls.n	80061ac <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2220      	movs	r2, #32
 8006196:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2203      	movs	r2, #3
 80061a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80061a8:	2303      	movs	r3, #3
 80061aa:	e015      	b.n	80061d8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f003 0301 	and.w	r3, r3, #1
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d1e4      	bne.n	8006184 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061be:	223f      	movs	r2, #63	; 0x3f
 80061c0:	409a      	lsls	r2, r3
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2200      	movs	r2, #0
 80061ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2201      	movs	r2, #1
 80061d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80061d6:	2300      	movs	r3, #0
}
 80061d8:	4618      	mov	r0, r3
 80061da:	3710      	adds	r7, #16
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}

080061e0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80061e0:	b480      	push	{r7}
 80061e2:	b083      	sub	sp, #12
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80061ee:	b2db      	uxtb	r3, r3
 80061f0:	2b02      	cmp	r3, #2
 80061f2:	d004      	beq.n	80061fe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2280      	movs	r2, #128	; 0x80
 80061f8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	e00c      	b.n	8006218 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2205      	movs	r2, #5
 8006202:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	681a      	ldr	r2, [r3, #0]
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f022 0201 	bic.w	r2, r2, #1
 8006214:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006216:	2300      	movs	r3, #0
}
 8006218:	4618      	mov	r0, r3
 800621a:	370c      	adds	r7, #12
 800621c:	46bd      	mov	sp, r7
 800621e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006222:	4770      	bx	lr

08006224 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b086      	sub	sp, #24
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800622c:	2300      	movs	r3, #0
 800622e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006230:	4b92      	ldr	r3, [pc, #584]	; (800647c <HAL_DMA_IRQHandler+0x258>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a92      	ldr	r2, [pc, #584]	; (8006480 <HAL_DMA_IRQHandler+0x25c>)
 8006236:	fba2 2303 	umull	r2, r3, r2, r3
 800623a:	0a9b      	lsrs	r3, r3, #10
 800623c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006242:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800624e:	2208      	movs	r2, #8
 8006250:	409a      	lsls	r2, r3
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	4013      	ands	r3, r2
 8006256:	2b00      	cmp	r3, #0
 8006258:	d01a      	beq.n	8006290 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f003 0304 	and.w	r3, r3, #4
 8006264:	2b00      	cmp	r3, #0
 8006266:	d013      	beq.n	8006290 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	681a      	ldr	r2, [r3, #0]
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	f022 0204 	bic.w	r2, r2, #4
 8006276:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800627c:	2208      	movs	r2, #8
 800627e:	409a      	lsls	r2, r3
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006288:	f043 0201 	orr.w	r2, r3, #1
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006294:	2201      	movs	r2, #1
 8006296:	409a      	lsls	r2, r3
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	4013      	ands	r3, r2
 800629c:	2b00      	cmp	r3, #0
 800629e:	d012      	beq.n	80062c6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	695b      	ldr	r3, [r3, #20]
 80062a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d00b      	beq.n	80062c6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062b2:	2201      	movs	r2, #1
 80062b4:	409a      	lsls	r2, r3
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062be:	f043 0202 	orr.w	r2, r3, #2
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062ca:	2204      	movs	r2, #4
 80062cc:	409a      	lsls	r2, r3
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	4013      	ands	r3, r2
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d012      	beq.n	80062fc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f003 0302 	and.w	r3, r3, #2
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d00b      	beq.n	80062fc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062e8:	2204      	movs	r2, #4
 80062ea:	409a      	lsls	r2, r3
 80062ec:	693b      	ldr	r3, [r7, #16]
 80062ee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062f4:	f043 0204 	orr.w	r2, r3, #4
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006300:	2210      	movs	r2, #16
 8006302:	409a      	lsls	r2, r3
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	4013      	ands	r3, r2
 8006308:	2b00      	cmp	r3, #0
 800630a:	d043      	beq.n	8006394 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f003 0308 	and.w	r3, r3, #8
 8006316:	2b00      	cmp	r3, #0
 8006318:	d03c      	beq.n	8006394 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800631e:	2210      	movs	r2, #16
 8006320:	409a      	lsls	r2, r3
 8006322:	693b      	ldr	r3, [r7, #16]
 8006324:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006330:	2b00      	cmp	r3, #0
 8006332:	d018      	beq.n	8006366 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800633e:	2b00      	cmp	r3, #0
 8006340:	d108      	bne.n	8006354 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006346:	2b00      	cmp	r3, #0
 8006348:	d024      	beq.n	8006394 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800634e:	6878      	ldr	r0, [r7, #4]
 8006350:	4798      	blx	r3
 8006352:	e01f      	b.n	8006394 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006358:	2b00      	cmp	r3, #0
 800635a:	d01b      	beq.n	8006394 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006360:	6878      	ldr	r0, [r7, #4]
 8006362:	4798      	blx	r3
 8006364:	e016      	b.n	8006394 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006370:	2b00      	cmp	r3, #0
 8006372:	d107      	bne.n	8006384 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	681a      	ldr	r2, [r3, #0]
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f022 0208 	bic.w	r2, r2, #8
 8006382:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006388:	2b00      	cmp	r3, #0
 800638a:	d003      	beq.n	8006394 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006390:	6878      	ldr	r0, [r7, #4]
 8006392:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006398:	2220      	movs	r2, #32
 800639a:	409a      	lsls	r2, r3
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	4013      	ands	r3, r2
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	f000 808e 	beq.w	80064c2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f003 0310 	and.w	r3, r3, #16
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	f000 8086 	beq.w	80064c2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063ba:	2220      	movs	r2, #32
 80063bc:	409a      	lsls	r2, r3
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80063c8:	b2db      	uxtb	r3, r3
 80063ca:	2b05      	cmp	r3, #5
 80063cc:	d136      	bne.n	800643c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	681a      	ldr	r2, [r3, #0]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f022 0216 	bic.w	r2, r2, #22
 80063dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	695a      	ldr	r2, [r3, #20]
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80063ec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d103      	bne.n	80063fe <HAL_DMA_IRQHandler+0x1da>
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d007      	beq.n	800640e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	681a      	ldr	r2, [r3, #0]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f022 0208 	bic.w	r2, r2, #8
 800640c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006412:	223f      	movs	r2, #63	; 0x3f
 8006414:	409a      	lsls	r2, r3
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2200      	movs	r2, #0
 800641e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	2201      	movs	r2, #1
 8006426:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800642e:	2b00      	cmp	r3, #0
 8006430:	d07d      	beq.n	800652e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006436:	6878      	ldr	r0, [r7, #4]
 8006438:	4798      	blx	r3
        }
        return;
 800643a:	e078      	b.n	800652e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006446:	2b00      	cmp	r3, #0
 8006448:	d01c      	beq.n	8006484 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006454:	2b00      	cmp	r3, #0
 8006456:	d108      	bne.n	800646a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800645c:	2b00      	cmp	r3, #0
 800645e:	d030      	beq.n	80064c2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	4798      	blx	r3
 8006468:	e02b      	b.n	80064c2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800646e:	2b00      	cmp	r3, #0
 8006470:	d027      	beq.n	80064c2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	4798      	blx	r3
 800647a:	e022      	b.n	80064c2 <HAL_DMA_IRQHandler+0x29e>
 800647c:	20000058 	.word	0x20000058
 8006480:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800648e:	2b00      	cmp	r3, #0
 8006490:	d10f      	bne.n	80064b2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	681a      	ldr	r2, [r3, #0]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f022 0210 	bic.w	r2, r2, #16
 80064a0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2200      	movs	r2, #0
 80064a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2201      	movs	r2, #1
 80064ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d003      	beq.n	80064c2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064be:	6878      	ldr	r0, [r7, #4]
 80064c0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d032      	beq.n	8006530 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064ce:	f003 0301 	and.w	r3, r3, #1
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d022      	beq.n	800651c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2205      	movs	r2, #5
 80064da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	681a      	ldr	r2, [r3, #0]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f022 0201 	bic.w	r2, r2, #1
 80064ec:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	3301      	adds	r3, #1
 80064f2:	60bb      	str	r3, [r7, #8]
 80064f4:	697a      	ldr	r2, [r7, #20]
 80064f6:	429a      	cmp	r2, r3
 80064f8:	d307      	bcc.n	800650a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f003 0301 	and.w	r3, r3, #1
 8006504:	2b00      	cmp	r3, #0
 8006506:	d1f2      	bne.n	80064ee <HAL_DMA_IRQHandler+0x2ca>
 8006508:	e000      	b.n	800650c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800650a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2200      	movs	r2, #0
 8006510:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2201      	movs	r2, #1
 8006518:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006520:	2b00      	cmp	r3, #0
 8006522:	d005      	beq.n	8006530 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	4798      	blx	r3
 800652c:	e000      	b.n	8006530 <HAL_DMA_IRQHandler+0x30c>
        return;
 800652e:	bf00      	nop
    }
  }
}
 8006530:	3718      	adds	r7, #24
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}
 8006536:	bf00      	nop

08006538 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006538:	b480      	push	{r7}
 800653a:	b085      	sub	sp, #20
 800653c:	af00      	add	r7, sp, #0
 800653e:	60f8      	str	r0, [r7, #12]
 8006540:	60b9      	str	r1, [r7, #8]
 8006542:	607a      	str	r2, [r7, #4]
 8006544:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006554:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	683a      	ldr	r2, [r7, #0]
 800655c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	689b      	ldr	r3, [r3, #8]
 8006562:	2b40      	cmp	r3, #64	; 0x40
 8006564:	d108      	bne.n	8006578 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	687a      	ldr	r2, [r7, #4]
 800656c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	68ba      	ldr	r2, [r7, #8]
 8006574:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006576:	e007      	b.n	8006588 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	68ba      	ldr	r2, [r7, #8]
 800657e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	687a      	ldr	r2, [r7, #4]
 8006586:	60da      	str	r2, [r3, #12]
}
 8006588:	bf00      	nop
 800658a:	3714      	adds	r7, #20
 800658c:	46bd      	mov	sp, r7
 800658e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006592:	4770      	bx	lr

08006594 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006594:	b480      	push	{r7}
 8006596:	b085      	sub	sp, #20
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	b2db      	uxtb	r3, r3
 80065a2:	3b10      	subs	r3, #16
 80065a4:	4a14      	ldr	r2, [pc, #80]	; (80065f8 <DMA_CalcBaseAndBitshift+0x64>)
 80065a6:	fba2 2303 	umull	r2, r3, r2, r3
 80065aa:	091b      	lsrs	r3, r3, #4
 80065ac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80065ae:	4a13      	ldr	r2, [pc, #76]	; (80065fc <DMA_CalcBaseAndBitshift+0x68>)
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	4413      	add	r3, r2
 80065b4:	781b      	ldrb	r3, [r3, #0]
 80065b6:	461a      	mov	r2, r3
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	2b03      	cmp	r3, #3
 80065c0:	d909      	bls.n	80065d6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80065ca:	f023 0303 	bic.w	r3, r3, #3
 80065ce:	1d1a      	adds	r2, r3, #4
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	659a      	str	r2, [r3, #88]	; 0x58
 80065d4:	e007      	b.n	80065e6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80065de:	f023 0303 	bic.w	r3, r3, #3
 80065e2:	687a      	ldr	r2, [r7, #4]
 80065e4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3714      	adds	r7, #20
 80065ee:	46bd      	mov	sp, r7
 80065f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f4:	4770      	bx	lr
 80065f6:	bf00      	nop
 80065f8:	aaaaaaab 	.word	0xaaaaaaab
 80065fc:	08012630 	.word	0x08012630

08006600 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006600:	b480      	push	{r7}
 8006602:	b085      	sub	sp, #20
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006608:	2300      	movs	r3, #0
 800660a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006610:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	699b      	ldr	r3, [r3, #24]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d11f      	bne.n	800665a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800661a:	68bb      	ldr	r3, [r7, #8]
 800661c:	2b03      	cmp	r3, #3
 800661e:	d855      	bhi.n	80066cc <DMA_CheckFifoParam+0xcc>
 8006620:	a201      	add	r2, pc, #4	; (adr r2, 8006628 <DMA_CheckFifoParam+0x28>)
 8006622:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006626:	bf00      	nop
 8006628:	08006639 	.word	0x08006639
 800662c:	0800664b 	.word	0x0800664b
 8006630:	08006639 	.word	0x08006639
 8006634:	080066cd 	.word	0x080066cd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800663c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006640:	2b00      	cmp	r3, #0
 8006642:	d045      	beq.n	80066d0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8006644:	2301      	movs	r3, #1
 8006646:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006648:	e042      	b.n	80066d0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800664e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006652:	d13f      	bne.n	80066d4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006658:	e03c      	b.n	80066d4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	699b      	ldr	r3, [r3, #24]
 800665e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006662:	d121      	bne.n	80066a8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	2b03      	cmp	r3, #3
 8006668:	d836      	bhi.n	80066d8 <DMA_CheckFifoParam+0xd8>
 800666a:	a201      	add	r2, pc, #4	; (adr r2, 8006670 <DMA_CheckFifoParam+0x70>)
 800666c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006670:	08006681 	.word	0x08006681
 8006674:	08006687 	.word	0x08006687
 8006678:	08006681 	.word	0x08006681
 800667c:	08006699 	.word	0x08006699
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006680:	2301      	movs	r3, #1
 8006682:	73fb      	strb	r3, [r7, #15]
      break;
 8006684:	e02f      	b.n	80066e6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800668a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800668e:	2b00      	cmp	r3, #0
 8006690:	d024      	beq.n	80066dc <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8006692:	2301      	movs	r3, #1
 8006694:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006696:	e021      	b.n	80066dc <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800669c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80066a0:	d11e      	bne.n	80066e0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80066a2:	2301      	movs	r3, #1
 80066a4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80066a6:	e01b      	b.n	80066e0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	2b02      	cmp	r3, #2
 80066ac:	d902      	bls.n	80066b4 <DMA_CheckFifoParam+0xb4>
 80066ae:	2b03      	cmp	r3, #3
 80066b0:	d003      	beq.n	80066ba <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80066b2:	e018      	b.n	80066e6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80066b4:	2301      	movs	r3, #1
 80066b6:	73fb      	strb	r3, [r7, #15]
      break;
 80066b8:	e015      	b.n	80066e6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d00e      	beq.n	80066e4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80066c6:	2301      	movs	r3, #1
 80066c8:	73fb      	strb	r3, [r7, #15]
      break;
 80066ca:	e00b      	b.n	80066e4 <DMA_CheckFifoParam+0xe4>
      break;
 80066cc:	bf00      	nop
 80066ce:	e00a      	b.n	80066e6 <DMA_CheckFifoParam+0xe6>
      break;
 80066d0:	bf00      	nop
 80066d2:	e008      	b.n	80066e6 <DMA_CheckFifoParam+0xe6>
      break;
 80066d4:	bf00      	nop
 80066d6:	e006      	b.n	80066e6 <DMA_CheckFifoParam+0xe6>
      break;
 80066d8:	bf00      	nop
 80066da:	e004      	b.n	80066e6 <DMA_CheckFifoParam+0xe6>
      break;
 80066dc:	bf00      	nop
 80066de:	e002      	b.n	80066e6 <DMA_CheckFifoParam+0xe6>
      break;   
 80066e0:	bf00      	nop
 80066e2:	e000      	b.n	80066e6 <DMA_CheckFifoParam+0xe6>
      break;
 80066e4:	bf00      	nop
    }
  } 
  
  return status; 
 80066e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	3714      	adds	r7, #20
 80066ec:	46bd      	mov	sp, r7
 80066ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f2:	4770      	bx	lr

080066f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b089      	sub	sp, #36	; 0x24
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
 80066fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80066fe:	2300      	movs	r3, #0
 8006700:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006702:	2300      	movs	r3, #0
 8006704:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006706:	2300      	movs	r3, #0
 8006708:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800670a:	2300      	movs	r3, #0
 800670c:	61fb      	str	r3, [r7, #28]
 800670e:	e153      	b.n	80069b8 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006710:	2201      	movs	r2, #1
 8006712:	69fb      	ldr	r3, [r7, #28]
 8006714:	fa02 f303 	lsl.w	r3, r2, r3
 8006718:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	697a      	ldr	r2, [r7, #20]
 8006720:	4013      	ands	r3, r2
 8006722:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006724:	693a      	ldr	r2, [r7, #16]
 8006726:	697b      	ldr	r3, [r7, #20]
 8006728:	429a      	cmp	r2, r3
 800672a:	f040 8142 	bne.w	80069b2 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	685b      	ldr	r3, [r3, #4]
 8006732:	2b01      	cmp	r3, #1
 8006734:	d00b      	beq.n	800674e <HAL_GPIO_Init+0x5a>
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	2b02      	cmp	r3, #2
 800673c:	d007      	beq.n	800674e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8006742:	2b11      	cmp	r3, #17
 8006744:	d003      	beq.n	800674e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	2b12      	cmp	r3, #18
 800674c:	d130      	bne.n	80067b0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006754:	69fb      	ldr	r3, [r7, #28]
 8006756:	005b      	lsls	r3, r3, #1
 8006758:	2203      	movs	r2, #3
 800675a:	fa02 f303 	lsl.w	r3, r2, r3
 800675e:	43db      	mvns	r3, r3
 8006760:	69ba      	ldr	r2, [r7, #24]
 8006762:	4013      	ands	r3, r2
 8006764:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	68da      	ldr	r2, [r3, #12]
 800676a:	69fb      	ldr	r3, [r7, #28]
 800676c:	005b      	lsls	r3, r3, #1
 800676e:	fa02 f303 	lsl.w	r3, r2, r3
 8006772:	69ba      	ldr	r2, [r7, #24]
 8006774:	4313      	orrs	r3, r2
 8006776:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	69ba      	ldr	r2, [r7, #24]
 800677c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006784:	2201      	movs	r2, #1
 8006786:	69fb      	ldr	r3, [r7, #28]
 8006788:	fa02 f303 	lsl.w	r3, r2, r3
 800678c:	43db      	mvns	r3, r3
 800678e:	69ba      	ldr	r2, [r7, #24]
 8006790:	4013      	ands	r3, r2
 8006792:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	685b      	ldr	r3, [r3, #4]
 8006798:	091b      	lsrs	r3, r3, #4
 800679a:	f003 0201 	and.w	r2, r3, #1
 800679e:	69fb      	ldr	r3, [r7, #28]
 80067a0:	fa02 f303 	lsl.w	r3, r2, r3
 80067a4:	69ba      	ldr	r2, [r7, #24]
 80067a6:	4313      	orrs	r3, r2
 80067a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	69ba      	ldr	r2, [r7, #24]
 80067ae:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	68db      	ldr	r3, [r3, #12]
 80067b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80067b6:	69fb      	ldr	r3, [r7, #28]
 80067b8:	005b      	lsls	r3, r3, #1
 80067ba:	2203      	movs	r2, #3
 80067bc:	fa02 f303 	lsl.w	r3, r2, r3
 80067c0:	43db      	mvns	r3, r3
 80067c2:	69ba      	ldr	r2, [r7, #24]
 80067c4:	4013      	ands	r3, r2
 80067c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	689a      	ldr	r2, [r3, #8]
 80067cc:	69fb      	ldr	r3, [r7, #28]
 80067ce:	005b      	lsls	r3, r3, #1
 80067d0:	fa02 f303 	lsl.w	r3, r2, r3
 80067d4:	69ba      	ldr	r2, [r7, #24]
 80067d6:	4313      	orrs	r3, r2
 80067d8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	69ba      	ldr	r2, [r7, #24]
 80067de:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	685b      	ldr	r3, [r3, #4]
 80067e4:	2b02      	cmp	r3, #2
 80067e6:	d003      	beq.n	80067f0 <HAL_GPIO_Init+0xfc>
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	2b12      	cmp	r3, #18
 80067ee:	d123      	bne.n	8006838 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80067f0:	69fb      	ldr	r3, [r7, #28]
 80067f2:	08da      	lsrs	r2, r3, #3
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	3208      	adds	r2, #8
 80067f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80067fe:	69fb      	ldr	r3, [r7, #28]
 8006800:	f003 0307 	and.w	r3, r3, #7
 8006804:	009b      	lsls	r3, r3, #2
 8006806:	220f      	movs	r2, #15
 8006808:	fa02 f303 	lsl.w	r3, r2, r3
 800680c:	43db      	mvns	r3, r3
 800680e:	69ba      	ldr	r2, [r7, #24]
 8006810:	4013      	ands	r3, r2
 8006812:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	691a      	ldr	r2, [r3, #16]
 8006818:	69fb      	ldr	r3, [r7, #28]
 800681a:	f003 0307 	and.w	r3, r3, #7
 800681e:	009b      	lsls	r3, r3, #2
 8006820:	fa02 f303 	lsl.w	r3, r2, r3
 8006824:	69ba      	ldr	r2, [r7, #24]
 8006826:	4313      	orrs	r3, r2
 8006828:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800682a:	69fb      	ldr	r3, [r7, #28]
 800682c:	08da      	lsrs	r2, r3, #3
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	3208      	adds	r2, #8
 8006832:	69b9      	ldr	r1, [r7, #24]
 8006834:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800683e:	69fb      	ldr	r3, [r7, #28]
 8006840:	005b      	lsls	r3, r3, #1
 8006842:	2203      	movs	r2, #3
 8006844:	fa02 f303 	lsl.w	r3, r2, r3
 8006848:	43db      	mvns	r3, r3
 800684a:	69ba      	ldr	r2, [r7, #24]
 800684c:	4013      	ands	r3, r2
 800684e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	f003 0203 	and.w	r2, r3, #3
 8006858:	69fb      	ldr	r3, [r7, #28]
 800685a:	005b      	lsls	r3, r3, #1
 800685c:	fa02 f303 	lsl.w	r3, r2, r3
 8006860:	69ba      	ldr	r2, [r7, #24]
 8006862:	4313      	orrs	r3, r2
 8006864:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	69ba      	ldr	r2, [r7, #24]
 800686a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006874:	2b00      	cmp	r3, #0
 8006876:	f000 809c 	beq.w	80069b2 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800687a:	2300      	movs	r3, #0
 800687c:	60fb      	str	r3, [r7, #12]
 800687e:	4b53      	ldr	r3, [pc, #332]	; (80069cc <HAL_GPIO_Init+0x2d8>)
 8006880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006882:	4a52      	ldr	r2, [pc, #328]	; (80069cc <HAL_GPIO_Init+0x2d8>)
 8006884:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006888:	6453      	str	r3, [r2, #68]	; 0x44
 800688a:	4b50      	ldr	r3, [pc, #320]	; (80069cc <HAL_GPIO_Init+0x2d8>)
 800688c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800688e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006892:	60fb      	str	r3, [r7, #12]
 8006894:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006896:	4a4e      	ldr	r2, [pc, #312]	; (80069d0 <HAL_GPIO_Init+0x2dc>)
 8006898:	69fb      	ldr	r3, [r7, #28]
 800689a:	089b      	lsrs	r3, r3, #2
 800689c:	3302      	adds	r3, #2
 800689e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80068a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80068a4:	69fb      	ldr	r3, [r7, #28]
 80068a6:	f003 0303 	and.w	r3, r3, #3
 80068aa:	009b      	lsls	r3, r3, #2
 80068ac:	220f      	movs	r2, #15
 80068ae:	fa02 f303 	lsl.w	r3, r2, r3
 80068b2:	43db      	mvns	r3, r3
 80068b4:	69ba      	ldr	r2, [r7, #24]
 80068b6:	4013      	ands	r3, r2
 80068b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	4a45      	ldr	r2, [pc, #276]	; (80069d4 <HAL_GPIO_Init+0x2e0>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d013      	beq.n	80068ea <HAL_GPIO_Init+0x1f6>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	4a44      	ldr	r2, [pc, #272]	; (80069d8 <HAL_GPIO_Init+0x2e4>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d00d      	beq.n	80068e6 <HAL_GPIO_Init+0x1f2>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	4a43      	ldr	r2, [pc, #268]	; (80069dc <HAL_GPIO_Init+0x2e8>)
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d007      	beq.n	80068e2 <HAL_GPIO_Init+0x1ee>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	4a42      	ldr	r2, [pc, #264]	; (80069e0 <HAL_GPIO_Init+0x2ec>)
 80068d6:	4293      	cmp	r3, r2
 80068d8:	d101      	bne.n	80068de <HAL_GPIO_Init+0x1ea>
 80068da:	2303      	movs	r3, #3
 80068dc:	e006      	b.n	80068ec <HAL_GPIO_Init+0x1f8>
 80068de:	2307      	movs	r3, #7
 80068e0:	e004      	b.n	80068ec <HAL_GPIO_Init+0x1f8>
 80068e2:	2302      	movs	r3, #2
 80068e4:	e002      	b.n	80068ec <HAL_GPIO_Init+0x1f8>
 80068e6:	2301      	movs	r3, #1
 80068e8:	e000      	b.n	80068ec <HAL_GPIO_Init+0x1f8>
 80068ea:	2300      	movs	r3, #0
 80068ec:	69fa      	ldr	r2, [r7, #28]
 80068ee:	f002 0203 	and.w	r2, r2, #3
 80068f2:	0092      	lsls	r2, r2, #2
 80068f4:	4093      	lsls	r3, r2
 80068f6:	69ba      	ldr	r2, [r7, #24]
 80068f8:	4313      	orrs	r3, r2
 80068fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80068fc:	4934      	ldr	r1, [pc, #208]	; (80069d0 <HAL_GPIO_Init+0x2dc>)
 80068fe:	69fb      	ldr	r3, [r7, #28]
 8006900:	089b      	lsrs	r3, r3, #2
 8006902:	3302      	adds	r3, #2
 8006904:	69ba      	ldr	r2, [r7, #24]
 8006906:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800690a:	4b36      	ldr	r3, [pc, #216]	; (80069e4 <HAL_GPIO_Init+0x2f0>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006910:	693b      	ldr	r3, [r7, #16]
 8006912:	43db      	mvns	r3, r3
 8006914:	69ba      	ldr	r2, [r7, #24]
 8006916:	4013      	ands	r3, r2
 8006918:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	685b      	ldr	r3, [r3, #4]
 800691e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006922:	2b00      	cmp	r3, #0
 8006924:	d003      	beq.n	800692e <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8006926:	69ba      	ldr	r2, [r7, #24]
 8006928:	693b      	ldr	r3, [r7, #16]
 800692a:	4313      	orrs	r3, r2
 800692c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800692e:	4a2d      	ldr	r2, [pc, #180]	; (80069e4 <HAL_GPIO_Init+0x2f0>)
 8006930:	69bb      	ldr	r3, [r7, #24]
 8006932:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006934:	4b2b      	ldr	r3, [pc, #172]	; (80069e4 <HAL_GPIO_Init+0x2f0>)
 8006936:	685b      	ldr	r3, [r3, #4]
 8006938:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800693a:	693b      	ldr	r3, [r7, #16]
 800693c:	43db      	mvns	r3, r3
 800693e:	69ba      	ldr	r2, [r7, #24]
 8006940:	4013      	ands	r3, r2
 8006942:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006944:	683b      	ldr	r3, [r7, #0]
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800694c:	2b00      	cmp	r3, #0
 800694e:	d003      	beq.n	8006958 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8006950:	69ba      	ldr	r2, [r7, #24]
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	4313      	orrs	r3, r2
 8006956:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006958:	4a22      	ldr	r2, [pc, #136]	; (80069e4 <HAL_GPIO_Init+0x2f0>)
 800695a:	69bb      	ldr	r3, [r7, #24]
 800695c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800695e:	4b21      	ldr	r3, [pc, #132]	; (80069e4 <HAL_GPIO_Init+0x2f0>)
 8006960:	689b      	ldr	r3, [r3, #8]
 8006962:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	43db      	mvns	r3, r3
 8006968:	69ba      	ldr	r2, [r7, #24]
 800696a:	4013      	ands	r3, r2
 800696c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006976:	2b00      	cmp	r3, #0
 8006978:	d003      	beq.n	8006982 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 800697a:	69ba      	ldr	r2, [r7, #24]
 800697c:	693b      	ldr	r3, [r7, #16]
 800697e:	4313      	orrs	r3, r2
 8006980:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006982:	4a18      	ldr	r2, [pc, #96]	; (80069e4 <HAL_GPIO_Init+0x2f0>)
 8006984:	69bb      	ldr	r3, [r7, #24]
 8006986:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006988:	4b16      	ldr	r3, [pc, #88]	; (80069e4 <HAL_GPIO_Init+0x2f0>)
 800698a:	68db      	ldr	r3, [r3, #12]
 800698c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	43db      	mvns	r3, r3
 8006992:	69ba      	ldr	r2, [r7, #24]
 8006994:	4013      	ands	r3, r2
 8006996:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d003      	beq.n	80069ac <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80069a4:	69ba      	ldr	r2, [r7, #24]
 80069a6:	693b      	ldr	r3, [r7, #16]
 80069a8:	4313      	orrs	r3, r2
 80069aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80069ac:	4a0d      	ldr	r2, [pc, #52]	; (80069e4 <HAL_GPIO_Init+0x2f0>)
 80069ae:	69bb      	ldr	r3, [r7, #24]
 80069b0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80069b2:	69fb      	ldr	r3, [r7, #28]
 80069b4:	3301      	adds	r3, #1
 80069b6:	61fb      	str	r3, [r7, #28]
 80069b8:	69fb      	ldr	r3, [r7, #28]
 80069ba:	2b0f      	cmp	r3, #15
 80069bc:	f67f aea8 	bls.w	8006710 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80069c0:	bf00      	nop
 80069c2:	3724      	adds	r7, #36	; 0x24
 80069c4:	46bd      	mov	sp, r7
 80069c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ca:	4770      	bx	lr
 80069cc:	40023800 	.word	0x40023800
 80069d0:	40013800 	.word	0x40013800
 80069d4:	40020000 	.word	0x40020000
 80069d8:	40020400 	.word	0x40020400
 80069dc:	40020800 	.word	0x40020800
 80069e0:	40020c00 	.word	0x40020c00
 80069e4:	40013c00 	.word	0x40013c00

080069e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80069e8:	b480      	push	{r7}
 80069ea:	b083      	sub	sp, #12
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
 80069f0:	460b      	mov	r3, r1
 80069f2:	807b      	strh	r3, [r7, #2]
 80069f4:	4613      	mov	r3, r2
 80069f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80069f8:	787b      	ldrb	r3, [r7, #1]
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d003      	beq.n	8006a06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80069fe:	887a      	ldrh	r2, [r7, #2]
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006a04:	e003      	b.n	8006a0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006a06:	887b      	ldrh	r3, [r7, #2]
 8006a08:	041a      	lsls	r2, r3, #16
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	619a      	str	r2, [r3, #24]
}
 8006a0e:	bf00      	nop
 8006a10:	370c      	adds	r7, #12
 8006a12:	46bd      	mov	sp, r7
 8006a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a18:	4770      	bx	lr
	...

08006a1c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b084      	sub	sp, #16
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
 8006a24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d101      	bne.n	8006a30 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	e0cc      	b.n	8006bca <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006a30:	4b68      	ldr	r3, [pc, #416]	; (8006bd4 <HAL_RCC_ClockConfig+0x1b8>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f003 030f 	and.w	r3, r3, #15
 8006a38:	683a      	ldr	r2, [r7, #0]
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	d90c      	bls.n	8006a58 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a3e:	4b65      	ldr	r3, [pc, #404]	; (8006bd4 <HAL_RCC_ClockConfig+0x1b8>)
 8006a40:	683a      	ldr	r2, [r7, #0]
 8006a42:	b2d2      	uxtb	r2, r2
 8006a44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a46:	4b63      	ldr	r3, [pc, #396]	; (8006bd4 <HAL_RCC_ClockConfig+0x1b8>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f003 030f 	and.w	r3, r3, #15
 8006a4e:	683a      	ldr	r2, [r7, #0]
 8006a50:	429a      	cmp	r2, r3
 8006a52:	d001      	beq.n	8006a58 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006a54:	2301      	movs	r3, #1
 8006a56:	e0b8      	b.n	8006bca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f003 0302 	and.w	r3, r3, #2
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d020      	beq.n	8006aa6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f003 0304 	and.w	r3, r3, #4
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d005      	beq.n	8006a7c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006a70:	4b59      	ldr	r3, [pc, #356]	; (8006bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a72:	689b      	ldr	r3, [r3, #8]
 8006a74:	4a58      	ldr	r2, [pc, #352]	; (8006bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a76:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006a7a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f003 0308 	and.w	r3, r3, #8
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d005      	beq.n	8006a94 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006a88:	4b53      	ldr	r3, [pc, #332]	; (8006bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a8a:	689b      	ldr	r3, [r3, #8]
 8006a8c:	4a52      	ldr	r2, [pc, #328]	; (8006bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a8e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006a92:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a94:	4b50      	ldr	r3, [pc, #320]	; (8006bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006a96:	689b      	ldr	r3, [r3, #8]
 8006a98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	494d      	ldr	r1, [pc, #308]	; (8006bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006aa2:	4313      	orrs	r3, r2
 8006aa4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f003 0301 	and.w	r3, r3, #1
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d044      	beq.n	8006b3c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	685b      	ldr	r3, [r3, #4]
 8006ab6:	2b01      	cmp	r3, #1
 8006ab8:	d107      	bne.n	8006aca <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006aba:	4b47      	ldr	r3, [pc, #284]	; (8006bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d119      	bne.n	8006afa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	e07f      	b.n	8006bca <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	685b      	ldr	r3, [r3, #4]
 8006ace:	2b02      	cmp	r3, #2
 8006ad0:	d003      	beq.n	8006ada <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006ad6:	2b03      	cmp	r3, #3
 8006ad8:	d107      	bne.n	8006aea <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006ada:	4b3f      	ldr	r3, [pc, #252]	; (8006bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d109      	bne.n	8006afa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006ae6:	2301      	movs	r3, #1
 8006ae8:	e06f      	b.n	8006bca <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006aea:	4b3b      	ldr	r3, [pc, #236]	; (8006bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f003 0302 	and.w	r3, r3, #2
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d101      	bne.n	8006afa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006af6:	2301      	movs	r3, #1
 8006af8:	e067      	b.n	8006bca <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006afa:	4b37      	ldr	r3, [pc, #220]	; (8006bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006afc:	689b      	ldr	r3, [r3, #8]
 8006afe:	f023 0203 	bic.w	r2, r3, #3
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	685b      	ldr	r3, [r3, #4]
 8006b06:	4934      	ldr	r1, [pc, #208]	; (8006bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006b08:	4313      	orrs	r3, r2
 8006b0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006b0c:	f7fe fa7e 	bl	800500c <HAL_GetTick>
 8006b10:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b12:	e00a      	b.n	8006b2a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b14:	f7fe fa7a 	bl	800500c <HAL_GetTick>
 8006b18:	4602      	mov	r2, r0
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	1ad3      	subs	r3, r2, r3
 8006b1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d901      	bls.n	8006b2a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006b26:	2303      	movs	r3, #3
 8006b28:	e04f      	b.n	8006bca <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b2a:	4b2b      	ldr	r3, [pc, #172]	; (8006bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006b2c:	689b      	ldr	r3, [r3, #8]
 8006b2e:	f003 020c 	and.w	r2, r3, #12
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	685b      	ldr	r3, [r3, #4]
 8006b36:	009b      	lsls	r3, r3, #2
 8006b38:	429a      	cmp	r2, r3
 8006b3a:	d1eb      	bne.n	8006b14 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006b3c:	4b25      	ldr	r3, [pc, #148]	; (8006bd4 <HAL_RCC_ClockConfig+0x1b8>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f003 030f 	and.w	r3, r3, #15
 8006b44:	683a      	ldr	r2, [r7, #0]
 8006b46:	429a      	cmp	r2, r3
 8006b48:	d20c      	bcs.n	8006b64 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b4a:	4b22      	ldr	r3, [pc, #136]	; (8006bd4 <HAL_RCC_ClockConfig+0x1b8>)
 8006b4c:	683a      	ldr	r2, [r7, #0]
 8006b4e:	b2d2      	uxtb	r2, r2
 8006b50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b52:	4b20      	ldr	r3, [pc, #128]	; (8006bd4 <HAL_RCC_ClockConfig+0x1b8>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	f003 030f 	and.w	r3, r3, #15
 8006b5a:	683a      	ldr	r2, [r7, #0]
 8006b5c:	429a      	cmp	r2, r3
 8006b5e:	d001      	beq.n	8006b64 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006b60:	2301      	movs	r3, #1
 8006b62:	e032      	b.n	8006bca <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f003 0304 	and.w	r3, r3, #4
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d008      	beq.n	8006b82 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b70:	4b19      	ldr	r3, [pc, #100]	; (8006bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006b72:	689b      	ldr	r3, [r3, #8]
 8006b74:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	68db      	ldr	r3, [r3, #12]
 8006b7c:	4916      	ldr	r1, [pc, #88]	; (8006bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f003 0308 	and.w	r3, r3, #8
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d009      	beq.n	8006ba2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006b8e:	4b12      	ldr	r3, [pc, #72]	; (8006bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006b90:	689b      	ldr	r3, [r3, #8]
 8006b92:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	691b      	ldr	r3, [r3, #16]
 8006b9a:	00db      	lsls	r3, r3, #3
 8006b9c:	490e      	ldr	r1, [pc, #56]	; (8006bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006b9e:	4313      	orrs	r3, r2
 8006ba0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006ba2:	f000 f821 	bl	8006be8 <HAL_RCC_GetSysClockFreq>
 8006ba6:	4601      	mov	r1, r0
 8006ba8:	4b0b      	ldr	r3, [pc, #44]	; (8006bd8 <HAL_RCC_ClockConfig+0x1bc>)
 8006baa:	689b      	ldr	r3, [r3, #8]
 8006bac:	091b      	lsrs	r3, r3, #4
 8006bae:	f003 030f 	and.w	r3, r3, #15
 8006bb2:	4a0a      	ldr	r2, [pc, #40]	; (8006bdc <HAL_RCC_ClockConfig+0x1c0>)
 8006bb4:	5cd3      	ldrb	r3, [r2, r3]
 8006bb6:	fa21 f303 	lsr.w	r3, r1, r3
 8006bba:	4a09      	ldr	r2, [pc, #36]	; (8006be0 <HAL_RCC_ClockConfig+0x1c4>)
 8006bbc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006bbe:	4b09      	ldr	r3, [pc, #36]	; (8006be4 <HAL_RCC_ClockConfig+0x1c8>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	f7fe f9de 	bl	8004f84 <HAL_InitTick>

  return HAL_OK;
 8006bc8:	2300      	movs	r3, #0
}
 8006bca:	4618      	mov	r0, r3
 8006bcc:	3710      	adds	r7, #16
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bd80      	pop	{r7, pc}
 8006bd2:	bf00      	nop
 8006bd4:	40023c00 	.word	0x40023c00
 8006bd8:	40023800 	.word	0x40023800
 8006bdc:	08012618 	.word	0x08012618
 8006be0:	20000058 	.word	0x20000058
 8006be4:	2000005c 	.word	0x2000005c

08006be8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006be8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006bea:	b085      	sub	sp, #20
 8006bec:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	607b      	str	r3, [r7, #4]
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	60fb      	str	r3, [r7, #12]
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006bfe:	4b50      	ldr	r3, [pc, #320]	; (8006d40 <HAL_RCC_GetSysClockFreq+0x158>)
 8006c00:	689b      	ldr	r3, [r3, #8]
 8006c02:	f003 030c 	and.w	r3, r3, #12
 8006c06:	2b04      	cmp	r3, #4
 8006c08:	d007      	beq.n	8006c1a <HAL_RCC_GetSysClockFreq+0x32>
 8006c0a:	2b08      	cmp	r3, #8
 8006c0c:	d008      	beq.n	8006c20 <HAL_RCC_GetSysClockFreq+0x38>
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	f040 808d 	bne.w	8006d2e <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006c14:	4b4b      	ldr	r3, [pc, #300]	; (8006d44 <HAL_RCC_GetSysClockFreq+0x15c>)
 8006c16:	60bb      	str	r3, [r7, #8]
       break;
 8006c18:	e08c      	b.n	8006d34 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006c1a:	4b4b      	ldr	r3, [pc, #300]	; (8006d48 <HAL_RCC_GetSysClockFreq+0x160>)
 8006c1c:	60bb      	str	r3, [r7, #8]
      break;
 8006c1e:	e089      	b.n	8006d34 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006c20:	4b47      	ldr	r3, [pc, #284]	; (8006d40 <HAL_RCC_GetSysClockFreq+0x158>)
 8006c22:	685b      	ldr	r3, [r3, #4]
 8006c24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006c28:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006c2a:	4b45      	ldr	r3, [pc, #276]	; (8006d40 <HAL_RCC_GetSysClockFreq+0x158>)
 8006c2c:	685b      	ldr	r3, [r3, #4]
 8006c2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d023      	beq.n	8006c7e <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c36:	4b42      	ldr	r3, [pc, #264]	; (8006d40 <HAL_RCC_GetSysClockFreq+0x158>)
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	099b      	lsrs	r3, r3, #6
 8006c3c:	f04f 0400 	mov.w	r4, #0
 8006c40:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006c44:	f04f 0200 	mov.w	r2, #0
 8006c48:	ea03 0501 	and.w	r5, r3, r1
 8006c4c:	ea04 0602 	and.w	r6, r4, r2
 8006c50:	4a3d      	ldr	r2, [pc, #244]	; (8006d48 <HAL_RCC_GetSysClockFreq+0x160>)
 8006c52:	fb02 f106 	mul.w	r1, r2, r6
 8006c56:	2200      	movs	r2, #0
 8006c58:	fb02 f205 	mul.w	r2, r2, r5
 8006c5c:	440a      	add	r2, r1
 8006c5e:	493a      	ldr	r1, [pc, #232]	; (8006d48 <HAL_RCC_GetSysClockFreq+0x160>)
 8006c60:	fba5 0101 	umull	r0, r1, r5, r1
 8006c64:	1853      	adds	r3, r2, r1
 8006c66:	4619      	mov	r1, r3
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	f04f 0400 	mov.w	r4, #0
 8006c6e:	461a      	mov	r2, r3
 8006c70:	4623      	mov	r3, r4
 8006c72:	f7fa f829 	bl	8000cc8 <__aeabi_uldivmod>
 8006c76:	4603      	mov	r3, r0
 8006c78:	460c      	mov	r4, r1
 8006c7a:	60fb      	str	r3, [r7, #12]
 8006c7c:	e049      	b.n	8006d12 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c7e:	4b30      	ldr	r3, [pc, #192]	; (8006d40 <HAL_RCC_GetSysClockFreq+0x158>)
 8006c80:	685b      	ldr	r3, [r3, #4]
 8006c82:	099b      	lsrs	r3, r3, #6
 8006c84:	f04f 0400 	mov.w	r4, #0
 8006c88:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006c8c:	f04f 0200 	mov.w	r2, #0
 8006c90:	ea03 0501 	and.w	r5, r3, r1
 8006c94:	ea04 0602 	and.w	r6, r4, r2
 8006c98:	4629      	mov	r1, r5
 8006c9a:	4632      	mov	r2, r6
 8006c9c:	f04f 0300 	mov.w	r3, #0
 8006ca0:	f04f 0400 	mov.w	r4, #0
 8006ca4:	0154      	lsls	r4, r2, #5
 8006ca6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006caa:	014b      	lsls	r3, r1, #5
 8006cac:	4619      	mov	r1, r3
 8006cae:	4622      	mov	r2, r4
 8006cb0:	1b49      	subs	r1, r1, r5
 8006cb2:	eb62 0206 	sbc.w	r2, r2, r6
 8006cb6:	f04f 0300 	mov.w	r3, #0
 8006cba:	f04f 0400 	mov.w	r4, #0
 8006cbe:	0194      	lsls	r4, r2, #6
 8006cc0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006cc4:	018b      	lsls	r3, r1, #6
 8006cc6:	1a5b      	subs	r3, r3, r1
 8006cc8:	eb64 0402 	sbc.w	r4, r4, r2
 8006ccc:	f04f 0100 	mov.w	r1, #0
 8006cd0:	f04f 0200 	mov.w	r2, #0
 8006cd4:	00e2      	lsls	r2, r4, #3
 8006cd6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006cda:	00d9      	lsls	r1, r3, #3
 8006cdc:	460b      	mov	r3, r1
 8006cde:	4614      	mov	r4, r2
 8006ce0:	195b      	adds	r3, r3, r5
 8006ce2:	eb44 0406 	adc.w	r4, r4, r6
 8006ce6:	f04f 0100 	mov.w	r1, #0
 8006cea:	f04f 0200 	mov.w	r2, #0
 8006cee:	02a2      	lsls	r2, r4, #10
 8006cf0:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006cf4:	0299      	lsls	r1, r3, #10
 8006cf6:	460b      	mov	r3, r1
 8006cf8:	4614      	mov	r4, r2
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	4621      	mov	r1, r4
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	f04f 0400 	mov.w	r4, #0
 8006d04:	461a      	mov	r2, r3
 8006d06:	4623      	mov	r3, r4
 8006d08:	f7f9 ffde 	bl	8000cc8 <__aeabi_uldivmod>
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	460c      	mov	r4, r1
 8006d10:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006d12:	4b0b      	ldr	r3, [pc, #44]	; (8006d40 <HAL_RCC_GetSysClockFreq+0x158>)
 8006d14:	685b      	ldr	r3, [r3, #4]
 8006d16:	0c1b      	lsrs	r3, r3, #16
 8006d18:	f003 0303 	and.w	r3, r3, #3
 8006d1c:	3301      	adds	r3, #1
 8006d1e:	005b      	lsls	r3, r3, #1
 8006d20:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006d22:	68fa      	ldr	r2, [r7, #12]
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d2a:	60bb      	str	r3, [r7, #8]
      break;
 8006d2c:	e002      	b.n	8006d34 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006d2e:	4b05      	ldr	r3, [pc, #20]	; (8006d44 <HAL_RCC_GetSysClockFreq+0x15c>)
 8006d30:	60bb      	str	r3, [r7, #8]
      break;
 8006d32:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006d34:	68bb      	ldr	r3, [r7, #8]
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	3714      	adds	r7, #20
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d3e:	bf00      	nop
 8006d40:	40023800 	.word	0x40023800
 8006d44:	00f42400 	.word	0x00f42400
 8006d48:	017d7840 	.word	0x017d7840

08006d4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006d50:	4b03      	ldr	r3, [pc, #12]	; (8006d60 <HAL_RCC_GetHCLKFreq+0x14>)
 8006d52:	681b      	ldr	r3, [r3, #0]
}
 8006d54:	4618      	mov	r0, r3
 8006d56:	46bd      	mov	sp, r7
 8006d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5c:	4770      	bx	lr
 8006d5e:	bf00      	nop
 8006d60:	20000058 	.word	0x20000058

08006d64 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006d68:	f7ff fff0 	bl	8006d4c <HAL_RCC_GetHCLKFreq>
 8006d6c:	4601      	mov	r1, r0
 8006d6e:	4b05      	ldr	r3, [pc, #20]	; (8006d84 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006d70:	689b      	ldr	r3, [r3, #8]
 8006d72:	0a9b      	lsrs	r3, r3, #10
 8006d74:	f003 0307 	and.w	r3, r3, #7
 8006d78:	4a03      	ldr	r2, [pc, #12]	; (8006d88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d7a:	5cd3      	ldrb	r3, [r2, r3]
 8006d7c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006d80:	4618      	mov	r0, r3
 8006d82:	bd80      	pop	{r7, pc}
 8006d84:	40023800 	.word	0x40023800
 8006d88:	08012628 	.word	0x08012628

08006d8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006d90:	f7ff ffdc 	bl	8006d4c <HAL_RCC_GetHCLKFreq>
 8006d94:	4601      	mov	r1, r0
 8006d96:	4b05      	ldr	r3, [pc, #20]	; (8006dac <HAL_RCC_GetPCLK2Freq+0x20>)
 8006d98:	689b      	ldr	r3, [r3, #8]
 8006d9a:	0b5b      	lsrs	r3, r3, #13
 8006d9c:	f003 0307 	and.w	r3, r3, #7
 8006da0:	4a03      	ldr	r2, [pc, #12]	; (8006db0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006da2:	5cd3      	ldrb	r3, [r2, r3]
 8006da4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	bd80      	pop	{r7, pc}
 8006dac:	40023800 	.word	0x40023800
 8006db0:	08012628 	.word	0x08012628

08006db4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b086      	sub	sp, #24
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0U;
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	60fb      	str	r3, [r7, #12]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	617b      	str	r3, [r7, #20]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f003 0301 	and.w	r3, r3, #1
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d010      	beq.n	8006df6 <HAL_RCCEx_PeriphCLKConfig+0x42>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8006dd4:	4b87      	ldr	r3, [pc, #540]	; (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006dd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006dda:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	695b      	ldr	r3, [r3, #20]
 8006de2:	4984      	ldr	r1, [pc, #528]	; (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006de4:	4313      	orrs	r3, r2
 8006de6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	695b      	ldr	r3, [r3, #20]
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d101      	bne.n	8006df6 <HAL_RCCEx_PeriphCLKConfig+0x42>
    {
      plli2sused = 1U;
 8006df2:	2301      	movs	r3, #1
 8006df4:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f003 0302 	and.w	r3, r3, #2
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d010      	beq.n	8006e24 <HAL_RCCEx_PeriphCLKConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8006e02:	4b7c      	ldr	r3, [pc, #496]	; (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006e04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006e08:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	699b      	ldr	r3, [r3, #24]
 8006e10:	4978      	ldr	r1, [pc, #480]	; (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006e12:	4313      	orrs	r3, r2
 8006e14:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	699b      	ldr	r3, [r3, #24]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d101      	bne.n	8006e24 <HAL_RCCEx_PeriphCLKConfig+0x70>
    {
      plli2sused = 1U;
 8006e20:	2301      	movs	r3, #1
 8006e22:	617b      	str	r3, [r7, #20]
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f003 0308 	and.w	r3, r3, #8
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	f000 8083 	beq.w	8006f38 <HAL_RCCEx_PeriphCLKConfig+0x184>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006e32:	2300      	movs	r3, #0
 8006e34:	60bb      	str	r3, [r7, #8]
 8006e36:	4b6f      	ldr	r3, [pc, #444]	; (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e3a:	4a6e      	ldr	r2, [pc, #440]	; (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006e3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006e40:	6413      	str	r3, [r2, #64]	; 0x40
 8006e42:	4b6c      	ldr	r3, [pc, #432]	; (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e4a:	60bb      	str	r3, [r7, #8]
 8006e4c:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006e4e:	4b6a      	ldr	r3, [pc, #424]	; (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a69      	ldr	r2, [pc, #420]	; (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8006e54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e58:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006e5a:	f7fe f8d7 	bl	800500c <HAL_GetTick>
 8006e5e:	6138      	str	r0, [r7, #16]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006e60:	e008      	b.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006e62:	f7fe f8d3 	bl	800500c <HAL_GetTick>
 8006e66:	4602      	mov	r2, r0
 8006e68:	693b      	ldr	r3, [r7, #16]
 8006e6a:	1ad3      	subs	r3, r2, r3
 8006e6c:	2b02      	cmp	r3, #2
 8006e6e:	d901      	bls.n	8006e74 <HAL_RCCEx_PeriphCLKConfig+0xc0>
      {
        return HAL_TIMEOUT;
 8006e70:	2303      	movs	r3, #3
 8006e72:	e162      	b.n	800713a <HAL_RCCEx_PeriphCLKConfig+0x386>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006e74:	4b60      	ldr	r3, [pc, #384]	; (8006ff8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d0f0      	beq.n	8006e62 <HAL_RCCEx_PeriphCLKConfig+0xae>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006e80:	4b5c      	ldr	r3, [pc, #368]	; (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006e82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e84:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e88:	60fb      	str	r3, [r7, #12]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d02f      	beq.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	69db      	ldr	r3, [r3, #28]
 8006e94:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e98:	68fa      	ldr	r2, [r7, #12]
 8006e9a:	429a      	cmp	r2, r3
 8006e9c:	d028      	beq.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006e9e:	4b55      	ldr	r3, [pc, #340]	; (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006ea0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ea2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006ea6:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006ea8:	4b54      	ldr	r3, [pc, #336]	; (8006ffc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8006eaa:	2201      	movs	r2, #1
 8006eac:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006eae:	4b53      	ldr	r3, [pc, #332]	; (8006ffc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006eb4:	4a4f      	ldr	r2, [pc, #316]	; (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006eba:	4b4e      	ldr	r3, [pc, #312]	; (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006ebc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ebe:	f003 0301 	and.w	r3, r3, #1
 8006ec2:	2b01      	cmp	r3, #1
 8006ec4:	d114      	bne.n	8006ef0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8006ec6:	f7fe f8a1 	bl	800500c <HAL_GetTick>
 8006eca:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ecc:	e00a      	b.n	8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006ece:	f7fe f89d 	bl	800500c <HAL_GetTick>
 8006ed2:	4602      	mov	r2, r0
 8006ed4:	693b      	ldr	r3, [r7, #16]
 8006ed6:	1ad3      	subs	r3, r2, r3
 8006ed8:	f241 3288 	movw	r2, #5000	; 0x1388
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d901      	bls.n	8006ee4 <HAL_RCCEx_PeriphCLKConfig+0x130>
          {
            return HAL_TIMEOUT;
 8006ee0:	2303      	movs	r3, #3
 8006ee2:	e12a      	b.n	800713a <HAL_RCCEx_PeriphCLKConfig+0x386>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ee4:	4b43      	ldr	r3, [pc, #268]	; (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006ee6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ee8:	f003 0302 	and.w	r3, r3, #2
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d0ee      	beq.n	8006ece <HAL_RCCEx_PeriphCLKConfig+0x11a>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	69db      	ldr	r3, [r3, #28]
 8006ef4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006ef8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006efc:	d10d      	bne.n	8006f1a <HAL_RCCEx_PeriphCLKConfig+0x166>
 8006efe:	4b3d      	ldr	r3, [pc, #244]	; (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006f00:	689b      	ldr	r3, [r3, #8]
 8006f02:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	69db      	ldr	r3, [r3, #28]
 8006f0a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006f0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f12:	4938      	ldr	r1, [pc, #224]	; (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006f14:	4313      	orrs	r3, r2
 8006f16:	608b      	str	r3, [r1, #8]
 8006f18:	e005      	b.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x172>
 8006f1a:	4b36      	ldr	r3, [pc, #216]	; (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006f1c:	689b      	ldr	r3, [r3, #8]
 8006f1e:	4a35      	ldr	r2, [pc, #212]	; (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006f20:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006f24:	6093      	str	r3, [r2, #8]
 8006f26:	4b33      	ldr	r3, [pc, #204]	; (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006f28:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	69db      	ldr	r3, [r3, #28]
 8006f2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006f32:	4930      	ldr	r1, [pc, #192]	; (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006f34:	4313      	orrs	r3, r2
 8006f36:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f003 0304 	and.w	r3, r3, #4
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d004      	beq.n	8006f4e <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8006f4a:	4b2d      	ldr	r3, [pc, #180]	; (8007000 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8006f4c:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f003 0310 	and.w	r3, r3, #16
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d00a      	beq.n	8006f70 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8006f5a:	4b26      	ldr	r3, [pc, #152]	; (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006f5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006f60:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f68:	4922      	ldr	r1, [pc, #136]	; (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006f6a:	4313      	orrs	r3, r2
 8006f6c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f003 0320 	and.w	r3, r3, #32
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d011      	beq.n	8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006f7c:	4b1d      	ldr	r3, [pc, #116]	; (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006f7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006f82:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f8a:	491a      	ldr	r1, [pc, #104]	; (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006f8c:	4313      	orrs	r3, r2
 8006f8e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f96:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006f9a:	d101      	bne.n	8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      plli2sused = 1U;
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	617b      	str	r3, [r7, #20]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d00a      	beq.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8006fac:	4b11      	ldr	r3, [pc, #68]	; (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006fae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006fb2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	6a1b      	ldr	r3, [r3, #32]
 8006fba:	490e      	ldr	r1, [pc, #56]	; (8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8006fc2:	697b      	ldr	r3, [r7, #20]
 8006fc4:	2b01      	cmp	r3, #1
 8006fc6:	d004      	beq.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	2b80      	cmp	r3, #128	; 0x80
 8006fce:	f040 8091 	bne.w	80070f4 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006fd2:	4b0c      	ldr	r3, [pc, #48]	; (8007004 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006fd8:	f7fe f818 	bl	800500c <HAL_GetTick>
 8006fdc:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006fde:	e013      	b.n	8007008 <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8006fe0:	f7fe f814 	bl	800500c <HAL_GetTick>
 8006fe4:	4602      	mov	r2, r0
 8006fe6:	693b      	ldr	r3, [r7, #16]
 8006fe8:	1ad3      	subs	r3, r2, r3
 8006fea:	2b02      	cmp	r3, #2
 8006fec:	d90c      	bls.n	8007008 <HAL_RCCEx_PeriphCLKConfig+0x254>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006fee:	2303      	movs	r3, #3
 8006ff0:	e0a3      	b.n	800713a <HAL_RCCEx_PeriphCLKConfig+0x386>
 8006ff2:	bf00      	nop
 8006ff4:	40023800 	.word	0x40023800
 8006ff8:	40007000 	.word	0x40007000
 8006ffc:	42470e40 	.word	0x42470e40
 8007000:	424711e0 	.word	0x424711e0
 8007004:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007008:	4b4e      	ldr	r3, [pc, #312]	; (8007144 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007010:	2b00      	cmp	r3, #0
 8007012:	d1e5      	bne.n	8006fe0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 8007014:	4a4c      	ldr	r2, [pc, #304]	; (8007148 <HAL_RCCEx_PeriphCLKConfig+0x394>)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800701a:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f003 0301 	and.w	r3, r3, #1
 8007024:	2b00      	cmp	r3, #0
 8007026:	d003      	beq.n	8007030 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	695b      	ldr	r3, [r3, #20]
 800702c:	2b00      	cmp	r3, #0
 800702e:	d023      	beq.n	8007078 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8007038:	2b00      	cmp	r3, #0
 800703a:	d003      	beq.n	8007044 <HAL_RCCEx_PeriphCLKConfig+0x290>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	699b      	ldr	r3, [r3, #24]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d019      	beq.n	8007078 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f003 0320 	and.w	r3, r3, #32
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 800704c:	2b00      	cmp	r3, #0
 800704e:	d004      	beq.n	800705a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007054:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007058:	d00e      	beq.n	8007078 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f003 0340 	and.w	r3, r3, #64	; 0x40
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8007062:	2b00      	cmp	r3, #0
 8007064:	d019      	beq.n	800709a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6a1b      	ldr	r3, [r3, #32]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d115      	bne.n	800709a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007072:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007076:	d110      	bne.n	800709a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	685a      	ldr	r2, [r3, #4]
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	689b      	ldr	r3, [r3, #8]
 8007080:	019b      	lsls	r3, r3, #6
 8007082:	431a      	orrs	r2, r3
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	68db      	ldr	r3, [r3, #12]
 8007088:	061b      	lsls	r3, r3, #24
 800708a:	431a      	orrs	r2, r3
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	691b      	ldr	r3, [r3, #16]
 8007090:	071b      	lsls	r3, r3, #28
 8007092:	492c      	ldr	r1, [pc, #176]	; (8007144 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8007094:	4313      	orrs	r3, r2
 8007096:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d010      	beq.n	80070c8 <HAL_RCCEx_PeriphCLKConfig+0x314>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	685a      	ldr	r2, [r3, #4]
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	689b      	ldr	r3, [r3, #8]
 80070ae:	019b      	lsls	r3, r3, #6
 80070b0:	431a      	orrs	r2, r3
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	68db      	ldr	r3, [r3, #12]
 80070b6:	061b      	lsls	r3, r3, #24
 80070b8:	431a      	orrs	r2, r3
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	691b      	ldr	r3, [r3, #16]
 80070be:	071b      	lsls	r3, r3, #28
 80070c0:	4920      	ldr	r1, [pc, #128]	; (8007144 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80070c2:	4313      	orrs	r3, r2
 80070c4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80070c8:	4b20      	ldr	r3, [pc, #128]	; (800714c <HAL_RCCEx_PeriphCLKConfig+0x398>)
 80070ca:	2201      	movs	r2, #1
 80070cc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80070ce:	f7fd ff9d 	bl	800500c <HAL_GetTick>
 80070d2:	6138      	str	r0, [r7, #16]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80070d4:	e008      	b.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80070d6:	f7fd ff99 	bl	800500c <HAL_GetTick>
 80070da:	4602      	mov	r2, r0
 80070dc:	693b      	ldr	r3, [r7, #16]
 80070de:	1ad3      	subs	r3, r2, r3
 80070e0:	2b02      	cmp	r3, #2
 80070e2:	d901      	bls.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x334>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80070e4:	2303      	movs	r3, #3
 80070e6:	e028      	b.n	800713a <HAL_RCCEx_PeriphCLKConfig+0x386>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80070e8:	4b16      	ldr	r3, [pc, #88]	; (8007144 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d0f0      	beq.n	80070d6 <HAL_RCCEx_PeriphCLKConfig+0x322>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d00a      	beq.n	8007116 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007100:	4b10      	ldr	r3, [pc, #64]	; (8007144 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8007102:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007106:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800710e:	490d      	ldr	r1, [pc, #52]	; (8007144 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8007110:	4313      	orrs	r3, r2
 8007112:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800711e:	2b00      	cmp	r3, #0
 8007120:	d00a      	beq.n	8007138 <HAL_RCCEx_PeriphCLKConfig+0x384>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007122:	4b08      	ldr	r3, [pc, #32]	; (8007144 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8007124:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007128:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007130:	4904      	ldr	r1, [pc, #16]	; (8007144 <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8007132:	4313      	orrs	r3, r2
 8007134:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 8007138:	2300      	movs	r3, #0
}
 800713a:	4618      	mov	r0, r3
 800713c:	3718      	adds	r7, #24
 800713e:	46bd      	mov	sp, r7
 8007140:	bd80      	pop	{r7, pc}
 8007142:	bf00      	nop
 8007144:	40023800 	.word	0x40023800
 8007148:	424710d8 	.word	0x424710d8
 800714c:	42470068 	.word	0x42470068

08007150 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b086      	sub	sp, #24
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007158:	2300      	movs	r3, #0
 800715a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f003 0301 	and.w	r3, r3, #1
 8007164:	2b00      	cmp	r3, #0
 8007166:	d075      	beq.n	8007254 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8007168:	4ba2      	ldr	r3, [pc, #648]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 800716a:	689b      	ldr	r3, [r3, #8]
 800716c:	f003 030c 	and.w	r3, r3, #12
 8007170:	2b04      	cmp	r3, #4
 8007172:	d00c      	beq.n	800718e <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007174:	4b9f      	ldr	r3, [pc, #636]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 8007176:	689b      	ldr	r3, [r3, #8]
 8007178:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800717c:	2b08      	cmp	r3, #8
 800717e:	d112      	bne.n	80071a6 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007180:	4b9c      	ldr	r3, [pc, #624]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 8007182:	685b      	ldr	r3, [r3, #4]
 8007184:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007188:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800718c:	d10b      	bne.n	80071a6 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800718e:	4b99      	ldr	r3, [pc, #612]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007196:	2b00      	cmp	r3, #0
 8007198:	d05b      	beq.n	8007252 <HAL_RCC_OscConfig+0x102>
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d157      	bne.n	8007252 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 80071a2:	2301      	movs	r3, #1
 80071a4:	e20b      	b.n	80075be <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	685b      	ldr	r3, [r3, #4]
 80071aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071ae:	d106      	bne.n	80071be <HAL_RCC_OscConfig+0x6e>
 80071b0:	4b90      	ldr	r3, [pc, #576]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a8f      	ldr	r2, [pc, #572]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 80071b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80071ba:	6013      	str	r3, [r2, #0]
 80071bc:	e01d      	b.n	80071fa <HAL_RCC_OscConfig+0xaa>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	685b      	ldr	r3, [r3, #4]
 80071c2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80071c6:	d10c      	bne.n	80071e2 <HAL_RCC_OscConfig+0x92>
 80071c8:	4b8a      	ldr	r3, [pc, #552]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	4a89      	ldr	r2, [pc, #548]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 80071ce:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80071d2:	6013      	str	r3, [r2, #0]
 80071d4:	4b87      	ldr	r3, [pc, #540]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4a86      	ldr	r2, [pc, #536]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 80071da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80071de:	6013      	str	r3, [r2, #0]
 80071e0:	e00b      	b.n	80071fa <HAL_RCC_OscConfig+0xaa>
 80071e2:	4b84      	ldr	r3, [pc, #528]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4a83      	ldr	r2, [pc, #524]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 80071e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80071ec:	6013      	str	r3, [r2, #0]
 80071ee:	4b81      	ldr	r3, [pc, #516]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4a80      	ldr	r2, [pc, #512]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 80071f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80071f8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d013      	beq.n	800722a <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007202:	f7fd ff03 	bl	800500c <HAL_GetTick>
 8007206:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007208:	e008      	b.n	800721c <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800720a:	f7fd feff 	bl	800500c <HAL_GetTick>
 800720e:	4602      	mov	r2, r0
 8007210:	693b      	ldr	r3, [r7, #16]
 8007212:	1ad3      	subs	r3, r2, r3
 8007214:	2b64      	cmp	r3, #100	; 0x64
 8007216:	d901      	bls.n	800721c <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 8007218:	2303      	movs	r3, #3
 800721a:	e1d0      	b.n	80075be <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800721c:	4b75      	ldr	r3, [pc, #468]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007224:	2b00      	cmp	r3, #0
 8007226:	d0f0      	beq.n	800720a <HAL_RCC_OscConfig+0xba>
 8007228:	e014      	b.n	8007254 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800722a:	f7fd feef 	bl	800500c <HAL_GetTick>
 800722e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007230:	e008      	b.n	8007244 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007232:	f7fd feeb 	bl	800500c <HAL_GetTick>
 8007236:	4602      	mov	r2, r0
 8007238:	693b      	ldr	r3, [r7, #16]
 800723a:	1ad3      	subs	r3, r2, r3
 800723c:	2b64      	cmp	r3, #100	; 0x64
 800723e:	d901      	bls.n	8007244 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8007240:	2303      	movs	r3, #3
 8007242:	e1bc      	b.n	80075be <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007244:	4b6b      	ldr	r3, [pc, #428]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800724c:	2b00      	cmp	r3, #0
 800724e:	d1f0      	bne.n	8007232 <HAL_RCC_OscConfig+0xe2>
 8007250:	e000      	b.n	8007254 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007252:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f003 0302 	and.w	r3, r3, #2
 800725c:	2b00      	cmp	r3, #0
 800725e:	d063      	beq.n	8007328 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8007260:	4b64      	ldr	r3, [pc, #400]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 8007262:	689b      	ldr	r3, [r3, #8]
 8007264:	f003 030c 	and.w	r3, r3, #12
 8007268:	2b00      	cmp	r3, #0
 800726a:	d00b      	beq.n	8007284 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800726c:	4b61      	ldr	r3, [pc, #388]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 800726e:	689b      	ldr	r3, [r3, #8]
 8007270:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8007274:	2b08      	cmp	r3, #8
 8007276:	d11c      	bne.n	80072b2 <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007278:	4b5e      	ldr	r3, [pc, #376]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 800727a:	685b      	ldr	r3, [r3, #4]
 800727c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007280:	2b00      	cmp	r3, #0
 8007282:	d116      	bne.n	80072b2 <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007284:	4b5b      	ldr	r3, [pc, #364]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f003 0302 	and.w	r3, r3, #2
 800728c:	2b00      	cmp	r3, #0
 800728e:	d005      	beq.n	800729c <HAL_RCC_OscConfig+0x14c>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	68db      	ldr	r3, [r3, #12]
 8007294:	2b01      	cmp	r3, #1
 8007296:	d001      	beq.n	800729c <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 8007298:	2301      	movs	r3, #1
 800729a:	e190      	b.n	80075be <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800729c:	4b55      	ldr	r3, [pc, #340]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	691b      	ldr	r3, [r3, #16]
 80072a8:	00db      	lsls	r3, r3, #3
 80072aa:	4952      	ldr	r1, [pc, #328]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 80072ac:	4313      	orrs	r3, r2
 80072ae:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80072b0:	e03a      	b.n	8007328 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	68db      	ldr	r3, [r3, #12]
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d020      	beq.n	80072fc <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80072ba:	4b4f      	ldr	r3, [pc, #316]	; (80073f8 <HAL_RCC_OscConfig+0x2a8>)
 80072bc:	2201      	movs	r2, #1
 80072be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072c0:	f7fd fea4 	bl	800500c <HAL_GetTick>
 80072c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80072c6:	e008      	b.n	80072da <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80072c8:	f7fd fea0 	bl	800500c <HAL_GetTick>
 80072cc:	4602      	mov	r2, r0
 80072ce:	693b      	ldr	r3, [r7, #16]
 80072d0:	1ad3      	subs	r3, r2, r3
 80072d2:	2b02      	cmp	r3, #2
 80072d4:	d901      	bls.n	80072da <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 80072d6:	2303      	movs	r3, #3
 80072d8:	e171      	b.n	80075be <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80072da:	4b46      	ldr	r3, [pc, #280]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f003 0302 	and.w	r3, r3, #2
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d0f0      	beq.n	80072c8 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80072e6:	4b43      	ldr	r3, [pc, #268]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	691b      	ldr	r3, [r3, #16]
 80072f2:	00db      	lsls	r3, r3, #3
 80072f4:	493f      	ldr	r1, [pc, #252]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 80072f6:	4313      	orrs	r3, r2
 80072f8:	600b      	str	r3, [r1, #0]
 80072fa:	e015      	b.n	8007328 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80072fc:	4b3e      	ldr	r3, [pc, #248]	; (80073f8 <HAL_RCC_OscConfig+0x2a8>)
 80072fe:	2200      	movs	r2, #0
 8007300:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007302:	f7fd fe83 	bl	800500c <HAL_GetTick>
 8007306:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007308:	e008      	b.n	800731c <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800730a:	f7fd fe7f 	bl	800500c <HAL_GetTick>
 800730e:	4602      	mov	r2, r0
 8007310:	693b      	ldr	r3, [r7, #16]
 8007312:	1ad3      	subs	r3, r2, r3
 8007314:	2b02      	cmp	r3, #2
 8007316:	d901      	bls.n	800731c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8007318:	2303      	movs	r3, #3
 800731a:	e150      	b.n	80075be <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800731c:	4b35      	ldr	r3, [pc, #212]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f003 0302 	and.w	r3, r3, #2
 8007324:	2b00      	cmp	r3, #0
 8007326:	d1f0      	bne.n	800730a <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f003 0308 	and.w	r3, r3, #8
 8007330:	2b00      	cmp	r3, #0
 8007332:	d030      	beq.n	8007396 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	695b      	ldr	r3, [r3, #20]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d016      	beq.n	800736a <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800733c:	4b2f      	ldr	r3, [pc, #188]	; (80073fc <HAL_RCC_OscConfig+0x2ac>)
 800733e:	2201      	movs	r2, #1
 8007340:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007342:	f7fd fe63 	bl	800500c <HAL_GetTick>
 8007346:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007348:	e008      	b.n	800735c <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800734a:	f7fd fe5f 	bl	800500c <HAL_GetTick>
 800734e:	4602      	mov	r2, r0
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	1ad3      	subs	r3, r2, r3
 8007354:	2b02      	cmp	r3, #2
 8007356:	d901      	bls.n	800735c <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 8007358:	2303      	movs	r3, #3
 800735a:	e130      	b.n	80075be <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800735c:	4b25      	ldr	r3, [pc, #148]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 800735e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007360:	f003 0302 	and.w	r3, r3, #2
 8007364:	2b00      	cmp	r3, #0
 8007366:	d0f0      	beq.n	800734a <HAL_RCC_OscConfig+0x1fa>
 8007368:	e015      	b.n	8007396 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800736a:	4b24      	ldr	r3, [pc, #144]	; (80073fc <HAL_RCC_OscConfig+0x2ac>)
 800736c:	2200      	movs	r2, #0
 800736e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007370:	f7fd fe4c 	bl	800500c <HAL_GetTick>
 8007374:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007376:	e008      	b.n	800738a <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007378:	f7fd fe48 	bl	800500c <HAL_GetTick>
 800737c:	4602      	mov	r2, r0
 800737e:	693b      	ldr	r3, [r7, #16]
 8007380:	1ad3      	subs	r3, r2, r3
 8007382:	2b02      	cmp	r3, #2
 8007384:	d901      	bls.n	800738a <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 8007386:	2303      	movs	r3, #3
 8007388:	e119      	b.n	80075be <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800738a:	4b1a      	ldr	r3, [pc, #104]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 800738c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800738e:	f003 0302 	and.w	r3, r3, #2
 8007392:	2b00      	cmp	r3, #0
 8007394:	d1f0      	bne.n	8007378 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f003 0304 	and.w	r3, r3, #4
 800739e:	2b00      	cmp	r3, #0
 80073a0:	f000 809f 	beq.w	80074e2 <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 80073a4:	2300      	movs	r3, #0
 80073a6:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80073a8:	4b12      	ldr	r3, [pc, #72]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 80073aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d10f      	bne.n	80073d4 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80073b4:	2300      	movs	r3, #0
 80073b6:	60fb      	str	r3, [r7, #12]
 80073b8:	4b0e      	ldr	r3, [pc, #56]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 80073ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073bc:	4a0d      	ldr	r2, [pc, #52]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 80073be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80073c2:	6413      	str	r3, [r2, #64]	; 0x40
 80073c4:	4b0b      	ldr	r3, [pc, #44]	; (80073f4 <HAL_RCC_OscConfig+0x2a4>)
 80073c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073cc:	60fb      	str	r3, [r7, #12]
 80073ce:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80073d0:	2301      	movs	r3, #1
 80073d2:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073d4:	4b0a      	ldr	r3, [pc, #40]	; (8007400 <HAL_RCC_OscConfig+0x2b0>)
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d120      	bne.n	8007422 <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80073e0:	4b07      	ldr	r3, [pc, #28]	; (8007400 <HAL_RCC_OscConfig+0x2b0>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	4a06      	ldr	r2, [pc, #24]	; (8007400 <HAL_RCC_OscConfig+0x2b0>)
 80073e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80073ea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80073ec:	f7fd fe0e 	bl	800500c <HAL_GetTick>
 80073f0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073f2:	e010      	b.n	8007416 <HAL_RCC_OscConfig+0x2c6>
 80073f4:	40023800 	.word	0x40023800
 80073f8:	42470000 	.word	0x42470000
 80073fc:	42470e80 	.word	0x42470e80
 8007400:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007404:	f7fd fe02 	bl	800500c <HAL_GetTick>
 8007408:	4602      	mov	r2, r0
 800740a:	693b      	ldr	r3, [r7, #16]
 800740c:	1ad3      	subs	r3, r2, r3
 800740e:	2b02      	cmp	r3, #2
 8007410:	d901      	bls.n	8007416 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 8007412:	2303      	movs	r3, #3
 8007414:	e0d3      	b.n	80075be <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007416:	4b6c      	ldr	r3, [pc, #432]	; (80075c8 <HAL_RCC_OscConfig+0x478>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800741e:	2b00      	cmp	r3, #0
 8007420:	d0f0      	beq.n	8007404 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	689b      	ldr	r3, [r3, #8]
 8007426:	2b01      	cmp	r3, #1
 8007428:	d106      	bne.n	8007438 <HAL_RCC_OscConfig+0x2e8>
 800742a:	4b68      	ldr	r3, [pc, #416]	; (80075cc <HAL_RCC_OscConfig+0x47c>)
 800742c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800742e:	4a67      	ldr	r2, [pc, #412]	; (80075cc <HAL_RCC_OscConfig+0x47c>)
 8007430:	f043 0301 	orr.w	r3, r3, #1
 8007434:	6713      	str	r3, [r2, #112]	; 0x70
 8007436:	e01c      	b.n	8007472 <HAL_RCC_OscConfig+0x322>
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	689b      	ldr	r3, [r3, #8]
 800743c:	2b05      	cmp	r3, #5
 800743e:	d10c      	bne.n	800745a <HAL_RCC_OscConfig+0x30a>
 8007440:	4b62      	ldr	r3, [pc, #392]	; (80075cc <HAL_RCC_OscConfig+0x47c>)
 8007442:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007444:	4a61      	ldr	r2, [pc, #388]	; (80075cc <HAL_RCC_OscConfig+0x47c>)
 8007446:	f043 0304 	orr.w	r3, r3, #4
 800744a:	6713      	str	r3, [r2, #112]	; 0x70
 800744c:	4b5f      	ldr	r3, [pc, #380]	; (80075cc <HAL_RCC_OscConfig+0x47c>)
 800744e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007450:	4a5e      	ldr	r2, [pc, #376]	; (80075cc <HAL_RCC_OscConfig+0x47c>)
 8007452:	f043 0301 	orr.w	r3, r3, #1
 8007456:	6713      	str	r3, [r2, #112]	; 0x70
 8007458:	e00b      	b.n	8007472 <HAL_RCC_OscConfig+0x322>
 800745a:	4b5c      	ldr	r3, [pc, #368]	; (80075cc <HAL_RCC_OscConfig+0x47c>)
 800745c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800745e:	4a5b      	ldr	r2, [pc, #364]	; (80075cc <HAL_RCC_OscConfig+0x47c>)
 8007460:	f023 0301 	bic.w	r3, r3, #1
 8007464:	6713      	str	r3, [r2, #112]	; 0x70
 8007466:	4b59      	ldr	r3, [pc, #356]	; (80075cc <HAL_RCC_OscConfig+0x47c>)
 8007468:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800746a:	4a58      	ldr	r2, [pc, #352]	; (80075cc <HAL_RCC_OscConfig+0x47c>)
 800746c:	f023 0304 	bic.w	r3, r3, #4
 8007470:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	689b      	ldr	r3, [r3, #8]
 8007476:	2b00      	cmp	r3, #0
 8007478:	d015      	beq.n	80074a6 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800747a:	f7fd fdc7 	bl	800500c <HAL_GetTick>
 800747e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007480:	e00a      	b.n	8007498 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007482:	f7fd fdc3 	bl	800500c <HAL_GetTick>
 8007486:	4602      	mov	r2, r0
 8007488:	693b      	ldr	r3, [r7, #16]
 800748a:	1ad3      	subs	r3, r2, r3
 800748c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007490:	4293      	cmp	r3, r2
 8007492:	d901      	bls.n	8007498 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 8007494:	2303      	movs	r3, #3
 8007496:	e092      	b.n	80075be <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007498:	4b4c      	ldr	r3, [pc, #304]	; (80075cc <HAL_RCC_OscConfig+0x47c>)
 800749a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800749c:	f003 0302 	and.w	r3, r3, #2
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d0ee      	beq.n	8007482 <HAL_RCC_OscConfig+0x332>
 80074a4:	e014      	b.n	80074d0 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074a6:	f7fd fdb1 	bl	800500c <HAL_GetTick>
 80074aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80074ac:	e00a      	b.n	80074c4 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80074ae:	f7fd fdad 	bl	800500c <HAL_GetTick>
 80074b2:	4602      	mov	r2, r0
 80074b4:	693b      	ldr	r3, [r7, #16]
 80074b6:	1ad3      	subs	r3, r2, r3
 80074b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80074bc:	4293      	cmp	r3, r2
 80074be:	d901      	bls.n	80074c4 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 80074c0:	2303      	movs	r3, #3
 80074c2:	e07c      	b.n	80075be <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80074c4:	4b41      	ldr	r3, [pc, #260]	; (80075cc <HAL_RCC_OscConfig+0x47c>)
 80074c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074c8:	f003 0302 	and.w	r3, r3, #2
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d1ee      	bne.n	80074ae <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80074d0:	7dfb      	ldrb	r3, [r7, #23]
 80074d2:	2b01      	cmp	r3, #1
 80074d4:	d105      	bne.n	80074e2 <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80074d6:	4b3d      	ldr	r3, [pc, #244]	; (80075cc <HAL_RCC_OscConfig+0x47c>)
 80074d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074da:	4a3c      	ldr	r2, [pc, #240]	; (80075cc <HAL_RCC_OscConfig+0x47c>)
 80074dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80074e0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	699b      	ldr	r3, [r3, #24]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d068      	beq.n	80075bc <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80074ea:	4b38      	ldr	r3, [pc, #224]	; (80075cc <HAL_RCC_OscConfig+0x47c>)
 80074ec:	689b      	ldr	r3, [r3, #8]
 80074ee:	f003 030c 	and.w	r3, r3, #12
 80074f2:	2b08      	cmp	r3, #8
 80074f4:	d060      	beq.n	80075b8 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	699b      	ldr	r3, [r3, #24]
 80074fa:	2b02      	cmp	r3, #2
 80074fc:	d145      	bne.n	800758a <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80074fe:	4b34      	ldr	r3, [pc, #208]	; (80075d0 <HAL_RCC_OscConfig+0x480>)
 8007500:	2200      	movs	r2, #0
 8007502:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007504:	f7fd fd82 	bl	800500c <HAL_GetTick>
 8007508:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800750a:	e008      	b.n	800751e <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800750c:	f7fd fd7e 	bl	800500c <HAL_GetTick>
 8007510:	4602      	mov	r2, r0
 8007512:	693b      	ldr	r3, [r7, #16]
 8007514:	1ad3      	subs	r3, r2, r3
 8007516:	2b02      	cmp	r3, #2
 8007518:	d901      	bls.n	800751e <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 800751a:	2303      	movs	r3, #3
 800751c:	e04f      	b.n	80075be <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800751e:	4b2b      	ldr	r3, [pc, #172]	; (80075cc <HAL_RCC_OscConfig+0x47c>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007526:	2b00      	cmp	r3, #0
 8007528:	d1f0      	bne.n	800750c <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	69da      	ldr	r2, [r3, #28]
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6a1b      	ldr	r3, [r3, #32]
 8007532:	431a      	orrs	r2, r3
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007538:	019b      	lsls	r3, r3, #6
 800753a:	431a      	orrs	r2, r3
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007540:	085b      	lsrs	r3, r3, #1
 8007542:	3b01      	subs	r3, #1
 8007544:	041b      	lsls	r3, r3, #16
 8007546:	431a      	orrs	r2, r3
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800754c:	061b      	lsls	r3, r3, #24
 800754e:	431a      	orrs	r2, r3
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007554:	071b      	lsls	r3, r3, #28
 8007556:	491d      	ldr	r1, [pc, #116]	; (80075cc <HAL_RCC_OscConfig+0x47c>)
 8007558:	4313      	orrs	r3, r2
 800755a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800755c:	4b1c      	ldr	r3, [pc, #112]	; (80075d0 <HAL_RCC_OscConfig+0x480>)
 800755e:	2201      	movs	r2, #1
 8007560:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007562:	f7fd fd53 	bl	800500c <HAL_GetTick>
 8007566:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007568:	e008      	b.n	800757c <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800756a:	f7fd fd4f 	bl	800500c <HAL_GetTick>
 800756e:	4602      	mov	r2, r0
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	1ad3      	subs	r3, r2, r3
 8007574:	2b02      	cmp	r3, #2
 8007576:	d901      	bls.n	800757c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8007578:	2303      	movs	r3, #3
 800757a:	e020      	b.n	80075be <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800757c:	4b13      	ldr	r3, [pc, #76]	; (80075cc <HAL_RCC_OscConfig+0x47c>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007584:	2b00      	cmp	r3, #0
 8007586:	d0f0      	beq.n	800756a <HAL_RCC_OscConfig+0x41a>
 8007588:	e018      	b.n	80075bc <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800758a:	4b11      	ldr	r3, [pc, #68]	; (80075d0 <HAL_RCC_OscConfig+0x480>)
 800758c:	2200      	movs	r2, #0
 800758e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007590:	f7fd fd3c 	bl	800500c <HAL_GetTick>
 8007594:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007596:	e008      	b.n	80075aa <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007598:	f7fd fd38 	bl	800500c <HAL_GetTick>
 800759c:	4602      	mov	r2, r0
 800759e:	693b      	ldr	r3, [r7, #16]
 80075a0:	1ad3      	subs	r3, r2, r3
 80075a2:	2b02      	cmp	r3, #2
 80075a4:	d901      	bls.n	80075aa <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 80075a6:	2303      	movs	r3, #3
 80075a8:	e009      	b.n	80075be <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80075aa:	4b08      	ldr	r3, [pc, #32]	; (80075cc <HAL_RCC_OscConfig+0x47c>)
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d1f0      	bne.n	8007598 <HAL_RCC_OscConfig+0x448>
 80075b6:	e001      	b.n	80075bc <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80075b8:	2301      	movs	r3, #1
 80075ba:	e000      	b.n	80075be <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 80075bc:	2300      	movs	r3, #0
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3718      	adds	r7, #24
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bd80      	pop	{r7, pc}
 80075c6:	bf00      	nop
 80075c8:	40007000 	.word	0x40007000
 80075cc:	40023800 	.word	0x40023800
 80075d0:	42470060 	.word	0x42470060

080075d4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b082      	sub	sp, #8
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d101      	bne.n	80075e6 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80075e2:	2301      	movs	r3, #1
 80075e4:	e083      	b.n	80076ee <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	7f5b      	ldrb	r3, [r3, #29]
 80075ea:	b2db      	uxtb	r3, r3
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d105      	bne.n	80075fc <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2200      	movs	r2, #0
 80075f4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80075f6:	6878      	ldr	r0, [r7, #4]
 80075f8:	f7fd f91a 	bl	8004830 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2202      	movs	r2, #2
 8007600:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	22ca      	movs	r2, #202	; 0xca
 8007608:	625a      	str	r2, [r3, #36]	; 0x24
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	2253      	movs	r2, #83	; 0x53
 8007610:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	f000 faa8 	bl	8007b68 <RTC_EnterInitMode>
 8007618:	4603      	mov	r3, r0
 800761a:	2b00      	cmp	r3, #0
 800761c:	d008      	beq.n	8007630 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	22ff      	movs	r2, #255	; 0xff
 8007624:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	2204      	movs	r2, #4
 800762a:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800762c:	2301      	movs	r3, #1
 800762e:	e05e      	b.n	80076ee <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	689b      	ldr	r3, [r3, #8]
 8007636:	687a      	ldr	r2, [r7, #4]
 8007638:	6812      	ldr	r2, [r2, #0]
 800763a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800763e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007642:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	6899      	ldr	r1, [r3, #8]
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	685a      	ldr	r2, [r3, #4]
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	691b      	ldr	r3, [r3, #16]
 8007652:	431a      	orrs	r2, r3
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	695b      	ldr	r3, [r3, #20]
 8007658:	431a      	orrs	r2, r3
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	430a      	orrs	r2, r1
 8007660:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	687a      	ldr	r2, [r7, #4]
 8007668:	68d2      	ldr	r2, [r2, #12]
 800766a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	6919      	ldr	r1, [r3, #16]
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	689b      	ldr	r3, [r3, #8]
 8007676:	041a      	lsls	r2, r3, #16
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	430a      	orrs	r2, r1
 800767e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	68da      	ldr	r2, [r3, #12]
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800768e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	689b      	ldr	r3, [r3, #8]
 8007696:	f003 0320 	and.w	r3, r3, #32
 800769a:	2b00      	cmp	r3, #0
 800769c:	d10e      	bne.n	80076bc <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800769e:	6878      	ldr	r0, [r7, #4]
 80076a0:	f000 fa3a 	bl	8007b18 <HAL_RTC_WaitForSynchro>
 80076a4:	4603      	mov	r3, r0
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d008      	beq.n	80076bc <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	22ff      	movs	r2, #255	; 0xff
 80076b0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2204      	movs	r2, #4
 80076b6:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 80076b8:	2301      	movs	r3, #1
 80076ba:	e018      	b.n	80076ee <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80076ca:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	699a      	ldr	r2, [r3, #24]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	430a      	orrs	r2, r1
 80076dc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	22ff      	movs	r2, #255	; 0xff
 80076e4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2201      	movs	r2, #1
 80076ea:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80076ec:	2300      	movs	r3, #0
  }
}
 80076ee:	4618      	mov	r0, r3
 80076f0:	3708      	adds	r7, #8
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bd80      	pop	{r7, pc}

080076f6 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80076f6:	b590      	push	{r4, r7, lr}
 80076f8:	b087      	sub	sp, #28
 80076fa:	af00      	add	r7, sp, #0
 80076fc:	60f8      	str	r0, [r7, #12]
 80076fe:	60b9      	str	r1, [r7, #8]
 8007700:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007702:	2300      	movs	r3, #0
 8007704:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	7f1b      	ldrb	r3, [r3, #28]
 800770a:	2b01      	cmp	r3, #1
 800770c:	d101      	bne.n	8007712 <HAL_RTC_SetTime+0x1c>
 800770e:	2302      	movs	r3, #2
 8007710:	e0aa      	b.n	8007868 <HAL_RTC_SetTime+0x172>
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	2201      	movs	r2, #1
 8007716:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	2202      	movs	r2, #2
 800771c:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d126      	bne.n	8007772 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	689b      	ldr	r3, [r3, #8]
 800772a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800772e:	2b00      	cmp	r3, #0
 8007730:	d102      	bne.n	8007738 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007732:	68bb      	ldr	r3, [r7, #8]
 8007734:	2200      	movs	r2, #0
 8007736:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	781b      	ldrb	r3, [r3, #0]
 800773c:	4618      	mov	r0, r3
 800773e:	f000 fa3f 	bl	8007bc0 <RTC_ByteToBcd2>
 8007742:	4603      	mov	r3, r0
 8007744:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8007746:	68bb      	ldr	r3, [r7, #8]
 8007748:	785b      	ldrb	r3, [r3, #1]
 800774a:	4618      	mov	r0, r3
 800774c:	f000 fa38 	bl	8007bc0 <RTC_ByteToBcd2>
 8007750:	4603      	mov	r3, r0
 8007752:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8007754:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	789b      	ldrb	r3, [r3, #2]
 800775a:	4618      	mov	r0, r3
 800775c:	f000 fa30 	bl	8007bc0 <RTC_ByteToBcd2>
 8007760:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8007762:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	78db      	ldrb	r3, [r3, #3]
 800776a:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800776c:	4313      	orrs	r3, r2
 800776e:	617b      	str	r3, [r7, #20]
 8007770:	e018      	b.n	80077a4 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	689b      	ldr	r3, [r3, #8]
 8007778:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800777c:	2b00      	cmp	r3, #0
 800777e:	d102      	bne.n	8007786 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	2200      	movs	r2, #0
 8007784:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	781b      	ldrb	r3, [r3, #0]
 800778a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	785b      	ldrb	r3, [r3, #1]
 8007790:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8007792:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8007794:	68ba      	ldr	r2, [r7, #8]
 8007796:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8007798:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800779a:	68bb      	ldr	r3, [r7, #8]
 800779c:	78db      	ldrb	r3, [r3, #3]
 800779e:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 80077a0:	4313      	orrs	r3, r2
 80077a2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	22ca      	movs	r2, #202	; 0xca
 80077aa:	625a      	str	r2, [r3, #36]	; 0x24
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	2253      	movs	r2, #83	; 0x53
 80077b2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80077b4:	68f8      	ldr	r0, [r7, #12]
 80077b6:	f000 f9d7 	bl	8007b68 <RTC_EnterInitMode>
 80077ba:	4603      	mov	r3, r0
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d00b      	beq.n	80077d8 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	22ff      	movs	r2, #255	; 0xff
 80077c6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	2204      	movs	r2, #4
 80077cc:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	2200      	movs	r2, #0
 80077d2:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 80077d4:	2301      	movs	r3, #1
 80077d6:	e047      	b.n	8007868 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	681a      	ldr	r2, [r3, #0]
 80077dc:	697b      	ldr	r3, [r7, #20]
 80077de:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80077e2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80077e6:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	689a      	ldr	r2, [r3, #8]
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80077f6:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	6899      	ldr	r1, [r3, #8]
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	68da      	ldr	r2, [r3, #12]
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	691b      	ldr	r3, [r3, #16]
 8007806:	431a      	orrs	r2, r3
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	430a      	orrs	r2, r1
 800780e:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	68da      	ldr	r2, [r3, #12]
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800781e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	689b      	ldr	r3, [r3, #8]
 8007826:	f003 0320 	and.w	r3, r3, #32
 800782a:	2b00      	cmp	r3, #0
 800782c:	d111      	bne.n	8007852 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800782e:	68f8      	ldr	r0, [r7, #12]
 8007830:	f000 f972 	bl	8007b18 <HAL_RTC_WaitForSynchro>
 8007834:	4603      	mov	r3, r0
 8007836:	2b00      	cmp	r3, #0
 8007838:	d00b      	beq.n	8007852 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	22ff      	movs	r2, #255	; 0xff
 8007840:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	2204      	movs	r2, #4
 8007846:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2200      	movs	r2, #0
 800784c:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800784e:	2301      	movs	r3, #1
 8007850:	e00a      	b.n	8007868 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	22ff      	movs	r2, #255	; 0xff
 8007858:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2201      	movs	r2, #1
 800785e:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	2200      	movs	r2, #0
 8007864:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8007866:	2300      	movs	r3, #0
  }
}
 8007868:	4618      	mov	r0, r3
 800786a:	371c      	adds	r7, #28
 800786c:	46bd      	mov	sp, r7
 800786e:	bd90      	pop	{r4, r7, pc}

08007870 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007870:	b580      	push	{r7, lr}
 8007872:	b086      	sub	sp, #24
 8007874:	af00      	add	r7, sp, #0
 8007876:	60f8      	str	r0, [r7, #12]
 8007878:	60b9      	str	r1, [r7, #8]
 800787a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800787c:	2300      	movs	r3, #0
 800787e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007886:	68bb      	ldr	r3, [r7, #8]
 8007888:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	691b      	ldr	r3, [r3, #16]
 8007890:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8007894:	68bb      	ldr	r3, [r7, #8]
 8007896:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80078a2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80078a6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 80078a8:	697b      	ldr	r3, [r7, #20]
 80078aa:	0c1b      	lsrs	r3, r3, #16
 80078ac:	b2db      	uxtb	r3, r3
 80078ae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80078b2:	b2da      	uxtb	r2, r3
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	0a1b      	lsrs	r3, r3, #8
 80078bc:	b2db      	uxtb	r3, r3
 80078be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80078c2:	b2da      	uxtb	r2, r3
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	b2db      	uxtb	r3, r3
 80078cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80078d0:	b2da      	uxtb	r2, r3
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	0c1b      	lsrs	r3, r3, #16
 80078da:	b2db      	uxtb	r3, r3
 80078dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078e0:	b2da      	uxtb	r2, r3
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d11a      	bne.n	8007922 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	781b      	ldrb	r3, [r3, #0]
 80078f0:	4618      	mov	r0, r3
 80078f2:	f000 f983 	bl	8007bfc <RTC_Bcd2ToByte>
 80078f6:	4603      	mov	r3, r0
 80078f8:	461a      	mov	r2, r3
 80078fa:	68bb      	ldr	r3, [r7, #8]
 80078fc:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	785b      	ldrb	r3, [r3, #1]
 8007902:	4618      	mov	r0, r3
 8007904:	f000 f97a 	bl	8007bfc <RTC_Bcd2ToByte>
 8007908:	4603      	mov	r3, r0
 800790a:	461a      	mov	r2, r3
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8007910:	68bb      	ldr	r3, [r7, #8]
 8007912:	789b      	ldrb	r3, [r3, #2]
 8007914:	4618      	mov	r0, r3
 8007916:	f000 f971 	bl	8007bfc <RTC_Bcd2ToByte>
 800791a:	4603      	mov	r3, r0
 800791c:	461a      	mov	r2, r3
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8007922:	2300      	movs	r3, #0
}
 8007924:	4618      	mov	r0, r3
 8007926:	3718      	adds	r7, #24
 8007928:	46bd      	mov	sp, r7
 800792a:	bd80      	pop	{r7, pc}

0800792c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800792c:	b590      	push	{r4, r7, lr}
 800792e:	b087      	sub	sp, #28
 8007930:	af00      	add	r7, sp, #0
 8007932:	60f8      	str	r0, [r7, #12]
 8007934:	60b9      	str	r1, [r7, #8]
 8007936:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007938:	2300      	movs	r3, #0
 800793a:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	7f1b      	ldrb	r3, [r3, #28]
 8007940:	2b01      	cmp	r3, #1
 8007942:	d101      	bne.n	8007948 <HAL_RTC_SetDate+0x1c>
 8007944:	2302      	movs	r3, #2
 8007946:	e094      	b.n	8007a72 <HAL_RTC_SetDate+0x146>
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	2201      	movs	r2, #1
 800794c:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	2202      	movs	r2, #2
 8007952:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d10e      	bne.n	8007978 <HAL_RTC_SetDate+0x4c>
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	785b      	ldrb	r3, [r3, #1]
 800795e:	f003 0310 	and.w	r3, r3, #16
 8007962:	2b00      	cmp	r3, #0
 8007964:	d008      	beq.n	8007978 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007966:	68bb      	ldr	r3, [r7, #8]
 8007968:	785b      	ldrb	r3, [r3, #1]
 800796a:	f023 0310 	bic.w	r3, r3, #16
 800796e:	b2db      	uxtb	r3, r3
 8007970:	330a      	adds	r3, #10
 8007972:	b2da      	uxtb	r2, r3
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d11c      	bne.n	80079b8 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800797e:	68bb      	ldr	r3, [r7, #8]
 8007980:	78db      	ldrb	r3, [r3, #3]
 8007982:	4618      	mov	r0, r3
 8007984:	f000 f91c 	bl	8007bc0 <RTC_ByteToBcd2>
 8007988:	4603      	mov	r3, r0
 800798a:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800798c:	68bb      	ldr	r3, [r7, #8]
 800798e:	785b      	ldrb	r3, [r3, #1]
 8007990:	4618      	mov	r0, r3
 8007992:	f000 f915 	bl	8007bc0 <RTC_ByteToBcd2>
 8007996:	4603      	mov	r3, r0
 8007998:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800799a:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	789b      	ldrb	r3, [r3, #2]
 80079a0:	4618      	mov	r0, r3
 80079a2:	f000 f90d 	bl	8007bc0 <RTC_ByteToBcd2>
 80079a6:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80079a8:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	781b      	ldrb	r3, [r3, #0]
 80079b0:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80079b2:	4313      	orrs	r3, r2
 80079b4:	617b      	str	r3, [r7, #20]
 80079b6:	e00e      	b.n	80079d6 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	78db      	ldrb	r3, [r3, #3]
 80079bc:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 80079be:	68bb      	ldr	r3, [r7, #8]
 80079c0:	785b      	ldrb	r3, [r3, #1]
 80079c2:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80079c4:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 80079c6:	68ba      	ldr	r2, [r7, #8]
 80079c8:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 80079ca:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	781b      	ldrb	r3, [r3, #0]
 80079d0:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80079d2:	4313      	orrs	r3, r2
 80079d4:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	22ca      	movs	r2, #202	; 0xca
 80079dc:	625a      	str	r2, [r3, #36]	; 0x24
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	2253      	movs	r2, #83	; 0x53
 80079e4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80079e6:	68f8      	ldr	r0, [r7, #12]
 80079e8:	f000 f8be 	bl	8007b68 <RTC_EnterInitMode>
 80079ec:	4603      	mov	r3, r0
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d00b      	beq.n	8007a0a <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	22ff      	movs	r2, #255	; 0xff
 80079f8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	2204      	movs	r2, #4
 80079fe:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	2200      	movs	r2, #0
 8007a04:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8007a06:	2301      	movs	r3, #1
 8007a08:	e033      	b.n	8007a72 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	681a      	ldr	r2, [r3, #0]
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007a14:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007a18:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	68da      	ldr	r2, [r3, #12]
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007a28:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	689b      	ldr	r3, [r3, #8]
 8007a30:	f003 0320 	and.w	r3, r3, #32
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d111      	bne.n	8007a5c <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007a38:	68f8      	ldr	r0, [r7, #12]
 8007a3a:	f000 f86d 	bl	8007b18 <HAL_RTC_WaitForSynchro>
 8007a3e:	4603      	mov	r3, r0
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d00b      	beq.n	8007a5c <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	22ff      	movs	r2, #255	; 0xff
 8007a4a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	2204      	movs	r2, #4
 8007a50:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	2200      	movs	r2, #0
 8007a56:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8007a58:	2301      	movs	r3, #1
 8007a5a:	e00a      	b.n	8007a72 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	22ff      	movs	r2, #255	; 0xff
 8007a62:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	2201      	movs	r2, #1
 8007a68:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 8007a70:	2300      	movs	r3, #0
  }
}
 8007a72:	4618      	mov	r0, r3
 8007a74:	371c      	adds	r7, #28
 8007a76:	46bd      	mov	sp, r7
 8007a78:	bd90      	pop	{r4, r7, pc}

08007a7a <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007a7a:	b580      	push	{r7, lr}
 8007a7c:	b086      	sub	sp, #24
 8007a7e:	af00      	add	r7, sp, #0
 8007a80:	60f8      	str	r0, [r7, #12]
 8007a82:	60b9      	str	r1, [r7, #8]
 8007a84:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007a86:	2300      	movs	r3, #0
 8007a88:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	685b      	ldr	r3, [r3, #4]
 8007a90:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007a94:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007a98:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	0c1b      	lsrs	r3, r3, #16
 8007a9e:	b2da      	uxtb	r2, r3
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8007aa4:	697b      	ldr	r3, [r7, #20]
 8007aa6:	0a1b      	lsrs	r3, r3, #8
 8007aa8:	b2db      	uxtb	r3, r3
 8007aaa:	f003 031f 	and.w	r3, r3, #31
 8007aae:	b2da      	uxtb	r2, r3
 8007ab0:	68bb      	ldr	r3, [r7, #8]
 8007ab2:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	b2db      	uxtb	r3, r3
 8007ab8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007abc:	b2da      	uxtb	r2, r3
 8007abe:	68bb      	ldr	r3, [r7, #8]
 8007ac0:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8007ac2:	697b      	ldr	r3, [r7, #20]
 8007ac4:	0b5b      	lsrs	r3, r3, #13
 8007ac6:	b2db      	uxtb	r3, r3
 8007ac8:	f003 0307 	and.w	r3, r3, #7
 8007acc:	b2da      	uxtb	r2, r3
 8007ace:	68bb      	ldr	r3, [r7, #8]
 8007ad0:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d11a      	bne.n	8007b0e <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8007ad8:	68bb      	ldr	r3, [r7, #8]
 8007ada:	78db      	ldrb	r3, [r3, #3]
 8007adc:	4618      	mov	r0, r3
 8007ade:	f000 f88d 	bl	8007bfc <RTC_Bcd2ToByte>
 8007ae2:	4603      	mov	r3, r0
 8007ae4:	461a      	mov	r2, r3
 8007ae6:	68bb      	ldr	r3, [r7, #8]
 8007ae8:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	785b      	ldrb	r3, [r3, #1]
 8007aee:	4618      	mov	r0, r3
 8007af0:	f000 f884 	bl	8007bfc <RTC_Bcd2ToByte>
 8007af4:	4603      	mov	r3, r0
 8007af6:	461a      	mov	r2, r3
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8007afc:	68bb      	ldr	r3, [r7, #8]
 8007afe:	789b      	ldrb	r3, [r3, #2]
 8007b00:	4618      	mov	r0, r3
 8007b02:	f000 f87b 	bl	8007bfc <RTC_Bcd2ToByte>
 8007b06:	4603      	mov	r3, r0
 8007b08:	461a      	mov	r2, r3
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8007b0e:	2300      	movs	r3, #0
}
 8007b10:	4618      	mov	r0, r3
 8007b12:	3718      	adds	r7, #24
 8007b14:	46bd      	mov	sp, r7
 8007b16:	bd80      	pop	{r7, pc}

08007b18 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b084      	sub	sp, #16
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007b20:	2300      	movs	r3, #0
 8007b22:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	68da      	ldr	r2, [r3, #12]
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007b32:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007b34:	f7fd fa6a 	bl	800500c <HAL_GetTick>
 8007b38:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8007b3a:	e009      	b.n	8007b50 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007b3c:	f7fd fa66 	bl	800500c <HAL_GetTick>
 8007b40:	4602      	mov	r2, r0
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	1ad3      	subs	r3, r2, r3
 8007b46:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007b4a:	d901      	bls.n	8007b50 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8007b4c:	2303      	movs	r3, #3
 8007b4e:	e007      	b.n	8007b60 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	68db      	ldr	r3, [r3, #12]
 8007b56:	f003 0320 	and.w	r3, r3, #32
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d0ee      	beq.n	8007b3c <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8007b5e:	2300      	movs	r3, #0
}
 8007b60:	4618      	mov	r0, r3
 8007b62:	3710      	adds	r7, #16
 8007b64:	46bd      	mov	sp, r7
 8007b66:	bd80      	pop	{r7, pc}

08007b68 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8007b68:	b580      	push	{r7, lr}
 8007b6a:	b084      	sub	sp, #16
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007b70:	2300      	movs	r3, #0
 8007b72:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	68db      	ldr	r3, [r3, #12]
 8007b7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d119      	bne.n	8007bb6 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	f04f 32ff 	mov.w	r2, #4294967295
 8007b8a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007b8c:	f7fd fa3e 	bl	800500c <HAL_GetTick>
 8007b90:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007b92:	e009      	b.n	8007ba8 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8007b94:	f7fd fa3a 	bl	800500c <HAL_GetTick>
 8007b98:	4602      	mov	r2, r0
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	1ad3      	subs	r3, r2, r3
 8007b9e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007ba2:	d901      	bls.n	8007ba8 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8007ba4:	2303      	movs	r3, #3
 8007ba6:	e007      	b.n	8007bb8 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	68db      	ldr	r3, [r3, #12]
 8007bae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d0ee      	beq.n	8007b94 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8007bb6:	2300      	movs	r3, #0
}
 8007bb8:	4618      	mov	r0, r3
 8007bba:	3710      	adds	r7, #16
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	bd80      	pop	{r7, pc}

08007bc0 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b085      	sub	sp, #20
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8007bca:	2300      	movs	r3, #0
 8007bcc:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8007bce:	e005      	b.n	8007bdc <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	3301      	adds	r3, #1
 8007bd4:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8007bd6:	79fb      	ldrb	r3, [r7, #7]
 8007bd8:	3b0a      	subs	r3, #10
 8007bda:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 8007bdc:	79fb      	ldrb	r3, [r7, #7]
 8007bde:	2b09      	cmp	r3, #9
 8007be0:	d8f6      	bhi.n	8007bd0 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	b2db      	uxtb	r3, r3
 8007be6:	011b      	lsls	r3, r3, #4
 8007be8:	b2da      	uxtb	r2, r3
 8007bea:	79fb      	ldrb	r3, [r7, #7]
 8007bec:	4313      	orrs	r3, r2
 8007bee:	b2db      	uxtb	r3, r3
}
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	3714      	adds	r7, #20
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfa:	4770      	bx	lr

08007bfc <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b085      	sub	sp, #20
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	4603      	mov	r3, r0
 8007c04:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 8007c06:	2300      	movs	r3, #0
 8007c08:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8007c0a:	79fb      	ldrb	r3, [r7, #7]
 8007c0c:	091b      	lsrs	r3, r3, #4
 8007c0e:	b2db      	uxtb	r3, r3
 8007c10:	461a      	mov	r2, r3
 8007c12:	4613      	mov	r3, r2
 8007c14:	009b      	lsls	r3, r3, #2
 8007c16:	4413      	add	r3, r2
 8007c18:	005b      	lsls	r3, r3, #1
 8007c1a:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8007c1c:	79fb      	ldrb	r3, [r7, #7]
 8007c1e:	f003 030f 	and.w	r3, r3, #15
 8007c22:	b2da      	uxtb	r2, r3
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	b2db      	uxtb	r3, r3
 8007c28:	4413      	add	r3, r2
 8007c2a:	b2db      	uxtb	r3, r3
}
 8007c2c:	4618      	mov	r0, r3
 8007c2e:	3714      	adds	r7, #20
 8007c30:	46bd      	mov	sp, r7
 8007c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c36:	4770      	bx	lr

08007c38 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b082      	sub	sp, #8
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d101      	bne.n	8007c4a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8007c46:	2301      	movs	r3, #1
 8007c48:	e022      	b.n	8007c90 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007c50:	b2db      	uxtb	r3, r3
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d105      	bne.n	8007c62 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	2200      	movs	r2, #0
 8007c5a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8007c5c:	6878      	ldr	r0, [r7, #4]
 8007c5e:	f7fc fdfd 	bl	800485c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2203      	movs	r2, #3
 8007c66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8007c6a:	6878      	ldr	r0, [r7, #4]
 8007c6c:	f000 f814 	bl	8007c98 <HAL_SD_InitCard>
 8007c70:	4603      	mov	r3, r0
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d001      	beq.n	8007c7a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8007c76:	2301      	movs	r3, #1
 8007c78:	e00a      	b.n	8007c90 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2200      	movs	r2, #0
 8007c7e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	2200      	movs	r2, #0
 8007c84:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	2201      	movs	r2, #1
 8007c8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007c8e:	2300      	movs	r3, #0
}
 8007c90:	4618      	mov	r0, r3
 8007c92:	3708      	adds	r7, #8
 8007c94:	46bd      	mov	sp, r7
 8007c96:	bd80      	pop	{r7, pc}

08007c98 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007c98:	b5b0      	push	{r4, r5, r7, lr}
 8007c9a:	b08e      	sub	sp, #56	; 0x38
 8007c9c:	af04      	add	r7, sp, #16
 8007c9e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8007ca8:	2300      	movs	r3, #0
 8007caa:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8007cac:	2300      	movs	r3, #0
 8007cae:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8007cb4:	2376      	movs	r3, #118	; 0x76
 8007cb6:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	681d      	ldr	r5, [r3, #0]
 8007cbc:	466c      	mov	r4, sp
 8007cbe:	f107 0314 	add.w	r3, r7, #20
 8007cc2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007cc6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007cca:	f107 0308 	add.w	r3, r7, #8
 8007cce:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007cd0:	4628      	mov	r0, r5
 8007cd2:	f002 fd61 	bl	800a798 <SDIO_Init>
 8007cd6:	4603      	mov	r3, r0
 8007cd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8007cdc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d001      	beq.n	8007ce8 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	e031      	b.n	8007d4c <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8007ce8:	4b1a      	ldr	r3, [pc, #104]	; (8007d54 <HAL_SD_InitCard+0xbc>)
 8007cea:	2200      	movs	r2, #0
 8007cec:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	4618      	mov	r0, r3
 8007cf4:	f002 fd99 	bl	800a82a <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8007cf8:	4b16      	ldr	r3, [pc, #88]	; (8007d54 <HAL_SD_InitCard+0xbc>)
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8007cfe:	6878      	ldr	r0, [r7, #4]
 8007d00:	f001 f86e 	bl	8008de0 <SD_PowerON>
 8007d04:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007d06:	6a3b      	ldr	r3, [r7, #32]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d00b      	beq.n	8007d24 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2201      	movs	r2, #1
 8007d10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d18:	6a3b      	ldr	r3, [r7, #32]
 8007d1a:	431a      	orrs	r2, r3
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007d20:	2301      	movs	r3, #1
 8007d22:	e013      	b.n	8007d4c <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8007d24:	6878      	ldr	r0, [r7, #4]
 8007d26:	f000 ff8d 	bl	8008c44 <SD_InitCard>
 8007d2a:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007d2c:	6a3b      	ldr	r3, [r7, #32]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d00b      	beq.n	8007d4a <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2201      	movs	r2, #1
 8007d36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007d3e:	6a3b      	ldr	r3, [r7, #32]
 8007d40:	431a      	orrs	r2, r3
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007d46:	2301      	movs	r3, #1
 8007d48:	e000      	b.n	8007d4c <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 8007d4a:	2300      	movs	r3, #0
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	3728      	adds	r7, #40	; 0x28
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bdb0      	pop	{r4, r5, r7, pc}
 8007d54:	422580a0 	.word	0x422580a0

08007d58 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b092      	sub	sp, #72	; 0x48
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	60f8      	str	r0, [r7, #12]
 8007d60:	60b9      	str	r1, [r7, #8]
 8007d62:	607a      	str	r2, [r7, #4]
 8007d64:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007d66:	f7fd f951 	bl	800500c <HAL_GetTick>
 8007d6a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8007d70:	68bb      	ldr	r3, [r7, #8]
 8007d72:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d107      	bne.n	8007d8a <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d7e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007d86:	2301      	movs	r3, #1
 8007d88:	e1d7      	b.n	800813a <HAL_SD_ReadBlocks+0x3e2>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007d90:	b2db      	uxtb	r3, r3
 8007d92:	2b01      	cmp	r3, #1
 8007d94:	f040 81ca 	bne.w	800812c <HAL_SD_ReadBlocks+0x3d4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	2200      	movs	r2, #0
 8007d9c:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007d9e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	441a      	add	r2, r3
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007da8:	429a      	cmp	r2, r3
 8007daa:	d907      	bls.n	8007dbc <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007db0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8007db8:	2301      	movs	r3, #1
 8007dba:	e1be      	b.n	800813a <HAL_SD_ReadBlocks+0x3e2>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	2203      	movs	r2, #3
 8007dc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	2200      	movs	r2, #0
 8007dca:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dd0:	2b01      	cmp	r3, #1
 8007dd2:	d002      	beq.n	8007dda <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8007dd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dd6:	025b      	lsls	r3, r3, #9
 8007dd8:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007de2:	4618      	mov	r0, r3
 8007de4:	f002 fdb4 	bl	800a950 <SDMMC_CmdBlockLength>
 8007de8:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8007dea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d00f      	beq.n	8007e10 <HAL_SD_ReadBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	4a9a      	ldr	r2, [pc, #616]	; (8008060 <HAL_SD_ReadBlocks+0x308>)
 8007df6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007dfc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007dfe:	431a      	orrs	r2, r3
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	2201      	movs	r2, #1
 8007e08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	e194      	b.n	800813a <HAL_SD_ReadBlocks+0x3e2>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007e10:	f04f 33ff 	mov.w	r3, #4294967295
 8007e14:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	025b      	lsls	r3, r3, #9
 8007e1a:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8007e1c:	2390      	movs	r3, #144	; 0x90
 8007e1e:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007e20:	2302      	movs	r3, #2
 8007e22:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007e24:	2300      	movs	r3, #0
 8007e26:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8007e28:	2301      	movs	r3, #1
 8007e2a:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f107 0214 	add.w	r2, r7, #20
 8007e34:	4611      	mov	r1, r2
 8007e36:	4618      	mov	r0, r3
 8007e38:	f002 fd5e 	bl	800a8f8 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	2b01      	cmp	r3, #1
 8007e40:	d90a      	bls.n	8007e58 <HAL_SD_ReadBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	2202      	movs	r2, #2
 8007e46:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007e4e:	4618      	mov	r0, r3
 8007e50:	f002 fdc2 	bl	800a9d8 <SDMMC_CmdReadMultiBlock>
 8007e54:	6478      	str	r0, [r7, #68]	; 0x44
 8007e56:	e009      	b.n	8007e6c <HAL_SD_ReadBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	2201      	movs	r2, #1
 8007e5c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007e64:	4618      	mov	r0, r3
 8007e66:	f002 fd95 	bl	800a994 <SDMMC_CmdReadSingleBlock>
 8007e6a:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007e6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d012      	beq.n	8007e98 <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4a7a      	ldr	r2, [pc, #488]	; (8008060 <HAL_SD_ReadBlocks+0x308>)
 8007e78:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007e7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007e80:	431a      	orrs	r2, r3
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	2201      	movs	r2, #1
 8007e8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	2200      	movs	r2, #0
 8007e92:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007e94:	2301      	movs	r3, #1
 8007e96:	e150      	b.n	800813a <HAL_SD_ReadBlocks+0x3e2>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8007e98:	69bb      	ldr	r3, [r7, #24]
 8007e9a:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8007e9c:	e061      	b.n	8007f62 <HAL_SD_ReadBlocks+0x20a>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ea4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d03c      	beq.n	8007f26 <HAL_SD_ReadBlocks+0x1ce>
 8007eac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d039      	beq.n	8007f26 <HAL_SD_ReadBlocks+0x1ce>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	643b      	str	r3, [r7, #64]	; 0x40
 8007eb6:	e033      	b.n	8007f20 <HAL_SD_ReadBlocks+0x1c8>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	f002 fc96 	bl	800a7ee <SDIO_ReadFIFO>
 8007ec2:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8007ec4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ec6:	b2da      	uxtb	r2, r3
 8007ec8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007eca:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007ecc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ece:	3301      	adds	r3, #1
 8007ed0:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007ed2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ed4:	3b01      	subs	r3, #1
 8007ed6:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8007ed8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007eda:	0a1b      	lsrs	r3, r3, #8
 8007edc:	b2da      	uxtb	r2, r3
 8007ede:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ee0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007ee2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ee4:	3301      	adds	r3, #1
 8007ee6:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007ee8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007eea:	3b01      	subs	r3, #1
 8007eec:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8007eee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ef0:	0c1b      	lsrs	r3, r3, #16
 8007ef2:	b2da      	uxtb	r2, r3
 8007ef4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ef6:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007ef8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007efa:	3301      	adds	r3, #1
 8007efc:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007efe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f00:	3b01      	subs	r3, #1
 8007f02:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8007f04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007f06:	0e1b      	lsrs	r3, r3, #24
 8007f08:	b2da      	uxtb	r2, r3
 8007f0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f0c:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007f0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f10:	3301      	adds	r3, #1
 8007f12:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8007f14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f16:	3b01      	subs	r3, #1
 8007f18:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8007f1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007f1c:	3301      	adds	r3, #1
 8007f1e:	643b      	str	r3, [r7, #64]	; 0x40
 8007f20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007f22:	2b07      	cmp	r3, #7
 8007f24:	d9c8      	bls.n	8007eb8 <HAL_SD_ReadBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8007f26:	f7fd f871 	bl	800500c <HAL_GetTick>
 8007f2a:	4602      	mov	r2, r0
 8007f2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f2e:	1ad3      	subs	r3, r2, r3
 8007f30:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007f32:	429a      	cmp	r2, r3
 8007f34:	d902      	bls.n	8007f3c <HAL_SD_ReadBlocks+0x1e4>
 8007f36:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d112      	bne.n	8007f62 <HAL_SD_ReadBlocks+0x20a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a47      	ldr	r2, [pc, #284]	; (8008060 <HAL_SD_ReadBlocks+0x308>)
 8007f42:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f48:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2201      	movs	r2, #1
 8007f54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8007f5e:	2303      	movs	r3, #3
 8007f60:	e0eb      	b.n	800813a <HAL_SD_ReadBlocks+0x3e2>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f68:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d096      	beq.n	8007e9e <HAL_SD_ReadBlocks+0x146>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d022      	beq.n	8007fc4 <HAL_SD_ReadBlocks+0x26c>
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	2b01      	cmp	r3, #1
 8007f82:	d91f      	bls.n	8007fc4 <HAL_SD_ReadBlocks+0x26c>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f88:	2b03      	cmp	r3, #3
 8007f8a:	d01b      	beq.n	8007fc4 <HAL_SD_ReadBlocks+0x26c>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	4618      	mov	r0, r3
 8007f92:	f002 fd87 	bl	800aaa4 <SDMMC_CmdStopTransfer>
 8007f96:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8007f98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d012      	beq.n	8007fc4 <HAL_SD_ReadBlocks+0x26c>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	4a2f      	ldr	r2, [pc, #188]	; (8008060 <HAL_SD_ReadBlocks+0x308>)
 8007fa4:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007faa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007fac:	431a      	orrs	r2, r3
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	2201      	movs	r2, #1
 8007fb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8007fc0:	2301      	movs	r3, #1
 8007fc2:	e0ba      	b.n	800813a <HAL_SD_ReadBlocks+0x3e2>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fca:	f003 0308 	and.w	r3, r3, #8
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d012      	beq.n	8007ff8 <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	4a22      	ldr	r2, [pc, #136]	; (8008060 <HAL_SD_ReadBlocks+0x308>)
 8007fd8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fde:	f043 0208 	orr.w	r2, r3, #8
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	2201      	movs	r2, #1
 8007fea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8007ff4:	2301      	movs	r3, #1
 8007ff6:	e0a0      	b.n	800813a <HAL_SD_ReadBlocks+0x3e2>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ffe:	f003 0302 	and.w	r3, r3, #2
 8008002:	2b00      	cmp	r3, #0
 8008004:	d012      	beq.n	800802c <HAL_SD_ReadBlocks+0x2d4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	4a15      	ldr	r2, [pc, #84]	; (8008060 <HAL_SD_ReadBlocks+0x308>)
 800800c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008012:	f043 0202 	orr.w	r2, r3, #2
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	2201      	movs	r2, #1
 800801e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	2200      	movs	r2, #0
 8008026:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008028:	2301      	movs	r3, #1
 800802a:	e086      	b.n	800813a <HAL_SD_ReadBlocks+0x3e2>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008032:	f003 0320 	and.w	r3, r3, #32
 8008036:	2b00      	cmp	r3, #0
 8008038:	d063      	beq.n	8008102 <HAL_SD_ReadBlocks+0x3aa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	4a08      	ldr	r2, [pc, #32]	; (8008060 <HAL_SD_ReadBlocks+0x308>)
 8008040:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008046:	f043 0220 	orr.w	r2, r3, #32
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	2201      	movs	r2, #1
 8008052:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	2200      	movs	r2, #0
 800805a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800805c:	2301      	movs	r3, #1
 800805e:	e06c      	b.n	800813a <HAL_SD_ReadBlocks+0x3e2>
 8008060:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	4618      	mov	r0, r3
 800806a:	f002 fbc0 	bl	800a7ee <SDIO_ReadFIFO>
 800806e:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8008070:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008072:	b2da      	uxtb	r2, r3
 8008074:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008076:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008078:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800807a:	3301      	adds	r3, #1
 800807c:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800807e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008080:	3b01      	subs	r3, #1
 8008082:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8008084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008086:	0a1b      	lsrs	r3, r3, #8
 8008088:	b2da      	uxtb	r2, r3
 800808a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800808c:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800808e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008090:	3301      	adds	r3, #1
 8008092:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008094:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008096:	3b01      	subs	r3, #1
 8008098:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800809a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800809c:	0c1b      	lsrs	r3, r3, #16
 800809e:	b2da      	uxtb	r2, r3
 80080a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080a2:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80080a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080a6:	3301      	adds	r3, #1
 80080a8:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80080aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080ac:	3b01      	subs	r3, #1
 80080ae:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80080b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080b2:	0e1b      	lsrs	r3, r3, #24
 80080b4:	b2da      	uxtb	r2, r3
 80080b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080b8:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80080ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080bc:	3301      	adds	r3, #1
 80080be:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 80080c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080c2:	3b01      	subs	r3, #1
 80080c4:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80080c6:	f7fc ffa1 	bl	800500c <HAL_GetTick>
 80080ca:	4602      	mov	r2, r0
 80080cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080ce:	1ad3      	subs	r3, r2, r3
 80080d0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80080d2:	429a      	cmp	r2, r3
 80080d4:	d902      	bls.n	80080dc <HAL_SD_ReadBlocks+0x384>
 80080d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d112      	bne.n	8008102 <HAL_SD_ReadBlocks+0x3aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	4a18      	ldr	r2, [pc, #96]	; (8008144 <HAL_SD_ReadBlocks+0x3ec>)
 80080e2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080e8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	2201      	movs	r2, #1
 80080f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	2200      	movs	r2, #0
 80080fc:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80080fe:	2301      	movs	r3, #1
 8008100:	e01b      	b.n	800813a <HAL_SD_ReadBlocks+0x3e2>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008108:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800810c:	2b00      	cmp	r3, #0
 800810e:	d002      	beq.n	8008116 <HAL_SD_ReadBlocks+0x3be>
 8008110:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008112:	2b00      	cmp	r3, #0
 8008114:	d1a6      	bne.n	8008064 <HAL_SD_ReadBlocks+0x30c>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f240 523a 	movw	r2, #1338	; 0x53a
 800811e:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	2201      	movs	r2, #1
 8008124:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8008128:	2300      	movs	r3, #0
 800812a:	e006      	b.n	800813a <HAL_SD_ReadBlocks+0x3e2>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008130:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008138:	2301      	movs	r3, #1
  }
}
 800813a:	4618      	mov	r0, r3
 800813c:	3748      	adds	r7, #72	; 0x48
 800813e:	46bd      	mov	sp, r7
 8008140:	bd80      	pop	{r7, pc}
 8008142:	bf00      	nop
 8008144:	004005ff 	.word	0x004005ff

08008148 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b092      	sub	sp, #72	; 0x48
 800814c:	af00      	add	r7, sp, #0
 800814e:	60f8      	str	r0, [r7, #12]
 8008150:	60b9      	str	r1, [r7, #8]
 8008152:	607a      	str	r2, [r7, #4]
 8008154:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008156:	f7fc ff59 	bl	800500c <HAL_GetTick>
 800815a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8008160:	68bb      	ldr	r3, [r7, #8]
 8008162:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8008164:	68bb      	ldr	r3, [r7, #8]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d107      	bne.n	800817a <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800816e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008176:	2301      	movs	r3, #1
 8008178:	e182      	b.n	8008480 <HAL_SD_WriteBlocks+0x338>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008180:	b2db      	uxtb	r3, r3
 8008182:	2b01      	cmp	r3, #1
 8008184:	f040 8175 	bne.w	8008472 <HAL_SD_WriteBlocks+0x32a>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	2200      	movs	r2, #0
 800818c:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800818e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	441a      	add	r2, r3
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008198:	429a      	cmp	r2, r3
 800819a:	d907      	bls.n	80081ac <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081a0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80081a8:	2301      	movs	r3, #1
 80081aa:	e169      	b.n	8008480 <HAL_SD_WriteBlocks+0x338>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2203      	movs	r2, #3
 80081b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	2200      	movs	r2, #0
 80081ba:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081c0:	2b01      	cmp	r3, #1
 80081c2:	d002      	beq.n	80081ca <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 80081c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80081c6:	025b      	lsls	r3, r3, #9
 80081c8:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80081d2:	4618      	mov	r0, r3
 80081d4:	f002 fbbc 	bl	800a950 <SDMMC_CmdBlockLength>
 80081d8:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 80081da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d00f      	beq.n	8008200 <HAL_SD_WriteBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	4a9c      	ldr	r2, [pc, #624]	; (8008458 <HAL_SD_WriteBlocks+0x310>)
 80081e6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80081ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80081ee:	431a      	orrs	r2, r3
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	2201      	movs	r2, #1
 80081f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80081fc:	2301      	movs	r3, #1
 80081fe:	e13f      	b.n	8008480 <HAL_SD_WriteBlocks+0x338>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008200:	f04f 33ff 	mov.w	r3, #4294967295
 8008204:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	025b      	lsls	r3, r3, #9
 800820a:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800820c:	2390      	movs	r3, #144	; 0x90
 800820e:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8008210:	2300      	movs	r3, #0
 8008212:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008214:	2300      	movs	r3, #0
 8008216:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8008218:	2301      	movs	r3, #1
 800821a:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f107 0218 	add.w	r2, r7, #24
 8008224:	4611      	mov	r1, r2
 8008226:	4618      	mov	r0, r3
 8008228:	f002 fb66 	bl	800a8f8 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	2b01      	cmp	r3, #1
 8008230:	d90a      	bls.n	8008248 <HAL_SD_WriteBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	2220      	movs	r2, #32
 8008236:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800823e:	4618      	mov	r0, r3
 8008240:	f002 fc0e 	bl	800aa60 <SDMMC_CmdWriteMultiBlock>
 8008244:	6478      	str	r0, [r7, #68]	; 0x44
 8008246:	e009      	b.n	800825c <HAL_SD_WriteBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	2210      	movs	r2, #16
 800824c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008254:	4618      	mov	r0, r3
 8008256:	f002 fbe1 	bl	800aa1c <SDMMC_CmdWriteSingleBlock>
 800825a:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800825c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800825e:	2b00      	cmp	r3, #0
 8008260:	d012      	beq.n	8008288 <HAL_SD_WriteBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	4a7c      	ldr	r2, [pc, #496]	; (8008458 <HAL_SD_WriteBlocks+0x310>)
 8008268:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800826e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008270:	431a      	orrs	r2, r3
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	2201      	movs	r2, #1
 800827a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	2200      	movs	r2, #0
 8008282:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008284:	2301      	movs	r3, #1
 8008286:	e0fb      	b.n	8008480 <HAL_SD_WriteBlocks+0x338>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8008288:	69fb      	ldr	r3, [r7, #28]
 800828a:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 800828c:	e065      	b.n	800835a <HAL_SD_WriteBlocks+0x212>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008294:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008298:	2b00      	cmp	r3, #0
 800829a:	d040      	beq.n	800831e <HAL_SD_WriteBlocks+0x1d6>
 800829c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d03d      	beq.n	800831e <HAL_SD_WriteBlocks+0x1d6>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 80082a2:	2300      	movs	r3, #0
 80082a4:	643b      	str	r3, [r7, #64]	; 0x40
 80082a6:	e037      	b.n	8008318 <HAL_SD_WriteBlocks+0x1d0>
        {
          data = (uint32_t)(*tempbuff);
 80082a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082aa:	781b      	ldrb	r3, [r3, #0]
 80082ac:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80082ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082b0:	3301      	adds	r3, #1
 80082b2:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80082b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80082b6:	3b01      	subs	r3, #1
 80082b8:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 80082ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082bc:	781b      	ldrb	r3, [r3, #0]
 80082be:	021a      	lsls	r2, r3, #8
 80082c0:	697b      	ldr	r3, [r7, #20]
 80082c2:	4313      	orrs	r3, r2
 80082c4:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80082c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082c8:	3301      	adds	r3, #1
 80082ca:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80082cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80082ce:	3b01      	subs	r3, #1
 80082d0:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 80082d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082d4:	781b      	ldrb	r3, [r3, #0]
 80082d6:	041a      	lsls	r2, r3, #16
 80082d8:	697b      	ldr	r3, [r7, #20]
 80082da:	4313      	orrs	r3, r2
 80082dc:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80082de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082e0:	3301      	adds	r3, #1
 80082e2:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80082e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80082e6:	3b01      	subs	r3, #1
 80082e8:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 80082ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082ec:	781b      	ldrb	r3, [r3, #0]
 80082ee:	061a      	lsls	r2, r3, #24
 80082f0:	697b      	ldr	r3, [r7, #20]
 80082f2:	4313      	orrs	r3, r2
 80082f4:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80082f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80082f8:	3301      	adds	r3, #1
 80082fa:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80082fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80082fe:	3b01      	subs	r3, #1
 8008300:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f107 0214 	add.w	r2, r7, #20
 800830a:	4611      	mov	r1, r2
 800830c:	4618      	mov	r0, r3
 800830e:	f002 fa7b 	bl	800a808 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8008312:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008314:	3301      	adds	r3, #1
 8008316:	643b      	str	r3, [r7, #64]	; 0x40
 8008318:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800831a:	2b07      	cmp	r3, #7
 800831c:	d9c4      	bls.n	80082a8 <HAL_SD_WriteBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800831e:	f7fc fe75 	bl	800500c <HAL_GetTick>
 8008322:	4602      	mov	r2, r0
 8008324:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008326:	1ad3      	subs	r3, r2, r3
 8008328:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800832a:	429a      	cmp	r2, r3
 800832c:	d902      	bls.n	8008334 <HAL_SD_WriteBlocks+0x1ec>
 800832e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008330:	2b00      	cmp	r3, #0
 8008332:	d112      	bne.n	800835a <HAL_SD_WriteBlocks+0x212>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	4a47      	ldr	r2, [pc, #284]	; (8008458 <HAL_SD_WriteBlocks+0x310>)
 800833a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008340:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008342:	431a      	orrs	r2, r3
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	2201      	movs	r2, #1
 800834c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	2200      	movs	r2, #0
 8008354:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8008356:	2303      	movs	r3, #3
 8008358:	e092      	b.n	8008480 <HAL_SD_WriteBlocks+0x338>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008360:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 8008364:	2b00      	cmp	r3, #0
 8008366:	d092      	beq.n	800828e <HAL_SD_WriteBlocks+0x146>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800836e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008372:	2b00      	cmp	r3, #0
 8008374:	d022      	beq.n	80083bc <HAL_SD_WriteBlocks+0x274>
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	2b01      	cmp	r3, #1
 800837a:	d91f      	bls.n	80083bc <HAL_SD_WriteBlocks+0x274>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008380:	2b03      	cmp	r3, #3
 8008382:	d01b      	beq.n	80083bc <HAL_SD_WriteBlocks+0x274>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	4618      	mov	r0, r3
 800838a:	f002 fb8b 	bl	800aaa4 <SDMMC_CmdStopTransfer>
 800838e:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8008390:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008392:	2b00      	cmp	r3, #0
 8008394:	d012      	beq.n	80083bc <HAL_SD_WriteBlocks+0x274>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	4a2f      	ldr	r2, [pc, #188]	; (8008458 <HAL_SD_WriteBlocks+0x310>)
 800839c:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80083a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80083a4:	431a      	orrs	r2, r3
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	2201      	movs	r2, #1
 80083ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	2200      	movs	r2, #0
 80083b6:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 80083b8:	2301      	movs	r3, #1
 80083ba:	e061      	b.n	8008480 <HAL_SD_WriteBlocks+0x338>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083c2:	f003 0308 	and.w	r3, r3, #8
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d012      	beq.n	80083f0 <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	4a22      	ldr	r2, [pc, #136]	; (8008458 <HAL_SD_WriteBlocks+0x310>)
 80083d0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083d6:	f043 0208 	orr.w	r2, r3, #8
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	2201      	movs	r2, #1
 80083e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	2200      	movs	r2, #0
 80083ea:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80083ec:	2301      	movs	r3, #1
 80083ee:	e047      	b.n	8008480 <HAL_SD_WriteBlocks+0x338>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80083f6:	f003 0302 	and.w	r3, r3, #2
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d012      	beq.n	8008424 <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	4a15      	ldr	r2, [pc, #84]	; (8008458 <HAL_SD_WriteBlocks+0x310>)
 8008404:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800840a:	f043 0202 	orr.w	r2, r3, #2
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	2201      	movs	r2, #1
 8008416:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	2200      	movs	r2, #0
 800841e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008420:	2301      	movs	r3, #1
 8008422:	e02d      	b.n	8008480 <HAL_SD_WriteBlocks+0x338>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800842a:	f003 0310 	and.w	r3, r3, #16
 800842e:	2b00      	cmp	r3, #0
 8008430:	d014      	beq.n	800845c <HAL_SD_WriteBlocks+0x314>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	4a08      	ldr	r2, [pc, #32]	; (8008458 <HAL_SD_WriteBlocks+0x310>)
 8008438:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800843e:	f043 0210 	orr.w	r2, r3, #16
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	2201      	movs	r2, #1
 800844a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	2200      	movs	r2, #0
 8008452:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008454:	2301      	movs	r3, #1
 8008456:	e013      	b.n	8008480 <HAL_SD_WriteBlocks+0x338>
 8008458:	004005ff 	.word	0x004005ff
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	f240 523a 	movw	r2, #1338	; 0x53a
 8008464:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	2201      	movs	r2, #1
 800846a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 800846e:	2300      	movs	r3, #0
 8008470:	e006      	b.n	8008480 <HAL_SD_WriteBlocks+0x338>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008476:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800847e:	2301      	movs	r3, #1
  }
}
 8008480:	4618      	mov	r0, r3
 8008482:	3748      	adds	r7, #72	; 0x48
 8008484:	46bd      	mov	sp, r7
 8008486:	bd80      	pop	{r7, pc}

08008488 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8008488:	b580      	push	{r7, lr}
 800848a:	b084      	sub	sp, #16
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008494:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800849c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d008      	beq.n	80084b6 <HAL_SD_IRQHandler+0x2e>
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	f003 0308 	and.w	r3, r3, #8
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d003      	beq.n	80084b6 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80084ae:	6878      	ldr	r0, [r7, #4]
 80084b0:	f000 fd4c 	bl	8008f4c <SD_Read_IT>
 80084b4:	e155      	b.n	8008762 <HAL_SD_IRQHandler+0x2da>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	f000 808f 	beq.w	80085e4 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 80084ce:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF | SDIO_IT_STBITERR);
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084d6:	687a      	ldr	r2, [r7, #4]
 80084d8:	6812      	ldr	r2, [r2, #0]
 80084da:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 80084de:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 80084e2:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f022 0201 	bic.w	r2, r2, #1
 80084f2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	f003 0308 	and.w	r3, r3, #8
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d039      	beq.n	8008572 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	f003 0302 	and.w	r3, r3, #2
 8008504:	2b00      	cmp	r3, #0
 8008506:	d104      	bne.n	8008512 <HAL_SD_IRQHandler+0x8a>
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	f003 0320 	and.w	r3, r3, #32
 800850e:	2b00      	cmp	r3, #0
 8008510:	d011      	beq.n	8008536 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	4618      	mov	r0, r3
 8008518:	f002 fac4 	bl	800aaa4 <SDMMC_CmdStopTransfer>
 800851c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800851e:	68bb      	ldr	r3, [r7, #8]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d008      	beq.n	8008536 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	431a      	orrs	r2, r3
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	f000 f91f 	bl	8008774 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f240 523a 	movw	r2, #1338	; 0x53a
 800853e:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2201      	movs	r2, #1
 8008544:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	2200      	movs	r2, #0
 800854c:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	f003 0301 	and.w	r3, r3, #1
 8008554:	2b00      	cmp	r3, #0
 8008556:	d104      	bne.n	8008562 <HAL_SD_IRQHandler+0xda>
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	f003 0302 	and.w	r3, r3, #2
 800855e:	2b00      	cmp	r3, #0
 8008560:	d003      	beq.n	800856a <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8008562:	6878      	ldr	r0, [r7, #4]
 8008564:	f002 feda 	bl	800b31c <HAL_SD_RxCpltCallback>
 8008568:	e0fb      	b.n	8008762 <HAL_SD_IRQHandler+0x2da>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800856a:	6878      	ldr	r0, [r7, #4]
 800856c:	f002 fecc 	bl	800b308 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008570:	e0f7      	b.n	8008762 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008578:	2b00      	cmp	r3, #0
 800857a:	f000 80f2 	beq.w	8008762 <HAL_SD_IRQHandler+0x2da>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	f003 0320 	and.w	r3, r3, #32
 8008584:	2b00      	cmp	r3, #0
 8008586:	d011      	beq.n	80085ac <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	4618      	mov	r0, r3
 800858e:	f002 fa89 	bl	800aaa4 <SDMMC_CmdStopTransfer>
 8008592:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	2b00      	cmp	r3, #0
 8008598:	d008      	beq.n	80085ac <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	431a      	orrs	r2, r3
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 80085a6:	6878      	ldr	r0, [r7, #4]
 80085a8:	f000 f8e4 	bl	8008774 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	f003 0301 	and.w	r3, r3, #1
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	f040 80d5 	bne.w	8008762 <HAL_SD_IRQHandler+0x2da>
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	f003 0302 	and.w	r3, r3, #2
 80085be:	2b00      	cmp	r3, #0
 80085c0:	f040 80cf 	bne.w	8008762 <HAL_SD_IRQHandler+0x2da>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f022 0208 	bic.w	r2, r2, #8
 80085d2:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2201      	movs	r2, #1
 80085d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 80085dc:	6878      	ldr	r0, [r7, #4]
 80085de:	f002 fe93 	bl	800b308 <HAL_SD_TxCpltCallback>
}
 80085e2:	e0be      	b.n	8008762 <HAL_SD_IRQHandler+0x2da>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d008      	beq.n	8008604 <HAL_SD_IRQHandler+0x17c>
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	f003 0308 	and.w	r3, r3, #8
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d003      	beq.n	8008604 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	f000 fcf6 	bl	8008fee <SD_Write_IT>
 8008602:	e0ae      	b.n	8008762 <HAL_SD_IRQHandler+0x2da>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800860a:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800860e:	2b00      	cmp	r3, #0
 8008610:	f000 80a7 	beq.w	8008762 <HAL_SD_IRQHandler+0x2da>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800861a:	f003 0302 	and.w	r3, r3, #2
 800861e:	2b00      	cmp	r3, #0
 8008620:	d005      	beq.n	800862e <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008626:	f043 0202 	orr.w	r2, r3, #2
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008634:	f003 0308 	and.w	r3, r3, #8
 8008638:	2b00      	cmp	r3, #0
 800863a:	d005      	beq.n	8008648 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008640:	f043 0208 	orr.w	r2, r3, #8
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800864e:	f003 0320 	and.w	r3, r3, #32
 8008652:	2b00      	cmp	r3, #0
 8008654:	d005      	beq.n	8008662 <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800865a:	f043 0220 	orr.w	r2, r3, #32
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008668:	f003 0310 	and.w	r3, r3, #16
 800866c:	2b00      	cmp	r3, #0
 800866e:	d005      	beq.n	800867c <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008674:	f043 0210 	orr.w	r2, r3, #16
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f240 523a 	movw	r2, #1338	; 0x53a
 8008684:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8008694:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	4618      	mov	r0, r3
 800869c:	f002 fa02 	bl	800aaa4 <SDMMC_CmdStopTransfer>
 80086a0:	4602      	mov	r2, r0
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086a6:	431a      	orrs	r2, r3
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	f003 0308 	and.w	r3, r3, #8
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d00a      	beq.n	80086cc <HAL_SD_IRQHandler+0x244>
      hsd->State = HAL_SD_STATE_READY;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	2201      	movs	r2, #1
 80086ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	2200      	movs	r2, #0
 80086c2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 80086c4:	6878      	ldr	r0, [r7, #4]
 80086c6:	f000 f855 	bl	8008774 <HAL_SD_ErrorCallback>
}
 80086ca:	e04a      	b.n	8008762 <HAL_SD_IRQHandler+0x2da>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d045      	beq.n	8008762 <HAL_SD_IRQHandler+0x2da>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	f003 0310 	and.w	r3, r3, #16
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d104      	bne.n	80086ea <HAL_SD_IRQHandler+0x262>
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	f003 0320 	and.w	r3, r3, #32
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d011      	beq.n	800870e <HAL_SD_IRQHandler+0x286>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086ee:	4a1f      	ldr	r2, [pc, #124]	; (800876c <HAL_SD_IRQHandler+0x2e4>)
 80086f0:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086f6:	4618      	mov	r0, r3
 80086f8:	f7fd fd72 	bl	80061e0 <HAL_DMA_Abort_IT>
 80086fc:	4603      	mov	r3, r0
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d02f      	beq.n	8008762 <HAL_SD_IRQHandler+0x2da>
          SD_DMATxAbort(hsd->hdmatx);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008706:	4618      	mov	r0, r3
 8008708:	f000 fa2e 	bl	8008b68 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800870c:	e029      	b.n	8008762 <HAL_SD_IRQHandler+0x2da>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	f003 0301 	and.w	r3, r3, #1
 8008714:	2b00      	cmp	r3, #0
 8008716:	d104      	bne.n	8008722 <HAL_SD_IRQHandler+0x29a>
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	f003 0302 	and.w	r3, r3, #2
 800871e:	2b00      	cmp	r3, #0
 8008720:	d011      	beq.n	8008746 <HAL_SD_IRQHandler+0x2be>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008726:	4a12      	ldr	r2, [pc, #72]	; (8008770 <HAL_SD_IRQHandler+0x2e8>)
 8008728:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800872e:	4618      	mov	r0, r3
 8008730:	f7fd fd56 	bl	80061e0 <HAL_DMA_Abort_IT>
 8008734:	4603      	mov	r3, r0
 8008736:	2b00      	cmp	r3, #0
 8008738:	d013      	beq.n	8008762 <HAL_SD_IRQHandler+0x2da>
          SD_DMARxAbort(hsd->hdmarx);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800873e:	4618      	mov	r0, r3
 8008740:	f000 fa49 	bl	8008bd6 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8008744:	e00d      	b.n	8008762 <HAL_SD_IRQHandler+0x2da>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2200      	movs	r2, #0
 800874a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	2201      	movs	r2, #1
 8008750:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	2200      	movs	r2, #0
 8008758:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800875a:	6878      	ldr	r0, [r7, #4]
 800875c:	f002 fdca 	bl	800b2f4 <HAL_SD_AbortCallback>
}
 8008760:	e7ff      	b.n	8008762 <HAL_SD_IRQHandler+0x2da>
 8008762:	bf00      	nop
 8008764:	3710      	adds	r7, #16
 8008766:	46bd      	mov	sp, r7
 8008768:	bd80      	pop	{r7, pc}
 800876a:	bf00      	nop
 800876c:	08008b69 	.word	0x08008b69
 8008770:	08008bd7 	.word	0x08008bd7

08008774 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8008774:	b480      	push	{r7}
 8008776:	b083      	sub	sp, #12
 8008778:	af00      	add	r7, sp, #0
 800877a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800877c:	bf00      	nop
 800877e:	370c      	adds	r7, #12
 8008780:	46bd      	mov	sp, r7
 8008782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008786:	4770      	bx	lr

08008788 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8008788:	b480      	push	{r7}
 800878a:	b083      	sub	sp, #12
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
 8008790:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008796:	0f9b      	lsrs	r3, r3, #30
 8008798:	b2da      	uxtb	r2, r3
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80087a2:	0e9b      	lsrs	r3, r3, #26
 80087a4:	b2db      	uxtb	r3, r3
 80087a6:	f003 030f 	and.w	r3, r3, #15
 80087aa:	b2da      	uxtb	r2, r3
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80087b4:	0e1b      	lsrs	r3, r3, #24
 80087b6:	b2db      	uxtb	r3, r3
 80087b8:	f003 0303 	and.w	r3, r3, #3
 80087bc:	b2da      	uxtb	r2, r3
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80087c6:	0c1b      	lsrs	r3, r3, #16
 80087c8:	b2da      	uxtb	r2, r3
 80087ca:	683b      	ldr	r3, [r7, #0]
 80087cc:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80087d2:	0a1b      	lsrs	r3, r3, #8
 80087d4:	b2da      	uxtb	r2, r3
 80087d6:	683b      	ldr	r3, [r7, #0]
 80087d8:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80087de:	b2da      	uxtb	r2, r3
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80087e8:	0d1b      	lsrs	r3, r3, #20
 80087ea:	b29a      	uxth	r2, r3
 80087ec:	683b      	ldr	r3, [r7, #0]
 80087ee:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80087f4:	0c1b      	lsrs	r3, r3, #16
 80087f6:	b2db      	uxtb	r3, r3
 80087f8:	f003 030f 	and.w	r3, r3, #15
 80087fc:	b2da      	uxtb	r2, r3
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008806:	0bdb      	lsrs	r3, r3, #15
 8008808:	b2db      	uxtb	r3, r3
 800880a:	f003 0301 	and.w	r3, r3, #1
 800880e:	b2da      	uxtb	r2, r3
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008818:	0b9b      	lsrs	r3, r3, #14
 800881a:	b2db      	uxtb	r3, r3
 800881c:	f003 0301 	and.w	r3, r3, #1
 8008820:	b2da      	uxtb	r2, r3
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800882a:	0b5b      	lsrs	r3, r3, #13
 800882c:	b2db      	uxtb	r3, r3
 800882e:	f003 0301 	and.w	r3, r3, #1
 8008832:	b2da      	uxtb	r2, r3
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800883c:	0b1b      	lsrs	r3, r3, #12
 800883e:	b2db      	uxtb	r3, r3
 8008840:	f003 0301 	and.w	r3, r3, #1
 8008844:	b2da      	uxtb	r2, r3
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	2200      	movs	r2, #0
 800884e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008854:	2b00      	cmp	r3, #0
 8008856:	d163      	bne.n	8008920 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800885c:	009a      	lsls	r2, r3, #2
 800885e:	f640 73fc 	movw	r3, #4092	; 0xffc
 8008862:	4013      	ands	r3, r2
 8008864:	687a      	ldr	r2, [r7, #4]
 8008866:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008868:	0f92      	lsrs	r2, r2, #30
 800886a:	431a      	orrs	r2, r3
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008874:	0edb      	lsrs	r3, r3, #27
 8008876:	b2db      	uxtb	r3, r3
 8008878:	f003 0307 	and.w	r3, r3, #7
 800887c:	b2da      	uxtb	r2, r3
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008886:	0e1b      	lsrs	r3, r3, #24
 8008888:	b2db      	uxtb	r3, r3
 800888a:	f003 0307 	and.w	r3, r3, #7
 800888e:	b2da      	uxtb	r2, r3
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008898:	0d5b      	lsrs	r3, r3, #21
 800889a:	b2db      	uxtb	r3, r3
 800889c:	f003 0307 	and.w	r3, r3, #7
 80088a0:	b2da      	uxtb	r2, r3
 80088a2:	683b      	ldr	r3, [r7, #0]
 80088a4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80088aa:	0c9b      	lsrs	r3, r3, #18
 80088ac:	b2db      	uxtb	r3, r3
 80088ae:	f003 0307 	and.w	r3, r3, #7
 80088b2:	b2da      	uxtb	r2, r3
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80088bc:	0bdb      	lsrs	r3, r3, #15
 80088be:	b2db      	uxtb	r3, r3
 80088c0:	f003 0307 	and.w	r3, r3, #7
 80088c4:	b2da      	uxtb	r2, r3
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	691b      	ldr	r3, [r3, #16]
 80088ce:	1c5a      	adds	r2, r3, #1
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	7e1b      	ldrb	r3, [r3, #24]
 80088d8:	b2db      	uxtb	r3, r3
 80088da:	f003 0307 	and.w	r3, r3, #7
 80088de:	3302      	adds	r3, #2
 80088e0:	2201      	movs	r2, #1
 80088e2:	fa02 f303 	lsl.w	r3, r2, r3
 80088e6:	687a      	ldr	r2, [r7, #4]
 80088e8:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80088ea:	fb02 f203 	mul.w	r2, r2, r3
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	7a1b      	ldrb	r3, [r3, #8]
 80088f6:	b2db      	uxtb	r3, r3
 80088f8:	f003 030f 	and.w	r3, r3, #15
 80088fc:	2201      	movs	r2, #1
 80088fe:	409a      	lsls	r2, r3
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008908:	687a      	ldr	r2, [r7, #4]
 800890a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800890c:	0a52      	lsrs	r2, r2, #9
 800890e:	fb02 f203 	mul.w	r2, r2, r3
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	f44f 7200 	mov.w	r2, #512	; 0x200
 800891c:	661a      	str	r2, [r3, #96]	; 0x60
 800891e:	e031      	b.n	8008984 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008924:	2b01      	cmp	r3, #1
 8008926:	d11d      	bne.n	8008964 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800892c:	041b      	lsls	r3, r3, #16
 800892e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008936:	0c1b      	lsrs	r3, r3, #16
 8008938:	431a      	orrs	r2, r3
 800893a:	683b      	ldr	r3, [r7, #0]
 800893c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	691b      	ldr	r3, [r3, #16]
 8008942:	3301      	adds	r3, #1
 8008944:	029a      	lsls	r2, r3, #10
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008958:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	661a      	str	r2, [r3, #96]	; 0x60
 8008962:	e00f      	b.n	8008984 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4a58      	ldr	r2, [pc, #352]	; (8008acc <HAL_SD_GetCardCSD+0x344>)
 800896a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008970:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	2201      	movs	r2, #1
 800897c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008980:	2301      	movs	r3, #1
 8008982:	e09d      	b.n	8008ac0 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008988:	0b9b      	lsrs	r3, r3, #14
 800898a:	b2db      	uxtb	r3, r3
 800898c:	f003 0301 	and.w	r3, r3, #1
 8008990:	b2da      	uxtb	r2, r3
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800899a:	09db      	lsrs	r3, r3, #7
 800899c:	b2db      	uxtb	r3, r3
 800899e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80089a2:	b2da      	uxtb	r2, r3
 80089a4:	683b      	ldr	r3, [r7, #0]
 80089a6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80089ac:	b2db      	uxtb	r3, r3
 80089ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80089b2:	b2da      	uxtb	r2, r3
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089bc:	0fdb      	lsrs	r3, r3, #31
 80089be:	b2da      	uxtb	r2, r3
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089c8:	0f5b      	lsrs	r3, r3, #29
 80089ca:	b2db      	uxtb	r3, r3
 80089cc:	f003 0303 	and.w	r3, r3, #3
 80089d0:	b2da      	uxtb	r2, r3
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089da:	0e9b      	lsrs	r3, r3, #26
 80089dc:	b2db      	uxtb	r3, r3
 80089de:	f003 0307 	and.w	r3, r3, #7
 80089e2:	b2da      	uxtb	r2, r3
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089ec:	0d9b      	lsrs	r3, r3, #22
 80089ee:	b2db      	uxtb	r3, r3
 80089f0:	f003 030f 	and.w	r3, r3, #15
 80089f4:	b2da      	uxtb	r2, r3
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089fe:	0d5b      	lsrs	r3, r3, #21
 8008a00:	b2db      	uxtb	r3, r3
 8008a02:	f003 0301 	and.w	r3, r3, #1
 8008a06:	b2da      	uxtb	r2, r3
 8008a08:	683b      	ldr	r3, [r7, #0]
 8008a0a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8008a0e:	683b      	ldr	r3, [r7, #0]
 8008a10:	2200      	movs	r2, #0
 8008a12:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a1a:	0c1b      	lsrs	r3, r3, #16
 8008a1c:	b2db      	uxtb	r3, r3
 8008a1e:	f003 0301 	and.w	r3, r3, #1
 8008a22:	b2da      	uxtb	r2, r3
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a2e:	0bdb      	lsrs	r3, r3, #15
 8008a30:	b2db      	uxtb	r3, r3
 8008a32:	f003 0301 	and.w	r3, r3, #1
 8008a36:	b2da      	uxtb	r2, r3
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a42:	0b9b      	lsrs	r3, r3, #14
 8008a44:	b2db      	uxtb	r3, r3
 8008a46:	f003 0301 	and.w	r3, r3, #1
 8008a4a:	b2da      	uxtb	r2, r3
 8008a4c:	683b      	ldr	r3, [r7, #0]
 8008a4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a56:	0b5b      	lsrs	r3, r3, #13
 8008a58:	b2db      	uxtb	r3, r3
 8008a5a:	f003 0301 	and.w	r3, r3, #1
 8008a5e:	b2da      	uxtb	r2, r3
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a6a:	0b1b      	lsrs	r3, r3, #12
 8008a6c:	b2db      	uxtb	r3, r3
 8008a6e:	f003 0301 	and.w	r3, r3, #1
 8008a72:	b2da      	uxtb	r2, r3
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a7e:	0a9b      	lsrs	r3, r3, #10
 8008a80:	b2db      	uxtb	r3, r3
 8008a82:	f003 0303 	and.w	r3, r3, #3
 8008a86:	b2da      	uxtb	r2, r3
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a92:	0a1b      	lsrs	r3, r3, #8
 8008a94:	b2db      	uxtb	r3, r3
 8008a96:	f003 0303 	and.w	r3, r3, #3
 8008a9a:	b2da      	uxtb	r2, r3
 8008a9c:	683b      	ldr	r3, [r7, #0]
 8008a9e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008aa6:	085b      	lsrs	r3, r3, #1
 8008aa8:	b2db      	uxtb	r3, r3
 8008aaa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008aae:	b2da      	uxtb	r2, r3
 8008ab0:	683b      	ldr	r3, [r7, #0]
 8008ab2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	2201      	movs	r2, #1
 8008aba:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8008abe:	2300      	movs	r3, #0
}
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	370c      	adds	r7, #12
 8008ac4:	46bd      	mov	sp, r7
 8008ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aca:	4770      	bx	lr
 8008acc:	004005ff 	.word	0x004005ff

08008ad0 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8008ad0:	b480      	push	{r7}
 8008ad2:	b083      	sub	sp, #12
 8008ad4:	af00      	add	r7, sp, #0
 8008ad6:	6078      	str	r0, [r7, #4]
 8008ad8:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008aee:	683b      	ldr	r3, [r7, #0]
 8008af0:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008b0e:	683b      	ldr	r3, [r7, #0]
 8008b10:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8008b16:	683b      	ldr	r3, [r7, #0]
 8008b18:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8008b1a:	2300      	movs	r3, #0
}
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	370c      	adds	r7, #12
 8008b20:	46bd      	mov	sp, r7
 8008b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b26:	4770      	bx	lr

08008b28 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b086      	sub	sp, #24
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8008b30:	2300      	movs	r3, #0
 8008b32:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8008b34:	f107 030c 	add.w	r3, r7, #12
 8008b38:	4619      	mov	r1, r3
 8008b3a:	6878      	ldr	r0, [r7, #4]
 8008b3c:	f000 f9de 	bl	8008efc <SD_SendStatus>
 8008b40:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008b42:	697b      	ldr	r3, [r7, #20]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d005      	beq.n	8008b54 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b4c:	697b      	ldr	r3, [r7, #20]
 8008b4e:	431a      	orrs	r2, r3
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	0a5b      	lsrs	r3, r3, #9
 8008b58:	f003 030f 	and.w	r3, r3, #15
 8008b5c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8008b5e:	693b      	ldr	r3, [r7, #16]
}
 8008b60:	4618      	mov	r0, r3
 8008b62:	3718      	adds	r7, #24
 8008b64:	46bd      	mov	sp, r7
 8008b66:	bd80      	pop	{r7, pc}

08008b68 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b084      	sub	sp, #16
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b74:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	f240 523a 	movw	r2, #1338	; 0x53a
 8008b7e:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8008b80:	68f8      	ldr	r0, [r7, #12]
 8008b82:	f7ff ffd1 	bl	8008b28 <HAL_SD_GetCardState>
 8008b86:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	2201      	movs	r2, #1
 8008b8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	2200      	movs	r2, #0
 8008b94:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	2b06      	cmp	r3, #6
 8008b9a:	d002      	beq.n	8008ba2 <SD_DMATxAbort+0x3a>
 8008b9c:	68bb      	ldr	r3, [r7, #8]
 8008b9e:	2b05      	cmp	r3, #5
 8008ba0:	d10a      	bne.n	8008bb8 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	f001 ff7c 	bl	800aaa4 <SDMMC_CmdStopTransfer>
 8008bac:	4602      	mov	r2, r0
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bb2:	431a      	orrs	r2, r3
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d103      	bne.n	8008bc8 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8008bc0:	68f8      	ldr	r0, [r7, #12]
 8008bc2:	f002 fb97 	bl	800b2f4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8008bc6:	e002      	b.n	8008bce <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8008bc8:	68f8      	ldr	r0, [r7, #12]
 8008bca:	f7ff fdd3 	bl	8008774 <HAL_SD_ErrorCallback>
}
 8008bce:	bf00      	nop
 8008bd0:	3710      	adds	r7, #16
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	bd80      	pop	{r7, pc}

08008bd6 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8008bd6:	b580      	push	{r7, lr}
 8008bd8:	b084      	sub	sp, #16
 8008bda:	af00      	add	r7, sp, #0
 8008bdc:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008be2:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f240 523a 	movw	r2, #1338	; 0x53a
 8008bec:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8008bee:	68f8      	ldr	r0, [r7, #12]
 8008bf0:	f7ff ff9a 	bl	8008b28 <HAL_SD_GetCardState>
 8008bf4:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	2201      	movs	r2, #1
 8008bfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	2200      	movs	r2, #0
 8008c02:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	2b06      	cmp	r3, #6
 8008c08:	d002      	beq.n	8008c10 <SD_DMARxAbort+0x3a>
 8008c0a:	68bb      	ldr	r3, [r7, #8]
 8008c0c:	2b05      	cmp	r3, #5
 8008c0e:	d10a      	bne.n	8008c26 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	4618      	mov	r0, r3
 8008c16:	f001 ff45 	bl	800aaa4 <SDMMC_CmdStopTransfer>
 8008c1a:	4602      	mov	r2, r0
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c20:	431a      	orrs	r2, r3
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d103      	bne.n	8008c36 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8008c2e:	68f8      	ldr	r0, [r7, #12]
 8008c30:	f002 fb60 	bl	800b2f4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8008c34:	e002      	b.n	8008c3c <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8008c36:	68f8      	ldr	r0, [r7, #12]
 8008c38:	f7ff fd9c 	bl	8008774 <HAL_SD_ErrorCallback>
}
 8008c3c:	bf00      	nop
 8008c3e:	3710      	adds	r7, #16
 8008c40:	46bd      	mov	sp, r7
 8008c42:	bd80      	pop	{r7, pc}

08008c44 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008c44:	b5b0      	push	{r4, r5, r7, lr}
 8008c46:	b094      	sub	sp, #80	; 0x50
 8008c48:	af04      	add	r7, sp, #16
 8008c4a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8008c4c:	2301      	movs	r3, #1
 8008c4e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	4618      	mov	r0, r3
 8008c56:	f001 fdf7 	bl	800a848 <SDIO_GetPowerState>
 8008c5a:	4603      	mov	r3, r0
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d102      	bne.n	8008c66 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008c60:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8008c64:	e0b7      	b.n	8008dd6 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c6a:	2b03      	cmp	r3, #3
 8008c6c:	d02f      	beq.n	8008cce <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	4618      	mov	r0, r3
 8008c74:	f001 ffdd 	bl	800ac32 <SDMMC_CmdSendCID>
 8008c78:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008c7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d001      	beq.n	8008c84 <SD_InitCard+0x40>
    {
      return errorstate;
 8008c80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c82:	e0a8      	b.n	8008dd6 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	2100      	movs	r1, #0
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	f001 fe21 	bl	800a8d2 <SDIO_GetResponse>
 8008c90:	4602      	mov	r2, r0
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	2104      	movs	r1, #4
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	f001 fe18 	bl	800a8d2 <SDIO_GetResponse>
 8008ca2:	4602      	mov	r2, r0
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	2108      	movs	r1, #8
 8008cae:	4618      	mov	r0, r3
 8008cb0:	f001 fe0f 	bl	800a8d2 <SDIO_GetResponse>
 8008cb4:	4602      	mov	r2, r0
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	210c      	movs	r1, #12
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	f001 fe06 	bl	800a8d2 <SDIO_GetResponse>
 8008cc6:	4602      	mov	r2, r0
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cd2:	2b03      	cmp	r3, #3
 8008cd4:	d00d      	beq.n	8008cf2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f107 020e 	add.w	r2, r7, #14
 8008cde:	4611      	mov	r1, r2
 8008ce0:	4618      	mov	r0, r3
 8008ce2:	f001 ffe3 	bl	800acac <SDMMC_CmdSetRelAdd>
 8008ce6:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008ce8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d001      	beq.n	8008cf2 <SD_InitCard+0xae>
    {
      return errorstate;
 8008cee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008cf0:	e071      	b.n	8008dd6 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cf6:	2b03      	cmp	r3, #3
 8008cf8:	d036      	beq.n	8008d68 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008cfa:	89fb      	ldrh	r3, [r7, #14]
 8008cfc:	461a      	mov	r2, r3
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681a      	ldr	r2, [r3, #0]
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d0a:	041b      	lsls	r3, r3, #16
 8008d0c:	4619      	mov	r1, r3
 8008d0e:	4610      	mov	r0, r2
 8008d10:	f001 ffad 	bl	800ac6e <SDMMC_CmdSendCSD>
 8008d14:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008d16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d001      	beq.n	8008d20 <SD_InitCard+0xdc>
    {
      return errorstate;
 8008d1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d1e:	e05a      	b.n	8008dd6 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	2100      	movs	r1, #0
 8008d26:	4618      	mov	r0, r3
 8008d28:	f001 fdd3 	bl	800a8d2 <SDIO_GetResponse>
 8008d2c:	4602      	mov	r2, r0
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	2104      	movs	r1, #4
 8008d38:	4618      	mov	r0, r3
 8008d3a:	f001 fdca 	bl	800a8d2 <SDIO_GetResponse>
 8008d3e:	4602      	mov	r2, r0
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	2108      	movs	r1, #8
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	f001 fdc1 	bl	800a8d2 <SDIO_GetResponse>
 8008d50:	4602      	mov	r2, r0
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	210c      	movs	r1, #12
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	f001 fdb8 	bl	800a8d2 <SDIO_GetResponse>
 8008d62:	4602      	mov	r2, r0
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	2104      	movs	r1, #4
 8008d6e:	4618      	mov	r0, r3
 8008d70:	f001 fdaf 	bl	800a8d2 <SDIO_GetResponse>
 8008d74:	4603      	mov	r3, r0
 8008d76:	0d1a      	lsrs	r2, r3, #20
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8008d7c:	f107 0310 	add.w	r3, r7, #16
 8008d80:	4619      	mov	r1, r3
 8008d82:	6878      	ldr	r0, [r7, #4]
 8008d84:	f7ff fd00 	bl	8008788 <HAL_SD_GetCardCSD>
 8008d88:	4603      	mov	r3, r0
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d002      	beq.n	8008d94 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008d8e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008d92:	e020      	b.n	8008dd6 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	6819      	ldr	r1, [r3, #0]
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008d9c:	041b      	lsls	r3, r3, #16
 8008d9e:	f04f 0400 	mov.w	r4, #0
 8008da2:	461a      	mov	r2, r3
 8008da4:	4623      	mov	r3, r4
 8008da6:	4608      	mov	r0, r1
 8008da8:	f001 fe9e 	bl	800aae8 <SDMMC_CmdSelDesel>
 8008dac:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8008dae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d001      	beq.n	8008db8 <SD_InitCard+0x174>
  {
    return errorstate;
 8008db4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008db6:	e00e      	b.n	8008dd6 <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681d      	ldr	r5, [r3, #0]
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	466c      	mov	r4, sp
 8008dc0:	f103 0210 	add.w	r2, r3, #16
 8008dc4:	ca07      	ldmia	r2, {r0, r1, r2}
 8008dc6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008dca:	3304      	adds	r3, #4
 8008dcc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008dce:	4628      	mov	r0, r5
 8008dd0:	f001 fce2 	bl	800a798 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8008dd4:	2300      	movs	r3, #0
}
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	3740      	adds	r7, #64	; 0x40
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	bdb0      	pop	{r4, r5, r7, pc}
	...

08008de0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b086      	sub	sp, #24
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008de8:	2300      	movs	r3, #0
 8008dea:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8008dec:	2300      	movs	r3, #0
 8008dee:	617b      	str	r3, [r7, #20]
 8008df0:	2300      	movs	r3, #0
 8008df2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	4618      	mov	r0, r3
 8008dfa:	f001 fe98 	bl	800ab2e <SDMMC_CmdGoIdleState>
 8008dfe:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d001      	beq.n	8008e0a <SD_PowerON+0x2a>
  {
    return errorstate;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	e072      	b.n	8008ef0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	4618      	mov	r0, r3
 8008e10:	f001 feab 	bl	800ab6a <SDMMC_CmdOperCond>
 8008e14:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d00d      	beq.n	8008e38 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2200      	movs	r2, #0
 8008e20:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	4618      	mov	r0, r3
 8008e28:	f001 fe81 	bl	800ab2e <SDMMC_CmdGoIdleState>
 8008e2c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d004      	beq.n	8008e3e <SD_PowerON+0x5e>
    {
      return errorstate;
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	e05b      	b.n	8008ef0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	2201      	movs	r2, #1
 8008e3c:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008e42:	2b01      	cmp	r3, #1
 8008e44:	d137      	bne.n	8008eb6 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	2100      	movs	r1, #0
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	f001 feab 	bl	800aba8 <SDMMC_CmdAppCommand>
 8008e52:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d02d      	beq.n	8008eb6 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008e5a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008e5e:	e047      	b.n	8008ef0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	2100      	movs	r1, #0
 8008e66:	4618      	mov	r0, r3
 8008e68:	f001 fe9e 	bl	800aba8 <SDMMC_CmdAppCommand>
 8008e6c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d001      	beq.n	8008e78 <SD_PowerON+0x98>
    {
      return errorstate;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	e03b      	b.n	8008ef0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	491e      	ldr	r1, [pc, #120]	; (8008ef8 <SD_PowerON+0x118>)
 8008e7e:	4618      	mov	r0, r3
 8008e80:	f001 feb4 	bl	800abec <SDMMC_CmdAppOperCommand>
 8008e84:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d002      	beq.n	8008e92 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008e8c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008e90:	e02e      	b.n	8008ef0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	2100      	movs	r1, #0
 8008e98:	4618      	mov	r0, r3
 8008e9a:	f001 fd1a 	bl	800a8d2 <SDIO_GetResponse>
 8008e9e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8008ea0:	697b      	ldr	r3, [r7, #20]
 8008ea2:	0fdb      	lsrs	r3, r3, #31
 8008ea4:	2b01      	cmp	r3, #1
 8008ea6:	d101      	bne.n	8008eac <SD_PowerON+0xcc>
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	e000      	b.n	8008eae <SD_PowerON+0xce>
 8008eac:	2300      	movs	r3, #0
 8008eae:	613b      	str	r3, [r7, #16]

    count++;
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	3301      	adds	r3, #1
 8008eb4:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8008eb6:	68bb      	ldr	r3, [r7, #8]
 8008eb8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008ebc:	4293      	cmp	r3, r2
 8008ebe:	d802      	bhi.n	8008ec6 <SD_PowerON+0xe6>
 8008ec0:	693b      	ldr	r3, [r7, #16]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d0cc      	beq.n	8008e60 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8008ec6:	68bb      	ldr	r3, [r7, #8]
 8008ec8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008ecc:	4293      	cmp	r3, r2
 8008ece:	d902      	bls.n	8008ed6 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008ed0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008ed4:	e00c      	b.n	8008ef0 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8008ed6:	697b      	ldr	r3, [r7, #20]
 8008ed8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d003      	beq.n	8008ee8 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2201      	movs	r2, #1
 8008ee4:	645a      	str	r2, [r3, #68]	; 0x44
 8008ee6:	e002      	b.n	8008eee <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	2200      	movs	r2, #0
 8008eec:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8008eee:	2300      	movs	r3, #0
}
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	3718      	adds	r7, #24
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	bd80      	pop	{r7, pc}
 8008ef8:	c1100000 	.word	0xc1100000

08008efc <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b084      	sub	sp, #16
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
 8008f04:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d102      	bne.n	8008f12 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8008f0c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008f10:	e018      	b.n	8008f44 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681a      	ldr	r2, [r3, #0]
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f1a:	041b      	lsls	r3, r3, #16
 8008f1c:	4619      	mov	r1, r3
 8008f1e:	4610      	mov	r0, r2
 8008f20:	f001 fee5 	bl	800acee <SDMMC_CmdSendStatus>
 8008f24:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d001      	beq.n	8008f30 <SD_SendStatus+0x34>
  {
    return errorstate;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	e009      	b.n	8008f44 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	2100      	movs	r1, #0
 8008f36:	4618      	mov	r0, r3
 8008f38:	f001 fccb 	bl	800a8d2 <SDIO_GetResponse>
 8008f3c:	4602      	mov	r2, r0
 8008f3e:	683b      	ldr	r3, [r7, #0]
 8008f40:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8008f42:	2300      	movs	r3, #0
}
 8008f44:	4618      	mov	r0, r3
 8008f46:	3710      	adds	r7, #16
 8008f48:	46bd      	mov	sp, r7
 8008f4a:	bd80      	pop	{r7, pc}

08008f4c <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b086      	sub	sp, #24
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f58:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f5e:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8008f60:	693b      	ldr	r3, [r7, #16]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d03f      	beq.n	8008fe6 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8008f66:	2300      	movs	r3, #0
 8008f68:	617b      	str	r3, [r7, #20]
 8008f6a:	e033      	b.n	8008fd4 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	4618      	mov	r0, r3
 8008f72:	f001 fc3c 	bl	800a7ee <SDIO_ReadFIFO>
 8008f76:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8008f78:	68bb      	ldr	r3, [r7, #8]
 8008f7a:	b2da      	uxtb	r2, r3
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	3301      	adds	r3, #1
 8008f84:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008f86:	693b      	ldr	r3, [r7, #16]
 8008f88:	3b01      	subs	r3, #1
 8008f8a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8008f8c:	68bb      	ldr	r3, [r7, #8]
 8008f8e:	0a1b      	lsrs	r3, r3, #8
 8008f90:	b2da      	uxtb	r2, r3
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	3301      	adds	r3, #1
 8008f9a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008f9c:	693b      	ldr	r3, [r7, #16]
 8008f9e:	3b01      	subs	r3, #1
 8008fa0:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8008fa2:	68bb      	ldr	r3, [r7, #8]
 8008fa4:	0c1b      	lsrs	r3, r3, #16
 8008fa6:	b2da      	uxtb	r2, r3
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	3301      	adds	r3, #1
 8008fb0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008fb2:	693b      	ldr	r3, [r7, #16]
 8008fb4:	3b01      	subs	r3, #1
 8008fb6:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8008fb8:	68bb      	ldr	r3, [r7, #8]
 8008fba:	0e1b      	lsrs	r3, r3, #24
 8008fbc:	b2da      	uxtb	r2, r3
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	701a      	strb	r2, [r3, #0]
      tmp++;
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	3301      	adds	r3, #1
 8008fc6:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8008fc8:	693b      	ldr	r3, [r7, #16]
 8008fca:	3b01      	subs	r3, #1
 8008fcc:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8008fce:	697b      	ldr	r3, [r7, #20]
 8008fd0:	3301      	adds	r3, #1
 8008fd2:	617b      	str	r3, [r7, #20]
 8008fd4:	697b      	ldr	r3, [r7, #20]
 8008fd6:	2b07      	cmp	r3, #7
 8008fd8:	d9c8      	bls.n	8008f6c <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	68fa      	ldr	r2, [r7, #12]
 8008fde:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	693a      	ldr	r2, [r7, #16]
 8008fe4:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8008fe6:	bf00      	nop
 8008fe8:	3718      	adds	r7, #24
 8008fea:	46bd      	mov	sp, r7
 8008fec:	bd80      	pop	{r7, pc}

08008fee <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8008fee:	b580      	push	{r7, lr}
 8008ff0:	b086      	sub	sp, #24
 8008ff2:	af00      	add	r7, sp, #0
 8008ff4:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6a1b      	ldr	r3, [r3, #32]
 8008ffa:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009000:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8009002:	693b      	ldr	r3, [r7, #16]
 8009004:	2b00      	cmp	r3, #0
 8009006:	d043      	beq.n	8009090 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8009008:	2300      	movs	r3, #0
 800900a:	617b      	str	r3, [r7, #20]
 800900c:	e037      	b.n	800907e <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	781b      	ldrb	r3, [r3, #0]
 8009012:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	3301      	adds	r3, #1
 8009018:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800901a:	693b      	ldr	r3, [r7, #16]
 800901c:	3b01      	subs	r3, #1
 800901e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	781b      	ldrb	r3, [r3, #0]
 8009024:	021a      	lsls	r2, r3, #8
 8009026:	68bb      	ldr	r3, [r7, #8]
 8009028:	4313      	orrs	r3, r2
 800902a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	3301      	adds	r3, #1
 8009030:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009032:	693b      	ldr	r3, [r7, #16]
 8009034:	3b01      	subs	r3, #1
 8009036:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	781b      	ldrb	r3, [r3, #0]
 800903c:	041a      	lsls	r2, r3, #16
 800903e:	68bb      	ldr	r3, [r7, #8]
 8009040:	4313      	orrs	r3, r2
 8009042:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	3301      	adds	r3, #1
 8009048:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800904a:	693b      	ldr	r3, [r7, #16]
 800904c:	3b01      	subs	r3, #1
 800904e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	781b      	ldrb	r3, [r3, #0]
 8009054:	061a      	lsls	r2, r3, #24
 8009056:	68bb      	ldr	r3, [r7, #8]
 8009058:	4313      	orrs	r3, r2
 800905a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	3301      	adds	r3, #1
 8009060:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009062:	693b      	ldr	r3, [r7, #16]
 8009064:	3b01      	subs	r3, #1
 8009066:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	f107 0208 	add.w	r2, r7, #8
 8009070:	4611      	mov	r1, r2
 8009072:	4618      	mov	r0, r3
 8009074:	f001 fbc8 	bl	800a808 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8009078:	697b      	ldr	r3, [r7, #20]
 800907a:	3301      	adds	r3, #1
 800907c:	617b      	str	r3, [r7, #20]
 800907e:	697b      	ldr	r3, [r7, #20]
 8009080:	2b07      	cmp	r3, #7
 8009082:	d9c4      	bls.n	800900e <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	68fa      	ldr	r2, [r7, #12]
 8009088:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	693a      	ldr	r2, [r7, #16]
 800908e:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8009090:	bf00      	nop
 8009092:	3718      	adds	r7, #24
 8009094:	46bd      	mov	sp, r7
 8009096:	bd80      	pop	{r7, pc}

08009098 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b082      	sub	sp, #8
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d101      	bne.n	80090aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80090a6:	2301      	movs	r3, #1
 80090a8:	e01d      	b.n	80090e6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80090b0:	b2db      	uxtb	r3, r3
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d106      	bne.n	80090c4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	2200      	movs	r2, #0
 80090ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80090be:	6878      	ldr	r0, [r7, #4]
 80090c0:	f7fb fcdc 	bl	8004a7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	2202      	movs	r2, #2
 80090c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681a      	ldr	r2, [r3, #0]
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	3304      	adds	r3, #4
 80090d4:	4619      	mov	r1, r3
 80090d6:	4610      	mov	r0, r2
 80090d8:	f000 f95e 	bl	8009398 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	2201      	movs	r2, #1
 80090e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80090e4:	2300      	movs	r3, #0
}
 80090e6:	4618      	mov	r0, r3
 80090e8:	3708      	adds	r7, #8
 80090ea:	46bd      	mov	sp, r7
 80090ec:	bd80      	pop	{r7, pc}

080090ee <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80090ee:	b480      	push	{r7}
 80090f0:	b085      	sub	sp, #20
 80090f2:	af00      	add	r7, sp, #0
 80090f4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	68da      	ldr	r2, [r3, #12]
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	f042 0201 	orr.w	r2, r2, #1
 8009104:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	689b      	ldr	r3, [r3, #8]
 800910c:	f003 0307 	and.w	r3, r3, #7
 8009110:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	2b06      	cmp	r3, #6
 8009116:	d007      	beq.n	8009128 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	681a      	ldr	r2, [r3, #0]
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	f042 0201 	orr.w	r2, r2, #1
 8009126:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009128:	2300      	movs	r3, #0
}
 800912a:	4618      	mov	r0, r3
 800912c:	3714      	adds	r7, #20
 800912e:	46bd      	mov	sp, r7
 8009130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009134:	4770      	bx	lr

08009136 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009136:	b580      	push	{r7, lr}
 8009138:	b082      	sub	sp, #8
 800913a:	af00      	add	r7, sp, #0
 800913c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	691b      	ldr	r3, [r3, #16]
 8009144:	f003 0302 	and.w	r3, r3, #2
 8009148:	2b02      	cmp	r3, #2
 800914a:	d122      	bne.n	8009192 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	68db      	ldr	r3, [r3, #12]
 8009152:	f003 0302 	and.w	r3, r3, #2
 8009156:	2b02      	cmp	r3, #2
 8009158:	d11b      	bne.n	8009192 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f06f 0202 	mvn.w	r2, #2
 8009162:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	2201      	movs	r2, #1
 8009168:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	699b      	ldr	r3, [r3, #24]
 8009170:	f003 0303 	and.w	r3, r3, #3
 8009174:	2b00      	cmp	r3, #0
 8009176:	d003      	beq.n	8009180 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009178:	6878      	ldr	r0, [r7, #4]
 800917a:	f000 f8ee 	bl	800935a <HAL_TIM_IC_CaptureCallback>
 800917e:	e005      	b.n	800918c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009180:	6878      	ldr	r0, [r7, #4]
 8009182:	f000 f8e0 	bl	8009346 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009186:	6878      	ldr	r0, [r7, #4]
 8009188:	f000 f8f1 	bl	800936e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	2200      	movs	r2, #0
 8009190:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	691b      	ldr	r3, [r3, #16]
 8009198:	f003 0304 	and.w	r3, r3, #4
 800919c:	2b04      	cmp	r3, #4
 800919e:	d122      	bne.n	80091e6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	68db      	ldr	r3, [r3, #12]
 80091a6:	f003 0304 	and.w	r3, r3, #4
 80091aa:	2b04      	cmp	r3, #4
 80091ac:	d11b      	bne.n	80091e6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	f06f 0204 	mvn.w	r2, #4
 80091b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2202      	movs	r2, #2
 80091bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	699b      	ldr	r3, [r3, #24]
 80091c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d003      	beq.n	80091d4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80091cc:	6878      	ldr	r0, [r7, #4]
 80091ce:	f000 f8c4 	bl	800935a <HAL_TIM_IC_CaptureCallback>
 80091d2:	e005      	b.n	80091e0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80091d4:	6878      	ldr	r0, [r7, #4]
 80091d6:	f000 f8b6 	bl	8009346 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80091da:	6878      	ldr	r0, [r7, #4]
 80091dc:	f000 f8c7 	bl	800936e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	2200      	movs	r2, #0
 80091e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	691b      	ldr	r3, [r3, #16]
 80091ec:	f003 0308 	and.w	r3, r3, #8
 80091f0:	2b08      	cmp	r3, #8
 80091f2:	d122      	bne.n	800923a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	68db      	ldr	r3, [r3, #12]
 80091fa:	f003 0308 	and.w	r3, r3, #8
 80091fe:	2b08      	cmp	r3, #8
 8009200:	d11b      	bne.n	800923a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	f06f 0208 	mvn.w	r2, #8
 800920a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2204      	movs	r2, #4
 8009210:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	69db      	ldr	r3, [r3, #28]
 8009218:	f003 0303 	and.w	r3, r3, #3
 800921c:	2b00      	cmp	r3, #0
 800921e:	d003      	beq.n	8009228 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009220:	6878      	ldr	r0, [r7, #4]
 8009222:	f000 f89a 	bl	800935a <HAL_TIM_IC_CaptureCallback>
 8009226:	e005      	b.n	8009234 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009228:	6878      	ldr	r0, [r7, #4]
 800922a:	f000 f88c 	bl	8009346 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800922e:	6878      	ldr	r0, [r7, #4]
 8009230:	f000 f89d 	bl	800936e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	2200      	movs	r2, #0
 8009238:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	691b      	ldr	r3, [r3, #16]
 8009240:	f003 0310 	and.w	r3, r3, #16
 8009244:	2b10      	cmp	r3, #16
 8009246:	d122      	bne.n	800928e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	68db      	ldr	r3, [r3, #12]
 800924e:	f003 0310 	and.w	r3, r3, #16
 8009252:	2b10      	cmp	r3, #16
 8009254:	d11b      	bne.n	800928e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	f06f 0210 	mvn.w	r2, #16
 800925e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	2208      	movs	r2, #8
 8009264:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	69db      	ldr	r3, [r3, #28]
 800926c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009270:	2b00      	cmp	r3, #0
 8009272:	d003      	beq.n	800927c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009274:	6878      	ldr	r0, [r7, #4]
 8009276:	f000 f870 	bl	800935a <HAL_TIM_IC_CaptureCallback>
 800927a:	e005      	b.n	8009288 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800927c:	6878      	ldr	r0, [r7, #4]
 800927e:	f000 f862 	bl	8009346 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	f000 f873 	bl	800936e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2200      	movs	r2, #0
 800928c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	691b      	ldr	r3, [r3, #16]
 8009294:	f003 0301 	and.w	r3, r3, #1
 8009298:	2b01      	cmp	r3, #1
 800929a:	d10e      	bne.n	80092ba <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	68db      	ldr	r3, [r3, #12]
 80092a2:	f003 0301 	and.w	r3, r3, #1
 80092a6:	2b01      	cmp	r3, #1
 80092a8:	d107      	bne.n	80092ba <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	f06f 0201 	mvn.w	r2, #1
 80092b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80092b4:	6878      	ldr	r0, [r7, #4]
 80092b6:	f7f9 feeb 	bl	8003090 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	691b      	ldr	r3, [r3, #16]
 80092c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80092c4:	2b80      	cmp	r3, #128	; 0x80
 80092c6:	d10e      	bne.n	80092e6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	68db      	ldr	r3, [r3, #12]
 80092ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80092d2:	2b80      	cmp	r3, #128	; 0x80
 80092d4:	d107      	bne.n	80092e6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80092de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80092e0:	6878      	ldr	r0, [r7, #4]
 80092e2:	f000 f97f 	bl	80095e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	691b      	ldr	r3, [r3, #16]
 80092ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092f0:	2b40      	cmp	r3, #64	; 0x40
 80092f2:	d10e      	bne.n	8009312 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	68db      	ldr	r3, [r3, #12]
 80092fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092fe:	2b40      	cmp	r3, #64	; 0x40
 8009300:	d107      	bne.n	8009312 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800930a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800930c:	6878      	ldr	r0, [r7, #4]
 800930e:	f000 f838 	bl	8009382 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	691b      	ldr	r3, [r3, #16]
 8009318:	f003 0320 	and.w	r3, r3, #32
 800931c:	2b20      	cmp	r3, #32
 800931e:	d10e      	bne.n	800933e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	68db      	ldr	r3, [r3, #12]
 8009326:	f003 0320 	and.w	r3, r3, #32
 800932a:	2b20      	cmp	r3, #32
 800932c:	d107      	bne.n	800933e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	f06f 0220 	mvn.w	r2, #32
 8009336:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009338:	6878      	ldr	r0, [r7, #4]
 800933a:	f000 f949 	bl	80095d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800933e:	bf00      	nop
 8009340:	3708      	adds	r7, #8
 8009342:	46bd      	mov	sp, r7
 8009344:	bd80      	pop	{r7, pc}

08009346 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009346:	b480      	push	{r7}
 8009348:	b083      	sub	sp, #12
 800934a:	af00      	add	r7, sp, #0
 800934c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800934e:	bf00      	nop
 8009350:	370c      	adds	r7, #12
 8009352:	46bd      	mov	sp, r7
 8009354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009358:	4770      	bx	lr

0800935a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800935a:	b480      	push	{r7}
 800935c:	b083      	sub	sp, #12
 800935e:	af00      	add	r7, sp, #0
 8009360:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009362:	bf00      	nop
 8009364:	370c      	adds	r7, #12
 8009366:	46bd      	mov	sp, r7
 8009368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936c:	4770      	bx	lr

0800936e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800936e:	b480      	push	{r7}
 8009370:	b083      	sub	sp, #12
 8009372:	af00      	add	r7, sp, #0
 8009374:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009376:	bf00      	nop
 8009378:	370c      	adds	r7, #12
 800937a:	46bd      	mov	sp, r7
 800937c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009380:	4770      	bx	lr

08009382 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009382:	b480      	push	{r7}
 8009384:	b083      	sub	sp, #12
 8009386:	af00      	add	r7, sp, #0
 8009388:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800938a:	bf00      	nop
 800938c:	370c      	adds	r7, #12
 800938e:	46bd      	mov	sp, r7
 8009390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009394:	4770      	bx	lr
	...

08009398 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009398:	b480      	push	{r7}
 800939a:	b085      	sub	sp, #20
 800939c:	af00      	add	r7, sp, #0
 800939e:	6078      	str	r0, [r7, #4]
 80093a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	4a40      	ldr	r2, [pc, #256]	; (80094ac <TIM_Base_SetConfig+0x114>)
 80093ac:	4293      	cmp	r3, r2
 80093ae:	d013      	beq.n	80093d8 <TIM_Base_SetConfig+0x40>
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093b6:	d00f      	beq.n	80093d8 <TIM_Base_SetConfig+0x40>
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	4a3d      	ldr	r2, [pc, #244]	; (80094b0 <TIM_Base_SetConfig+0x118>)
 80093bc:	4293      	cmp	r3, r2
 80093be:	d00b      	beq.n	80093d8 <TIM_Base_SetConfig+0x40>
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	4a3c      	ldr	r2, [pc, #240]	; (80094b4 <TIM_Base_SetConfig+0x11c>)
 80093c4:	4293      	cmp	r3, r2
 80093c6:	d007      	beq.n	80093d8 <TIM_Base_SetConfig+0x40>
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	4a3b      	ldr	r2, [pc, #236]	; (80094b8 <TIM_Base_SetConfig+0x120>)
 80093cc:	4293      	cmp	r3, r2
 80093ce:	d003      	beq.n	80093d8 <TIM_Base_SetConfig+0x40>
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	4a3a      	ldr	r2, [pc, #232]	; (80094bc <TIM_Base_SetConfig+0x124>)
 80093d4:	4293      	cmp	r3, r2
 80093d6:	d108      	bne.n	80093ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80093e0:	683b      	ldr	r3, [r7, #0]
 80093e2:	685b      	ldr	r3, [r3, #4]
 80093e4:	68fa      	ldr	r2, [r7, #12]
 80093e6:	4313      	orrs	r3, r2
 80093e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	4a2f      	ldr	r2, [pc, #188]	; (80094ac <TIM_Base_SetConfig+0x114>)
 80093ee:	4293      	cmp	r3, r2
 80093f0:	d02b      	beq.n	800944a <TIM_Base_SetConfig+0xb2>
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093f8:	d027      	beq.n	800944a <TIM_Base_SetConfig+0xb2>
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	4a2c      	ldr	r2, [pc, #176]	; (80094b0 <TIM_Base_SetConfig+0x118>)
 80093fe:	4293      	cmp	r3, r2
 8009400:	d023      	beq.n	800944a <TIM_Base_SetConfig+0xb2>
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	4a2b      	ldr	r2, [pc, #172]	; (80094b4 <TIM_Base_SetConfig+0x11c>)
 8009406:	4293      	cmp	r3, r2
 8009408:	d01f      	beq.n	800944a <TIM_Base_SetConfig+0xb2>
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	4a2a      	ldr	r2, [pc, #168]	; (80094b8 <TIM_Base_SetConfig+0x120>)
 800940e:	4293      	cmp	r3, r2
 8009410:	d01b      	beq.n	800944a <TIM_Base_SetConfig+0xb2>
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	4a29      	ldr	r2, [pc, #164]	; (80094bc <TIM_Base_SetConfig+0x124>)
 8009416:	4293      	cmp	r3, r2
 8009418:	d017      	beq.n	800944a <TIM_Base_SetConfig+0xb2>
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	4a28      	ldr	r2, [pc, #160]	; (80094c0 <TIM_Base_SetConfig+0x128>)
 800941e:	4293      	cmp	r3, r2
 8009420:	d013      	beq.n	800944a <TIM_Base_SetConfig+0xb2>
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	4a27      	ldr	r2, [pc, #156]	; (80094c4 <TIM_Base_SetConfig+0x12c>)
 8009426:	4293      	cmp	r3, r2
 8009428:	d00f      	beq.n	800944a <TIM_Base_SetConfig+0xb2>
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	4a26      	ldr	r2, [pc, #152]	; (80094c8 <TIM_Base_SetConfig+0x130>)
 800942e:	4293      	cmp	r3, r2
 8009430:	d00b      	beq.n	800944a <TIM_Base_SetConfig+0xb2>
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	4a25      	ldr	r2, [pc, #148]	; (80094cc <TIM_Base_SetConfig+0x134>)
 8009436:	4293      	cmp	r3, r2
 8009438:	d007      	beq.n	800944a <TIM_Base_SetConfig+0xb2>
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	4a24      	ldr	r2, [pc, #144]	; (80094d0 <TIM_Base_SetConfig+0x138>)
 800943e:	4293      	cmp	r3, r2
 8009440:	d003      	beq.n	800944a <TIM_Base_SetConfig+0xb2>
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	4a23      	ldr	r2, [pc, #140]	; (80094d4 <TIM_Base_SetConfig+0x13c>)
 8009446:	4293      	cmp	r3, r2
 8009448:	d108      	bne.n	800945c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009450:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009452:	683b      	ldr	r3, [r7, #0]
 8009454:	68db      	ldr	r3, [r3, #12]
 8009456:	68fa      	ldr	r2, [r7, #12]
 8009458:	4313      	orrs	r3, r2
 800945a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	695b      	ldr	r3, [r3, #20]
 8009466:	4313      	orrs	r3, r2
 8009468:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	68fa      	ldr	r2, [r7, #12]
 800946e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	689a      	ldr	r2, [r3, #8]
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	681a      	ldr	r2, [r3, #0]
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	4a0a      	ldr	r2, [pc, #40]	; (80094ac <TIM_Base_SetConfig+0x114>)
 8009484:	4293      	cmp	r3, r2
 8009486:	d003      	beq.n	8009490 <TIM_Base_SetConfig+0xf8>
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	4a0c      	ldr	r2, [pc, #48]	; (80094bc <TIM_Base_SetConfig+0x124>)
 800948c:	4293      	cmp	r3, r2
 800948e:	d103      	bne.n	8009498 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	691a      	ldr	r2, [r3, #16]
 8009494:	687b      	ldr	r3, [r7, #4]
 8009496:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	2201      	movs	r2, #1
 800949c:	615a      	str	r2, [r3, #20]
}
 800949e:	bf00      	nop
 80094a0:	3714      	adds	r7, #20
 80094a2:	46bd      	mov	sp, r7
 80094a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a8:	4770      	bx	lr
 80094aa:	bf00      	nop
 80094ac:	40010000 	.word	0x40010000
 80094b0:	40000400 	.word	0x40000400
 80094b4:	40000800 	.word	0x40000800
 80094b8:	40000c00 	.word	0x40000c00
 80094bc:	40010400 	.word	0x40010400
 80094c0:	40014000 	.word	0x40014000
 80094c4:	40014400 	.word	0x40014400
 80094c8:	40014800 	.word	0x40014800
 80094cc:	40001800 	.word	0x40001800
 80094d0:	40001c00 	.word	0x40001c00
 80094d4:	40002000 	.word	0x40002000

080094d8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80094d8:	b480      	push	{r7}
 80094da:	b085      	sub	sp, #20
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]
 80094e0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80094e8:	2b01      	cmp	r3, #1
 80094ea:	d101      	bne.n	80094f0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80094ec:	2302      	movs	r3, #2
 80094ee:	e05a      	b.n	80095a6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	2201      	movs	r2, #1
 80094f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	2202      	movs	r2, #2
 80094fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	685b      	ldr	r3, [r3, #4]
 8009506:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	689b      	ldr	r3, [r3, #8]
 800950e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009516:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009518:	683b      	ldr	r3, [r7, #0]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	68fa      	ldr	r2, [r7, #12]
 800951e:	4313      	orrs	r3, r2
 8009520:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	68fa      	ldr	r2, [r7, #12]
 8009528:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	4a21      	ldr	r2, [pc, #132]	; (80095b4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009530:	4293      	cmp	r3, r2
 8009532:	d022      	beq.n	800957a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800953c:	d01d      	beq.n	800957a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	4a1d      	ldr	r2, [pc, #116]	; (80095b8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009544:	4293      	cmp	r3, r2
 8009546:	d018      	beq.n	800957a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4a1b      	ldr	r2, [pc, #108]	; (80095bc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d013      	beq.n	800957a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	4a1a      	ldr	r2, [pc, #104]	; (80095c0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009558:	4293      	cmp	r3, r2
 800955a:	d00e      	beq.n	800957a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	4a18      	ldr	r2, [pc, #96]	; (80095c4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009562:	4293      	cmp	r3, r2
 8009564:	d009      	beq.n	800957a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	4a17      	ldr	r2, [pc, #92]	; (80095c8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800956c:	4293      	cmp	r3, r2
 800956e:	d004      	beq.n	800957a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	4a15      	ldr	r2, [pc, #84]	; (80095cc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009576:	4293      	cmp	r3, r2
 8009578:	d10c      	bne.n	8009594 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800957a:	68bb      	ldr	r3, [r7, #8]
 800957c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009580:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009582:	683b      	ldr	r3, [r7, #0]
 8009584:	685b      	ldr	r3, [r3, #4]
 8009586:	68ba      	ldr	r2, [r7, #8]
 8009588:	4313      	orrs	r3, r2
 800958a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	68ba      	ldr	r2, [r7, #8]
 8009592:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2201      	movs	r2, #1
 8009598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2200      	movs	r2, #0
 80095a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80095a4:	2300      	movs	r3, #0
}
 80095a6:	4618      	mov	r0, r3
 80095a8:	3714      	adds	r7, #20
 80095aa:	46bd      	mov	sp, r7
 80095ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b0:	4770      	bx	lr
 80095b2:	bf00      	nop
 80095b4:	40010000 	.word	0x40010000
 80095b8:	40000400 	.word	0x40000400
 80095bc:	40000800 	.word	0x40000800
 80095c0:	40000c00 	.word	0x40000c00
 80095c4:	40010400 	.word	0x40010400
 80095c8:	40014000 	.word	0x40014000
 80095cc:	40001800 	.word	0x40001800

080095d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80095d0:	b480      	push	{r7}
 80095d2:	b083      	sub	sp, #12
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80095d8:	bf00      	nop
 80095da:	370c      	adds	r7, #12
 80095dc:	46bd      	mov	sp, r7
 80095de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e2:	4770      	bx	lr

080095e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80095e4:	b480      	push	{r7}
 80095e6:	b083      	sub	sp, #12
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80095ec:	bf00      	nop
 80095ee:	370c      	adds	r7, #12
 80095f0:	46bd      	mov	sp, r7
 80095f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f6:	4770      	bx	lr

080095f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80095f8:	b580      	push	{r7, lr}
 80095fa:	b082      	sub	sp, #8
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	2b00      	cmp	r3, #0
 8009604:	d101      	bne.n	800960a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009606:	2301      	movs	r3, #1
 8009608:	e03f      	b.n	800968a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009610:	b2db      	uxtb	r3, r3
 8009612:	2b00      	cmp	r3, #0
 8009614:	d106      	bne.n	8009624 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	2200      	movs	r2, #0
 800961a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800961e:	6878      	ldr	r0, [r7, #4]
 8009620:	f7fb fa54 	bl	8004acc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	2224      	movs	r2, #36	; 0x24
 8009628:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	68da      	ldr	r2, [r3, #12]
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800963a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f000 fd2f 	bl	800a0a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	691a      	ldr	r2, [r3, #16]
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009650:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	695a      	ldr	r2, [r3, #20]
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009660:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	68da      	ldr	r2, [r3, #12]
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009670:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	2200      	movs	r2, #0
 8009676:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2220      	movs	r2, #32
 800967c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	2220      	movs	r2, #32
 8009684:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8009688:	2300      	movs	r3, #0
}
 800968a:	4618      	mov	r0, r3
 800968c:	3708      	adds	r7, #8
 800968e:	46bd      	mov	sp, r7
 8009690:	bd80      	pop	{r7, pc}

08009692 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009692:	b580      	push	{r7, lr}
 8009694:	b088      	sub	sp, #32
 8009696:	af02      	add	r7, sp, #8
 8009698:	60f8      	str	r0, [r7, #12]
 800969a:	60b9      	str	r1, [r7, #8]
 800969c:	603b      	str	r3, [r7, #0]
 800969e:	4613      	mov	r3, r2
 80096a0:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80096a2:	2300      	movs	r3, #0
 80096a4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80096ac:	b2db      	uxtb	r3, r3
 80096ae:	2b20      	cmp	r3, #32
 80096b0:	f040 8083 	bne.w	80097ba <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80096b4:	68bb      	ldr	r3, [r7, #8]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d002      	beq.n	80096c0 <HAL_UART_Transmit+0x2e>
 80096ba:	88fb      	ldrh	r3, [r7, #6]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d101      	bne.n	80096c4 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80096c0:	2301      	movs	r3, #1
 80096c2:	e07b      	b.n	80097bc <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80096ca:	2b01      	cmp	r3, #1
 80096cc:	d101      	bne.n	80096d2 <HAL_UART_Transmit+0x40>
 80096ce:	2302      	movs	r3, #2
 80096d0:	e074      	b.n	80097bc <HAL_UART_Transmit+0x12a>
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	2201      	movs	r2, #1
 80096d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	2200      	movs	r2, #0
 80096de:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	2221      	movs	r2, #33	; 0x21
 80096e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80096e8:	f7fb fc90 	bl	800500c <HAL_GetTick>
 80096ec:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	88fa      	ldrh	r2, [r7, #6]
 80096f2:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	88fa      	ldrh	r2, [r7, #6]
 80096f8:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	2200      	movs	r2, #0
 80096fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8009702:	e042      	b.n	800978a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009708:	b29b      	uxth	r3, r3
 800970a:	3b01      	subs	r3, #1
 800970c:	b29a      	uxth	r2, r3
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	689b      	ldr	r3, [r3, #8]
 8009716:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800971a:	d122      	bne.n	8009762 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800971c:	683b      	ldr	r3, [r7, #0]
 800971e:	9300      	str	r3, [sp, #0]
 8009720:	697b      	ldr	r3, [r7, #20]
 8009722:	2200      	movs	r2, #0
 8009724:	2180      	movs	r1, #128	; 0x80
 8009726:	68f8      	ldr	r0, [r7, #12]
 8009728:	f000 fb24 	bl	8009d74 <UART_WaitOnFlagUntilTimeout>
 800972c:	4603      	mov	r3, r0
 800972e:	2b00      	cmp	r3, #0
 8009730:	d001      	beq.n	8009736 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8009732:	2303      	movs	r3, #3
 8009734:	e042      	b.n	80097bc <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8009736:	68bb      	ldr	r3, [r7, #8]
 8009738:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800973a:	693b      	ldr	r3, [r7, #16]
 800973c:	881b      	ldrh	r3, [r3, #0]
 800973e:	461a      	mov	r2, r3
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009748:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800974a:	68fb      	ldr	r3, [r7, #12]
 800974c:	691b      	ldr	r3, [r3, #16]
 800974e:	2b00      	cmp	r3, #0
 8009750:	d103      	bne.n	800975a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8009752:	68bb      	ldr	r3, [r7, #8]
 8009754:	3302      	adds	r3, #2
 8009756:	60bb      	str	r3, [r7, #8]
 8009758:	e017      	b.n	800978a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800975a:	68bb      	ldr	r3, [r7, #8]
 800975c:	3301      	adds	r3, #1
 800975e:	60bb      	str	r3, [r7, #8]
 8009760:	e013      	b.n	800978a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	9300      	str	r3, [sp, #0]
 8009766:	697b      	ldr	r3, [r7, #20]
 8009768:	2200      	movs	r2, #0
 800976a:	2180      	movs	r1, #128	; 0x80
 800976c:	68f8      	ldr	r0, [r7, #12]
 800976e:	f000 fb01 	bl	8009d74 <UART_WaitOnFlagUntilTimeout>
 8009772:	4603      	mov	r3, r0
 8009774:	2b00      	cmp	r3, #0
 8009776:	d001      	beq.n	800977c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8009778:	2303      	movs	r3, #3
 800977a:	e01f      	b.n	80097bc <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800977c:	68bb      	ldr	r3, [r7, #8]
 800977e:	1c5a      	adds	r2, r3, #1
 8009780:	60ba      	str	r2, [r7, #8]
 8009782:	781a      	ldrb	r2, [r3, #0]
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800978e:	b29b      	uxth	r3, r3
 8009790:	2b00      	cmp	r3, #0
 8009792:	d1b7      	bne.n	8009704 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	9300      	str	r3, [sp, #0]
 8009798:	697b      	ldr	r3, [r7, #20]
 800979a:	2200      	movs	r2, #0
 800979c:	2140      	movs	r1, #64	; 0x40
 800979e:	68f8      	ldr	r0, [r7, #12]
 80097a0:	f000 fae8 	bl	8009d74 <UART_WaitOnFlagUntilTimeout>
 80097a4:	4603      	mov	r3, r0
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d001      	beq.n	80097ae <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80097aa:	2303      	movs	r3, #3
 80097ac:	e006      	b.n	80097bc <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	2220      	movs	r2, #32
 80097b2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80097b6:	2300      	movs	r3, #0
 80097b8:	e000      	b.n	80097bc <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80097ba:	2302      	movs	r3, #2
  }
}
 80097bc:	4618      	mov	r0, r3
 80097be:	3718      	adds	r7, #24
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bd80      	pop	{r7, pc}

080097c4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80097c4:	b480      	push	{r7}
 80097c6:	b085      	sub	sp, #20
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	60f8      	str	r0, [r7, #12]
 80097cc:	60b9      	str	r1, [r7, #8]
 80097ce:	4613      	mov	r3, r2
 80097d0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80097d8:	b2db      	uxtb	r3, r3
 80097da:	2b20      	cmp	r3, #32
 80097dc:	d140      	bne.n	8009860 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80097de:	68bb      	ldr	r3, [r7, #8]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d002      	beq.n	80097ea <HAL_UART_Receive_IT+0x26>
 80097e4:	88fb      	ldrh	r3, [r7, #6]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d101      	bne.n	80097ee <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80097ea:	2301      	movs	r3, #1
 80097ec:	e039      	b.n	8009862 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80097f4:	2b01      	cmp	r3, #1
 80097f6:	d101      	bne.n	80097fc <HAL_UART_Receive_IT+0x38>
 80097f8:	2302      	movs	r3, #2
 80097fa:	e032      	b.n	8009862 <HAL_UART_Receive_IT+0x9e>
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	2201      	movs	r2, #1
 8009800:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	68ba      	ldr	r2, [r7, #8]
 8009808:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	88fa      	ldrh	r2, [r7, #6]
 800980e:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	88fa      	ldrh	r2, [r7, #6]
 8009814:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	2200      	movs	r2, #0
 800981a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	2222      	movs	r2, #34	; 0x22
 8009820:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	2200      	movs	r2, #0
 8009828:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	68da      	ldr	r2, [r3, #12]
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800983a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	695a      	ldr	r2, [r3, #20]
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	f042 0201 	orr.w	r2, r2, #1
 800984a:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	68da      	ldr	r2, [r3, #12]
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	f042 0220 	orr.w	r2, r2, #32
 800985a:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800985c:	2300      	movs	r3, #0
 800985e:	e000      	b.n	8009862 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8009860:	2302      	movs	r3, #2
  }
}
 8009862:	4618      	mov	r0, r3
 8009864:	3714      	adds	r7, #20
 8009866:	46bd      	mov	sp, r7
 8009868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986c:	4770      	bx	lr
	...

08009870 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009870:	b580      	push	{r7, lr}
 8009872:	b086      	sub	sp, #24
 8009874:	af00      	add	r7, sp, #0
 8009876:	60f8      	str	r0, [r7, #12]
 8009878:	60b9      	str	r1, [r7, #8]
 800987a:	4613      	mov	r3, r2
 800987c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009884:	b2db      	uxtb	r3, r3
 8009886:	2b20      	cmp	r3, #32
 8009888:	d166      	bne.n	8009958 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800988a:	68bb      	ldr	r3, [r7, #8]
 800988c:	2b00      	cmp	r3, #0
 800988e:	d002      	beq.n	8009896 <HAL_UART_Receive_DMA+0x26>
 8009890:	88fb      	ldrh	r3, [r7, #6]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d101      	bne.n	800989a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8009896:	2301      	movs	r3, #1
 8009898:	e05f      	b.n	800995a <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80098a0:	2b01      	cmp	r3, #1
 80098a2:	d101      	bne.n	80098a8 <HAL_UART_Receive_DMA+0x38>
 80098a4:	2302      	movs	r3, #2
 80098a6:	e058      	b.n	800995a <HAL_UART_Receive_DMA+0xea>
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	2201      	movs	r2, #1
 80098ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80098b0:	68ba      	ldr	r2, [r7, #8]
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	88fa      	ldrh	r2, [r7, #6]
 80098ba:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	2200      	movs	r2, #0
 80098c0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	2222      	movs	r2, #34	; 0x22
 80098c6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098ce:	4a25      	ldr	r2, [pc, #148]	; (8009964 <HAL_UART_Receive_DMA+0xf4>)
 80098d0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098d6:	4a24      	ldr	r2, [pc, #144]	; (8009968 <HAL_UART_Receive_DMA+0xf8>)
 80098d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098de:	4a23      	ldr	r2, [pc, #140]	; (800996c <HAL_UART_Receive_DMA+0xfc>)
 80098e0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80098e6:	2200      	movs	r2, #0
 80098e8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 80098ea:	f107 0308 	add.w	r3, r7, #8
 80098ee:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	3304      	adds	r3, #4
 80098fa:	4619      	mov	r1, r3
 80098fc:	697b      	ldr	r3, [r7, #20]
 80098fe:	681a      	ldr	r2, [r3, #0]
 8009900:	88fb      	ldrh	r3, [r7, #6]
 8009902:	f7fc fba5 	bl	8006050 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8009906:	2300      	movs	r3, #0
 8009908:	613b      	str	r3, [r7, #16]
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	613b      	str	r3, [r7, #16]
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	685b      	ldr	r3, [r3, #4]
 8009918:	613b      	str	r3, [r7, #16]
 800991a:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	2200      	movs	r2, #0
 8009920:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	68da      	ldr	r2, [r3, #12]
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009932:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	695a      	ldr	r2, [r3, #20]
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	f042 0201 	orr.w	r2, r2, #1
 8009942:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	695a      	ldr	r2, [r3, #20]
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009952:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8009954:	2300      	movs	r3, #0
 8009956:	e000      	b.n	800995a <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8009958:	2302      	movs	r3, #2
  }
}
 800995a:	4618      	mov	r0, r3
 800995c:	3718      	adds	r7, #24
 800995e:	46bd      	mov	sp, r7
 8009960:	bd80      	pop	{r7, pc}
 8009962:	bf00      	nop
 8009964:	08009c5d 	.word	0x08009c5d
 8009968:	08009cc5 	.word	0x08009cc5
 800996c:	08009ce1 	.word	0x08009ce1

08009970 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8009970:	b580      	push	{r7, lr}
 8009972:	b082      	sub	sp, #8
 8009974:	af00      	add	r7, sp, #0
 8009976:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681b      	ldr	r3, [r3, #0]
 800997c:	68da      	ldr	r2, [r3, #12]
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009986:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	695a      	ldr	r2, [r3, #20]
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	f022 0201 	bic.w	r2, r2, #1
 8009996:	615a      	str	r2, [r3, #20]

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	695b      	ldr	r3, [r3, #20]
 800999e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099a2:	2b40      	cmp	r3, #64	; 0x40
 80099a4:	d12a      	bne.n	80099fc <HAL_UART_AbortReceive_IT+0x8c>
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	695a      	ldr	r2, [r3, #20]
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80099b4:	615a      	str	r2, [r3, #20]

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d013      	beq.n	80099e6 <HAL_UART_AbortReceive_IT+0x76>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80099c2:	4a16      	ldr	r2, [pc, #88]	; (8009a1c <HAL_UART_AbortReceive_IT+0xac>)
 80099c4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80099ca:	4618      	mov	r0, r3
 80099cc:	f7fc fc08 	bl	80061e0 <HAL_DMA_Abort_IT>
 80099d0:	4603      	mov	r3, r0
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d01c      	beq.n	8009a10 <HAL_UART_AbortReceive_IT+0xa0>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80099da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80099dc:	687a      	ldr	r2, [r7, #4]
 80099de:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80099e0:	4610      	mov	r0, r2
 80099e2:	4798      	blx	r3
 80099e4:	e014      	b.n	8009a10 <HAL_UART_AbortReceive_IT+0xa0>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	2200      	movs	r2, #0
 80099ea:	85da      	strh	r2, [r3, #46]	; 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2220      	movs	r2, #32
 80099f0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 80099f4:	6878      	ldr	r0, [r7, #4]
 80099f6:	f000 f927 	bl	8009c48 <HAL_UART_AbortReceiveCpltCallback>
 80099fa:	e009      	b.n	8009a10 <HAL_UART_AbortReceive_IT+0xa0>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	2200      	movs	r2, #0
 8009a00:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	2220      	movs	r2, #32
 8009a06:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8009a0a:	6878      	ldr	r0, [r7, #4]
 8009a0c:	f000 f91c 	bl	8009c48 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8009a10:	2300      	movs	r3, #0
}
 8009a12:	4618      	mov	r0, r3
 8009a14:	3708      	adds	r7, #8
 8009a16:	46bd      	mov	sp, r7
 8009a18:	bd80      	pop	{r7, pc}
 8009a1a:	bf00      	nop
 8009a1c:	08009e99 	.word	0x08009e99

08009a20 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009a20:	b580      	push	{r7, lr}
 8009a22:	b088      	sub	sp, #32
 8009a24:	af00      	add	r7, sp, #0
 8009a26:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	68db      	ldr	r3, [r3, #12]
 8009a36:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	695b      	ldr	r3, [r3, #20]
 8009a3e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8009a40:	2300      	movs	r3, #0
 8009a42:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8009a44:	2300      	movs	r3, #0
 8009a46:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009a48:	69fb      	ldr	r3, [r7, #28]
 8009a4a:	f003 030f 	and.w	r3, r3, #15
 8009a4e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8009a50:	693b      	ldr	r3, [r7, #16]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d10d      	bne.n	8009a72 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009a56:	69fb      	ldr	r3, [r7, #28]
 8009a58:	f003 0320 	and.w	r3, r3, #32
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d008      	beq.n	8009a72 <HAL_UART_IRQHandler+0x52>
 8009a60:	69bb      	ldr	r3, [r7, #24]
 8009a62:	f003 0320 	and.w	r3, r3, #32
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d003      	beq.n	8009a72 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8009a6a:	6878      	ldr	r0, [r7, #4]
 8009a6c:	f000 fa97 	bl	8009f9e <UART_Receive_IT>
      return;
 8009a70:	e0d1      	b.n	8009c16 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009a72:	693b      	ldr	r3, [r7, #16]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	f000 80b0 	beq.w	8009bda <HAL_UART_IRQHandler+0x1ba>
 8009a7a:	697b      	ldr	r3, [r7, #20]
 8009a7c:	f003 0301 	and.w	r3, r3, #1
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d105      	bne.n	8009a90 <HAL_UART_IRQHandler+0x70>
 8009a84:	69bb      	ldr	r3, [r7, #24]
 8009a86:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	f000 80a5 	beq.w	8009bda <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009a90:	69fb      	ldr	r3, [r7, #28]
 8009a92:	f003 0301 	and.w	r3, r3, #1
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d00a      	beq.n	8009ab0 <HAL_UART_IRQHandler+0x90>
 8009a9a:	69bb      	ldr	r3, [r7, #24]
 8009a9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d005      	beq.n	8009ab0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009aa8:	f043 0201 	orr.w	r2, r3, #1
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009ab0:	69fb      	ldr	r3, [r7, #28]
 8009ab2:	f003 0304 	and.w	r3, r3, #4
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d00a      	beq.n	8009ad0 <HAL_UART_IRQHandler+0xb0>
 8009aba:	697b      	ldr	r3, [r7, #20]
 8009abc:	f003 0301 	and.w	r3, r3, #1
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d005      	beq.n	8009ad0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ac8:	f043 0202 	orr.w	r2, r3, #2
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009ad0:	69fb      	ldr	r3, [r7, #28]
 8009ad2:	f003 0302 	and.w	r3, r3, #2
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d00a      	beq.n	8009af0 <HAL_UART_IRQHandler+0xd0>
 8009ada:	697b      	ldr	r3, [r7, #20]
 8009adc:	f003 0301 	and.w	r3, r3, #1
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d005      	beq.n	8009af0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ae8:	f043 0204 	orr.w	r2, r3, #4
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8009af0:	69fb      	ldr	r3, [r7, #28]
 8009af2:	f003 0308 	and.w	r3, r3, #8
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d00f      	beq.n	8009b1a <HAL_UART_IRQHandler+0xfa>
 8009afa:	69bb      	ldr	r3, [r7, #24]
 8009afc:	f003 0320 	and.w	r3, r3, #32
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d104      	bne.n	8009b0e <HAL_UART_IRQHandler+0xee>
 8009b04:	697b      	ldr	r3, [r7, #20]
 8009b06:	f003 0301 	and.w	r3, r3, #1
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d005      	beq.n	8009b1a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b12:	f043 0208 	orr.w	r2, r3, #8
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d078      	beq.n	8009c14 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009b22:	69fb      	ldr	r3, [r7, #28]
 8009b24:	f003 0320 	and.w	r3, r3, #32
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d007      	beq.n	8009b3c <HAL_UART_IRQHandler+0x11c>
 8009b2c:	69bb      	ldr	r3, [r7, #24]
 8009b2e:	f003 0320 	and.w	r3, r3, #32
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d002      	beq.n	8009b3c <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8009b36:	6878      	ldr	r0, [r7, #4]
 8009b38:	f000 fa31 	bl	8009f9e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	695b      	ldr	r3, [r3, #20]
 8009b42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b46:	2b40      	cmp	r3, #64	; 0x40
 8009b48:	bf0c      	ite	eq
 8009b4a:	2301      	moveq	r3, #1
 8009b4c:	2300      	movne	r3, #0
 8009b4e:	b2db      	uxtb	r3, r3
 8009b50:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009b56:	f003 0308 	and.w	r3, r3, #8
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d102      	bne.n	8009b64 <HAL_UART_IRQHandler+0x144>
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d031      	beq.n	8009bc8 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009b64:	6878      	ldr	r0, [r7, #4]
 8009b66:	f000 f965 	bl	8009e34 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	695b      	ldr	r3, [r3, #20]
 8009b70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009b74:	2b40      	cmp	r3, #64	; 0x40
 8009b76:	d123      	bne.n	8009bc0 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	695a      	ldr	r2, [r3, #20]
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009b86:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d013      	beq.n	8009bb8 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b94:	4a21      	ldr	r2, [pc, #132]	; (8009c1c <HAL_UART_IRQHandler+0x1fc>)
 8009b96:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009b9c:	4618      	mov	r0, r3
 8009b9e:	f7fc fb1f 	bl	80061e0 <HAL_DMA_Abort_IT>
 8009ba2:	4603      	mov	r3, r0
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d016      	beq.n	8009bd6 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009bac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009bae:	687a      	ldr	r2, [r7, #4]
 8009bb0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009bb2:	4610      	mov	r0, r2
 8009bb4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bb6:	e00e      	b.n	8009bd6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009bb8:	6878      	ldr	r0, [r7, #4]
 8009bba:	f000 f83b 	bl	8009c34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bbe:	e00a      	b.n	8009bd6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009bc0:	6878      	ldr	r0, [r7, #4]
 8009bc2:	f000 f837 	bl	8009c34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bc6:	e006      	b.n	8009bd6 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009bc8:	6878      	ldr	r0, [r7, #4]
 8009bca:	f000 f833 	bl	8009c34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	2200      	movs	r2, #0
 8009bd2:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8009bd4:	e01e      	b.n	8009c14 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009bd6:	bf00      	nop
    return;
 8009bd8:	e01c      	b.n	8009c14 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009bda:	69fb      	ldr	r3, [r7, #28]
 8009bdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d008      	beq.n	8009bf6 <HAL_UART_IRQHandler+0x1d6>
 8009be4:	69bb      	ldr	r3, [r7, #24]
 8009be6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d003      	beq.n	8009bf6 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8009bee:	6878      	ldr	r0, [r7, #4]
 8009bf0:	f000 f967 	bl	8009ec2 <UART_Transmit_IT>
    return;
 8009bf4:	e00f      	b.n	8009c16 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009bf6:	69fb      	ldr	r3, [r7, #28]
 8009bf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d00a      	beq.n	8009c16 <HAL_UART_IRQHandler+0x1f6>
 8009c00:	69bb      	ldr	r3, [r7, #24]
 8009c02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d005      	beq.n	8009c16 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8009c0a:	6878      	ldr	r0, [r7, #4]
 8009c0c:	f000 f9af 	bl	8009f6e <UART_EndTransmit_IT>
    return;
 8009c10:	bf00      	nop
 8009c12:	e000      	b.n	8009c16 <HAL_UART_IRQHandler+0x1f6>
    return;
 8009c14:	bf00      	nop
  }
}
 8009c16:	3720      	adds	r7, #32
 8009c18:	46bd      	mov	sp, r7
 8009c1a:	bd80      	pop	{r7, pc}
 8009c1c:	08009e71 	.word	0x08009e71

08009c20 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009c20:	b480      	push	{r7}
 8009c22:	b083      	sub	sp, #12
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009c28:	bf00      	nop
 8009c2a:	370c      	adds	r7, #12
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c32:	4770      	bx	lr

08009c34 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009c34:	b480      	push	{r7}
 8009c36:	b083      	sub	sp, #12
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009c3c:	bf00      	nop
 8009c3e:	370c      	adds	r7, #12
 8009c40:	46bd      	mov	sp, r7
 8009c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c46:	4770      	bx	lr

08009c48 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8009c48:	b480      	push	{r7}
 8009c4a:	b083      	sub	sp, #12
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8009c50:	bf00      	nop
 8009c52:	370c      	adds	r7, #12
 8009c54:	46bd      	mov	sp, r7
 8009c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5a:	4770      	bx	lr

08009c5c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009c5c:	b580      	push	{r7, lr}
 8009c5e:	b084      	sub	sp, #16
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c68:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	d11e      	bne.n	8009cb6 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	68da      	ldr	r2, [r3, #12]
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009c8c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	695a      	ldr	r2, [r3, #20]
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	f022 0201 	bic.w	r2, r2, #1
 8009c9c:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	695a      	ldr	r2, [r3, #20]
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009cac:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	2220      	movs	r2, #32
 8009cb2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8009cb6:	68f8      	ldr	r0, [r7, #12]
 8009cb8:	f7f9 fa4c 	bl	8003154 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009cbc:	bf00      	nop
 8009cbe:	3710      	adds	r7, #16
 8009cc0:	46bd      	mov	sp, r7
 8009cc2:	bd80      	pop	{r7, pc}

08009cc4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b084      	sub	sp, #16
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cd0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8009cd2:	68f8      	ldr	r0, [r7, #12]
 8009cd4:	f7ff ffa4 	bl	8009c20 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009cd8:	bf00      	nop
 8009cda:	3710      	adds	r7, #16
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	bd80      	pop	{r7, pc}

08009ce0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b084      	sub	sp, #16
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009ce8:	2300      	movs	r3, #0
 8009cea:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009cf0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009cf2:	68bb      	ldr	r3, [r7, #8]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	695b      	ldr	r3, [r3, #20]
 8009cf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009cfc:	2b80      	cmp	r3, #128	; 0x80
 8009cfe:	bf0c      	ite	eq
 8009d00:	2301      	moveq	r3, #1
 8009d02:	2300      	movne	r3, #0
 8009d04:	b2db      	uxtb	r3, r3
 8009d06:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009d08:	68bb      	ldr	r3, [r7, #8]
 8009d0a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009d0e:	b2db      	uxtb	r3, r3
 8009d10:	2b21      	cmp	r3, #33	; 0x21
 8009d12:	d108      	bne.n	8009d26 <UART_DMAError+0x46>
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d005      	beq.n	8009d26 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009d1a:	68bb      	ldr	r3, [r7, #8]
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8009d20:	68b8      	ldr	r0, [r7, #8]
 8009d22:	f000 f871 	bl	8009e08 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009d26:	68bb      	ldr	r3, [r7, #8]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	695b      	ldr	r3, [r3, #20]
 8009d2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009d30:	2b40      	cmp	r3, #64	; 0x40
 8009d32:	bf0c      	ite	eq
 8009d34:	2301      	moveq	r3, #1
 8009d36:	2300      	movne	r3, #0
 8009d38:	b2db      	uxtb	r3, r3
 8009d3a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009d3c:	68bb      	ldr	r3, [r7, #8]
 8009d3e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009d42:	b2db      	uxtb	r3, r3
 8009d44:	2b22      	cmp	r3, #34	; 0x22
 8009d46:	d108      	bne.n	8009d5a <UART_DMAError+0x7a>
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d005      	beq.n	8009d5a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009d4e:	68bb      	ldr	r3, [r7, #8]
 8009d50:	2200      	movs	r2, #0
 8009d52:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8009d54:	68b8      	ldr	r0, [r7, #8]
 8009d56:	f000 f86d 	bl	8009e34 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009d5a:	68bb      	ldr	r3, [r7, #8]
 8009d5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009d5e:	f043 0210 	orr.w	r2, r3, #16
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009d66:	68b8      	ldr	r0, [r7, #8]
 8009d68:	f7ff ff64 	bl	8009c34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009d6c:	bf00      	nop
 8009d6e:	3710      	adds	r7, #16
 8009d70:	46bd      	mov	sp, r7
 8009d72:	bd80      	pop	{r7, pc}

08009d74 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8009d74:	b580      	push	{r7, lr}
 8009d76:	b084      	sub	sp, #16
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	60f8      	str	r0, [r7, #12]
 8009d7c:	60b9      	str	r1, [r7, #8]
 8009d7e:	603b      	str	r3, [r7, #0]
 8009d80:	4613      	mov	r3, r2
 8009d82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009d84:	e02c      	b.n	8009de0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d86:	69bb      	ldr	r3, [r7, #24]
 8009d88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d8c:	d028      	beq.n	8009de0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009d8e:	69bb      	ldr	r3, [r7, #24]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d007      	beq.n	8009da4 <UART_WaitOnFlagUntilTimeout+0x30>
 8009d94:	f7fb f93a 	bl	800500c <HAL_GetTick>
 8009d98:	4602      	mov	r2, r0
 8009d9a:	683b      	ldr	r3, [r7, #0]
 8009d9c:	1ad3      	subs	r3, r2, r3
 8009d9e:	69ba      	ldr	r2, [r7, #24]
 8009da0:	429a      	cmp	r2, r3
 8009da2:	d21d      	bcs.n	8009de0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	68da      	ldr	r2, [r3, #12]
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009db2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	695a      	ldr	r2, [r3, #20]
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	f022 0201 	bic.w	r2, r2, #1
 8009dc2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	2220      	movs	r2, #32
 8009dc8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	2220      	movs	r2, #32
 8009dd0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8009ddc:	2303      	movs	r3, #3
 8009dde:	e00f      	b.n	8009e00 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	681a      	ldr	r2, [r3, #0]
 8009de6:	68bb      	ldr	r3, [r7, #8]
 8009de8:	4013      	ands	r3, r2
 8009dea:	68ba      	ldr	r2, [r7, #8]
 8009dec:	429a      	cmp	r2, r3
 8009dee:	bf0c      	ite	eq
 8009df0:	2301      	moveq	r3, #1
 8009df2:	2300      	movne	r3, #0
 8009df4:	b2db      	uxtb	r3, r3
 8009df6:	461a      	mov	r2, r3
 8009df8:	79fb      	ldrb	r3, [r7, #7]
 8009dfa:	429a      	cmp	r2, r3
 8009dfc:	d0c3      	beq.n	8009d86 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009dfe:	2300      	movs	r3, #0
}
 8009e00:	4618      	mov	r0, r3
 8009e02:	3710      	adds	r7, #16
 8009e04:	46bd      	mov	sp, r7
 8009e06:	bd80      	pop	{r7, pc}

08009e08 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009e08:	b480      	push	{r7}
 8009e0a:	b083      	sub	sp, #12
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	68da      	ldr	r2, [r3, #12]
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8009e1e:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	2220      	movs	r2, #32
 8009e24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8009e28:	bf00      	nop
 8009e2a:	370c      	adds	r7, #12
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e32:	4770      	bx	lr

08009e34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009e34:	b480      	push	{r7}
 8009e36:	b083      	sub	sp, #12
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	68da      	ldr	r2, [r3, #12]
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009e4a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	695a      	ldr	r2, [r3, #20]
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	f022 0201 	bic.w	r2, r2, #1
 8009e5a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	2220      	movs	r2, #32
 8009e60:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8009e64:	bf00      	nop
 8009e66:	370c      	adds	r7, #12
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6e:	4770      	bx	lr

08009e70 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b084      	sub	sp, #16
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009e78:	687b      	ldr	r3, [r7, #4]
 8009e7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e7c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	2200      	movs	r2, #0
 8009e82:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	2200      	movs	r2, #0
 8009e88:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009e8a:	68f8      	ldr	r0, [r7, #12]
 8009e8c:	f7ff fed2 	bl	8009c34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009e90:	bf00      	nop
 8009e92:	3710      	adds	r7, #16
 8009e94:	46bd      	mov	sp, r7
 8009e96:	bd80      	pop	{r7, pc}

08009e98 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b084      	sub	sp, #16
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ea4:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	2220      	movs	r2, #32
 8009eb0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8009eb4:	68f8      	ldr	r0, [r7, #12]
 8009eb6:	f7ff fec7 	bl	8009c48 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009eba:	bf00      	nop
 8009ebc:	3710      	adds	r7, #16
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	bd80      	pop	{r7, pc}

08009ec2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009ec2:	b480      	push	{r7}
 8009ec4:	b085      	sub	sp, #20
 8009ec6:	af00      	add	r7, sp, #0
 8009ec8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009ed0:	b2db      	uxtb	r3, r3
 8009ed2:	2b21      	cmp	r3, #33	; 0x21
 8009ed4:	d144      	bne.n	8009f60 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	689b      	ldr	r3, [r3, #8]
 8009eda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ede:	d11a      	bne.n	8009f16 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	6a1b      	ldr	r3, [r3, #32]
 8009ee4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	881b      	ldrh	r3, [r3, #0]
 8009eea:	461a      	mov	r2, r3
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009ef4:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	691b      	ldr	r3, [r3, #16]
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d105      	bne.n	8009f0a <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	6a1b      	ldr	r3, [r3, #32]
 8009f02:	1c9a      	adds	r2, r3, #2
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	621a      	str	r2, [r3, #32]
 8009f08:	e00e      	b.n	8009f28 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	6a1b      	ldr	r3, [r3, #32]
 8009f0e:	1c5a      	adds	r2, r3, #1
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	621a      	str	r2, [r3, #32]
 8009f14:	e008      	b.n	8009f28 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	6a1b      	ldr	r3, [r3, #32]
 8009f1a:	1c59      	adds	r1, r3, #1
 8009f1c:	687a      	ldr	r2, [r7, #4]
 8009f1e:	6211      	str	r1, [r2, #32]
 8009f20:	781a      	ldrb	r2, [r3, #0]
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009f2c:	b29b      	uxth	r3, r3
 8009f2e:	3b01      	subs	r3, #1
 8009f30:	b29b      	uxth	r3, r3
 8009f32:	687a      	ldr	r2, [r7, #4]
 8009f34:	4619      	mov	r1, r3
 8009f36:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d10f      	bne.n	8009f5c <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	68da      	ldr	r2, [r3, #12]
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009f4a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	68da      	ldr	r2, [r3, #12]
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009f5a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	e000      	b.n	8009f62 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8009f60:	2302      	movs	r3, #2
  }
}
 8009f62:	4618      	mov	r0, r3
 8009f64:	3714      	adds	r7, #20
 8009f66:	46bd      	mov	sp, r7
 8009f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6c:	4770      	bx	lr

08009f6e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009f6e:	b580      	push	{r7, lr}
 8009f70:	b082      	sub	sp, #8
 8009f72:	af00      	add	r7, sp, #0
 8009f74:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	68da      	ldr	r2, [r3, #12]
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009f84:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	2220      	movs	r2, #32
 8009f8a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009f8e:	6878      	ldr	r0, [r7, #4]
 8009f90:	f7f7 fedc 	bl	8001d4c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009f94:	2300      	movs	r3, #0
}
 8009f96:	4618      	mov	r0, r3
 8009f98:	3708      	adds	r7, #8
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	bd80      	pop	{r7, pc}

08009f9e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009f9e:	b580      	push	{r7, lr}
 8009fa0:	b084      	sub	sp, #16
 8009fa2:	af00      	add	r7, sp, #0
 8009fa4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8009fac:	b2db      	uxtb	r3, r3
 8009fae:	2b22      	cmp	r3, #34	; 0x22
 8009fb0:	d171      	bne.n	800a096 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	689b      	ldr	r3, [r3, #8]
 8009fb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009fba:	d123      	bne.n	800a004 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fc0:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	691b      	ldr	r3, [r3, #16]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d10e      	bne.n	8009fe8 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	685b      	ldr	r3, [r3, #4]
 8009fd0:	b29b      	uxth	r3, r3
 8009fd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009fd6:	b29a      	uxth	r2, r3
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fe0:	1c9a      	adds	r2, r3, #2
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	629a      	str	r2, [r3, #40]	; 0x28
 8009fe6:	e029      	b.n	800a03c <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	685b      	ldr	r3, [r3, #4]
 8009fee:	b29b      	uxth	r3, r3
 8009ff0:	b2db      	uxtb	r3, r3
 8009ff2:	b29a      	uxth	r2, r3
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ffc:	1c5a      	adds	r2, r3, #1
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	629a      	str	r2, [r3, #40]	; 0x28
 800a002:	e01b      	b.n	800a03c <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	691b      	ldr	r3, [r3, #16]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d10a      	bne.n	800a022 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	6858      	ldr	r0, [r3, #4]
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a016:	1c59      	adds	r1, r3, #1
 800a018:	687a      	ldr	r2, [r7, #4]
 800a01a:	6291      	str	r1, [r2, #40]	; 0x28
 800a01c:	b2c2      	uxtb	r2, r0
 800a01e:	701a      	strb	r2, [r3, #0]
 800a020:	e00c      	b.n	800a03c <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	685b      	ldr	r3, [r3, #4]
 800a028:	b2da      	uxtb	r2, r3
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a02e:	1c58      	adds	r0, r3, #1
 800a030:	6879      	ldr	r1, [r7, #4]
 800a032:	6288      	str	r0, [r1, #40]	; 0x28
 800a034:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800a038:	b2d2      	uxtb	r2, r2
 800a03a:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a040:	b29b      	uxth	r3, r3
 800a042:	3b01      	subs	r3, #1
 800a044:	b29b      	uxth	r3, r3
 800a046:	687a      	ldr	r2, [r7, #4]
 800a048:	4619      	mov	r1, r3
 800a04a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	d120      	bne.n	800a092 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	68da      	ldr	r2, [r3, #12]
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	f022 0220 	bic.w	r2, r2, #32
 800a05e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	68da      	ldr	r2, [r3, #12]
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a06e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	695a      	ldr	r2, [r3, #20]
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	f022 0201 	bic.w	r2, r2, #1
 800a07e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	2220      	movs	r2, #32
 800a084:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800a088:	6878      	ldr	r0, [r7, #4]
 800a08a:	f7f9 f863 	bl	8003154 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800a08e:	2300      	movs	r3, #0
 800a090:	e002      	b.n	800a098 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800a092:	2300      	movs	r3, #0
 800a094:	e000      	b.n	800a098 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800a096:	2302      	movs	r3, #2
  }
}
 800a098:	4618      	mov	r0, r3
 800a09a:	3710      	adds	r7, #16
 800a09c:	46bd      	mov	sp, r7
 800a09e:	bd80      	pop	{r7, pc}

0800a0a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a0a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0a4:	b085      	sub	sp, #20
 800a0a6:	af00      	add	r7, sp, #0
 800a0a8:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	691b      	ldr	r3, [r3, #16]
 800a0b0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	68da      	ldr	r2, [r3, #12]
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	430a      	orrs	r2, r1
 800a0be:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	689a      	ldr	r2, [r3, #8]
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	691b      	ldr	r3, [r3, #16]
 800a0c8:	431a      	orrs	r2, r3
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	695b      	ldr	r3, [r3, #20]
 800a0ce:	431a      	orrs	r2, r3
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	69db      	ldr	r3, [r3, #28]
 800a0d4:	4313      	orrs	r3, r2
 800a0d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	68db      	ldr	r3, [r3, #12]
 800a0de:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a0e2:	f023 030c 	bic.w	r3, r3, #12
 800a0e6:	687a      	ldr	r2, [r7, #4]
 800a0e8:	6812      	ldr	r2, [r2, #0]
 800a0ea:	68f9      	ldr	r1, [r7, #12]
 800a0ec:	430b      	orrs	r3, r1
 800a0ee:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	695b      	ldr	r3, [r3, #20]
 800a0f6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	699a      	ldr	r2, [r3, #24]
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	430a      	orrs	r2, r1
 800a104:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	69db      	ldr	r3, [r3, #28]
 800a10a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a10e:	f040 818b 	bne.w	800a428 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	4ac1      	ldr	r2, [pc, #772]	; (800a41c <UART_SetConfig+0x37c>)
 800a118:	4293      	cmp	r3, r2
 800a11a:	d005      	beq.n	800a128 <UART_SetConfig+0x88>
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	4abf      	ldr	r2, [pc, #764]	; (800a420 <UART_SetConfig+0x380>)
 800a122:	4293      	cmp	r3, r2
 800a124:	f040 80bd 	bne.w	800a2a2 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a128:	f7fc fe30 	bl	8006d8c <HAL_RCC_GetPCLK2Freq>
 800a12c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a12e:	68bb      	ldr	r3, [r7, #8]
 800a130:	461d      	mov	r5, r3
 800a132:	f04f 0600 	mov.w	r6, #0
 800a136:	46a8      	mov	r8, r5
 800a138:	46b1      	mov	r9, r6
 800a13a:	eb18 0308 	adds.w	r3, r8, r8
 800a13e:	eb49 0409 	adc.w	r4, r9, r9
 800a142:	4698      	mov	r8, r3
 800a144:	46a1      	mov	r9, r4
 800a146:	eb18 0805 	adds.w	r8, r8, r5
 800a14a:	eb49 0906 	adc.w	r9, r9, r6
 800a14e:	f04f 0100 	mov.w	r1, #0
 800a152:	f04f 0200 	mov.w	r2, #0
 800a156:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a15a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a15e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a162:	4688      	mov	r8, r1
 800a164:	4691      	mov	r9, r2
 800a166:	eb18 0005 	adds.w	r0, r8, r5
 800a16a:	eb49 0106 	adc.w	r1, r9, r6
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	685b      	ldr	r3, [r3, #4]
 800a172:	461d      	mov	r5, r3
 800a174:	f04f 0600 	mov.w	r6, #0
 800a178:	196b      	adds	r3, r5, r5
 800a17a:	eb46 0406 	adc.w	r4, r6, r6
 800a17e:	461a      	mov	r2, r3
 800a180:	4623      	mov	r3, r4
 800a182:	f7f6 fda1 	bl	8000cc8 <__aeabi_uldivmod>
 800a186:	4603      	mov	r3, r0
 800a188:	460c      	mov	r4, r1
 800a18a:	461a      	mov	r2, r3
 800a18c:	4ba5      	ldr	r3, [pc, #660]	; (800a424 <UART_SetConfig+0x384>)
 800a18e:	fba3 2302 	umull	r2, r3, r3, r2
 800a192:	095b      	lsrs	r3, r3, #5
 800a194:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a198:	68bb      	ldr	r3, [r7, #8]
 800a19a:	461d      	mov	r5, r3
 800a19c:	f04f 0600 	mov.w	r6, #0
 800a1a0:	46a9      	mov	r9, r5
 800a1a2:	46b2      	mov	sl, r6
 800a1a4:	eb19 0309 	adds.w	r3, r9, r9
 800a1a8:	eb4a 040a 	adc.w	r4, sl, sl
 800a1ac:	4699      	mov	r9, r3
 800a1ae:	46a2      	mov	sl, r4
 800a1b0:	eb19 0905 	adds.w	r9, r9, r5
 800a1b4:	eb4a 0a06 	adc.w	sl, sl, r6
 800a1b8:	f04f 0100 	mov.w	r1, #0
 800a1bc:	f04f 0200 	mov.w	r2, #0
 800a1c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a1c4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a1c8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a1cc:	4689      	mov	r9, r1
 800a1ce:	4692      	mov	sl, r2
 800a1d0:	eb19 0005 	adds.w	r0, r9, r5
 800a1d4:	eb4a 0106 	adc.w	r1, sl, r6
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	685b      	ldr	r3, [r3, #4]
 800a1dc:	461d      	mov	r5, r3
 800a1de:	f04f 0600 	mov.w	r6, #0
 800a1e2:	196b      	adds	r3, r5, r5
 800a1e4:	eb46 0406 	adc.w	r4, r6, r6
 800a1e8:	461a      	mov	r2, r3
 800a1ea:	4623      	mov	r3, r4
 800a1ec:	f7f6 fd6c 	bl	8000cc8 <__aeabi_uldivmod>
 800a1f0:	4603      	mov	r3, r0
 800a1f2:	460c      	mov	r4, r1
 800a1f4:	461a      	mov	r2, r3
 800a1f6:	4b8b      	ldr	r3, [pc, #556]	; (800a424 <UART_SetConfig+0x384>)
 800a1f8:	fba3 1302 	umull	r1, r3, r3, r2
 800a1fc:	095b      	lsrs	r3, r3, #5
 800a1fe:	2164      	movs	r1, #100	; 0x64
 800a200:	fb01 f303 	mul.w	r3, r1, r3
 800a204:	1ad3      	subs	r3, r2, r3
 800a206:	00db      	lsls	r3, r3, #3
 800a208:	3332      	adds	r3, #50	; 0x32
 800a20a:	4a86      	ldr	r2, [pc, #536]	; (800a424 <UART_SetConfig+0x384>)
 800a20c:	fba2 2303 	umull	r2, r3, r2, r3
 800a210:	095b      	lsrs	r3, r3, #5
 800a212:	005b      	lsls	r3, r3, #1
 800a214:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a218:	4498      	add	r8, r3
 800a21a:	68bb      	ldr	r3, [r7, #8]
 800a21c:	461d      	mov	r5, r3
 800a21e:	f04f 0600 	mov.w	r6, #0
 800a222:	46a9      	mov	r9, r5
 800a224:	46b2      	mov	sl, r6
 800a226:	eb19 0309 	adds.w	r3, r9, r9
 800a22a:	eb4a 040a 	adc.w	r4, sl, sl
 800a22e:	4699      	mov	r9, r3
 800a230:	46a2      	mov	sl, r4
 800a232:	eb19 0905 	adds.w	r9, r9, r5
 800a236:	eb4a 0a06 	adc.w	sl, sl, r6
 800a23a:	f04f 0100 	mov.w	r1, #0
 800a23e:	f04f 0200 	mov.w	r2, #0
 800a242:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a246:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a24a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a24e:	4689      	mov	r9, r1
 800a250:	4692      	mov	sl, r2
 800a252:	eb19 0005 	adds.w	r0, r9, r5
 800a256:	eb4a 0106 	adc.w	r1, sl, r6
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	685b      	ldr	r3, [r3, #4]
 800a25e:	461d      	mov	r5, r3
 800a260:	f04f 0600 	mov.w	r6, #0
 800a264:	196b      	adds	r3, r5, r5
 800a266:	eb46 0406 	adc.w	r4, r6, r6
 800a26a:	461a      	mov	r2, r3
 800a26c:	4623      	mov	r3, r4
 800a26e:	f7f6 fd2b 	bl	8000cc8 <__aeabi_uldivmod>
 800a272:	4603      	mov	r3, r0
 800a274:	460c      	mov	r4, r1
 800a276:	461a      	mov	r2, r3
 800a278:	4b6a      	ldr	r3, [pc, #424]	; (800a424 <UART_SetConfig+0x384>)
 800a27a:	fba3 1302 	umull	r1, r3, r3, r2
 800a27e:	095b      	lsrs	r3, r3, #5
 800a280:	2164      	movs	r1, #100	; 0x64
 800a282:	fb01 f303 	mul.w	r3, r1, r3
 800a286:	1ad3      	subs	r3, r2, r3
 800a288:	00db      	lsls	r3, r3, #3
 800a28a:	3332      	adds	r3, #50	; 0x32
 800a28c:	4a65      	ldr	r2, [pc, #404]	; (800a424 <UART_SetConfig+0x384>)
 800a28e:	fba2 2303 	umull	r2, r3, r2, r3
 800a292:	095b      	lsrs	r3, r3, #5
 800a294:	f003 0207 	and.w	r2, r3, #7
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	4442      	add	r2, r8
 800a29e:	609a      	str	r2, [r3, #8]
 800a2a0:	e26f      	b.n	800a782 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a2a2:	f7fc fd5f 	bl	8006d64 <HAL_RCC_GetPCLK1Freq>
 800a2a6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a2a8:	68bb      	ldr	r3, [r7, #8]
 800a2aa:	461d      	mov	r5, r3
 800a2ac:	f04f 0600 	mov.w	r6, #0
 800a2b0:	46a8      	mov	r8, r5
 800a2b2:	46b1      	mov	r9, r6
 800a2b4:	eb18 0308 	adds.w	r3, r8, r8
 800a2b8:	eb49 0409 	adc.w	r4, r9, r9
 800a2bc:	4698      	mov	r8, r3
 800a2be:	46a1      	mov	r9, r4
 800a2c0:	eb18 0805 	adds.w	r8, r8, r5
 800a2c4:	eb49 0906 	adc.w	r9, r9, r6
 800a2c8:	f04f 0100 	mov.w	r1, #0
 800a2cc:	f04f 0200 	mov.w	r2, #0
 800a2d0:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a2d4:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a2d8:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a2dc:	4688      	mov	r8, r1
 800a2de:	4691      	mov	r9, r2
 800a2e0:	eb18 0005 	adds.w	r0, r8, r5
 800a2e4:	eb49 0106 	adc.w	r1, r9, r6
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	685b      	ldr	r3, [r3, #4]
 800a2ec:	461d      	mov	r5, r3
 800a2ee:	f04f 0600 	mov.w	r6, #0
 800a2f2:	196b      	adds	r3, r5, r5
 800a2f4:	eb46 0406 	adc.w	r4, r6, r6
 800a2f8:	461a      	mov	r2, r3
 800a2fa:	4623      	mov	r3, r4
 800a2fc:	f7f6 fce4 	bl	8000cc8 <__aeabi_uldivmod>
 800a300:	4603      	mov	r3, r0
 800a302:	460c      	mov	r4, r1
 800a304:	461a      	mov	r2, r3
 800a306:	4b47      	ldr	r3, [pc, #284]	; (800a424 <UART_SetConfig+0x384>)
 800a308:	fba3 2302 	umull	r2, r3, r3, r2
 800a30c:	095b      	lsrs	r3, r3, #5
 800a30e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a312:	68bb      	ldr	r3, [r7, #8]
 800a314:	461d      	mov	r5, r3
 800a316:	f04f 0600 	mov.w	r6, #0
 800a31a:	46a9      	mov	r9, r5
 800a31c:	46b2      	mov	sl, r6
 800a31e:	eb19 0309 	adds.w	r3, r9, r9
 800a322:	eb4a 040a 	adc.w	r4, sl, sl
 800a326:	4699      	mov	r9, r3
 800a328:	46a2      	mov	sl, r4
 800a32a:	eb19 0905 	adds.w	r9, r9, r5
 800a32e:	eb4a 0a06 	adc.w	sl, sl, r6
 800a332:	f04f 0100 	mov.w	r1, #0
 800a336:	f04f 0200 	mov.w	r2, #0
 800a33a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a33e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a342:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a346:	4689      	mov	r9, r1
 800a348:	4692      	mov	sl, r2
 800a34a:	eb19 0005 	adds.w	r0, r9, r5
 800a34e:	eb4a 0106 	adc.w	r1, sl, r6
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	685b      	ldr	r3, [r3, #4]
 800a356:	461d      	mov	r5, r3
 800a358:	f04f 0600 	mov.w	r6, #0
 800a35c:	196b      	adds	r3, r5, r5
 800a35e:	eb46 0406 	adc.w	r4, r6, r6
 800a362:	461a      	mov	r2, r3
 800a364:	4623      	mov	r3, r4
 800a366:	f7f6 fcaf 	bl	8000cc8 <__aeabi_uldivmod>
 800a36a:	4603      	mov	r3, r0
 800a36c:	460c      	mov	r4, r1
 800a36e:	461a      	mov	r2, r3
 800a370:	4b2c      	ldr	r3, [pc, #176]	; (800a424 <UART_SetConfig+0x384>)
 800a372:	fba3 1302 	umull	r1, r3, r3, r2
 800a376:	095b      	lsrs	r3, r3, #5
 800a378:	2164      	movs	r1, #100	; 0x64
 800a37a:	fb01 f303 	mul.w	r3, r1, r3
 800a37e:	1ad3      	subs	r3, r2, r3
 800a380:	00db      	lsls	r3, r3, #3
 800a382:	3332      	adds	r3, #50	; 0x32
 800a384:	4a27      	ldr	r2, [pc, #156]	; (800a424 <UART_SetConfig+0x384>)
 800a386:	fba2 2303 	umull	r2, r3, r2, r3
 800a38a:	095b      	lsrs	r3, r3, #5
 800a38c:	005b      	lsls	r3, r3, #1
 800a38e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a392:	4498      	add	r8, r3
 800a394:	68bb      	ldr	r3, [r7, #8]
 800a396:	461d      	mov	r5, r3
 800a398:	f04f 0600 	mov.w	r6, #0
 800a39c:	46a9      	mov	r9, r5
 800a39e:	46b2      	mov	sl, r6
 800a3a0:	eb19 0309 	adds.w	r3, r9, r9
 800a3a4:	eb4a 040a 	adc.w	r4, sl, sl
 800a3a8:	4699      	mov	r9, r3
 800a3aa:	46a2      	mov	sl, r4
 800a3ac:	eb19 0905 	adds.w	r9, r9, r5
 800a3b0:	eb4a 0a06 	adc.w	sl, sl, r6
 800a3b4:	f04f 0100 	mov.w	r1, #0
 800a3b8:	f04f 0200 	mov.w	r2, #0
 800a3bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a3c0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a3c4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a3c8:	4689      	mov	r9, r1
 800a3ca:	4692      	mov	sl, r2
 800a3cc:	eb19 0005 	adds.w	r0, r9, r5
 800a3d0:	eb4a 0106 	adc.w	r1, sl, r6
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	685b      	ldr	r3, [r3, #4]
 800a3d8:	461d      	mov	r5, r3
 800a3da:	f04f 0600 	mov.w	r6, #0
 800a3de:	196b      	adds	r3, r5, r5
 800a3e0:	eb46 0406 	adc.w	r4, r6, r6
 800a3e4:	461a      	mov	r2, r3
 800a3e6:	4623      	mov	r3, r4
 800a3e8:	f7f6 fc6e 	bl	8000cc8 <__aeabi_uldivmod>
 800a3ec:	4603      	mov	r3, r0
 800a3ee:	460c      	mov	r4, r1
 800a3f0:	461a      	mov	r2, r3
 800a3f2:	4b0c      	ldr	r3, [pc, #48]	; (800a424 <UART_SetConfig+0x384>)
 800a3f4:	fba3 1302 	umull	r1, r3, r3, r2
 800a3f8:	095b      	lsrs	r3, r3, #5
 800a3fa:	2164      	movs	r1, #100	; 0x64
 800a3fc:	fb01 f303 	mul.w	r3, r1, r3
 800a400:	1ad3      	subs	r3, r2, r3
 800a402:	00db      	lsls	r3, r3, #3
 800a404:	3332      	adds	r3, #50	; 0x32
 800a406:	4a07      	ldr	r2, [pc, #28]	; (800a424 <UART_SetConfig+0x384>)
 800a408:	fba2 2303 	umull	r2, r3, r2, r3
 800a40c:	095b      	lsrs	r3, r3, #5
 800a40e:	f003 0207 	and.w	r2, r3, #7
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	4442      	add	r2, r8
 800a418:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800a41a:	e1b2      	b.n	800a782 <UART_SetConfig+0x6e2>
 800a41c:	40011000 	.word	0x40011000
 800a420:	40011400 	.word	0x40011400
 800a424:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	4ad7      	ldr	r2, [pc, #860]	; (800a78c <UART_SetConfig+0x6ec>)
 800a42e:	4293      	cmp	r3, r2
 800a430:	d005      	beq.n	800a43e <UART_SetConfig+0x39e>
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	4ad6      	ldr	r2, [pc, #856]	; (800a790 <UART_SetConfig+0x6f0>)
 800a438:	4293      	cmp	r3, r2
 800a43a:	f040 80d1 	bne.w	800a5e0 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800a43e:	f7fc fca5 	bl	8006d8c <HAL_RCC_GetPCLK2Freq>
 800a442:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a444:	68bb      	ldr	r3, [r7, #8]
 800a446:	469a      	mov	sl, r3
 800a448:	f04f 0b00 	mov.w	fp, #0
 800a44c:	46d0      	mov	r8, sl
 800a44e:	46d9      	mov	r9, fp
 800a450:	eb18 0308 	adds.w	r3, r8, r8
 800a454:	eb49 0409 	adc.w	r4, r9, r9
 800a458:	4698      	mov	r8, r3
 800a45a:	46a1      	mov	r9, r4
 800a45c:	eb18 080a 	adds.w	r8, r8, sl
 800a460:	eb49 090b 	adc.w	r9, r9, fp
 800a464:	f04f 0100 	mov.w	r1, #0
 800a468:	f04f 0200 	mov.w	r2, #0
 800a46c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a470:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a474:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a478:	4688      	mov	r8, r1
 800a47a:	4691      	mov	r9, r2
 800a47c:	eb1a 0508 	adds.w	r5, sl, r8
 800a480:	eb4b 0609 	adc.w	r6, fp, r9
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	685b      	ldr	r3, [r3, #4]
 800a488:	4619      	mov	r1, r3
 800a48a:	f04f 0200 	mov.w	r2, #0
 800a48e:	f04f 0300 	mov.w	r3, #0
 800a492:	f04f 0400 	mov.w	r4, #0
 800a496:	0094      	lsls	r4, r2, #2
 800a498:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a49c:	008b      	lsls	r3, r1, #2
 800a49e:	461a      	mov	r2, r3
 800a4a0:	4623      	mov	r3, r4
 800a4a2:	4628      	mov	r0, r5
 800a4a4:	4631      	mov	r1, r6
 800a4a6:	f7f6 fc0f 	bl	8000cc8 <__aeabi_uldivmod>
 800a4aa:	4603      	mov	r3, r0
 800a4ac:	460c      	mov	r4, r1
 800a4ae:	461a      	mov	r2, r3
 800a4b0:	4bb8      	ldr	r3, [pc, #736]	; (800a794 <UART_SetConfig+0x6f4>)
 800a4b2:	fba3 2302 	umull	r2, r3, r3, r2
 800a4b6:	095b      	lsrs	r3, r3, #5
 800a4b8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a4bc:	68bb      	ldr	r3, [r7, #8]
 800a4be:	469b      	mov	fp, r3
 800a4c0:	f04f 0c00 	mov.w	ip, #0
 800a4c4:	46d9      	mov	r9, fp
 800a4c6:	46e2      	mov	sl, ip
 800a4c8:	eb19 0309 	adds.w	r3, r9, r9
 800a4cc:	eb4a 040a 	adc.w	r4, sl, sl
 800a4d0:	4699      	mov	r9, r3
 800a4d2:	46a2      	mov	sl, r4
 800a4d4:	eb19 090b 	adds.w	r9, r9, fp
 800a4d8:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a4dc:	f04f 0100 	mov.w	r1, #0
 800a4e0:	f04f 0200 	mov.w	r2, #0
 800a4e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a4e8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a4ec:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a4f0:	4689      	mov	r9, r1
 800a4f2:	4692      	mov	sl, r2
 800a4f4:	eb1b 0509 	adds.w	r5, fp, r9
 800a4f8:	eb4c 060a 	adc.w	r6, ip, sl
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	685b      	ldr	r3, [r3, #4]
 800a500:	4619      	mov	r1, r3
 800a502:	f04f 0200 	mov.w	r2, #0
 800a506:	f04f 0300 	mov.w	r3, #0
 800a50a:	f04f 0400 	mov.w	r4, #0
 800a50e:	0094      	lsls	r4, r2, #2
 800a510:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a514:	008b      	lsls	r3, r1, #2
 800a516:	461a      	mov	r2, r3
 800a518:	4623      	mov	r3, r4
 800a51a:	4628      	mov	r0, r5
 800a51c:	4631      	mov	r1, r6
 800a51e:	f7f6 fbd3 	bl	8000cc8 <__aeabi_uldivmod>
 800a522:	4603      	mov	r3, r0
 800a524:	460c      	mov	r4, r1
 800a526:	461a      	mov	r2, r3
 800a528:	4b9a      	ldr	r3, [pc, #616]	; (800a794 <UART_SetConfig+0x6f4>)
 800a52a:	fba3 1302 	umull	r1, r3, r3, r2
 800a52e:	095b      	lsrs	r3, r3, #5
 800a530:	2164      	movs	r1, #100	; 0x64
 800a532:	fb01 f303 	mul.w	r3, r1, r3
 800a536:	1ad3      	subs	r3, r2, r3
 800a538:	011b      	lsls	r3, r3, #4
 800a53a:	3332      	adds	r3, #50	; 0x32
 800a53c:	4a95      	ldr	r2, [pc, #596]	; (800a794 <UART_SetConfig+0x6f4>)
 800a53e:	fba2 2303 	umull	r2, r3, r2, r3
 800a542:	095b      	lsrs	r3, r3, #5
 800a544:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a548:	4498      	add	r8, r3
 800a54a:	68bb      	ldr	r3, [r7, #8]
 800a54c:	469b      	mov	fp, r3
 800a54e:	f04f 0c00 	mov.w	ip, #0
 800a552:	46d9      	mov	r9, fp
 800a554:	46e2      	mov	sl, ip
 800a556:	eb19 0309 	adds.w	r3, r9, r9
 800a55a:	eb4a 040a 	adc.w	r4, sl, sl
 800a55e:	4699      	mov	r9, r3
 800a560:	46a2      	mov	sl, r4
 800a562:	eb19 090b 	adds.w	r9, r9, fp
 800a566:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a56a:	f04f 0100 	mov.w	r1, #0
 800a56e:	f04f 0200 	mov.w	r2, #0
 800a572:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a576:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a57a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a57e:	4689      	mov	r9, r1
 800a580:	4692      	mov	sl, r2
 800a582:	eb1b 0509 	adds.w	r5, fp, r9
 800a586:	eb4c 060a 	adc.w	r6, ip, sl
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	685b      	ldr	r3, [r3, #4]
 800a58e:	4619      	mov	r1, r3
 800a590:	f04f 0200 	mov.w	r2, #0
 800a594:	f04f 0300 	mov.w	r3, #0
 800a598:	f04f 0400 	mov.w	r4, #0
 800a59c:	0094      	lsls	r4, r2, #2
 800a59e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a5a2:	008b      	lsls	r3, r1, #2
 800a5a4:	461a      	mov	r2, r3
 800a5a6:	4623      	mov	r3, r4
 800a5a8:	4628      	mov	r0, r5
 800a5aa:	4631      	mov	r1, r6
 800a5ac:	f7f6 fb8c 	bl	8000cc8 <__aeabi_uldivmod>
 800a5b0:	4603      	mov	r3, r0
 800a5b2:	460c      	mov	r4, r1
 800a5b4:	461a      	mov	r2, r3
 800a5b6:	4b77      	ldr	r3, [pc, #476]	; (800a794 <UART_SetConfig+0x6f4>)
 800a5b8:	fba3 1302 	umull	r1, r3, r3, r2
 800a5bc:	095b      	lsrs	r3, r3, #5
 800a5be:	2164      	movs	r1, #100	; 0x64
 800a5c0:	fb01 f303 	mul.w	r3, r1, r3
 800a5c4:	1ad3      	subs	r3, r2, r3
 800a5c6:	011b      	lsls	r3, r3, #4
 800a5c8:	3332      	adds	r3, #50	; 0x32
 800a5ca:	4a72      	ldr	r2, [pc, #456]	; (800a794 <UART_SetConfig+0x6f4>)
 800a5cc:	fba2 2303 	umull	r2, r3, r2, r3
 800a5d0:	095b      	lsrs	r3, r3, #5
 800a5d2:	f003 020f 	and.w	r2, r3, #15
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	4442      	add	r2, r8
 800a5dc:	609a      	str	r2, [r3, #8]
 800a5de:	e0d0      	b.n	800a782 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800a5e0:	f7fc fbc0 	bl	8006d64 <HAL_RCC_GetPCLK1Freq>
 800a5e4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a5e6:	68bb      	ldr	r3, [r7, #8]
 800a5e8:	469a      	mov	sl, r3
 800a5ea:	f04f 0b00 	mov.w	fp, #0
 800a5ee:	46d0      	mov	r8, sl
 800a5f0:	46d9      	mov	r9, fp
 800a5f2:	eb18 0308 	adds.w	r3, r8, r8
 800a5f6:	eb49 0409 	adc.w	r4, r9, r9
 800a5fa:	4698      	mov	r8, r3
 800a5fc:	46a1      	mov	r9, r4
 800a5fe:	eb18 080a 	adds.w	r8, r8, sl
 800a602:	eb49 090b 	adc.w	r9, r9, fp
 800a606:	f04f 0100 	mov.w	r1, #0
 800a60a:	f04f 0200 	mov.w	r2, #0
 800a60e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a612:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a616:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a61a:	4688      	mov	r8, r1
 800a61c:	4691      	mov	r9, r2
 800a61e:	eb1a 0508 	adds.w	r5, sl, r8
 800a622:	eb4b 0609 	adc.w	r6, fp, r9
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	685b      	ldr	r3, [r3, #4]
 800a62a:	4619      	mov	r1, r3
 800a62c:	f04f 0200 	mov.w	r2, #0
 800a630:	f04f 0300 	mov.w	r3, #0
 800a634:	f04f 0400 	mov.w	r4, #0
 800a638:	0094      	lsls	r4, r2, #2
 800a63a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a63e:	008b      	lsls	r3, r1, #2
 800a640:	461a      	mov	r2, r3
 800a642:	4623      	mov	r3, r4
 800a644:	4628      	mov	r0, r5
 800a646:	4631      	mov	r1, r6
 800a648:	f7f6 fb3e 	bl	8000cc8 <__aeabi_uldivmod>
 800a64c:	4603      	mov	r3, r0
 800a64e:	460c      	mov	r4, r1
 800a650:	461a      	mov	r2, r3
 800a652:	4b50      	ldr	r3, [pc, #320]	; (800a794 <UART_SetConfig+0x6f4>)
 800a654:	fba3 2302 	umull	r2, r3, r3, r2
 800a658:	095b      	lsrs	r3, r3, #5
 800a65a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a65e:	68bb      	ldr	r3, [r7, #8]
 800a660:	469b      	mov	fp, r3
 800a662:	f04f 0c00 	mov.w	ip, #0
 800a666:	46d9      	mov	r9, fp
 800a668:	46e2      	mov	sl, ip
 800a66a:	eb19 0309 	adds.w	r3, r9, r9
 800a66e:	eb4a 040a 	adc.w	r4, sl, sl
 800a672:	4699      	mov	r9, r3
 800a674:	46a2      	mov	sl, r4
 800a676:	eb19 090b 	adds.w	r9, r9, fp
 800a67a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a67e:	f04f 0100 	mov.w	r1, #0
 800a682:	f04f 0200 	mov.w	r2, #0
 800a686:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a68a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a68e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a692:	4689      	mov	r9, r1
 800a694:	4692      	mov	sl, r2
 800a696:	eb1b 0509 	adds.w	r5, fp, r9
 800a69a:	eb4c 060a 	adc.w	r6, ip, sl
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	685b      	ldr	r3, [r3, #4]
 800a6a2:	4619      	mov	r1, r3
 800a6a4:	f04f 0200 	mov.w	r2, #0
 800a6a8:	f04f 0300 	mov.w	r3, #0
 800a6ac:	f04f 0400 	mov.w	r4, #0
 800a6b0:	0094      	lsls	r4, r2, #2
 800a6b2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a6b6:	008b      	lsls	r3, r1, #2
 800a6b8:	461a      	mov	r2, r3
 800a6ba:	4623      	mov	r3, r4
 800a6bc:	4628      	mov	r0, r5
 800a6be:	4631      	mov	r1, r6
 800a6c0:	f7f6 fb02 	bl	8000cc8 <__aeabi_uldivmod>
 800a6c4:	4603      	mov	r3, r0
 800a6c6:	460c      	mov	r4, r1
 800a6c8:	461a      	mov	r2, r3
 800a6ca:	4b32      	ldr	r3, [pc, #200]	; (800a794 <UART_SetConfig+0x6f4>)
 800a6cc:	fba3 1302 	umull	r1, r3, r3, r2
 800a6d0:	095b      	lsrs	r3, r3, #5
 800a6d2:	2164      	movs	r1, #100	; 0x64
 800a6d4:	fb01 f303 	mul.w	r3, r1, r3
 800a6d8:	1ad3      	subs	r3, r2, r3
 800a6da:	011b      	lsls	r3, r3, #4
 800a6dc:	3332      	adds	r3, #50	; 0x32
 800a6de:	4a2d      	ldr	r2, [pc, #180]	; (800a794 <UART_SetConfig+0x6f4>)
 800a6e0:	fba2 2303 	umull	r2, r3, r2, r3
 800a6e4:	095b      	lsrs	r3, r3, #5
 800a6e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a6ea:	4498      	add	r8, r3
 800a6ec:	68bb      	ldr	r3, [r7, #8]
 800a6ee:	469b      	mov	fp, r3
 800a6f0:	f04f 0c00 	mov.w	ip, #0
 800a6f4:	46d9      	mov	r9, fp
 800a6f6:	46e2      	mov	sl, ip
 800a6f8:	eb19 0309 	adds.w	r3, r9, r9
 800a6fc:	eb4a 040a 	adc.w	r4, sl, sl
 800a700:	4699      	mov	r9, r3
 800a702:	46a2      	mov	sl, r4
 800a704:	eb19 090b 	adds.w	r9, r9, fp
 800a708:	eb4a 0a0c 	adc.w	sl, sl, ip
 800a70c:	f04f 0100 	mov.w	r1, #0
 800a710:	f04f 0200 	mov.w	r2, #0
 800a714:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a718:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a71c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a720:	4689      	mov	r9, r1
 800a722:	4692      	mov	sl, r2
 800a724:	eb1b 0509 	adds.w	r5, fp, r9
 800a728:	eb4c 060a 	adc.w	r6, ip, sl
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	685b      	ldr	r3, [r3, #4]
 800a730:	4619      	mov	r1, r3
 800a732:	f04f 0200 	mov.w	r2, #0
 800a736:	f04f 0300 	mov.w	r3, #0
 800a73a:	f04f 0400 	mov.w	r4, #0
 800a73e:	0094      	lsls	r4, r2, #2
 800a740:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800a744:	008b      	lsls	r3, r1, #2
 800a746:	461a      	mov	r2, r3
 800a748:	4623      	mov	r3, r4
 800a74a:	4628      	mov	r0, r5
 800a74c:	4631      	mov	r1, r6
 800a74e:	f7f6 fabb 	bl	8000cc8 <__aeabi_uldivmod>
 800a752:	4603      	mov	r3, r0
 800a754:	460c      	mov	r4, r1
 800a756:	461a      	mov	r2, r3
 800a758:	4b0e      	ldr	r3, [pc, #56]	; (800a794 <UART_SetConfig+0x6f4>)
 800a75a:	fba3 1302 	umull	r1, r3, r3, r2
 800a75e:	095b      	lsrs	r3, r3, #5
 800a760:	2164      	movs	r1, #100	; 0x64
 800a762:	fb01 f303 	mul.w	r3, r1, r3
 800a766:	1ad3      	subs	r3, r2, r3
 800a768:	011b      	lsls	r3, r3, #4
 800a76a:	3332      	adds	r3, #50	; 0x32
 800a76c:	4a09      	ldr	r2, [pc, #36]	; (800a794 <UART_SetConfig+0x6f4>)
 800a76e:	fba2 2303 	umull	r2, r3, r2, r3
 800a772:	095b      	lsrs	r3, r3, #5
 800a774:	f003 020f 	and.w	r2, r3, #15
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	4442      	add	r2, r8
 800a77e:	609a      	str	r2, [r3, #8]
}
 800a780:	e7ff      	b.n	800a782 <UART_SetConfig+0x6e2>
 800a782:	bf00      	nop
 800a784:	3714      	adds	r7, #20
 800a786:	46bd      	mov	sp, r7
 800a788:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a78c:	40011000 	.word	0x40011000
 800a790:	40011400 	.word	0x40011400
 800a794:	51eb851f 	.word	0x51eb851f

0800a798 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800a798:	b084      	sub	sp, #16
 800a79a:	b480      	push	{r7}
 800a79c:	b085      	sub	sp, #20
 800a79e:	af00      	add	r7, sp, #0
 800a7a0:	6078      	str	r0, [r7, #4]
 800a7a2:	f107 001c 	add.w	r0, r7, #28
 800a7a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800a7ae:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800a7b0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800a7b2:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800a7b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800a7b6:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800a7b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800a7ba:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800a7bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800a7be:	431a      	orrs	r2, r3
             Init.ClockDiv
 800a7c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800a7c2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800a7c4:	68fa      	ldr	r2, [r7, #12]
 800a7c6:	4313      	orrs	r3, r2
 800a7c8:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	685b      	ldr	r3, [r3, #4]
 800a7ce:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800a7d2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a7d6:	68fa      	ldr	r2, [r7, #12]
 800a7d8:	431a      	orrs	r2, r3
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a7de:	2300      	movs	r3, #0
}
 800a7e0:	4618      	mov	r0, r3
 800a7e2:	3714      	adds	r7, #20
 800a7e4:	46bd      	mov	sp, r7
 800a7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ea:	b004      	add	sp, #16
 800a7ec:	4770      	bx	lr

0800a7ee <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800a7ee:	b480      	push	{r7}
 800a7f0:	b083      	sub	sp, #12
 800a7f2:	af00      	add	r7, sp, #0
 800a7f4:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	370c      	adds	r7, #12
 800a800:	46bd      	mov	sp, r7
 800a802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a806:	4770      	bx	lr

0800a808 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800a808:	b480      	push	{r7}
 800a80a:	b083      	sub	sp, #12
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]
 800a810:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800a812:	683b      	ldr	r3, [r7, #0]
 800a814:	681a      	ldr	r2, [r3, #0]
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a81c:	2300      	movs	r3, #0
}
 800a81e:	4618      	mov	r0, r3
 800a820:	370c      	adds	r7, #12
 800a822:	46bd      	mov	sp, r7
 800a824:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a828:	4770      	bx	lr

0800a82a <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800a82a:	b580      	push	{r7, lr}
 800a82c:	b082      	sub	sp, #8
 800a82e:	af00      	add	r7, sp, #0
 800a830:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	2203      	movs	r2, #3
 800a836:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800a838:	2002      	movs	r0, #2
 800a83a:	f7fa fbf3 	bl	8005024 <HAL_Delay>
  
  return HAL_OK;
 800a83e:	2300      	movs	r3, #0
}
 800a840:	4618      	mov	r0, r3
 800a842:	3708      	adds	r7, #8
 800a844:	46bd      	mov	sp, r7
 800a846:	bd80      	pop	{r7, pc}

0800a848 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800a848:	b480      	push	{r7}
 800a84a:	b083      	sub	sp, #12
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	f003 0303 	and.w	r3, r3, #3
}
 800a858:	4618      	mov	r0, r3
 800a85a:	370c      	adds	r7, #12
 800a85c:	46bd      	mov	sp, r7
 800a85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a862:	4770      	bx	lr

0800a864 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800a864:	b480      	push	{r7}
 800a866:	b085      	sub	sp, #20
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
 800a86c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a86e:	2300      	movs	r3, #0
 800a870:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800a872:	683b      	ldr	r3, [r7, #0]
 800a874:	681a      	ldr	r2, [r3, #0]
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a87a:	683b      	ldr	r3, [r7, #0]
 800a87c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800a87e:	683b      	ldr	r3, [r7, #0]
 800a880:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a882:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800a884:	683b      	ldr	r3, [r7, #0]
 800a886:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800a888:	431a      	orrs	r2, r3
                       Command->CPSM);
 800a88a:	683b      	ldr	r3, [r7, #0]
 800a88c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800a88e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a890:	68fa      	ldr	r2, [r7, #12]
 800a892:	4313      	orrs	r3, r2
 800a894:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	68db      	ldr	r3, [r3, #12]
 800a89a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800a89e:	f023 030f 	bic.w	r3, r3, #15
 800a8a2:	68fa      	ldr	r2, [r7, #12]
 800a8a4:	431a      	orrs	r2, r3
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800a8aa:	2300      	movs	r3, #0
}
 800a8ac:	4618      	mov	r0, r3
 800a8ae:	3714      	adds	r7, #20
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b6:	4770      	bx	lr

0800a8b8 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800a8b8:	b480      	push	{r7}
 800a8ba:	b083      	sub	sp, #12
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	691b      	ldr	r3, [r3, #16]
 800a8c4:	b2db      	uxtb	r3, r3
}
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	370c      	adds	r7, #12
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d0:	4770      	bx	lr

0800a8d2 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800a8d2:	b480      	push	{r7}
 800a8d4:	b085      	sub	sp, #20
 800a8d6:	af00      	add	r7, sp, #0
 800a8d8:	6078      	str	r0, [r7, #4]
 800a8da:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	3314      	adds	r3, #20
 800a8e0:	461a      	mov	r2, r3
 800a8e2:	683b      	ldr	r3, [r7, #0]
 800a8e4:	4413      	add	r3, r2
 800a8e6:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	681b      	ldr	r3, [r3, #0]
}  
 800a8ec:	4618      	mov	r0, r3
 800a8ee:	3714      	adds	r7, #20
 800a8f0:	46bd      	mov	sp, r7
 800a8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f6:	4770      	bx	lr

0800a8f8 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800a8f8:	b480      	push	{r7}
 800a8fa:	b085      	sub	sp, #20
 800a8fc:	af00      	add	r7, sp, #0
 800a8fe:	6078      	str	r0, [r7, #4]
 800a900:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a902:	2300      	movs	r3, #0
 800a904:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800a906:	683b      	ldr	r3, [r7, #0]
 800a908:	681a      	ldr	r2, [r3, #0]
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800a90e:	683b      	ldr	r3, [r7, #0]
 800a910:	685a      	ldr	r2, [r3, #4]
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a916:	683b      	ldr	r3, [r7, #0]
 800a918:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800a91a:	683b      	ldr	r3, [r7, #0]
 800a91c:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a91e:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800a920:	683b      	ldr	r3, [r7, #0]
 800a922:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800a924:	431a      	orrs	r2, r3
                       Data->DPSM);
 800a926:	683b      	ldr	r3, [r7, #0]
 800a928:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800a92a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a92c:	68fa      	ldr	r2, [r7, #12]
 800a92e:	4313      	orrs	r3, r2
 800a930:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a936:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	431a      	orrs	r2, r3
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800a942:	2300      	movs	r3, #0

}
 800a944:	4618      	mov	r0, r3
 800a946:	3714      	adds	r7, #20
 800a948:	46bd      	mov	sp, r7
 800a94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a94e:	4770      	bx	lr

0800a950 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b088      	sub	sp, #32
 800a954:	af00      	add	r7, sp, #0
 800a956:	6078      	str	r0, [r7, #4]
 800a958:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800a95a:	683b      	ldr	r3, [r7, #0]
 800a95c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800a95e:	2310      	movs	r3, #16
 800a960:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a962:	2340      	movs	r3, #64	; 0x40
 800a964:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a966:	2300      	movs	r3, #0
 800a968:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a96a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a96e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a970:	f107 0308 	add.w	r3, r7, #8
 800a974:	4619      	mov	r1, r3
 800a976:	6878      	ldr	r0, [r7, #4]
 800a978:	f7ff ff74 	bl	800a864 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800a97c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a980:	2110      	movs	r1, #16
 800a982:	6878      	ldr	r0, [r7, #4]
 800a984:	f000 f9fe 	bl	800ad84 <SDMMC_GetCmdResp1>
 800a988:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a98a:	69fb      	ldr	r3, [r7, #28]
}
 800a98c:	4618      	mov	r0, r3
 800a98e:	3720      	adds	r7, #32
 800a990:	46bd      	mov	sp, r7
 800a992:	bd80      	pop	{r7, pc}

0800a994 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800a994:	b580      	push	{r7, lr}
 800a996:	b088      	sub	sp, #32
 800a998:	af00      	add	r7, sp, #0
 800a99a:	6078      	str	r0, [r7, #4]
 800a99c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a99e:	683b      	ldr	r3, [r7, #0]
 800a9a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800a9a2:	2311      	movs	r3, #17
 800a9a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a9a6:	2340      	movs	r3, #64	; 0x40
 800a9a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a9ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a9b2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a9b4:	f107 0308 	add.w	r3, r7, #8
 800a9b8:	4619      	mov	r1, r3
 800a9ba:	6878      	ldr	r0, [r7, #4]
 800a9bc:	f7ff ff52 	bl	800a864 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800a9c0:	f241 3288 	movw	r2, #5000	; 0x1388
 800a9c4:	2111      	movs	r1, #17
 800a9c6:	6878      	ldr	r0, [r7, #4]
 800a9c8:	f000 f9dc 	bl	800ad84 <SDMMC_GetCmdResp1>
 800a9cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a9ce:	69fb      	ldr	r3, [r7, #28]
}
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	3720      	adds	r7, #32
 800a9d4:	46bd      	mov	sp, r7
 800a9d6:	bd80      	pop	{r7, pc}

0800a9d8 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	b088      	sub	sp, #32
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	6078      	str	r0, [r7, #4]
 800a9e0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a9e2:	683b      	ldr	r3, [r7, #0]
 800a9e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800a9e6:	2312      	movs	r3, #18
 800a9e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a9ea:	2340      	movs	r3, #64	; 0x40
 800a9ec:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a9f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a9f6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a9f8:	f107 0308 	add.w	r3, r7, #8
 800a9fc:	4619      	mov	r1, r3
 800a9fe:	6878      	ldr	r0, [r7, #4]
 800aa00:	f7ff ff30 	bl	800a864 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800aa04:	f241 3288 	movw	r2, #5000	; 0x1388
 800aa08:	2112      	movs	r1, #18
 800aa0a:	6878      	ldr	r0, [r7, #4]
 800aa0c:	f000 f9ba 	bl	800ad84 <SDMMC_GetCmdResp1>
 800aa10:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aa12:	69fb      	ldr	r3, [r7, #28]
}
 800aa14:	4618      	mov	r0, r3
 800aa16:	3720      	adds	r7, #32
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	bd80      	pop	{r7, pc}

0800aa1c <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800aa1c:	b580      	push	{r7, lr}
 800aa1e:	b088      	sub	sp, #32
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
 800aa24:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800aa26:	683b      	ldr	r3, [r7, #0]
 800aa28:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800aa2a:	2318      	movs	r3, #24
 800aa2c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aa2e:	2340      	movs	r3, #64	; 0x40
 800aa30:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aa32:	2300      	movs	r3, #0
 800aa34:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aa36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aa3a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aa3c:	f107 0308 	add.w	r3, r7, #8
 800aa40:	4619      	mov	r1, r3
 800aa42:	6878      	ldr	r0, [r7, #4]
 800aa44:	f7ff ff0e 	bl	800a864 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800aa48:	f241 3288 	movw	r2, #5000	; 0x1388
 800aa4c:	2118      	movs	r1, #24
 800aa4e:	6878      	ldr	r0, [r7, #4]
 800aa50:	f000 f998 	bl	800ad84 <SDMMC_GetCmdResp1>
 800aa54:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aa56:	69fb      	ldr	r3, [r7, #28]
}
 800aa58:	4618      	mov	r0, r3
 800aa5a:	3720      	adds	r7, #32
 800aa5c:	46bd      	mov	sp, r7
 800aa5e:	bd80      	pop	{r7, pc}

0800aa60 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b088      	sub	sp, #32
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]
 800aa68:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800aa6a:	683b      	ldr	r3, [r7, #0]
 800aa6c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800aa6e:	2319      	movs	r3, #25
 800aa70:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aa72:	2340      	movs	r3, #64	; 0x40
 800aa74:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aa76:	2300      	movs	r3, #0
 800aa78:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aa7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aa7e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aa80:	f107 0308 	add.w	r3, r7, #8
 800aa84:	4619      	mov	r1, r3
 800aa86:	6878      	ldr	r0, [r7, #4]
 800aa88:	f7ff feec 	bl	800a864 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800aa8c:	f241 3288 	movw	r2, #5000	; 0x1388
 800aa90:	2119      	movs	r1, #25
 800aa92:	6878      	ldr	r0, [r7, #4]
 800aa94:	f000 f976 	bl	800ad84 <SDMMC_GetCmdResp1>
 800aa98:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aa9a:	69fb      	ldr	r3, [r7, #28]
}
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	3720      	adds	r7, #32
 800aaa0:	46bd      	mov	sp, r7
 800aaa2:	bd80      	pop	{r7, pc}

0800aaa4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800aaa4:	b580      	push	{r7, lr}
 800aaa6:	b088      	sub	sp, #32
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800aaac:	2300      	movs	r3, #0
 800aaae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800aab0:	230c      	movs	r3, #12
 800aab2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aab4:	2340      	movs	r3, #64	; 0x40
 800aab6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aab8:	2300      	movs	r3, #0
 800aaba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aabc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aac0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aac2:	f107 0308 	add.w	r3, r7, #8
 800aac6:	4619      	mov	r1, r3
 800aac8:	6878      	ldr	r0, [r7, #4]
 800aaca:	f7ff fecb 	bl	800a864 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800aace:	4a05      	ldr	r2, [pc, #20]	; (800aae4 <SDMMC_CmdStopTransfer+0x40>)
 800aad0:	210c      	movs	r1, #12
 800aad2:	6878      	ldr	r0, [r7, #4]
 800aad4:	f000 f956 	bl	800ad84 <SDMMC_GetCmdResp1>
 800aad8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aada:	69fb      	ldr	r3, [r7, #28]
}
 800aadc:	4618      	mov	r0, r3
 800aade:	3720      	adds	r7, #32
 800aae0:	46bd      	mov	sp, r7
 800aae2:	bd80      	pop	{r7, pc}
 800aae4:	05f5e100 	.word	0x05f5e100

0800aae8 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800aae8:	b580      	push	{r7, lr}
 800aaea:	b08a      	sub	sp, #40	; 0x28
 800aaec:	af00      	add	r7, sp, #0
 800aaee:	60f8      	str	r0, [r7, #12]
 800aaf0:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800aaf4:	683b      	ldr	r3, [r7, #0]
 800aaf6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800aaf8:	2307      	movs	r3, #7
 800aafa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aafc:	2340      	movs	r3, #64	; 0x40
 800aafe:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ab00:	2300      	movs	r3, #0
 800ab02:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ab04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ab08:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ab0a:	f107 0310 	add.w	r3, r7, #16
 800ab0e:	4619      	mov	r1, r3
 800ab10:	68f8      	ldr	r0, [r7, #12]
 800ab12:	f7ff fea7 	bl	800a864 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800ab16:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab1a:	2107      	movs	r1, #7
 800ab1c:	68f8      	ldr	r0, [r7, #12]
 800ab1e:	f000 f931 	bl	800ad84 <SDMMC_GetCmdResp1>
 800ab22:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800ab24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ab26:	4618      	mov	r0, r3
 800ab28:	3728      	adds	r7, #40	; 0x28
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	bd80      	pop	{r7, pc}

0800ab2e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800ab2e:	b580      	push	{r7, lr}
 800ab30:	b088      	sub	sp, #32
 800ab32:	af00      	add	r7, sp, #0
 800ab34:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800ab36:	2300      	movs	r3, #0
 800ab38:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800ab3e:	2300      	movs	r3, #0
 800ab40:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ab42:	2300      	movs	r3, #0
 800ab44:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ab46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ab4a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ab4c:	f107 0308 	add.w	r3, r7, #8
 800ab50:	4619      	mov	r1, r3
 800ab52:	6878      	ldr	r0, [r7, #4]
 800ab54:	f7ff fe86 	bl	800a864 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800ab58:	6878      	ldr	r0, [r7, #4]
 800ab5a:	f000 f8eb 	bl	800ad34 <SDMMC_GetCmdError>
 800ab5e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ab60:	69fb      	ldr	r3, [r7, #28]
}
 800ab62:	4618      	mov	r0, r3
 800ab64:	3720      	adds	r7, #32
 800ab66:	46bd      	mov	sp, r7
 800ab68:	bd80      	pop	{r7, pc}

0800ab6a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800ab6a:	b580      	push	{r7, lr}
 800ab6c:	b088      	sub	sp, #32
 800ab6e:	af00      	add	r7, sp, #0
 800ab70:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800ab72:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800ab76:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800ab78:	2308      	movs	r3, #8
 800ab7a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ab7c:	2340      	movs	r3, #64	; 0x40
 800ab7e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ab80:	2300      	movs	r3, #0
 800ab82:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ab84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ab88:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ab8a:	f107 0308 	add.w	r3, r7, #8
 800ab8e:	4619      	mov	r1, r3
 800ab90:	6878      	ldr	r0, [r7, #4]
 800ab92:	f7ff fe67 	bl	800a864 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800ab96:	6878      	ldr	r0, [r7, #4]
 800ab98:	f000 fad4 	bl	800b144 <SDMMC_GetCmdResp7>
 800ab9c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ab9e:	69fb      	ldr	r3, [r7, #28]
}
 800aba0:	4618      	mov	r0, r3
 800aba2:	3720      	adds	r7, #32
 800aba4:	46bd      	mov	sp, r7
 800aba6:	bd80      	pop	{r7, pc}

0800aba8 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800aba8:	b580      	push	{r7, lr}
 800abaa:	b088      	sub	sp, #32
 800abac:	af00      	add	r7, sp, #0
 800abae:	6078      	str	r0, [r7, #4]
 800abb0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800abb2:	683b      	ldr	r3, [r7, #0]
 800abb4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800abb6:	2337      	movs	r3, #55	; 0x37
 800abb8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800abba:	2340      	movs	r3, #64	; 0x40
 800abbc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800abbe:	2300      	movs	r3, #0
 800abc0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800abc2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800abc6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800abc8:	f107 0308 	add.w	r3, r7, #8
 800abcc:	4619      	mov	r1, r3
 800abce:	6878      	ldr	r0, [r7, #4]
 800abd0:	f7ff fe48 	bl	800a864 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800abd4:	f241 3288 	movw	r2, #5000	; 0x1388
 800abd8:	2137      	movs	r1, #55	; 0x37
 800abda:	6878      	ldr	r0, [r7, #4]
 800abdc:	f000 f8d2 	bl	800ad84 <SDMMC_GetCmdResp1>
 800abe0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800abe2:	69fb      	ldr	r3, [r7, #28]
}
 800abe4:	4618      	mov	r0, r3
 800abe6:	3720      	adds	r7, #32
 800abe8:	46bd      	mov	sp, r7
 800abea:	bd80      	pop	{r7, pc}

0800abec <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800abec:	b580      	push	{r7, lr}
 800abee:	b088      	sub	sp, #32
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
 800abf4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800abf6:	683b      	ldr	r3, [r7, #0]
 800abf8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800abfc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ac00:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800ac02:	2329      	movs	r3, #41	; 0x29
 800ac04:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ac06:	2340      	movs	r3, #64	; 0x40
 800ac08:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ac0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac12:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ac14:	f107 0308 	add.w	r3, r7, #8
 800ac18:	4619      	mov	r1, r3
 800ac1a:	6878      	ldr	r0, [r7, #4]
 800ac1c:	f7ff fe22 	bl	800a864 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800ac20:	6878      	ldr	r0, [r7, #4]
 800ac22:	f000 f9e1 	bl	800afe8 <SDMMC_GetCmdResp3>
 800ac26:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac28:	69fb      	ldr	r3, [r7, #28]
}
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	3720      	adds	r7, #32
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	bd80      	pop	{r7, pc}

0800ac32 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800ac32:	b580      	push	{r7, lr}
 800ac34:	b088      	sub	sp, #32
 800ac36:	af00      	add	r7, sp, #0
 800ac38:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800ac3e:	2302      	movs	r3, #2
 800ac40:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800ac42:	23c0      	movs	r3, #192	; 0xc0
 800ac44:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ac46:	2300      	movs	r3, #0
 800ac48:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ac4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac4e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ac50:	f107 0308 	add.w	r3, r7, #8
 800ac54:	4619      	mov	r1, r3
 800ac56:	6878      	ldr	r0, [r7, #4]
 800ac58:	f7ff fe04 	bl	800a864 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800ac5c:	6878      	ldr	r0, [r7, #4]
 800ac5e:	f000 f97d 	bl	800af5c <SDMMC_GetCmdResp2>
 800ac62:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac64:	69fb      	ldr	r3, [r7, #28]
}
 800ac66:	4618      	mov	r0, r3
 800ac68:	3720      	adds	r7, #32
 800ac6a:	46bd      	mov	sp, r7
 800ac6c:	bd80      	pop	{r7, pc}

0800ac6e <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800ac6e:	b580      	push	{r7, lr}
 800ac70:	b088      	sub	sp, #32
 800ac72:	af00      	add	r7, sp, #0
 800ac74:	6078      	str	r0, [r7, #4]
 800ac76:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800ac78:	683b      	ldr	r3, [r7, #0]
 800ac7a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800ac7c:	2309      	movs	r3, #9
 800ac7e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800ac80:	23c0      	movs	r3, #192	; 0xc0
 800ac82:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ac84:	2300      	movs	r3, #0
 800ac86:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ac88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac8c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ac8e:	f107 0308 	add.w	r3, r7, #8
 800ac92:	4619      	mov	r1, r3
 800ac94:	6878      	ldr	r0, [r7, #4]
 800ac96:	f7ff fde5 	bl	800a864 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800ac9a:	6878      	ldr	r0, [r7, #4]
 800ac9c:	f000 f95e 	bl	800af5c <SDMMC_GetCmdResp2>
 800aca0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aca2:	69fb      	ldr	r3, [r7, #28]
}
 800aca4:	4618      	mov	r0, r3
 800aca6:	3720      	adds	r7, #32
 800aca8:	46bd      	mov	sp, r7
 800acaa:	bd80      	pop	{r7, pc}

0800acac <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800acac:	b580      	push	{r7, lr}
 800acae:	b088      	sub	sp, #32
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	6078      	str	r0, [r7, #4]
 800acb4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800acb6:	2300      	movs	r3, #0
 800acb8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800acba:	2303      	movs	r3, #3
 800acbc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800acbe:	2340      	movs	r3, #64	; 0x40
 800acc0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800acc2:	2300      	movs	r3, #0
 800acc4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800acc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800acca:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800accc:	f107 0308 	add.w	r3, r7, #8
 800acd0:	4619      	mov	r1, r3
 800acd2:	6878      	ldr	r0, [r7, #4]
 800acd4:	f7ff fdc6 	bl	800a864 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800acd8:	683a      	ldr	r2, [r7, #0]
 800acda:	2103      	movs	r1, #3
 800acdc:	6878      	ldr	r0, [r7, #4]
 800acde:	f000 f9bd 	bl	800b05c <SDMMC_GetCmdResp6>
 800ace2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ace4:	69fb      	ldr	r3, [r7, #28]
}
 800ace6:	4618      	mov	r0, r3
 800ace8:	3720      	adds	r7, #32
 800acea:	46bd      	mov	sp, r7
 800acec:	bd80      	pop	{r7, pc}

0800acee <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800acee:	b580      	push	{r7, lr}
 800acf0:	b088      	sub	sp, #32
 800acf2:	af00      	add	r7, sp, #0
 800acf4:	6078      	str	r0, [r7, #4]
 800acf6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800acf8:	683b      	ldr	r3, [r7, #0]
 800acfa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800acfc:	230d      	movs	r3, #13
 800acfe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ad00:	2340      	movs	r3, #64	; 0x40
 800ad02:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ad04:	2300      	movs	r3, #0
 800ad06:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ad08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad0c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ad0e:	f107 0308 	add.w	r3, r7, #8
 800ad12:	4619      	mov	r1, r3
 800ad14:	6878      	ldr	r0, [r7, #4]
 800ad16:	f7ff fda5 	bl	800a864 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800ad1a:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad1e:	210d      	movs	r1, #13
 800ad20:	6878      	ldr	r0, [r7, #4]
 800ad22:	f000 f82f 	bl	800ad84 <SDMMC_GetCmdResp1>
 800ad26:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ad28:	69fb      	ldr	r3, [r7, #28]
}
 800ad2a:	4618      	mov	r0, r3
 800ad2c:	3720      	adds	r7, #32
 800ad2e:	46bd      	mov	sp, r7
 800ad30:	bd80      	pop	{r7, pc}
	...

0800ad34 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800ad34:	b490      	push	{r4, r7}
 800ad36:	b082      	sub	sp, #8
 800ad38:	af00      	add	r7, sp, #0
 800ad3a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ad3c:	4b0f      	ldr	r3, [pc, #60]	; (800ad7c <SDMMC_GetCmdError+0x48>)
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	4a0f      	ldr	r2, [pc, #60]	; (800ad80 <SDMMC_GetCmdError+0x4c>)
 800ad42:	fba2 2303 	umull	r2, r3, r2, r3
 800ad46:	0a5b      	lsrs	r3, r3, #9
 800ad48:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad4c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800ad50:	4623      	mov	r3, r4
 800ad52:	1e5c      	subs	r4, r3, #1
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d102      	bne.n	800ad5e <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ad58:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ad5c:	e009      	b.n	800ad72 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d0f2      	beq.n	800ad50 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	22c5      	movs	r2, #197	; 0xc5
 800ad6e:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800ad70:	2300      	movs	r3, #0
}
 800ad72:	4618      	mov	r0, r3
 800ad74:	3708      	adds	r7, #8
 800ad76:	46bd      	mov	sp, r7
 800ad78:	bc90      	pop	{r4, r7}
 800ad7a:	4770      	bx	lr
 800ad7c:	20000058 	.word	0x20000058
 800ad80:	10624dd3 	.word	0x10624dd3

0800ad84 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800ad84:	b590      	push	{r4, r7, lr}
 800ad86:	b087      	sub	sp, #28
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	60f8      	str	r0, [r7, #12]
 800ad8c:	460b      	mov	r3, r1
 800ad8e:	607a      	str	r2, [r7, #4]
 800ad90:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800ad92:	4b6f      	ldr	r3, [pc, #444]	; (800af50 <SDMMC_GetCmdResp1+0x1cc>)
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	4a6f      	ldr	r2, [pc, #444]	; (800af54 <SDMMC_GetCmdResp1+0x1d0>)
 800ad98:	fba2 2303 	umull	r2, r3, r2, r3
 800ad9c:	0a5b      	lsrs	r3, r3, #9
 800ad9e:	687a      	ldr	r2, [r7, #4]
 800ada0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800ada4:	4623      	mov	r3, r4
 800ada6:	1e5c      	subs	r4, r3, #1
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d102      	bne.n	800adb2 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800adac:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800adb0:	e0c9      	b.n	800af46 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800adb6:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800adb8:	697b      	ldr	r3, [r7, #20]
 800adba:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d0f0      	beq.n	800ada4 <SDMMC_GetCmdResp1+0x20>
 800adc2:	697b      	ldr	r3, [r7, #20]
 800adc4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d1eb      	bne.n	800ada4 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800add0:	f003 0304 	and.w	r3, r3, #4
 800add4:	2b00      	cmp	r3, #0
 800add6:	d004      	beq.n	800ade2 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	2204      	movs	r2, #4
 800addc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800adde:	2304      	movs	r3, #4
 800ade0:	e0b1      	b.n	800af46 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ade6:	f003 0301 	and.w	r3, r3, #1
 800adea:	2b00      	cmp	r3, #0
 800adec:	d004      	beq.n	800adf8 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	2201      	movs	r2, #1
 800adf2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800adf4:	2301      	movs	r3, #1
 800adf6:	e0a6      	b.n	800af46 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	22c5      	movs	r2, #197	; 0xc5
 800adfc:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800adfe:	68f8      	ldr	r0, [r7, #12]
 800ae00:	f7ff fd5a 	bl	800a8b8 <SDIO_GetCommandResponse>
 800ae04:	4603      	mov	r3, r0
 800ae06:	461a      	mov	r2, r3
 800ae08:	7afb      	ldrb	r3, [r7, #11]
 800ae0a:	4293      	cmp	r3, r2
 800ae0c:	d001      	beq.n	800ae12 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ae0e:	2301      	movs	r3, #1
 800ae10:	e099      	b.n	800af46 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800ae12:	2100      	movs	r1, #0
 800ae14:	68f8      	ldr	r0, [r7, #12]
 800ae16:	f7ff fd5c 	bl	800a8d2 <SDIO_GetResponse>
 800ae1a:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800ae1c:	693a      	ldr	r2, [r7, #16]
 800ae1e:	4b4e      	ldr	r3, [pc, #312]	; (800af58 <SDMMC_GetCmdResp1+0x1d4>)
 800ae20:	4013      	ands	r3, r2
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d101      	bne.n	800ae2a <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800ae26:	2300      	movs	r3, #0
 800ae28:	e08d      	b.n	800af46 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800ae2a:	693b      	ldr	r3, [r7, #16]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	da02      	bge.n	800ae36 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800ae30:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800ae34:	e087      	b.n	800af46 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800ae36:	693b      	ldr	r3, [r7, #16]
 800ae38:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d001      	beq.n	800ae44 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800ae40:	2340      	movs	r3, #64	; 0x40
 800ae42:	e080      	b.n	800af46 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800ae44:	693b      	ldr	r3, [r7, #16]
 800ae46:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d001      	beq.n	800ae52 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800ae4e:	2380      	movs	r3, #128	; 0x80
 800ae50:	e079      	b.n	800af46 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800ae52:	693b      	ldr	r3, [r7, #16]
 800ae54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d002      	beq.n	800ae62 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800ae5c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ae60:	e071      	b.n	800af46 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800ae62:	693b      	ldr	r3, [r7, #16]
 800ae64:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d002      	beq.n	800ae72 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800ae6c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ae70:	e069      	b.n	800af46 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800ae72:	693b      	ldr	r3, [r7, #16]
 800ae74:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d002      	beq.n	800ae82 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800ae7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae80:	e061      	b.n	800af46 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800ae82:	693b      	ldr	r3, [r7, #16]
 800ae84:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d002      	beq.n	800ae92 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800ae8c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800ae90:	e059      	b.n	800af46 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800ae92:	693b      	ldr	r3, [r7, #16]
 800ae94:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d002      	beq.n	800aea2 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800ae9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800aea0:	e051      	b.n	800af46 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800aea2:	693b      	ldr	r3, [r7, #16]
 800aea4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d002      	beq.n	800aeb2 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800aeac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800aeb0:	e049      	b.n	800af46 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800aeb2:	693b      	ldr	r3, [r7, #16]
 800aeb4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d002      	beq.n	800aec2 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800aebc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800aec0:	e041      	b.n	800af46 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800aec2:	693b      	ldr	r3, [r7, #16]
 800aec4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d002      	beq.n	800aed2 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800aecc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800aed0:	e039      	b.n	800af46 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800aed2:	693b      	ldr	r3, [r7, #16]
 800aed4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d002      	beq.n	800aee2 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800aedc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800aee0:	e031      	b.n	800af46 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800aee2:	693b      	ldr	r3, [r7, #16]
 800aee4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d002      	beq.n	800aef2 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800aeec:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800aef0:	e029      	b.n	800af46 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800aef2:	693b      	ldr	r3, [r7, #16]
 800aef4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d002      	beq.n	800af02 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800aefc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800af00:	e021      	b.n	800af46 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800af02:	693b      	ldr	r3, [r7, #16]
 800af04:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d002      	beq.n	800af12 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800af0c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800af10:	e019      	b.n	800af46 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800af12:	693b      	ldr	r3, [r7, #16]
 800af14:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800af18:	2b00      	cmp	r3, #0
 800af1a:	d002      	beq.n	800af22 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800af1c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800af20:	e011      	b.n	800af46 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800af22:	693b      	ldr	r3, [r7, #16]
 800af24:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d002      	beq.n	800af32 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800af2c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800af30:	e009      	b.n	800af46 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800af32:	693b      	ldr	r3, [r7, #16]
 800af34:	f003 0308 	and.w	r3, r3, #8
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d002      	beq.n	800af42 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800af3c:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800af40:	e001      	b.n	800af46 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800af42:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800af46:	4618      	mov	r0, r3
 800af48:	371c      	adds	r7, #28
 800af4a:	46bd      	mov	sp, r7
 800af4c:	bd90      	pop	{r4, r7, pc}
 800af4e:	bf00      	nop
 800af50:	20000058 	.word	0x20000058
 800af54:	10624dd3 	.word	0x10624dd3
 800af58:	fdffe008 	.word	0xfdffe008

0800af5c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800af5c:	b490      	push	{r4, r7}
 800af5e:	b084      	sub	sp, #16
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800af64:	4b1e      	ldr	r3, [pc, #120]	; (800afe0 <SDMMC_GetCmdResp2+0x84>)
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	4a1e      	ldr	r2, [pc, #120]	; (800afe4 <SDMMC_GetCmdResp2+0x88>)
 800af6a:	fba2 2303 	umull	r2, r3, r2, r3
 800af6e:	0a5b      	lsrs	r3, r3, #9
 800af70:	f241 3288 	movw	r2, #5000	; 0x1388
 800af74:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800af78:	4623      	mov	r3, r4
 800af7a:	1e5c      	subs	r4, r3, #1
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d102      	bne.n	800af86 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800af80:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800af84:	e026      	b.n	800afd4 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af8a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800af8c:	68fb      	ldr	r3, [r7, #12]
 800af8e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800af92:	2b00      	cmp	r3, #0
 800af94:	d0f0      	beq.n	800af78 <SDMMC_GetCmdResp2+0x1c>
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d1eb      	bne.n	800af78 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800afa4:	f003 0304 	and.w	r3, r3, #4
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d004      	beq.n	800afb6 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	2204      	movs	r2, #4
 800afb0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800afb2:	2304      	movs	r3, #4
 800afb4:	e00e      	b.n	800afd4 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800afba:	f003 0301 	and.w	r3, r3, #1
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d004      	beq.n	800afcc <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	2201      	movs	r2, #1
 800afc6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800afc8:	2301      	movs	r3, #1
 800afca:	e003      	b.n	800afd4 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	22c5      	movs	r2, #197	; 0xc5
 800afd0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800afd2:	2300      	movs	r3, #0
}
 800afd4:	4618      	mov	r0, r3
 800afd6:	3710      	adds	r7, #16
 800afd8:	46bd      	mov	sp, r7
 800afda:	bc90      	pop	{r4, r7}
 800afdc:	4770      	bx	lr
 800afde:	bf00      	nop
 800afe0:	20000058 	.word	0x20000058
 800afe4:	10624dd3 	.word	0x10624dd3

0800afe8 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800afe8:	b490      	push	{r4, r7}
 800afea:	b084      	sub	sp, #16
 800afec:	af00      	add	r7, sp, #0
 800afee:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800aff0:	4b18      	ldr	r3, [pc, #96]	; (800b054 <SDMMC_GetCmdResp3+0x6c>)
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	4a18      	ldr	r2, [pc, #96]	; (800b058 <SDMMC_GetCmdResp3+0x70>)
 800aff6:	fba2 2303 	umull	r2, r3, r2, r3
 800affa:	0a5b      	lsrs	r3, r3, #9
 800affc:	f241 3288 	movw	r2, #5000	; 0x1388
 800b000:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b004:	4623      	mov	r3, r4
 800b006:	1e5c      	subs	r4, r3, #1
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d102      	bne.n	800b012 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b00c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b010:	e01b      	b.n	800b04a <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b016:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d0f0      	beq.n	800b004 <SDMMC_GetCmdResp3+0x1c>
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d1eb      	bne.n	800b004 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b030:	f003 0304 	and.w	r3, r3, #4
 800b034:	2b00      	cmp	r3, #0
 800b036:	d004      	beq.n	800b042 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	2204      	movs	r2, #4
 800b03c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b03e:	2304      	movs	r3, #4
 800b040:	e003      	b.n	800b04a <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	22c5      	movs	r2, #197	; 0xc5
 800b046:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b048:	2300      	movs	r3, #0
}
 800b04a:	4618      	mov	r0, r3
 800b04c:	3710      	adds	r7, #16
 800b04e:	46bd      	mov	sp, r7
 800b050:	bc90      	pop	{r4, r7}
 800b052:	4770      	bx	lr
 800b054:	20000058 	.word	0x20000058
 800b058:	10624dd3 	.word	0x10624dd3

0800b05c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800b05c:	b590      	push	{r4, r7, lr}
 800b05e:	b087      	sub	sp, #28
 800b060:	af00      	add	r7, sp, #0
 800b062:	60f8      	str	r0, [r7, #12]
 800b064:	460b      	mov	r3, r1
 800b066:	607a      	str	r2, [r7, #4]
 800b068:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b06a:	4b34      	ldr	r3, [pc, #208]	; (800b13c <SDMMC_GetCmdResp6+0xe0>)
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	4a34      	ldr	r2, [pc, #208]	; (800b140 <SDMMC_GetCmdResp6+0xe4>)
 800b070:	fba2 2303 	umull	r2, r3, r2, r3
 800b074:	0a5b      	lsrs	r3, r3, #9
 800b076:	f241 3288 	movw	r2, #5000	; 0x1388
 800b07a:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b07e:	4623      	mov	r3, r4
 800b080:	1e5c      	subs	r4, r3, #1
 800b082:	2b00      	cmp	r3, #0
 800b084:	d102      	bne.n	800b08c <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b086:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b08a:	e052      	b.n	800b132 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b090:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b092:	697b      	ldr	r3, [r7, #20]
 800b094:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d0f0      	beq.n	800b07e <SDMMC_GetCmdResp6+0x22>
 800b09c:	697b      	ldr	r3, [r7, #20]
 800b09e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d1eb      	bne.n	800b07e <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0aa:	f003 0304 	and.w	r3, r3, #4
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d004      	beq.n	800b0bc <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	2204      	movs	r2, #4
 800b0b6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b0b8:	2304      	movs	r3, #4
 800b0ba:	e03a      	b.n	800b132 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0c0:	f003 0301 	and.w	r3, r3, #1
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d004      	beq.n	800b0d2 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	2201      	movs	r2, #1
 800b0cc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b0ce:	2301      	movs	r3, #1
 800b0d0:	e02f      	b.n	800b132 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b0d2:	68f8      	ldr	r0, [r7, #12]
 800b0d4:	f7ff fbf0 	bl	800a8b8 <SDIO_GetCommandResponse>
 800b0d8:	4603      	mov	r3, r0
 800b0da:	461a      	mov	r2, r3
 800b0dc:	7afb      	ldrb	r3, [r7, #11]
 800b0de:	4293      	cmp	r3, r2
 800b0e0:	d001      	beq.n	800b0e6 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b0e2:	2301      	movs	r3, #1
 800b0e4:	e025      	b.n	800b132 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	22c5      	movs	r2, #197	; 0xc5
 800b0ea:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b0ec:	2100      	movs	r1, #0
 800b0ee:	68f8      	ldr	r0, [r7, #12]
 800b0f0:	f7ff fbef 	bl	800a8d2 <SDIO_GetResponse>
 800b0f4:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b0f6:	693b      	ldr	r3, [r7, #16]
 800b0f8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d106      	bne.n	800b10e <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b100:	693b      	ldr	r3, [r7, #16]
 800b102:	0c1b      	lsrs	r3, r3, #16
 800b104:	b29a      	uxth	r2, r3
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800b10a:	2300      	movs	r3, #0
 800b10c:	e011      	b.n	800b132 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b10e:	693b      	ldr	r3, [r7, #16]
 800b110:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b114:	2b00      	cmp	r3, #0
 800b116:	d002      	beq.n	800b11e <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b118:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b11c:	e009      	b.n	800b132 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800b11e:	693b      	ldr	r3, [r7, #16]
 800b120:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b124:	2b00      	cmp	r3, #0
 800b126:	d002      	beq.n	800b12e <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b128:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b12c:	e001      	b.n	800b132 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b12e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b132:	4618      	mov	r0, r3
 800b134:	371c      	adds	r7, #28
 800b136:	46bd      	mov	sp, r7
 800b138:	bd90      	pop	{r4, r7, pc}
 800b13a:	bf00      	nop
 800b13c:	20000058 	.word	0x20000058
 800b140:	10624dd3 	.word	0x10624dd3

0800b144 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800b144:	b490      	push	{r4, r7}
 800b146:	b084      	sub	sp, #16
 800b148:	af00      	add	r7, sp, #0
 800b14a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b14c:	4b21      	ldr	r3, [pc, #132]	; (800b1d4 <SDMMC_GetCmdResp7+0x90>)
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	4a21      	ldr	r2, [pc, #132]	; (800b1d8 <SDMMC_GetCmdResp7+0x94>)
 800b152:	fba2 2303 	umull	r2, r3, r2, r3
 800b156:	0a5b      	lsrs	r3, r3, #9
 800b158:	f241 3288 	movw	r2, #5000	; 0x1388
 800b15c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b160:	4623      	mov	r3, r4
 800b162:	1e5c      	subs	r4, r3, #1
 800b164:	2b00      	cmp	r3, #0
 800b166:	d102      	bne.n	800b16e <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b168:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b16c:	e02c      	b.n	800b1c8 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b172:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d0f0      	beq.n	800b160 <SDMMC_GetCmdResp7+0x1c>
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b184:	2b00      	cmp	r3, #0
 800b186:	d1eb      	bne.n	800b160 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b18c:	f003 0304 	and.w	r3, r3, #4
 800b190:	2b00      	cmp	r3, #0
 800b192:	d004      	beq.n	800b19e <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	2204      	movs	r2, #4
 800b198:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b19a:	2304      	movs	r3, #4
 800b19c:	e014      	b.n	800b1c8 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b1a2:	f003 0301 	and.w	r3, r3, #1
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d004      	beq.n	800b1b4 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	2201      	movs	r2, #1
 800b1ae:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b1b0:	2301      	movs	r3, #1
 800b1b2:	e009      	b.n	800b1c8 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b1b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b1bc:	2b00      	cmp	r3, #0
 800b1be:	d002      	beq.n	800b1c6 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	2240      	movs	r2, #64	; 0x40
 800b1c4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b1c6:	2300      	movs	r3, #0
  
}
 800b1c8:	4618      	mov	r0, r3
 800b1ca:	3710      	adds	r7, #16
 800b1cc:	46bd      	mov	sp, r7
 800b1ce:	bc90      	pop	{r4, r7}
 800b1d0:	4770      	bx	lr
 800b1d2:	bf00      	nop
 800b1d4:	20000058 	.word	0x20000058
 800b1d8:	10624dd3 	.word	0x10624dd3

0800b1dc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800b1e0:	4904      	ldr	r1, [pc, #16]	; (800b1f4 <MX_FATFS_Init+0x18>)
 800b1e2:	4805      	ldr	r0, [pc, #20]	; (800b1f8 <MX_FATFS_Init+0x1c>)
 800b1e4:	f003 f816 	bl	800e214 <FATFS_LinkDriver>
 800b1e8:	4603      	mov	r3, r0
 800b1ea:	461a      	mov	r2, r3
 800b1ec:	4b03      	ldr	r3, [pc, #12]	; (800b1fc <MX_FATFS_Init+0x20>)
 800b1ee:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800b1f0:	bf00      	nop
 800b1f2:	bd80      	pop	{r7, pc}
 800b1f4:	200070c8 	.word	0x200070c8
 800b1f8:	08012638 	.word	0x08012638
 800b1fc:	200070c4 	.word	0x200070c4

0800b200 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800b200:	b480      	push	{r7}
 800b202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800b204:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800b206:	4618      	mov	r0, r3
 800b208:	46bd      	mov	sp, r7
 800b20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20e:	4770      	bx	lr

0800b210 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800b210:	b580      	push	{r7, lr}
 800b212:	b082      	sub	sp, #8
 800b214:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800b216:	2300      	movs	r3, #0
 800b218:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800b21a:	f000 f89e 	bl	800b35a <BSP_SD_IsDetected>
 800b21e:	4603      	mov	r3, r0
 800b220:	2b01      	cmp	r3, #1
 800b222:	d001      	beq.n	800b228 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800b224:	2301      	movs	r3, #1
 800b226:	e005      	b.n	800b234 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800b228:	4804      	ldr	r0, [pc, #16]	; (800b23c <BSP_SD_Init+0x2c>)
 800b22a:	f7fc fd05 	bl	8007c38 <HAL_SD_Init>
 800b22e:	4603      	mov	r3, r0
 800b230:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 800b232:	79fb      	ldrb	r3, [r7, #7]
}
 800b234:	4618      	mov	r0, r3
 800b236:	3708      	adds	r7, #8
 800b238:	46bd      	mov	sp, r7
 800b23a:	bd80      	pop	{r7, pc}
 800b23c:	20006ef0 	.word	0x20006ef0

0800b240 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800b240:	b580      	push	{r7, lr}
 800b242:	b088      	sub	sp, #32
 800b244:	af02      	add	r7, sp, #8
 800b246:	60f8      	str	r0, [r7, #12]
 800b248:	60b9      	str	r1, [r7, #8]
 800b24a:	607a      	str	r2, [r7, #4]
 800b24c:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800b24e:	2300      	movs	r3, #0
 800b250:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800b252:	683b      	ldr	r3, [r7, #0]
 800b254:	9300      	str	r3, [sp, #0]
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	68ba      	ldr	r2, [r7, #8]
 800b25a:	68f9      	ldr	r1, [r7, #12]
 800b25c:	4806      	ldr	r0, [pc, #24]	; (800b278 <BSP_SD_ReadBlocks+0x38>)
 800b25e:	f7fc fd7b 	bl	8007d58 <HAL_SD_ReadBlocks>
 800b262:	4603      	mov	r3, r0
 800b264:	2b00      	cmp	r3, #0
 800b266:	d001      	beq.n	800b26c <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800b268:	2301      	movs	r3, #1
 800b26a:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b26c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b26e:	4618      	mov	r0, r3
 800b270:	3718      	adds	r7, #24
 800b272:	46bd      	mov	sp, r7
 800b274:	bd80      	pop	{r7, pc}
 800b276:	bf00      	nop
 800b278:	20006ef0 	.word	0x20006ef0

0800b27c <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	b088      	sub	sp, #32
 800b280:	af02      	add	r7, sp, #8
 800b282:	60f8      	str	r0, [r7, #12]
 800b284:	60b9      	str	r1, [r7, #8]
 800b286:	607a      	str	r2, [r7, #4]
 800b288:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800b28a:	2300      	movs	r3, #0
 800b28c:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800b28e:	683b      	ldr	r3, [r7, #0]
 800b290:	9300      	str	r3, [sp, #0]
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	68ba      	ldr	r2, [r7, #8]
 800b296:	68f9      	ldr	r1, [r7, #12]
 800b298:	4806      	ldr	r0, [pc, #24]	; (800b2b4 <BSP_SD_WriteBlocks+0x38>)
 800b29a:	f7fc ff55 	bl	8008148 <HAL_SD_WriteBlocks>
 800b29e:	4603      	mov	r3, r0
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d001      	beq.n	800b2a8 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800b2a4:	2301      	movs	r3, #1
 800b2a6:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800b2a8:	7dfb      	ldrb	r3, [r7, #23]
}
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	3718      	adds	r7, #24
 800b2ae:	46bd      	mov	sp, r7
 800b2b0:	bd80      	pop	{r7, pc}
 800b2b2:	bf00      	nop
 800b2b4:	20006ef0 	.word	0x20006ef0

0800b2b8 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800b2b8:	b580      	push	{r7, lr}
 800b2ba:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800b2bc:	4805      	ldr	r0, [pc, #20]	; (800b2d4 <BSP_SD_GetCardState+0x1c>)
 800b2be:	f7fd fc33 	bl	8008b28 <HAL_SD_GetCardState>
 800b2c2:	4603      	mov	r3, r0
 800b2c4:	2b04      	cmp	r3, #4
 800b2c6:	bf14      	ite	ne
 800b2c8:	2301      	movne	r3, #1
 800b2ca:	2300      	moveq	r3, #0
 800b2cc:	b2db      	uxtb	r3, r3
}
 800b2ce:	4618      	mov	r0, r3
 800b2d0:	bd80      	pop	{r7, pc}
 800b2d2:	bf00      	nop
 800b2d4:	20006ef0 	.word	0x20006ef0

0800b2d8 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800b2d8:	b580      	push	{r7, lr}
 800b2da:	b082      	sub	sp, #8
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800b2e0:	6879      	ldr	r1, [r7, #4]
 800b2e2:	4803      	ldr	r0, [pc, #12]	; (800b2f0 <BSP_SD_GetCardInfo+0x18>)
 800b2e4:	f7fd fbf4 	bl	8008ad0 <HAL_SD_GetCardInfo>
}
 800b2e8:	bf00      	nop
 800b2ea:	3708      	adds	r7, #8
 800b2ec:	46bd      	mov	sp, r7
 800b2ee:	bd80      	pop	{r7, pc}
 800b2f0:	20006ef0 	.word	0x20006ef0

0800b2f4 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	b082      	sub	sp, #8
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800b2fc:	f000 f818 	bl	800b330 <BSP_SD_AbortCallback>
}
 800b300:	bf00      	nop
 800b302:	3708      	adds	r7, #8
 800b304:	46bd      	mov	sp, r7
 800b306:	bd80      	pop	{r7, pc}

0800b308 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b308:	b580      	push	{r7, lr}
 800b30a:	b082      	sub	sp, #8
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800b310:	f000 f815 	bl	800b33e <BSP_SD_WriteCpltCallback>
}
 800b314:	bf00      	nop
 800b316:	3708      	adds	r7, #8
 800b318:	46bd      	mov	sp, r7
 800b31a:	bd80      	pop	{r7, pc}

0800b31c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800b31c:	b580      	push	{r7, lr}
 800b31e:	b082      	sub	sp, #8
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800b324:	f000 f812 	bl	800b34c <BSP_SD_ReadCpltCallback>
}
 800b328:	bf00      	nop
 800b32a:	3708      	adds	r7, #8
 800b32c:	46bd      	mov	sp, r7
 800b32e:	bd80      	pop	{r7, pc}

0800b330 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800b330:	b480      	push	{r7}
 800b332:	af00      	add	r7, sp, #0

}
 800b334:	bf00      	nop
 800b336:	46bd      	mov	sp, r7
 800b338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33c:	4770      	bx	lr

0800b33e <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 800b33e:	b480      	push	{r7}
 800b340:	af00      	add	r7, sp, #0

}
 800b342:	bf00      	nop
 800b344:	46bd      	mov	sp, r7
 800b346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34a:	4770      	bx	lr

0800b34c <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 800b34c:	b480      	push	{r7}
 800b34e:	af00      	add	r7, sp, #0

}
 800b350:	bf00      	nop
 800b352:	46bd      	mov	sp, r7
 800b354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b358:	4770      	bx	lr

0800b35a <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800b35a:	b480      	push	{r7}
 800b35c:	b083      	sub	sp, #12
 800b35e:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800b360:	2301      	movs	r3, #1
 800b362:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800b364:	79fb      	ldrb	r3, [r7, #7]
 800b366:	b2db      	uxtb	r3, r3
}
 800b368:	4618      	mov	r0, r3
 800b36a:	370c      	adds	r7, #12
 800b36c:	46bd      	mov	sp, r7
 800b36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b372:	4770      	bx	lr

0800b374 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800b374:	b580      	push	{r7, lr}
 800b376:	b082      	sub	sp, #8
 800b378:	af00      	add	r7, sp, #0
 800b37a:	4603      	mov	r3, r0
 800b37c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800b37e:	4b0b      	ldr	r3, [pc, #44]	; (800b3ac <SD_CheckStatus+0x38>)
 800b380:	2201      	movs	r2, #1
 800b382:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800b384:	f7ff ff98 	bl	800b2b8 <BSP_SD_GetCardState>
 800b388:	4603      	mov	r3, r0
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d107      	bne.n	800b39e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800b38e:	4b07      	ldr	r3, [pc, #28]	; (800b3ac <SD_CheckStatus+0x38>)
 800b390:	781b      	ldrb	r3, [r3, #0]
 800b392:	b2db      	uxtb	r3, r3
 800b394:	f023 0301 	bic.w	r3, r3, #1
 800b398:	b2da      	uxtb	r2, r3
 800b39a:	4b04      	ldr	r3, [pc, #16]	; (800b3ac <SD_CheckStatus+0x38>)
 800b39c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800b39e:	4b03      	ldr	r3, [pc, #12]	; (800b3ac <SD_CheckStatus+0x38>)
 800b3a0:	781b      	ldrb	r3, [r3, #0]
 800b3a2:	b2db      	uxtb	r3, r3
}
 800b3a4:	4618      	mov	r0, r3
 800b3a6:	3708      	adds	r7, #8
 800b3a8:	46bd      	mov	sp, r7
 800b3aa:	bd80      	pop	{r7, pc}
 800b3ac:	20000061 	.word	0x20000061

0800b3b0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800b3b0:	b580      	push	{r7, lr}
 800b3b2:	b082      	sub	sp, #8
 800b3b4:	af00      	add	r7, sp, #0
 800b3b6:	4603      	mov	r3, r0
 800b3b8:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800b3ba:	4b0b      	ldr	r3, [pc, #44]	; (800b3e8 <SD_initialize+0x38>)
 800b3bc:	2201      	movs	r2, #1
 800b3be:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800b3c0:	f7ff ff26 	bl	800b210 <BSP_SD_Init>
 800b3c4:	4603      	mov	r3, r0
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d107      	bne.n	800b3da <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800b3ca:	79fb      	ldrb	r3, [r7, #7]
 800b3cc:	4618      	mov	r0, r3
 800b3ce:	f7ff ffd1 	bl	800b374 <SD_CheckStatus>
 800b3d2:	4603      	mov	r3, r0
 800b3d4:	461a      	mov	r2, r3
 800b3d6:	4b04      	ldr	r3, [pc, #16]	; (800b3e8 <SD_initialize+0x38>)
 800b3d8:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800b3da:	4b03      	ldr	r3, [pc, #12]	; (800b3e8 <SD_initialize+0x38>)
 800b3dc:	781b      	ldrb	r3, [r3, #0]
 800b3de:	b2db      	uxtb	r3, r3
}
 800b3e0:	4618      	mov	r0, r3
 800b3e2:	3708      	adds	r7, #8
 800b3e4:	46bd      	mov	sp, r7
 800b3e6:	bd80      	pop	{r7, pc}
 800b3e8:	20000061 	.word	0x20000061

0800b3ec <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800b3ec:	b580      	push	{r7, lr}
 800b3ee:	b082      	sub	sp, #8
 800b3f0:	af00      	add	r7, sp, #0
 800b3f2:	4603      	mov	r3, r0
 800b3f4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800b3f6:	79fb      	ldrb	r3, [r7, #7]
 800b3f8:	4618      	mov	r0, r3
 800b3fa:	f7ff ffbb 	bl	800b374 <SD_CheckStatus>
 800b3fe:	4603      	mov	r3, r0
}
 800b400:	4618      	mov	r0, r3
 800b402:	3708      	adds	r7, #8
 800b404:	46bd      	mov	sp, r7
 800b406:	bd80      	pop	{r7, pc}

0800b408 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800b408:	b580      	push	{r7, lr}
 800b40a:	b086      	sub	sp, #24
 800b40c:	af00      	add	r7, sp, #0
 800b40e:	60b9      	str	r1, [r7, #8]
 800b410:	607a      	str	r2, [r7, #4]
 800b412:	603b      	str	r3, [r7, #0]
 800b414:	4603      	mov	r3, r0
 800b416:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b418:	2301      	movs	r3, #1
 800b41a:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800b41c:	f04f 33ff 	mov.w	r3, #4294967295
 800b420:	683a      	ldr	r2, [r7, #0]
 800b422:	6879      	ldr	r1, [r7, #4]
 800b424:	68b8      	ldr	r0, [r7, #8]
 800b426:	f7ff ff0b 	bl	800b240 <BSP_SD_ReadBlocks>
 800b42a:	4603      	mov	r3, r0
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d107      	bne.n	800b440 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800b430:	bf00      	nop
 800b432:	f7ff ff41 	bl	800b2b8 <BSP_SD_GetCardState>
 800b436:	4603      	mov	r3, r0
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d1fa      	bne.n	800b432 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800b43c:	2300      	movs	r3, #0
 800b43e:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800b440:	7dfb      	ldrb	r3, [r7, #23]
}
 800b442:	4618      	mov	r0, r3
 800b444:	3718      	adds	r7, #24
 800b446:	46bd      	mov	sp, r7
 800b448:	bd80      	pop	{r7, pc}

0800b44a <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800b44a:	b580      	push	{r7, lr}
 800b44c:	b086      	sub	sp, #24
 800b44e:	af00      	add	r7, sp, #0
 800b450:	60b9      	str	r1, [r7, #8]
 800b452:	607a      	str	r2, [r7, #4]
 800b454:	603b      	str	r3, [r7, #0]
 800b456:	4603      	mov	r3, r0
 800b458:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b45a:	2301      	movs	r3, #1
 800b45c:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800b45e:	f04f 33ff 	mov.w	r3, #4294967295
 800b462:	683a      	ldr	r2, [r7, #0]
 800b464:	6879      	ldr	r1, [r7, #4]
 800b466:	68b8      	ldr	r0, [r7, #8]
 800b468:	f7ff ff08 	bl	800b27c <BSP_SD_WriteBlocks>
 800b46c:	4603      	mov	r3, r0
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d107      	bne.n	800b482 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800b472:	bf00      	nop
 800b474:	f7ff ff20 	bl	800b2b8 <BSP_SD_GetCardState>
 800b478:	4603      	mov	r3, r0
 800b47a:	2b00      	cmp	r3, #0
 800b47c:	d1fa      	bne.n	800b474 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800b47e:	2300      	movs	r3, #0
 800b480:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800b482:	7dfb      	ldrb	r3, [r7, #23]
}
 800b484:	4618      	mov	r0, r3
 800b486:	3718      	adds	r7, #24
 800b488:	46bd      	mov	sp, r7
 800b48a:	bd80      	pop	{r7, pc}

0800b48c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800b48c:	b580      	push	{r7, lr}
 800b48e:	b08c      	sub	sp, #48	; 0x30
 800b490:	af00      	add	r7, sp, #0
 800b492:	4603      	mov	r3, r0
 800b494:	603a      	str	r2, [r7, #0]
 800b496:	71fb      	strb	r3, [r7, #7]
 800b498:	460b      	mov	r3, r1
 800b49a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800b49c:	2301      	movs	r3, #1
 800b49e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800b4a2:	4b25      	ldr	r3, [pc, #148]	; (800b538 <SD_ioctl+0xac>)
 800b4a4:	781b      	ldrb	r3, [r3, #0]
 800b4a6:	b2db      	uxtb	r3, r3
 800b4a8:	f003 0301 	and.w	r3, r3, #1
 800b4ac:	2b00      	cmp	r3, #0
 800b4ae:	d001      	beq.n	800b4b4 <SD_ioctl+0x28>
 800b4b0:	2303      	movs	r3, #3
 800b4b2:	e03c      	b.n	800b52e <SD_ioctl+0xa2>

  switch (cmd)
 800b4b4:	79bb      	ldrb	r3, [r7, #6]
 800b4b6:	2b03      	cmp	r3, #3
 800b4b8:	d834      	bhi.n	800b524 <SD_ioctl+0x98>
 800b4ba:	a201      	add	r2, pc, #4	; (adr r2, 800b4c0 <SD_ioctl+0x34>)
 800b4bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4c0:	0800b4d1 	.word	0x0800b4d1
 800b4c4:	0800b4d9 	.word	0x0800b4d9
 800b4c8:	0800b4f1 	.word	0x0800b4f1
 800b4cc:	0800b50b 	.word	0x0800b50b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800b4d0:	2300      	movs	r3, #0
 800b4d2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b4d6:	e028      	b.n	800b52a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800b4d8:	f107 030c 	add.w	r3, r7, #12
 800b4dc:	4618      	mov	r0, r3
 800b4de:	f7ff fefb 	bl	800b2d8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800b4e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b4e4:	683b      	ldr	r3, [r7, #0]
 800b4e6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b4e8:	2300      	movs	r3, #0
 800b4ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b4ee:	e01c      	b.n	800b52a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b4f0:	f107 030c 	add.w	r3, r7, #12
 800b4f4:	4618      	mov	r0, r3
 800b4f6:	f7ff feef 	bl	800b2d8 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800b4fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4fc:	b29a      	uxth	r2, r3
 800b4fe:	683b      	ldr	r3, [r7, #0]
 800b500:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800b502:	2300      	movs	r3, #0
 800b504:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b508:	e00f      	b.n	800b52a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b50a:	f107 030c 	add.w	r3, r7, #12
 800b50e:	4618      	mov	r0, r3
 800b510:	f7ff fee2 	bl	800b2d8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800b514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b516:	0a5a      	lsrs	r2, r3, #9
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800b51c:	2300      	movs	r3, #0
 800b51e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800b522:	e002      	b.n	800b52a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800b524:	2304      	movs	r3, #4
 800b526:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800b52a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800b52e:	4618      	mov	r0, r3
 800b530:	3730      	adds	r7, #48	; 0x30
 800b532:	46bd      	mov	sp, r7
 800b534:	bd80      	pop	{r7, pc}
 800b536:	bf00      	nop
 800b538:	20000061 	.word	0x20000061

0800b53c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800b53c:	b580      	push	{r7, lr}
 800b53e:	b084      	sub	sp, #16
 800b540:	af00      	add	r7, sp, #0
 800b542:	4603      	mov	r3, r0
 800b544:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800b546:	79fb      	ldrb	r3, [r7, #7]
 800b548:	4a08      	ldr	r2, [pc, #32]	; (800b56c <disk_status+0x30>)
 800b54a:	009b      	lsls	r3, r3, #2
 800b54c:	4413      	add	r3, r2
 800b54e:	685b      	ldr	r3, [r3, #4]
 800b550:	685b      	ldr	r3, [r3, #4]
 800b552:	79fa      	ldrb	r2, [r7, #7]
 800b554:	4905      	ldr	r1, [pc, #20]	; (800b56c <disk_status+0x30>)
 800b556:	440a      	add	r2, r1
 800b558:	7a12      	ldrb	r2, [r2, #8]
 800b55a:	4610      	mov	r0, r2
 800b55c:	4798      	blx	r3
 800b55e:	4603      	mov	r3, r0
 800b560:	73fb      	strb	r3, [r7, #15]
  return stat;
 800b562:	7bfb      	ldrb	r3, [r7, #15]
}
 800b564:	4618      	mov	r0, r3
 800b566:	3710      	adds	r7, #16
 800b568:	46bd      	mov	sp, r7
 800b56a:	bd80      	pop	{r7, pc}
 800b56c:	200004e0 	.word	0x200004e0

0800b570 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800b570:	b580      	push	{r7, lr}
 800b572:	b084      	sub	sp, #16
 800b574:	af00      	add	r7, sp, #0
 800b576:	4603      	mov	r3, r0
 800b578:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800b57a:	2300      	movs	r3, #0
 800b57c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800b57e:	79fb      	ldrb	r3, [r7, #7]
 800b580:	4a0d      	ldr	r2, [pc, #52]	; (800b5b8 <disk_initialize+0x48>)
 800b582:	5cd3      	ldrb	r3, [r2, r3]
 800b584:	2b00      	cmp	r3, #0
 800b586:	d111      	bne.n	800b5ac <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800b588:	79fb      	ldrb	r3, [r7, #7]
 800b58a:	4a0b      	ldr	r2, [pc, #44]	; (800b5b8 <disk_initialize+0x48>)
 800b58c:	2101      	movs	r1, #1
 800b58e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800b590:	79fb      	ldrb	r3, [r7, #7]
 800b592:	4a09      	ldr	r2, [pc, #36]	; (800b5b8 <disk_initialize+0x48>)
 800b594:	009b      	lsls	r3, r3, #2
 800b596:	4413      	add	r3, r2
 800b598:	685b      	ldr	r3, [r3, #4]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	79fa      	ldrb	r2, [r7, #7]
 800b59e:	4906      	ldr	r1, [pc, #24]	; (800b5b8 <disk_initialize+0x48>)
 800b5a0:	440a      	add	r2, r1
 800b5a2:	7a12      	ldrb	r2, [r2, #8]
 800b5a4:	4610      	mov	r0, r2
 800b5a6:	4798      	blx	r3
 800b5a8:	4603      	mov	r3, r0
 800b5aa:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800b5ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5ae:	4618      	mov	r0, r3
 800b5b0:	3710      	adds	r7, #16
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	bd80      	pop	{r7, pc}
 800b5b6:	bf00      	nop
 800b5b8:	200004e0 	.word	0x200004e0

0800b5bc <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800b5bc:	b590      	push	{r4, r7, lr}
 800b5be:	b087      	sub	sp, #28
 800b5c0:	af00      	add	r7, sp, #0
 800b5c2:	60b9      	str	r1, [r7, #8]
 800b5c4:	607a      	str	r2, [r7, #4]
 800b5c6:	603b      	str	r3, [r7, #0]
 800b5c8:	4603      	mov	r3, r0
 800b5ca:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800b5cc:	7bfb      	ldrb	r3, [r7, #15]
 800b5ce:	4a0a      	ldr	r2, [pc, #40]	; (800b5f8 <disk_read+0x3c>)
 800b5d0:	009b      	lsls	r3, r3, #2
 800b5d2:	4413      	add	r3, r2
 800b5d4:	685b      	ldr	r3, [r3, #4]
 800b5d6:	689c      	ldr	r4, [r3, #8]
 800b5d8:	7bfb      	ldrb	r3, [r7, #15]
 800b5da:	4a07      	ldr	r2, [pc, #28]	; (800b5f8 <disk_read+0x3c>)
 800b5dc:	4413      	add	r3, r2
 800b5de:	7a18      	ldrb	r0, [r3, #8]
 800b5e0:	683b      	ldr	r3, [r7, #0]
 800b5e2:	687a      	ldr	r2, [r7, #4]
 800b5e4:	68b9      	ldr	r1, [r7, #8]
 800b5e6:	47a0      	blx	r4
 800b5e8:	4603      	mov	r3, r0
 800b5ea:	75fb      	strb	r3, [r7, #23]
  return res;
 800b5ec:	7dfb      	ldrb	r3, [r7, #23]
}
 800b5ee:	4618      	mov	r0, r3
 800b5f0:	371c      	adds	r7, #28
 800b5f2:	46bd      	mov	sp, r7
 800b5f4:	bd90      	pop	{r4, r7, pc}
 800b5f6:	bf00      	nop
 800b5f8:	200004e0 	.word	0x200004e0

0800b5fc <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800b5fc:	b590      	push	{r4, r7, lr}
 800b5fe:	b087      	sub	sp, #28
 800b600:	af00      	add	r7, sp, #0
 800b602:	60b9      	str	r1, [r7, #8]
 800b604:	607a      	str	r2, [r7, #4]
 800b606:	603b      	str	r3, [r7, #0]
 800b608:	4603      	mov	r3, r0
 800b60a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800b60c:	7bfb      	ldrb	r3, [r7, #15]
 800b60e:	4a0a      	ldr	r2, [pc, #40]	; (800b638 <disk_write+0x3c>)
 800b610:	009b      	lsls	r3, r3, #2
 800b612:	4413      	add	r3, r2
 800b614:	685b      	ldr	r3, [r3, #4]
 800b616:	68dc      	ldr	r4, [r3, #12]
 800b618:	7bfb      	ldrb	r3, [r7, #15]
 800b61a:	4a07      	ldr	r2, [pc, #28]	; (800b638 <disk_write+0x3c>)
 800b61c:	4413      	add	r3, r2
 800b61e:	7a18      	ldrb	r0, [r3, #8]
 800b620:	683b      	ldr	r3, [r7, #0]
 800b622:	687a      	ldr	r2, [r7, #4]
 800b624:	68b9      	ldr	r1, [r7, #8]
 800b626:	47a0      	blx	r4
 800b628:	4603      	mov	r3, r0
 800b62a:	75fb      	strb	r3, [r7, #23]
  return res;
 800b62c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b62e:	4618      	mov	r0, r3
 800b630:	371c      	adds	r7, #28
 800b632:	46bd      	mov	sp, r7
 800b634:	bd90      	pop	{r4, r7, pc}
 800b636:	bf00      	nop
 800b638:	200004e0 	.word	0x200004e0

0800b63c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800b63c:	b580      	push	{r7, lr}
 800b63e:	b084      	sub	sp, #16
 800b640:	af00      	add	r7, sp, #0
 800b642:	4603      	mov	r3, r0
 800b644:	603a      	str	r2, [r7, #0]
 800b646:	71fb      	strb	r3, [r7, #7]
 800b648:	460b      	mov	r3, r1
 800b64a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800b64c:	79fb      	ldrb	r3, [r7, #7]
 800b64e:	4a09      	ldr	r2, [pc, #36]	; (800b674 <disk_ioctl+0x38>)
 800b650:	009b      	lsls	r3, r3, #2
 800b652:	4413      	add	r3, r2
 800b654:	685b      	ldr	r3, [r3, #4]
 800b656:	691b      	ldr	r3, [r3, #16]
 800b658:	79fa      	ldrb	r2, [r7, #7]
 800b65a:	4906      	ldr	r1, [pc, #24]	; (800b674 <disk_ioctl+0x38>)
 800b65c:	440a      	add	r2, r1
 800b65e:	7a10      	ldrb	r0, [r2, #8]
 800b660:	79b9      	ldrb	r1, [r7, #6]
 800b662:	683a      	ldr	r2, [r7, #0]
 800b664:	4798      	blx	r3
 800b666:	4603      	mov	r3, r0
 800b668:	73fb      	strb	r3, [r7, #15]
  return res;
 800b66a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b66c:	4618      	mov	r0, r3
 800b66e:	3710      	adds	r7, #16
 800b670:	46bd      	mov	sp, r7
 800b672:	bd80      	pop	{r7, pc}
 800b674:	200004e0 	.word	0x200004e0

0800b678 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800b678:	b480      	push	{r7}
 800b67a:	b085      	sub	sp, #20
 800b67c:	af00      	add	r7, sp, #0
 800b67e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	3301      	adds	r3, #1
 800b684:	781b      	ldrb	r3, [r3, #0]
 800b686:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800b688:	89fb      	ldrh	r3, [r7, #14]
 800b68a:	021b      	lsls	r3, r3, #8
 800b68c:	b21a      	sxth	r2, r3
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	781b      	ldrb	r3, [r3, #0]
 800b692:	b21b      	sxth	r3, r3
 800b694:	4313      	orrs	r3, r2
 800b696:	b21b      	sxth	r3, r3
 800b698:	81fb      	strh	r3, [r7, #14]
	return rv;
 800b69a:	89fb      	ldrh	r3, [r7, #14]
}
 800b69c:	4618      	mov	r0, r3
 800b69e:	3714      	adds	r7, #20
 800b6a0:	46bd      	mov	sp, r7
 800b6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a6:	4770      	bx	lr

0800b6a8 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800b6a8:	b480      	push	{r7}
 800b6aa:	b085      	sub	sp, #20
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800b6b0:	687b      	ldr	r3, [r7, #4]
 800b6b2:	3303      	adds	r3, #3
 800b6b4:	781b      	ldrb	r3, [r3, #0]
 800b6b6:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	021b      	lsls	r3, r3, #8
 800b6bc:	687a      	ldr	r2, [r7, #4]
 800b6be:	3202      	adds	r2, #2
 800b6c0:	7812      	ldrb	r2, [r2, #0]
 800b6c2:	4313      	orrs	r3, r2
 800b6c4:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	021b      	lsls	r3, r3, #8
 800b6ca:	687a      	ldr	r2, [r7, #4]
 800b6cc:	3201      	adds	r2, #1
 800b6ce:	7812      	ldrb	r2, [r2, #0]
 800b6d0:	4313      	orrs	r3, r2
 800b6d2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	021b      	lsls	r3, r3, #8
 800b6d8:	687a      	ldr	r2, [r7, #4]
 800b6da:	7812      	ldrb	r2, [r2, #0]
 800b6dc:	4313      	orrs	r3, r2
 800b6de:	60fb      	str	r3, [r7, #12]
	return rv;
 800b6e0:	68fb      	ldr	r3, [r7, #12]
}
 800b6e2:	4618      	mov	r0, r3
 800b6e4:	3714      	adds	r7, #20
 800b6e6:	46bd      	mov	sp, r7
 800b6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ec:	4770      	bx	lr

0800b6ee <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800b6ee:	b480      	push	{r7}
 800b6f0:	b083      	sub	sp, #12
 800b6f2:	af00      	add	r7, sp, #0
 800b6f4:	6078      	str	r0, [r7, #4]
 800b6f6:	460b      	mov	r3, r1
 800b6f8:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	1c5a      	adds	r2, r3, #1
 800b6fe:	607a      	str	r2, [r7, #4]
 800b700:	887a      	ldrh	r2, [r7, #2]
 800b702:	b2d2      	uxtb	r2, r2
 800b704:	701a      	strb	r2, [r3, #0]
 800b706:	887b      	ldrh	r3, [r7, #2]
 800b708:	0a1b      	lsrs	r3, r3, #8
 800b70a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	1c5a      	adds	r2, r3, #1
 800b710:	607a      	str	r2, [r7, #4]
 800b712:	887a      	ldrh	r2, [r7, #2]
 800b714:	b2d2      	uxtb	r2, r2
 800b716:	701a      	strb	r2, [r3, #0]
}
 800b718:	bf00      	nop
 800b71a:	370c      	adds	r7, #12
 800b71c:	46bd      	mov	sp, r7
 800b71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b722:	4770      	bx	lr

0800b724 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800b724:	b480      	push	{r7}
 800b726:	b083      	sub	sp, #12
 800b728:	af00      	add	r7, sp, #0
 800b72a:	6078      	str	r0, [r7, #4]
 800b72c:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	1c5a      	adds	r2, r3, #1
 800b732:	607a      	str	r2, [r7, #4]
 800b734:	683a      	ldr	r2, [r7, #0]
 800b736:	b2d2      	uxtb	r2, r2
 800b738:	701a      	strb	r2, [r3, #0]
 800b73a:	683b      	ldr	r3, [r7, #0]
 800b73c:	0a1b      	lsrs	r3, r3, #8
 800b73e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	1c5a      	adds	r2, r3, #1
 800b744:	607a      	str	r2, [r7, #4]
 800b746:	683a      	ldr	r2, [r7, #0]
 800b748:	b2d2      	uxtb	r2, r2
 800b74a:	701a      	strb	r2, [r3, #0]
 800b74c:	683b      	ldr	r3, [r7, #0]
 800b74e:	0a1b      	lsrs	r3, r3, #8
 800b750:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	1c5a      	adds	r2, r3, #1
 800b756:	607a      	str	r2, [r7, #4]
 800b758:	683a      	ldr	r2, [r7, #0]
 800b75a:	b2d2      	uxtb	r2, r2
 800b75c:	701a      	strb	r2, [r3, #0]
 800b75e:	683b      	ldr	r3, [r7, #0]
 800b760:	0a1b      	lsrs	r3, r3, #8
 800b762:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	1c5a      	adds	r2, r3, #1
 800b768:	607a      	str	r2, [r7, #4]
 800b76a:	683a      	ldr	r2, [r7, #0]
 800b76c:	b2d2      	uxtb	r2, r2
 800b76e:	701a      	strb	r2, [r3, #0]
}
 800b770:	bf00      	nop
 800b772:	370c      	adds	r7, #12
 800b774:	46bd      	mov	sp, r7
 800b776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b77a:	4770      	bx	lr

0800b77c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800b77c:	b480      	push	{r7}
 800b77e:	b087      	sub	sp, #28
 800b780:	af00      	add	r7, sp, #0
 800b782:	60f8      	str	r0, [r7, #12]
 800b784:	60b9      	str	r1, [r7, #8]
 800b786:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b788:	68fb      	ldr	r3, [r7, #12]
 800b78a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800b78c:	68bb      	ldr	r3, [r7, #8]
 800b78e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	2b00      	cmp	r3, #0
 800b794:	d00d      	beq.n	800b7b2 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800b796:	693a      	ldr	r2, [r7, #16]
 800b798:	1c53      	adds	r3, r2, #1
 800b79a:	613b      	str	r3, [r7, #16]
 800b79c:	697b      	ldr	r3, [r7, #20]
 800b79e:	1c59      	adds	r1, r3, #1
 800b7a0:	6179      	str	r1, [r7, #20]
 800b7a2:	7812      	ldrb	r2, [r2, #0]
 800b7a4:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	3b01      	subs	r3, #1
 800b7aa:	607b      	str	r3, [r7, #4]
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d1f1      	bne.n	800b796 <mem_cpy+0x1a>
	}
}
 800b7b2:	bf00      	nop
 800b7b4:	371c      	adds	r7, #28
 800b7b6:	46bd      	mov	sp, r7
 800b7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7bc:	4770      	bx	lr

0800b7be <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800b7be:	b480      	push	{r7}
 800b7c0:	b087      	sub	sp, #28
 800b7c2:	af00      	add	r7, sp, #0
 800b7c4:	60f8      	str	r0, [r7, #12]
 800b7c6:	60b9      	str	r1, [r7, #8]
 800b7c8:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800b7ce:	697b      	ldr	r3, [r7, #20]
 800b7d0:	1c5a      	adds	r2, r3, #1
 800b7d2:	617a      	str	r2, [r7, #20]
 800b7d4:	68ba      	ldr	r2, [r7, #8]
 800b7d6:	b2d2      	uxtb	r2, r2
 800b7d8:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	3b01      	subs	r3, #1
 800b7de:	607b      	str	r3, [r7, #4]
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	2b00      	cmp	r3, #0
 800b7e4:	d1f3      	bne.n	800b7ce <mem_set+0x10>
}
 800b7e6:	bf00      	nop
 800b7e8:	371c      	adds	r7, #28
 800b7ea:	46bd      	mov	sp, r7
 800b7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f0:	4770      	bx	lr

0800b7f2 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800b7f2:	b480      	push	{r7}
 800b7f4:	b089      	sub	sp, #36	; 0x24
 800b7f6:	af00      	add	r7, sp, #0
 800b7f8:	60f8      	str	r0, [r7, #12]
 800b7fa:	60b9      	str	r1, [r7, #8]
 800b7fc:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	61fb      	str	r3, [r7, #28]
 800b802:	68bb      	ldr	r3, [r7, #8]
 800b804:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800b806:	2300      	movs	r3, #0
 800b808:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800b80a:	69fb      	ldr	r3, [r7, #28]
 800b80c:	1c5a      	adds	r2, r3, #1
 800b80e:	61fa      	str	r2, [r7, #28]
 800b810:	781b      	ldrb	r3, [r3, #0]
 800b812:	4619      	mov	r1, r3
 800b814:	69bb      	ldr	r3, [r7, #24]
 800b816:	1c5a      	adds	r2, r3, #1
 800b818:	61ba      	str	r2, [r7, #24]
 800b81a:	781b      	ldrb	r3, [r3, #0]
 800b81c:	1acb      	subs	r3, r1, r3
 800b81e:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	3b01      	subs	r3, #1
 800b824:	607b      	str	r3, [r7, #4]
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d002      	beq.n	800b832 <mem_cmp+0x40>
 800b82c:	697b      	ldr	r3, [r7, #20]
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d0eb      	beq.n	800b80a <mem_cmp+0x18>

	return r;
 800b832:	697b      	ldr	r3, [r7, #20]
}
 800b834:	4618      	mov	r0, r3
 800b836:	3724      	adds	r7, #36	; 0x24
 800b838:	46bd      	mov	sp, r7
 800b83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b83e:	4770      	bx	lr

0800b840 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800b840:	b480      	push	{r7}
 800b842:	b083      	sub	sp, #12
 800b844:	af00      	add	r7, sp, #0
 800b846:	6078      	str	r0, [r7, #4]
 800b848:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800b84a:	e002      	b.n	800b852 <chk_chr+0x12>
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	3301      	adds	r3, #1
 800b850:	607b      	str	r3, [r7, #4]
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	781b      	ldrb	r3, [r3, #0]
 800b856:	2b00      	cmp	r3, #0
 800b858:	d005      	beq.n	800b866 <chk_chr+0x26>
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	781b      	ldrb	r3, [r3, #0]
 800b85e:	461a      	mov	r2, r3
 800b860:	683b      	ldr	r3, [r7, #0]
 800b862:	4293      	cmp	r3, r2
 800b864:	d1f2      	bne.n	800b84c <chk_chr+0xc>
	return *str;
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	781b      	ldrb	r3, [r3, #0]
}
 800b86a:	4618      	mov	r0, r3
 800b86c:	370c      	adds	r7, #12
 800b86e:	46bd      	mov	sp, r7
 800b870:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b874:	4770      	bx	lr
	...

0800b878 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b878:	b480      	push	{r7}
 800b87a:	b085      	sub	sp, #20
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
 800b880:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b882:	2300      	movs	r3, #0
 800b884:	60bb      	str	r3, [r7, #8]
 800b886:	68bb      	ldr	r3, [r7, #8]
 800b888:	60fb      	str	r3, [r7, #12]
 800b88a:	e029      	b.n	800b8e0 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800b88c:	4a27      	ldr	r2, [pc, #156]	; (800b92c <chk_lock+0xb4>)
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	011b      	lsls	r3, r3, #4
 800b892:	4413      	add	r3, r2
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d01d      	beq.n	800b8d6 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b89a:	4a24      	ldr	r2, [pc, #144]	; (800b92c <chk_lock+0xb4>)
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	011b      	lsls	r3, r3, #4
 800b8a0:	4413      	add	r3, r2
 800b8a2:	681a      	ldr	r2, [r3, #0]
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	429a      	cmp	r2, r3
 800b8aa:	d116      	bne.n	800b8da <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800b8ac:	4a1f      	ldr	r2, [pc, #124]	; (800b92c <chk_lock+0xb4>)
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	011b      	lsls	r3, r3, #4
 800b8b2:	4413      	add	r3, r2
 800b8b4:	3304      	adds	r3, #4
 800b8b6:	681a      	ldr	r2, [r3, #0]
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b8bc:	429a      	cmp	r2, r3
 800b8be:	d10c      	bne.n	800b8da <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b8c0:	4a1a      	ldr	r2, [pc, #104]	; (800b92c <chk_lock+0xb4>)
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	011b      	lsls	r3, r3, #4
 800b8c6:	4413      	add	r3, r2
 800b8c8:	3308      	adds	r3, #8
 800b8ca:	681a      	ldr	r2, [r3, #0]
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800b8d0:	429a      	cmp	r2, r3
 800b8d2:	d102      	bne.n	800b8da <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b8d4:	e007      	b.n	800b8e6 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800b8d6:	2301      	movs	r3, #1
 800b8d8:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	3301      	adds	r3, #1
 800b8de:	60fb      	str	r3, [r7, #12]
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	2b01      	cmp	r3, #1
 800b8e4:	d9d2      	bls.n	800b88c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	2b02      	cmp	r3, #2
 800b8ea:	d109      	bne.n	800b900 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800b8ec:	68bb      	ldr	r3, [r7, #8]
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d102      	bne.n	800b8f8 <chk_lock+0x80>
 800b8f2:	683b      	ldr	r3, [r7, #0]
 800b8f4:	2b02      	cmp	r3, #2
 800b8f6:	d101      	bne.n	800b8fc <chk_lock+0x84>
 800b8f8:	2300      	movs	r3, #0
 800b8fa:	e010      	b.n	800b91e <chk_lock+0xa6>
 800b8fc:	2312      	movs	r3, #18
 800b8fe:	e00e      	b.n	800b91e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800b900:	683b      	ldr	r3, [r7, #0]
 800b902:	2b00      	cmp	r3, #0
 800b904:	d108      	bne.n	800b918 <chk_lock+0xa0>
 800b906:	4a09      	ldr	r2, [pc, #36]	; (800b92c <chk_lock+0xb4>)
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	011b      	lsls	r3, r3, #4
 800b90c:	4413      	add	r3, r2
 800b90e:	330c      	adds	r3, #12
 800b910:	881b      	ldrh	r3, [r3, #0]
 800b912:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b916:	d101      	bne.n	800b91c <chk_lock+0xa4>
 800b918:	2310      	movs	r3, #16
 800b91a:	e000      	b.n	800b91e <chk_lock+0xa6>
 800b91c:	2300      	movs	r3, #0
}
 800b91e:	4618      	mov	r0, r3
 800b920:	3714      	adds	r7, #20
 800b922:	46bd      	mov	sp, r7
 800b924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b928:	4770      	bx	lr
 800b92a:	bf00      	nop
 800b92c:	200002c0 	.word	0x200002c0

0800b930 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800b930:	b480      	push	{r7}
 800b932:	b083      	sub	sp, #12
 800b934:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b936:	2300      	movs	r3, #0
 800b938:	607b      	str	r3, [r7, #4]
 800b93a:	e002      	b.n	800b942 <enq_lock+0x12>
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	3301      	adds	r3, #1
 800b940:	607b      	str	r3, [r7, #4]
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	2b01      	cmp	r3, #1
 800b946:	d806      	bhi.n	800b956 <enq_lock+0x26>
 800b948:	4a09      	ldr	r2, [pc, #36]	; (800b970 <enq_lock+0x40>)
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	011b      	lsls	r3, r3, #4
 800b94e:	4413      	add	r3, r2
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	2b00      	cmp	r3, #0
 800b954:	d1f2      	bne.n	800b93c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	2b02      	cmp	r3, #2
 800b95a:	bf14      	ite	ne
 800b95c:	2301      	movne	r3, #1
 800b95e:	2300      	moveq	r3, #0
 800b960:	b2db      	uxtb	r3, r3
}
 800b962:	4618      	mov	r0, r3
 800b964:	370c      	adds	r7, #12
 800b966:	46bd      	mov	sp, r7
 800b968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b96c:	4770      	bx	lr
 800b96e:	bf00      	nop
 800b970:	200002c0 	.word	0x200002c0

0800b974 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b974:	b480      	push	{r7}
 800b976:	b085      	sub	sp, #20
 800b978:	af00      	add	r7, sp, #0
 800b97a:	6078      	str	r0, [r7, #4]
 800b97c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b97e:	2300      	movs	r3, #0
 800b980:	60fb      	str	r3, [r7, #12]
 800b982:	e01f      	b.n	800b9c4 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800b984:	4a41      	ldr	r2, [pc, #260]	; (800ba8c <inc_lock+0x118>)
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	011b      	lsls	r3, r3, #4
 800b98a:	4413      	add	r3, r2
 800b98c:	681a      	ldr	r2, [r3, #0]
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	429a      	cmp	r2, r3
 800b994:	d113      	bne.n	800b9be <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800b996:	4a3d      	ldr	r2, [pc, #244]	; (800ba8c <inc_lock+0x118>)
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	011b      	lsls	r3, r3, #4
 800b99c:	4413      	add	r3, r2
 800b99e:	3304      	adds	r3, #4
 800b9a0:	681a      	ldr	r2, [r3, #0]
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800b9a6:	429a      	cmp	r2, r3
 800b9a8:	d109      	bne.n	800b9be <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800b9aa:	4a38      	ldr	r2, [pc, #224]	; (800ba8c <inc_lock+0x118>)
 800b9ac:	68fb      	ldr	r3, [r7, #12]
 800b9ae:	011b      	lsls	r3, r3, #4
 800b9b0:	4413      	add	r3, r2
 800b9b2:	3308      	adds	r3, #8
 800b9b4:	681a      	ldr	r2, [r3, #0]
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800b9ba:	429a      	cmp	r2, r3
 800b9bc:	d006      	beq.n	800b9cc <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	3301      	adds	r3, #1
 800b9c2:	60fb      	str	r3, [r7, #12]
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	2b01      	cmp	r3, #1
 800b9c8:	d9dc      	bls.n	800b984 <inc_lock+0x10>
 800b9ca:	e000      	b.n	800b9ce <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800b9cc:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	2b02      	cmp	r3, #2
 800b9d2:	d132      	bne.n	800ba3a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b9d4:	2300      	movs	r3, #0
 800b9d6:	60fb      	str	r3, [r7, #12]
 800b9d8:	e002      	b.n	800b9e0 <inc_lock+0x6c>
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	3301      	adds	r3, #1
 800b9de:	60fb      	str	r3, [r7, #12]
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	2b01      	cmp	r3, #1
 800b9e4:	d806      	bhi.n	800b9f4 <inc_lock+0x80>
 800b9e6:	4a29      	ldr	r2, [pc, #164]	; (800ba8c <inc_lock+0x118>)
 800b9e8:	68fb      	ldr	r3, [r7, #12]
 800b9ea:	011b      	lsls	r3, r3, #4
 800b9ec:	4413      	add	r3, r2
 800b9ee:	681b      	ldr	r3, [r3, #0]
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d1f2      	bne.n	800b9da <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800b9f4:	68fb      	ldr	r3, [r7, #12]
 800b9f6:	2b02      	cmp	r3, #2
 800b9f8:	d101      	bne.n	800b9fe <inc_lock+0x8a>
 800b9fa:	2300      	movs	r3, #0
 800b9fc:	e040      	b.n	800ba80 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	681a      	ldr	r2, [r3, #0]
 800ba02:	4922      	ldr	r1, [pc, #136]	; (800ba8c <inc_lock+0x118>)
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	011b      	lsls	r3, r3, #4
 800ba08:	440b      	add	r3, r1
 800ba0a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	689a      	ldr	r2, [r3, #8]
 800ba10:	491e      	ldr	r1, [pc, #120]	; (800ba8c <inc_lock+0x118>)
 800ba12:	68fb      	ldr	r3, [r7, #12]
 800ba14:	011b      	lsls	r3, r3, #4
 800ba16:	440b      	add	r3, r1
 800ba18:	3304      	adds	r3, #4
 800ba1a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	695a      	ldr	r2, [r3, #20]
 800ba20:	491a      	ldr	r1, [pc, #104]	; (800ba8c <inc_lock+0x118>)
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	011b      	lsls	r3, r3, #4
 800ba26:	440b      	add	r3, r1
 800ba28:	3308      	adds	r3, #8
 800ba2a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800ba2c:	4a17      	ldr	r2, [pc, #92]	; (800ba8c <inc_lock+0x118>)
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	011b      	lsls	r3, r3, #4
 800ba32:	4413      	add	r3, r2
 800ba34:	330c      	adds	r3, #12
 800ba36:	2200      	movs	r2, #0
 800ba38:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800ba3a:	683b      	ldr	r3, [r7, #0]
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d009      	beq.n	800ba54 <inc_lock+0xe0>
 800ba40:	4a12      	ldr	r2, [pc, #72]	; (800ba8c <inc_lock+0x118>)
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	011b      	lsls	r3, r3, #4
 800ba46:	4413      	add	r3, r2
 800ba48:	330c      	adds	r3, #12
 800ba4a:	881b      	ldrh	r3, [r3, #0]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d001      	beq.n	800ba54 <inc_lock+0xe0>
 800ba50:	2300      	movs	r3, #0
 800ba52:	e015      	b.n	800ba80 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800ba54:	683b      	ldr	r3, [r7, #0]
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d108      	bne.n	800ba6c <inc_lock+0xf8>
 800ba5a:	4a0c      	ldr	r2, [pc, #48]	; (800ba8c <inc_lock+0x118>)
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	011b      	lsls	r3, r3, #4
 800ba60:	4413      	add	r3, r2
 800ba62:	330c      	adds	r3, #12
 800ba64:	881b      	ldrh	r3, [r3, #0]
 800ba66:	3301      	adds	r3, #1
 800ba68:	b29a      	uxth	r2, r3
 800ba6a:	e001      	b.n	800ba70 <inc_lock+0xfc>
 800ba6c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800ba70:	4906      	ldr	r1, [pc, #24]	; (800ba8c <inc_lock+0x118>)
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	011b      	lsls	r3, r3, #4
 800ba76:	440b      	add	r3, r1
 800ba78:	330c      	adds	r3, #12
 800ba7a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	3301      	adds	r3, #1
}
 800ba80:	4618      	mov	r0, r3
 800ba82:	3714      	adds	r7, #20
 800ba84:	46bd      	mov	sp, r7
 800ba86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba8a:	4770      	bx	lr
 800ba8c:	200002c0 	.word	0x200002c0

0800ba90 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800ba90:	b480      	push	{r7}
 800ba92:	b085      	sub	sp, #20
 800ba94:	af00      	add	r7, sp, #0
 800ba96:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	3b01      	subs	r3, #1
 800ba9c:	607b      	str	r3, [r7, #4]
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	2b01      	cmp	r3, #1
 800baa2:	d825      	bhi.n	800baf0 <dec_lock+0x60>
		n = Files[i].ctr;
 800baa4:	4a17      	ldr	r2, [pc, #92]	; (800bb04 <dec_lock+0x74>)
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	011b      	lsls	r3, r3, #4
 800baaa:	4413      	add	r3, r2
 800baac:	330c      	adds	r3, #12
 800baae:	881b      	ldrh	r3, [r3, #0]
 800bab0:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800bab2:	89fb      	ldrh	r3, [r7, #14]
 800bab4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bab8:	d101      	bne.n	800babe <dec_lock+0x2e>
 800baba:	2300      	movs	r3, #0
 800babc:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800babe:	89fb      	ldrh	r3, [r7, #14]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d002      	beq.n	800baca <dec_lock+0x3a>
 800bac4:	89fb      	ldrh	r3, [r7, #14]
 800bac6:	3b01      	subs	r3, #1
 800bac8:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800baca:	4a0e      	ldr	r2, [pc, #56]	; (800bb04 <dec_lock+0x74>)
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	011b      	lsls	r3, r3, #4
 800bad0:	4413      	add	r3, r2
 800bad2:	330c      	adds	r3, #12
 800bad4:	89fa      	ldrh	r2, [r7, #14]
 800bad6:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800bad8:	89fb      	ldrh	r3, [r7, #14]
 800bada:	2b00      	cmp	r3, #0
 800badc:	d105      	bne.n	800baea <dec_lock+0x5a>
 800bade:	4a09      	ldr	r2, [pc, #36]	; (800bb04 <dec_lock+0x74>)
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	011b      	lsls	r3, r3, #4
 800bae4:	4413      	add	r3, r2
 800bae6:	2200      	movs	r2, #0
 800bae8:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800baea:	2300      	movs	r3, #0
 800baec:	737b      	strb	r3, [r7, #13]
 800baee:	e001      	b.n	800baf4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800baf0:	2302      	movs	r3, #2
 800baf2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800baf4:	7b7b      	ldrb	r3, [r7, #13]
}
 800baf6:	4618      	mov	r0, r3
 800baf8:	3714      	adds	r7, #20
 800bafa:	46bd      	mov	sp, r7
 800bafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb00:	4770      	bx	lr
 800bb02:	bf00      	nop
 800bb04:	200002c0 	.word	0x200002c0

0800bb08 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800bb08:	b480      	push	{r7}
 800bb0a:	b085      	sub	sp, #20
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800bb10:	2300      	movs	r3, #0
 800bb12:	60fb      	str	r3, [r7, #12]
 800bb14:	e010      	b.n	800bb38 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800bb16:	4a0d      	ldr	r2, [pc, #52]	; (800bb4c <clear_lock+0x44>)
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	011b      	lsls	r3, r3, #4
 800bb1c:	4413      	add	r3, r2
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	687a      	ldr	r2, [r7, #4]
 800bb22:	429a      	cmp	r2, r3
 800bb24:	d105      	bne.n	800bb32 <clear_lock+0x2a>
 800bb26:	4a09      	ldr	r2, [pc, #36]	; (800bb4c <clear_lock+0x44>)
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	011b      	lsls	r3, r3, #4
 800bb2c:	4413      	add	r3, r2
 800bb2e:	2200      	movs	r2, #0
 800bb30:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	3301      	adds	r3, #1
 800bb36:	60fb      	str	r3, [r7, #12]
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	2b01      	cmp	r3, #1
 800bb3c:	d9eb      	bls.n	800bb16 <clear_lock+0xe>
	}
}
 800bb3e:	bf00      	nop
 800bb40:	3714      	adds	r7, #20
 800bb42:	46bd      	mov	sp, r7
 800bb44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb48:	4770      	bx	lr
 800bb4a:	bf00      	nop
 800bb4c:	200002c0 	.word	0x200002c0

0800bb50 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800bb50:	b580      	push	{r7, lr}
 800bb52:	b086      	sub	sp, #24
 800bb54:	af00      	add	r7, sp, #0
 800bb56:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800bb58:	2300      	movs	r3, #0
 800bb5a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	78db      	ldrb	r3, [r3, #3]
 800bb60:	2b00      	cmp	r3, #0
 800bb62:	d034      	beq.n	800bbce <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb68:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	7858      	ldrb	r0, [r3, #1]
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800bb74:	2301      	movs	r3, #1
 800bb76:	697a      	ldr	r2, [r7, #20]
 800bb78:	f7ff fd40 	bl	800b5fc <disk_write>
 800bb7c:	4603      	mov	r3, r0
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d002      	beq.n	800bb88 <sync_window+0x38>
			res = FR_DISK_ERR;
 800bb82:	2301      	movs	r3, #1
 800bb84:	73fb      	strb	r3, [r7, #15]
 800bb86:	e022      	b.n	800bbce <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	2200      	movs	r2, #0
 800bb8c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb92:	697a      	ldr	r2, [r7, #20]
 800bb94:	1ad2      	subs	r2, r2, r3
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	6a1b      	ldr	r3, [r3, #32]
 800bb9a:	429a      	cmp	r2, r3
 800bb9c:	d217      	bcs.n	800bbce <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	789b      	ldrb	r3, [r3, #2]
 800bba2:	613b      	str	r3, [r7, #16]
 800bba4:	e010      	b.n	800bbc8 <sync_window+0x78>
					wsect += fs->fsize;
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	6a1b      	ldr	r3, [r3, #32]
 800bbaa:	697a      	ldr	r2, [r7, #20]
 800bbac:	4413      	add	r3, r2
 800bbae:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	7858      	ldrb	r0, [r3, #1]
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800bbba:	2301      	movs	r3, #1
 800bbbc:	697a      	ldr	r2, [r7, #20]
 800bbbe:	f7ff fd1d 	bl	800b5fc <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800bbc2:	693b      	ldr	r3, [r7, #16]
 800bbc4:	3b01      	subs	r3, #1
 800bbc6:	613b      	str	r3, [r7, #16]
 800bbc8:	693b      	ldr	r3, [r7, #16]
 800bbca:	2b01      	cmp	r3, #1
 800bbcc:	d8eb      	bhi.n	800bba6 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800bbce:	7bfb      	ldrb	r3, [r7, #15]
}
 800bbd0:	4618      	mov	r0, r3
 800bbd2:	3718      	adds	r7, #24
 800bbd4:	46bd      	mov	sp, r7
 800bbd6:	bd80      	pop	{r7, pc}

0800bbd8 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800bbd8:	b580      	push	{r7, lr}
 800bbda:	b084      	sub	sp, #16
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	6078      	str	r0, [r7, #4]
 800bbe0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800bbe2:	2300      	movs	r3, #0
 800bbe4:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bbea:	683a      	ldr	r2, [r7, #0]
 800bbec:	429a      	cmp	r2, r3
 800bbee:	d01b      	beq.n	800bc28 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800bbf0:	6878      	ldr	r0, [r7, #4]
 800bbf2:	f7ff ffad 	bl	800bb50 <sync_window>
 800bbf6:	4603      	mov	r3, r0
 800bbf8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800bbfa:	7bfb      	ldrb	r3, [r7, #15]
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d113      	bne.n	800bc28 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	7858      	ldrb	r0, [r3, #1]
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800bc0a:	2301      	movs	r3, #1
 800bc0c:	683a      	ldr	r2, [r7, #0]
 800bc0e:	f7ff fcd5 	bl	800b5bc <disk_read>
 800bc12:	4603      	mov	r3, r0
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d004      	beq.n	800bc22 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800bc18:	f04f 33ff 	mov.w	r3, #4294967295
 800bc1c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800bc1e:	2301      	movs	r3, #1
 800bc20:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	683a      	ldr	r2, [r7, #0]
 800bc26:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 800bc28:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc2a:	4618      	mov	r0, r3
 800bc2c:	3710      	adds	r7, #16
 800bc2e:	46bd      	mov	sp, r7
 800bc30:	bd80      	pop	{r7, pc}
	...

0800bc34 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800bc34:	b580      	push	{r7, lr}
 800bc36:	b084      	sub	sp, #16
 800bc38:	af00      	add	r7, sp, #0
 800bc3a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800bc3c:	6878      	ldr	r0, [r7, #4]
 800bc3e:	f7ff ff87 	bl	800bb50 <sync_window>
 800bc42:	4603      	mov	r3, r0
 800bc44:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800bc46:	7bfb      	ldrb	r3, [r7, #15]
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d159      	bne.n	800bd00 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	781b      	ldrb	r3, [r3, #0]
 800bc50:	2b03      	cmp	r3, #3
 800bc52:	d149      	bne.n	800bce8 <sync_fs+0xb4>
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	791b      	ldrb	r3, [r3, #4]
 800bc58:	2b01      	cmp	r3, #1
 800bc5a:	d145      	bne.n	800bce8 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	899b      	ldrh	r3, [r3, #12]
 800bc66:	461a      	mov	r2, r3
 800bc68:	2100      	movs	r1, #0
 800bc6a:	f7ff fda8 	bl	800b7be <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	3338      	adds	r3, #56	; 0x38
 800bc72:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800bc76:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	f7ff fd37 	bl	800b6ee <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	3338      	adds	r3, #56	; 0x38
 800bc84:	4921      	ldr	r1, [pc, #132]	; (800bd0c <sync_fs+0xd8>)
 800bc86:	4618      	mov	r0, r3
 800bc88:	f7ff fd4c 	bl	800b724 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	3338      	adds	r3, #56	; 0x38
 800bc90:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800bc94:	491e      	ldr	r1, [pc, #120]	; (800bd10 <sync_fs+0xdc>)
 800bc96:	4618      	mov	r0, r3
 800bc98:	f7ff fd44 	bl	800b724 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	3338      	adds	r3, #56	; 0x38
 800bca0:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	699b      	ldr	r3, [r3, #24]
 800bca8:	4619      	mov	r1, r3
 800bcaa:	4610      	mov	r0, r2
 800bcac:	f7ff fd3a 	bl	800b724 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	3338      	adds	r3, #56	; 0x38
 800bcb4:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	695b      	ldr	r3, [r3, #20]
 800bcbc:	4619      	mov	r1, r3
 800bcbe:	4610      	mov	r0, r2
 800bcc0:	f7ff fd30 	bl	800b724 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcc8:	1c5a      	adds	r2, r3, #1
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	7858      	ldrb	r0, [r3, #1]
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800bcdc:	2301      	movs	r3, #1
 800bcde:	f7ff fc8d 	bl	800b5fc <disk_write>
			fs->fsi_flag = 0;
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	2200      	movs	r2, #0
 800bce6:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	785b      	ldrb	r3, [r3, #1]
 800bcec:	2200      	movs	r2, #0
 800bcee:	2100      	movs	r1, #0
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	f7ff fca3 	bl	800b63c <disk_ioctl>
 800bcf6:	4603      	mov	r3, r0
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d001      	beq.n	800bd00 <sync_fs+0xcc>
 800bcfc:	2301      	movs	r3, #1
 800bcfe:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800bd00:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd02:	4618      	mov	r0, r3
 800bd04:	3710      	adds	r7, #16
 800bd06:	46bd      	mov	sp, r7
 800bd08:	bd80      	pop	{r7, pc}
 800bd0a:	bf00      	nop
 800bd0c:	41615252 	.word	0x41615252
 800bd10:	61417272 	.word	0x61417272

0800bd14 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800bd14:	b480      	push	{r7}
 800bd16:	b083      	sub	sp, #12
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	6078      	str	r0, [r7, #4]
 800bd1c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800bd1e:	683b      	ldr	r3, [r7, #0]
 800bd20:	3b02      	subs	r3, #2
 800bd22:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	69db      	ldr	r3, [r3, #28]
 800bd28:	3b02      	subs	r3, #2
 800bd2a:	683a      	ldr	r2, [r7, #0]
 800bd2c:	429a      	cmp	r2, r3
 800bd2e:	d301      	bcc.n	800bd34 <clust2sect+0x20>
 800bd30:	2300      	movs	r3, #0
 800bd32:	e008      	b.n	800bd46 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	895b      	ldrh	r3, [r3, #10]
 800bd38:	461a      	mov	r2, r3
 800bd3a:	683b      	ldr	r3, [r7, #0]
 800bd3c:	fb03 f202 	mul.w	r2, r3, r2
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd44:	4413      	add	r3, r2
}
 800bd46:	4618      	mov	r0, r3
 800bd48:	370c      	adds	r7, #12
 800bd4a:	46bd      	mov	sp, r7
 800bd4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd50:	4770      	bx	lr

0800bd52 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800bd52:	b580      	push	{r7, lr}
 800bd54:	b086      	sub	sp, #24
 800bd56:	af00      	add	r7, sp, #0
 800bd58:	6078      	str	r0, [r7, #4]
 800bd5a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800bd62:	683b      	ldr	r3, [r7, #0]
 800bd64:	2b01      	cmp	r3, #1
 800bd66:	d904      	bls.n	800bd72 <get_fat+0x20>
 800bd68:	693b      	ldr	r3, [r7, #16]
 800bd6a:	69db      	ldr	r3, [r3, #28]
 800bd6c:	683a      	ldr	r2, [r7, #0]
 800bd6e:	429a      	cmp	r2, r3
 800bd70:	d302      	bcc.n	800bd78 <get_fat+0x26>
		val = 1;	/* Internal error */
 800bd72:	2301      	movs	r3, #1
 800bd74:	617b      	str	r3, [r7, #20]
 800bd76:	e0b7      	b.n	800bee8 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800bd78:	f04f 33ff 	mov.w	r3, #4294967295
 800bd7c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800bd7e:	693b      	ldr	r3, [r7, #16]
 800bd80:	781b      	ldrb	r3, [r3, #0]
 800bd82:	2b02      	cmp	r3, #2
 800bd84:	d05a      	beq.n	800be3c <get_fat+0xea>
 800bd86:	2b03      	cmp	r3, #3
 800bd88:	d07d      	beq.n	800be86 <get_fat+0x134>
 800bd8a:	2b01      	cmp	r3, #1
 800bd8c:	f040 80a2 	bne.w	800bed4 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800bd90:	683b      	ldr	r3, [r7, #0]
 800bd92:	60fb      	str	r3, [r7, #12]
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	085b      	lsrs	r3, r3, #1
 800bd98:	68fa      	ldr	r2, [r7, #12]
 800bd9a:	4413      	add	r3, r2
 800bd9c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800bd9e:	693b      	ldr	r3, [r7, #16]
 800bda0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bda2:	693b      	ldr	r3, [r7, #16]
 800bda4:	899b      	ldrh	r3, [r3, #12]
 800bda6:	4619      	mov	r1, r3
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	fbb3 f3f1 	udiv	r3, r3, r1
 800bdae:	4413      	add	r3, r2
 800bdb0:	4619      	mov	r1, r3
 800bdb2:	6938      	ldr	r0, [r7, #16]
 800bdb4:	f7ff ff10 	bl	800bbd8 <move_window>
 800bdb8:	4603      	mov	r3, r0
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	f040 808d 	bne.w	800beda <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	1c5a      	adds	r2, r3, #1
 800bdc4:	60fa      	str	r2, [r7, #12]
 800bdc6:	693a      	ldr	r2, [r7, #16]
 800bdc8:	8992      	ldrh	r2, [r2, #12]
 800bdca:	fbb3 f1f2 	udiv	r1, r3, r2
 800bdce:	fb02 f201 	mul.w	r2, r2, r1
 800bdd2:	1a9b      	subs	r3, r3, r2
 800bdd4:	693a      	ldr	r2, [r7, #16]
 800bdd6:	4413      	add	r3, r2
 800bdd8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800bddc:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800bdde:	693b      	ldr	r3, [r7, #16]
 800bde0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bde2:	693b      	ldr	r3, [r7, #16]
 800bde4:	899b      	ldrh	r3, [r3, #12]
 800bde6:	4619      	mov	r1, r3
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	fbb3 f3f1 	udiv	r3, r3, r1
 800bdee:	4413      	add	r3, r2
 800bdf0:	4619      	mov	r1, r3
 800bdf2:	6938      	ldr	r0, [r7, #16]
 800bdf4:	f7ff fef0 	bl	800bbd8 <move_window>
 800bdf8:	4603      	mov	r3, r0
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	d16f      	bne.n	800bede <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800bdfe:	693b      	ldr	r3, [r7, #16]
 800be00:	899b      	ldrh	r3, [r3, #12]
 800be02:	461a      	mov	r2, r3
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	fbb3 f1f2 	udiv	r1, r3, r2
 800be0a:	fb02 f201 	mul.w	r2, r2, r1
 800be0e:	1a9b      	subs	r3, r3, r2
 800be10:	693a      	ldr	r2, [r7, #16]
 800be12:	4413      	add	r3, r2
 800be14:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800be18:	021b      	lsls	r3, r3, #8
 800be1a:	461a      	mov	r2, r3
 800be1c:	68bb      	ldr	r3, [r7, #8]
 800be1e:	4313      	orrs	r3, r2
 800be20:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800be22:	683b      	ldr	r3, [r7, #0]
 800be24:	f003 0301 	and.w	r3, r3, #1
 800be28:	2b00      	cmp	r3, #0
 800be2a:	d002      	beq.n	800be32 <get_fat+0xe0>
 800be2c:	68bb      	ldr	r3, [r7, #8]
 800be2e:	091b      	lsrs	r3, r3, #4
 800be30:	e002      	b.n	800be38 <get_fat+0xe6>
 800be32:	68bb      	ldr	r3, [r7, #8]
 800be34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800be38:	617b      	str	r3, [r7, #20]
			break;
 800be3a:	e055      	b.n	800bee8 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800be3c:	693b      	ldr	r3, [r7, #16]
 800be3e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800be40:	693b      	ldr	r3, [r7, #16]
 800be42:	899b      	ldrh	r3, [r3, #12]
 800be44:	085b      	lsrs	r3, r3, #1
 800be46:	b29b      	uxth	r3, r3
 800be48:	4619      	mov	r1, r3
 800be4a:	683b      	ldr	r3, [r7, #0]
 800be4c:	fbb3 f3f1 	udiv	r3, r3, r1
 800be50:	4413      	add	r3, r2
 800be52:	4619      	mov	r1, r3
 800be54:	6938      	ldr	r0, [r7, #16]
 800be56:	f7ff febf 	bl	800bbd8 <move_window>
 800be5a:	4603      	mov	r3, r0
 800be5c:	2b00      	cmp	r3, #0
 800be5e:	d140      	bne.n	800bee2 <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800be60:	693b      	ldr	r3, [r7, #16]
 800be62:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800be66:	683b      	ldr	r3, [r7, #0]
 800be68:	005b      	lsls	r3, r3, #1
 800be6a:	693a      	ldr	r2, [r7, #16]
 800be6c:	8992      	ldrh	r2, [r2, #12]
 800be6e:	fbb3 f0f2 	udiv	r0, r3, r2
 800be72:	fb02 f200 	mul.w	r2, r2, r0
 800be76:	1a9b      	subs	r3, r3, r2
 800be78:	440b      	add	r3, r1
 800be7a:	4618      	mov	r0, r3
 800be7c:	f7ff fbfc 	bl	800b678 <ld_word>
 800be80:	4603      	mov	r3, r0
 800be82:	617b      	str	r3, [r7, #20]
			break;
 800be84:	e030      	b.n	800bee8 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800be86:	693b      	ldr	r3, [r7, #16]
 800be88:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800be8a:	693b      	ldr	r3, [r7, #16]
 800be8c:	899b      	ldrh	r3, [r3, #12]
 800be8e:	089b      	lsrs	r3, r3, #2
 800be90:	b29b      	uxth	r3, r3
 800be92:	4619      	mov	r1, r3
 800be94:	683b      	ldr	r3, [r7, #0]
 800be96:	fbb3 f3f1 	udiv	r3, r3, r1
 800be9a:	4413      	add	r3, r2
 800be9c:	4619      	mov	r1, r3
 800be9e:	6938      	ldr	r0, [r7, #16]
 800bea0:	f7ff fe9a 	bl	800bbd8 <move_window>
 800bea4:	4603      	mov	r3, r0
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d11d      	bne.n	800bee6 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800beaa:	693b      	ldr	r3, [r7, #16]
 800beac:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800beb0:	683b      	ldr	r3, [r7, #0]
 800beb2:	009b      	lsls	r3, r3, #2
 800beb4:	693a      	ldr	r2, [r7, #16]
 800beb6:	8992      	ldrh	r2, [r2, #12]
 800beb8:	fbb3 f0f2 	udiv	r0, r3, r2
 800bebc:	fb02 f200 	mul.w	r2, r2, r0
 800bec0:	1a9b      	subs	r3, r3, r2
 800bec2:	440b      	add	r3, r1
 800bec4:	4618      	mov	r0, r3
 800bec6:	f7ff fbef 	bl	800b6a8 <ld_dword>
 800beca:	4603      	mov	r3, r0
 800becc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800bed0:	617b      	str	r3, [r7, #20]
			break;
 800bed2:	e009      	b.n	800bee8 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800bed4:	2301      	movs	r3, #1
 800bed6:	617b      	str	r3, [r7, #20]
 800bed8:	e006      	b.n	800bee8 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800beda:	bf00      	nop
 800bedc:	e004      	b.n	800bee8 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800bede:	bf00      	nop
 800bee0:	e002      	b.n	800bee8 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800bee2:	bf00      	nop
 800bee4:	e000      	b.n	800bee8 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800bee6:	bf00      	nop
		}
	}

	return val;
 800bee8:	697b      	ldr	r3, [r7, #20]
}
 800beea:	4618      	mov	r0, r3
 800beec:	3718      	adds	r7, #24
 800beee:	46bd      	mov	sp, r7
 800bef0:	bd80      	pop	{r7, pc}

0800bef2 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800bef2:	b590      	push	{r4, r7, lr}
 800bef4:	b089      	sub	sp, #36	; 0x24
 800bef6:	af00      	add	r7, sp, #0
 800bef8:	60f8      	str	r0, [r7, #12]
 800befa:	60b9      	str	r1, [r7, #8]
 800befc:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800befe:	2302      	movs	r3, #2
 800bf00:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800bf02:	68bb      	ldr	r3, [r7, #8]
 800bf04:	2b01      	cmp	r3, #1
 800bf06:	f240 8106 	bls.w	800c116 <put_fat+0x224>
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	69db      	ldr	r3, [r3, #28]
 800bf0e:	68ba      	ldr	r2, [r7, #8]
 800bf10:	429a      	cmp	r2, r3
 800bf12:	f080 8100 	bcs.w	800c116 <put_fat+0x224>
		switch (fs->fs_type) {
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	781b      	ldrb	r3, [r3, #0]
 800bf1a:	2b02      	cmp	r3, #2
 800bf1c:	f000 8088 	beq.w	800c030 <put_fat+0x13e>
 800bf20:	2b03      	cmp	r3, #3
 800bf22:	f000 80b0 	beq.w	800c086 <put_fat+0x194>
 800bf26:	2b01      	cmp	r3, #1
 800bf28:	f040 80f5 	bne.w	800c116 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800bf2c:	68bb      	ldr	r3, [r7, #8]
 800bf2e:	61bb      	str	r3, [r7, #24]
 800bf30:	69bb      	ldr	r3, [r7, #24]
 800bf32:	085b      	lsrs	r3, r3, #1
 800bf34:	69ba      	ldr	r2, [r7, #24]
 800bf36:	4413      	add	r3, r2
 800bf38:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	899b      	ldrh	r3, [r3, #12]
 800bf42:	4619      	mov	r1, r3
 800bf44:	69bb      	ldr	r3, [r7, #24]
 800bf46:	fbb3 f3f1 	udiv	r3, r3, r1
 800bf4a:	4413      	add	r3, r2
 800bf4c:	4619      	mov	r1, r3
 800bf4e:	68f8      	ldr	r0, [r7, #12]
 800bf50:	f7ff fe42 	bl	800bbd8 <move_window>
 800bf54:	4603      	mov	r3, r0
 800bf56:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800bf58:	7ffb      	ldrb	r3, [r7, #31]
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	f040 80d4 	bne.w	800c108 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800bf66:	69bb      	ldr	r3, [r7, #24]
 800bf68:	1c5a      	adds	r2, r3, #1
 800bf6a:	61ba      	str	r2, [r7, #24]
 800bf6c:	68fa      	ldr	r2, [r7, #12]
 800bf6e:	8992      	ldrh	r2, [r2, #12]
 800bf70:	fbb3 f0f2 	udiv	r0, r3, r2
 800bf74:	fb02 f200 	mul.w	r2, r2, r0
 800bf78:	1a9b      	subs	r3, r3, r2
 800bf7a:	440b      	add	r3, r1
 800bf7c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800bf7e:	68bb      	ldr	r3, [r7, #8]
 800bf80:	f003 0301 	and.w	r3, r3, #1
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d00d      	beq.n	800bfa4 <put_fat+0xb2>
 800bf88:	697b      	ldr	r3, [r7, #20]
 800bf8a:	781b      	ldrb	r3, [r3, #0]
 800bf8c:	b25b      	sxtb	r3, r3
 800bf8e:	f003 030f 	and.w	r3, r3, #15
 800bf92:	b25a      	sxtb	r2, r3
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	b2db      	uxtb	r3, r3
 800bf98:	011b      	lsls	r3, r3, #4
 800bf9a:	b25b      	sxtb	r3, r3
 800bf9c:	4313      	orrs	r3, r2
 800bf9e:	b25b      	sxtb	r3, r3
 800bfa0:	b2db      	uxtb	r3, r3
 800bfa2:	e001      	b.n	800bfa8 <put_fat+0xb6>
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	b2db      	uxtb	r3, r3
 800bfa8:	697a      	ldr	r2, [r7, #20]
 800bfaa:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	2201      	movs	r2, #1
 800bfb0:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800bfb2:	68fb      	ldr	r3, [r7, #12]
 800bfb4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bfb6:	68fb      	ldr	r3, [r7, #12]
 800bfb8:	899b      	ldrh	r3, [r3, #12]
 800bfba:	4619      	mov	r1, r3
 800bfbc:	69bb      	ldr	r3, [r7, #24]
 800bfbe:	fbb3 f3f1 	udiv	r3, r3, r1
 800bfc2:	4413      	add	r3, r2
 800bfc4:	4619      	mov	r1, r3
 800bfc6:	68f8      	ldr	r0, [r7, #12]
 800bfc8:	f7ff fe06 	bl	800bbd8 <move_window>
 800bfcc:	4603      	mov	r3, r0
 800bfce:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800bfd0:	7ffb      	ldrb	r3, [r7, #31]
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	f040 809a 	bne.w	800c10c <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 800bfd8:	68fb      	ldr	r3, [r7, #12]
 800bfda:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	899b      	ldrh	r3, [r3, #12]
 800bfe2:	461a      	mov	r2, r3
 800bfe4:	69bb      	ldr	r3, [r7, #24]
 800bfe6:	fbb3 f0f2 	udiv	r0, r3, r2
 800bfea:	fb02 f200 	mul.w	r2, r2, r0
 800bfee:	1a9b      	subs	r3, r3, r2
 800bff0:	440b      	add	r3, r1
 800bff2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800bff4:	68bb      	ldr	r3, [r7, #8]
 800bff6:	f003 0301 	and.w	r3, r3, #1
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d003      	beq.n	800c006 <put_fat+0x114>
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	091b      	lsrs	r3, r3, #4
 800c002:	b2db      	uxtb	r3, r3
 800c004:	e00e      	b.n	800c024 <put_fat+0x132>
 800c006:	697b      	ldr	r3, [r7, #20]
 800c008:	781b      	ldrb	r3, [r3, #0]
 800c00a:	b25b      	sxtb	r3, r3
 800c00c:	f023 030f 	bic.w	r3, r3, #15
 800c010:	b25a      	sxtb	r2, r3
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	0a1b      	lsrs	r3, r3, #8
 800c016:	b25b      	sxtb	r3, r3
 800c018:	f003 030f 	and.w	r3, r3, #15
 800c01c:	b25b      	sxtb	r3, r3
 800c01e:	4313      	orrs	r3, r2
 800c020:	b25b      	sxtb	r3, r3
 800c022:	b2db      	uxtb	r3, r3
 800c024:	697a      	ldr	r2, [r7, #20]
 800c026:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	2201      	movs	r2, #1
 800c02c:	70da      	strb	r2, [r3, #3]
			break;
 800c02e:	e072      	b.n	800c116 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	899b      	ldrh	r3, [r3, #12]
 800c038:	085b      	lsrs	r3, r3, #1
 800c03a:	b29b      	uxth	r3, r3
 800c03c:	4619      	mov	r1, r3
 800c03e:	68bb      	ldr	r3, [r7, #8]
 800c040:	fbb3 f3f1 	udiv	r3, r3, r1
 800c044:	4413      	add	r3, r2
 800c046:	4619      	mov	r1, r3
 800c048:	68f8      	ldr	r0, [r7, #12]
 800c04a:	f7ff fdc5 	bl	800bbd8 <move_window>
 800c04e:	4603      	mov	r3, r0
 800c050:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c052:	7ffb      	ldrb	r3, [r7, #31]
 800c054:	2b00      	cmp	r3, #0
 800c056:	d15b      	bne.n	800c110 <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800c05e:	68bb      	ldr	r3, [r7, #8]
 800c060:	005b      	lsls	r3, r3, #1
 800c062:	68fa      	ldr	r2, [r7, #12]
 800c064:	8992      	ldrh	r2, [r2, #12]
 800c066:	fbb3 f0f2 	udiv	r0, r3, r2
 800c06a:	fb02 f200 	mul.w	r2, r2, r0
 800c06e:	1a9b      	subs	r3, r3, r2
 800c070:	440b      	add	r3, r1
 800c072:	687a      	ldr	r2, [r7, #4]
 800c074:	b292      	uxth	r2, r2
 800c076:	4611      	mov	r1, r2
 800c078:	4618      	mov	r0, r3
 800c07a:	f7ff fb38 	bl	800b6ee <st_word>
			fs->wflag = 1;
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	2201      	movs	r2, #1
 800c082:	70da      	strb	r2, [r3, #3]
			break;
 800c084:	e047      	b.n	800c116 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800c086:	68fb      	ldr	r3, [r7, #12]
 800c088:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	899b      	ldrh	r3, [r3, #12]
 800c08e:	089b      	lsrs	r3, r3, #2
 800c090:	b29b      	uxth	r3, r3
 800c092:	4619      	mov	r1, r3
 800c094:	68bb      	ldr	r3, [r7, #8]
 800c096:	fbb3 f3f1 	udiv	r3, r3, r1
 800c09a:	4413      	add	r3, r2
 800c09c:	4619      	mov	r1, r3
 800c09e:	68f8      	ldr	r0, [r7, #12]
 800c0a0:	f7ff fd9a 	bl	800bbd8 <move_window>
 800c0a4:	4603      	mov	r3, r0
 800c0a6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800c0a8:	7ffb      	ldrb	r3, [r7, #31]
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d132      	bne.n	800c114 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800c0ba:	68bb      	ldr	r3, [r7, #8]
 800c0bc:	009b      	lsls	r3, r3, #2
 800c0be:	68fa      	ldr	r2, [r7, #12]
 800c0c0:	8992      	ldrh	r2, [r2, #12]
 800c0c2:	fbb3 f0f2 	udiv	r0, r3, r2
 800c0c6:	fb02 f200 	mul.w	r2, r2, r0
 800c0ca:	1a9b      	subs	r3, r3, r2
 800c0cc:	440b      	add	r3, r1
 800c0ce:	4618      	mov	r0, r3
 800c0d0:	f7ff faea 	bl	800b6a8 <ld_dword>
 800c0d4:	4603      	mov	r3, r0
 800c0d6:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800c0da:	4323      	orrs	r3, r4
 800c0dc:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800c0de:	68fb      	ldr	r3, [r7, #12]
 800c0e0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800c0e4:	68bb      	ldr	r3, [r7, #8]
 800c0e6:	009b      	lsls	r3, r3, #2
 800c0e8:	68fa      	ldr	r2, [r7, #12]
 800c0ea:	8992      	ldrh	r2, [r2, #12]
 800c0ec:	fbb3 f0f2 	udiv	r0, r3, r2
 800c0f0:	fb02 f200 	mul.w	r2, r2, r0
 800c0f4:	1a9b      	subs	r3, r3, r2
 800c0f6:	440b      	add	r3, r1
 800c0f8:	6879      	ldr	r1, [r7, #4]
 800c0fa:	4618      	mov	r0, r3
 800c0fc:	f7ff fb12 	bl	800b724 <st_dword>
			fs->wflag = 1;
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	2201      	movs	r2, #1
 800c104:	70da      	strb	r2, [r3, #3]
			break;
 800c106:	e006      	b.n	800c116 <put_fat+0x224>
			if (res != FR_OK) break;
 800c108:	bf00      	nop
 800c10a:	e004      	b.n	800c116 <put_fat+0x224>
			if (res != FR_OK) break;
 800c10c:	bf00      	nop
 800c10e:	e002      	b.n	800c116 <put_fat+0x224>
			if (res != FR_OK) break;
 800c110:	bf00      	nop
 800c112:	e000      	b.n	800c116 <put_fat+0x224>
			if (res != FR_OK) break;
 800c114:	bf00      	nop
		}
	}
	return res;
 800c116:	7ffb      	ldrb	r3, [r7, #31]
}
 800c118:	4618      	mov	r0, r3
 800c11a:	3724      	adds	r7, #36	; 0x24
 800c11c:	46bd      	mov	sp, r7
 800c11e:	bd90      	pop	{r4, r7, pc}

0800c120 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800c120:	b580      	push	{r7, lr}
 800c122:	b088      	sub	sp, #32
 800c124:	af00      	add	r7, sp, #0
 800c126:	60f8      	str	r0, [r7, #12]
 800c128:	60b9      	str	r1, [r7, #8]
 800c12a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800c12c:	2300      	movs	r3, #0
 800c12e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	681b      	ldr	r3, [r3, #0]
 800c134:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800c136:	68bb      	ldr	r3, [r7, #8]
 800c138:	2b01      	cmp	r3, #1
 800c13a:	d904      	bls.n	800c146 <remove_chain+0x26>
 800c13c:	69bb      	ldr	r3, [r7, #24]
 800c13e:	69db      	ldr	r3, [r3, #28]
 800c140:	68ba      	ldr	r2, [r7, #8]
 800c142:	429a      	cmp	r2, r3
 800c144:	d301      	bcc.n	800c14a <remove_chain+0x2a>
 800c146:	2302      	movs	r3, #2
 800c148:	e04b      	b.n	800c1e2 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d00c      	beq.n	800c16a <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800c150:	f04f 32ff 	mov.w	r2, #4294967295
 800c154:	6879      	ldr	r1, [r7, #4]
 800c156:	69b8      	ldr	r0, [r7, #24]
 800c158:	f7ff fecb 	bl	800bef2 <put_fat>
 800c15c:	4603      	mov	r3, r0
 800c15e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800c160:	7ffb      	ldrb	r3, [r7, #31]
 800c162:	2b00      	cmp	r3, #0
 800c164:	d001      	beq.n	800c16a <remove_chain+0x4a>
 800c166:	7ffb      	ldrb	r3, [r7, #31]
 800c168:	e03b      	b.n	800c1e2 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800c16a:	68b9      	ldr	r1, [r7, #8]
 800c16c:	68f8      	ldr	r0, [r7, #12]
 800c16e:	f7ff fdf0 	bl	800bd52 <get_fat>
 800c172:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800c174:	697b      	ldr	r3, [r7, #20]
 800c176:	2b00      	cmp	r3, #0
 800c178:	d031      	beq.n	800c1de <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800c17a:	697b      	ldr	r3, [r7, #20]
 800c17c:	2b01      	cmp	r3, #1
 800c17e:	d101      	bne.n	800c184 <remove_chain+0x64>
 800c180:	2302      	movs	r3, #2
 800c182:	e02e      	b.n	800c1e2 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800c184:	697b      	ldr	r3, [r7, #20]
 800c186:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c18a:	d101      	bne.n	800c190 <remove_chain+0x70>
 800c18c:	2301      	movs	r3, #1
 800c18e:	e028      	b.n	800c1e2 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800c190:	2200      	movs	r2, #0
 800c192:	68b9      	ldr	r1, [r7, #8]
 800c194:	69b8      	ldr	r0, [r7, #24]
 800c196:	f7ff feac 	bl	800bef2 <put_fat>
 800c19a:	4603      	mov	r3, r0
 800c19c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800c19e:	7ffb      	ldrb	r3, [r7, #31]
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d001      	beq.n	800c1a8 <remove_chain+0x88>
 800c1a4:	7ffb      	ldrb	r3, [r7, #31]
 800c1a6:	e01c      	b.n	800c1e2 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800c1a8:	69bb      	ldr	r3, [r7, #24]
 800c1aa:	699a      	ldr	r2, [r3, #24]
 800c1ac:	69bb      	ldr	r3, [r7, #24]
 800c1ae:	69db      	ldr	r3, [r3, #28]
 800c1b0:	3b02      	subs	r3, #2
 800c1b2:	429a      	cmp	r2, r3
 800c1b4:	d20b      	bcs.n	800c1ce <remove_chain+0xae>
			fs->free_clst++;
 800c1b6:	69bb      	ldr	r3, [r7, #24]
 800c1b8:	699b      	ldr	r3, [r3, #24]
 800c1ba:	1c5a      	adds	r2, r3, #1
 800c1bc:	69bb      	ldr	r3, [r7, #24]
 800c1be:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 800c1c0:	69bb      	ldr	r3, [r7, #24]
 800c1c2:	791b      	ldrb	r3, [r3, #4]
 800c1c4:	f043 0301 	orr.w	r3, r3, #1
 800c1c8:	b2da      	uxtb	r2, r3
 800c1ca:	69bb      	ldr	r3, [r7, #24]
 800c1cc:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800c1ce:	697b      	ldr	r3, [r7, #20]
 800c1d0:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800c1d2:	69bb      	ldr	r3, [r7, #24]
 800c1d4:	69db      	ldr	r3, [r3, #28]
 800c1d6:	68ba      	ldr	r2, [r7, #8]
 800c1d8:	429a      	cmp	r2, r3
 800c1da:	d3c6      	bcc.n	800c16a <remove_chain+0x4a>
 800c1dc:	e000      	b.n	800c1e0 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800c1de:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800c1e0:	2300      	movs	r3, #0
}
 800c1e2:	4618      	mov	r0, r3
 800c1e4:	3720      	adds	r7, #32
 800c1e6:	46bd      	mov	sp, r7
 800c1e8:	bd80      	pop	{r7, pc}

0800c1ea <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800c1ea:	b580      	push	{r7, lr}
 800c1ec:	b088      	sub	sp, #32
 800c1ee:	af00      	add	r7, sp, #0
 800c1f0:	6078      	str	r0, [r7, #4]
 800c1f2:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800c1fa:	683b      	ldr	r3, [r7, #0]
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d10d      	bne.n	800c21c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800c200:	693b      	ldr	r3, [r7, #16]
 800c202:	695b      	ldr	r3, [r3, #20]
 800c204:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800c206:	69bb      	ldr	r3, [r7, #24]
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d004      	beq.n	800c216 <create_chain+0x2c>
 800c20c:	693b      	ldr	r3, [r7, #16]
 800c20e:	69db      	ldr	r3, [r3, #28]
 800c210:	69ba      	ldr	r2, [r7, #24]
 800c212:	429a      	cmp	r2, r3
 800c214:	d31b      	bcc.n	800c24e <create_chain+0x64>
 800c216:	2301      	movs	r3, #1
 800c218:	61bb      	str	r3, [r7, #24]
 800c21a:	e018      	b.n	800c24e <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800c21c:	6839      	ldr	r1, [r7, #0]
 800c21e:	6878      	ldr	r0, [r7, #4]
 800c220:	f7ff fd97 	bl	800bd52 <get_fat>
 800c224:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800c226:	68fb      	ldr	r3, [r7, #12]
 800c228:	2b01      	cmp	r3, #1
 800c22a:	d801      	bhi.n	800c230 <create_chain+0x46>
 800c22c:	2301      	movs	r3, #1
 800c22e:	e070      	b.n	800c312 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c236:	d101      	bne.n	800c23c <create_chain+0x52>
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	e06a      	b.n	800c312 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800c23c:	693b      	ldr	r3, [r7, #16]
 800c23e:	69db      	ldr	r3, [r3, #28]
 800c240:	68fa      	ldr	r2, [r7, #12]
 800c242:	429a      	cmp	r2, r3
 800c244:	d201      	bcs.n	800c24a <create_chain+0x60>
 800c246:	68fb      	ldr	r3, [r7, #12]
 800c248:	e063      	b.n	800c312 <create_chain+0x128>
		scl = clst;
 800c24a:	683b      	ldr	r3, [r7, #0]
 800c24c:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800c24e:	69bb      	ldr	r3, [r7, #24]
 800c250:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800c252:	69fb      	ldr	r3, [r7, #28]
 800c254:	3301      	adds	r3, #1
 800c256:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800c258:	693b      	ldr	r3, [r7, #16]
 800c25a:	69db      	ldr	r3, [r3, #28]
 800c25c:	69fa      	ldr	r2, [r7, #28]
 800c25e:	429a      	cmp	r2, r3
 800c260:	d307      	bcc.n	800c272 <create_chain+0x88>
				ncl = 2;
 800c262:	2302      	movs	r3, #2
 800c264:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800c266:	69fa      	ldr	r2, [r7, #28]
 800c268:	69bb      	ldr	r3, [r7, #24]
 800c26a:	429a      	cmp	r2, r3
 800c26c:	d901      	bls.n	800c272 <create_chain+0x88>
 800c26e:	2300      	movs	r3, #0
 800c270:	e04f      	b.n	800c312 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800c272:	69f9      	ldr	r1, [r7, #28]
 800c274:	6878      	ldr	r0, [r7, #4]
 800c276:	f7ff fd6c 	bl	800bd52 <get_fat>
 800c27a:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d00e      	beq.n	800c2a0 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	2b01      	cmp	r3, #1
 800c286:	d003      	beq.n	800c290 <create_chain+0xa6>
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c28e:	d101      	bne.n	800c294 <create_chain+0xaa>
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	e03e      	b.n	800c312 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800c294:	69fa      	ldr	r2, [r7, #28]
 800c296:	69bb      	ldr	r3, [r7, #24]
 800c298:	429a      	cmp	r2, r3
 800c29a:	d1da      	bne.n	800c252 <create_chain+0x68>
 800c29c:	2300      	movs	r3, #0
 800c29e:	e038      	b.n	800c312 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800c2a0:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800c2a2:	f04f 32ff 	mov.w	r2, #4294967295
 800c2a6:	69f9      	ldr	r1, [r7, #28]
 800c2a8:	6938      	ldr	r0, [r7, #16]
 800c2aa:	f7ff fe22 	bl	800bef2 <put_fat>
 800c2ae:	4603      	mov	r3, r0
 800c2b0:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800c2b2:	7dfb      	ldrb	r3, [r7, #23]
 800c2b4:	2b00      	cmp	r3, #0
 800c2b6:	d109      	bne.n	800c2cc <create_chain+0xe2>
 800c2b8:	683b      	ldr	r3, [r7, #0]
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d006      	beq.n	800c2cc <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800c2be:	69fa      	ldr	r2, [r7, #28]
 800c2c0:	6839      	ldr	r1, [r7, #0]
 800c2c2:	6938      	ldr	r0, [r7, #16]
 800c2c4:	f7ff fe15 	bl	800bef2 <put_fat>
 800c2c8:	4603      	mov	r3, r0
 800c2ca:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800c2cc:	7dfb      	ldrb	r3, [r7, #23]
 800c2ce:	2b00      	cmp	r3, #0
 800c2d0:	d116      	bne.n	800c300 <create_chain+0x116>
		fs->last_clst = ncl;
 800c2d2:	693b      	ldr	r3, [r7, #16]
 800c2d4:	69fa      	ldr	r2, [r7, #28]
 800c2d6:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800c2d8:	693b      	ldr	r3, [r7, #16]
 800c2da:	699a      	ldr	r2, [r3, #24]
 800c2dc:	693b      	ldr	r3, [r7, #16]
 800c2de:	69db      	ldr	r3, [r3, #28]
 800c2e0:	3b02      	subs	r3, #2
 800c2e2:	429a      	cmp	r2, r3
 800c2e4:	d804      	bhi.n	800c2f0 <create_chain+0x106>
 800c2e6:	693b      	ldr	r3, [r7, #16]
 800c2e8:	699b      	ldr	r3, [r3, #24]
 800c2ea:	1e5a      	subs	r2, r3, #1
 800c2ec:	693b      	ldr	r3, [r7, #16]
 800c2ee:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 800c2f0:	693b      	ldr	r3, [r7, #16]
 800c2f2:	791b      	ldrb	r3, [r3, #4]
 800c2f4:	f043 0301 	orr.w	r3, r3, #1
 800c2f8:	b2da      	uxtb	r2, r3
 800c2fa:	693b      	ldr	r3, [r7, #16]
 800c2fc:	711a      	strb	r2, [r3, #4]
 800c2fe:	e007      	b.n	800c310 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c300:	7dfb      	ldrb	r3, [r7, #23]
 800c302:	2b01      	cmp	r3, #1
 800c304:	d102      	bne.n	800c30c <create_chain+0x122>
 800c306:	f04f 33ff 	mov.w	r3, #4294967295
 800c30a:	e000      	b.n	800c30e <create_chain+0x124>
 800c30c:	2301      	movs	r3, #1
 800c30e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c310:	69fb      	ldr	r3, [r7, #28]
}
 800c312:	4618      	mov	r0, r3
 800c314:	3720      	adds	r7, #32
 800c316:	46bd      	mov	sp, r7
 800c318:	bd80      	pop	{r7, pc}

0800c31a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800c31a:	b480      	push	{r7}
 800c31c:	b087      	sub	sp, #28
 800c31e:	af00      	add	r7, sp, #0
 800c320:	6078      	str	r0, [r7, #4]
 800c322:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c32e:	3304      	adds	r3, #4
 800c330:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	899b      	ldrh	r3, [r3, #12]
 800c336:	461a      	mov	r2, r3
 800c338:	683b      	ldr	r3, [r7, #0]
 800c33a:	fbb3 f3f2 	udiv	r3, r3, r2
 800c33e:	68fa      	ldr	r2, [r7, #12]
 800c340:	8952      	ldrh	r2, [r2, #10]
 800c342:	fbb3 f3f2 	udiv	r3, r3, r2
 800c346:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c348:	693b      	ldr	r3, [r7, #16]
 800c34a:	1d1a      	adds	r2, r3, #4
 800c34c:	613a      	str	r2, [r7, #16]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800c352:	68bb      	ldr	r3, [r7, #8]
 800c354:	2b00      	cmp	r3, #0
 800c356:	d101      	bne.n	800c35c <clmt_clust+0x42>
 800c358:	2300      	movs	r3, #0
 800c35a:	e010      	b.n	800c37e <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800c35c:	697a      	ldr	r2, [r7, #20]
 800c35e:	68bb      	ldr	r3, [r7, #8]
 800c360:	429a      	cmp	r2, r3
 800c362:	d307      	bcc.n	800c374 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800c364:	697a      	ldr	r2, [r7, #20]
 800c366:	68bb      	ldr	r3, [r7, #8]
 800c368:	1ad3      	subs	r3, r2, r3
 800c36a:	617b      	str	r3, [r7, #20]
 800c36c:	693b      	ldr	r3, [r7, #16]
 800c36e:	3304      	adds	r3, #4
 800c370:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c372:	e7e9      	b.n	800c348 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800c374:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800c376:	693b      	ldr	r3, [r7, #16]
 800c378:	681a      	ldr	r2, [r3, #0]
 800c37a:	697b      	ldr	r3, [r7, #20]
 800c37c:	4413      	add	r3, r2
}
 800c37e:	4618      	mov	r0, r3
 800c380:	371c      	adds	r7, #28
 800c382:	46bd      	mov	sp, r7
 800c384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c388:	4770      	bx	lr

0800c38a <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800c38a:	b580      	push	{r7, lr}
 800c38c:	b086      	sub	sp, #24
 800c38e:	af00      	add	r7, sp, #0
 800c390:	6078      	str	r0, [r7, #4]
 800c392:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800c39a:	683b      	ldr	r3, [r7, #0]
 800c39c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c3a0:	d204      	bcs.n	800c3ac <dir_sdi+0x22>
 800c3a2:	683b      	ldr	r3, [r7, #0]
 800c3a4:	f003 031f 	and.w	r3, r3, #31
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d001      	beq.n	800c3b0 <dir_sdi+0x26>
		return FR_INT_ERR;
 800c3ac:	2302      	movs	r3, #2
 800c3ae:	e071      	b.n	800c494 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	683a      	ldr	r2, [r7, #0]
 800c3b4:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	689b      	ldr	r3, [r3, #8]
 800c3ba:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800c3bc:	697b      	ldr	r3, [r7, #20]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d106      	bne.n	800c3d0 <dir_sdi+0x46>
 800c3c2:	693b      	ldr	r3, [r7, #16]
 800c3c4:	781b      	ldrb	r3, [r3, #0]
 800c3c6:	2b02      	cmp	r3, #2
 800c3c8:	d902      	bls.n	800c3d0 <dir_sdi+0x46>
		clst = fs->dirbase;
 800c3ca:	693b      	ldr	r3, [r7, #16]
 800c3cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3ce:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800c3d0:	697b      	ldr	r3, [r7, #20]
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d10c      	bne.n	800c3f0 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800c3d6:	683b      	ldr	r3, [r7, #0]
 800c3d8:	095b      	lsrs	r3, r3, #5
 800c3da:	693a      	ldr	r2, [r7, #16]
 800c3dc:	8912      	ldrh	r2, [r2, #8]
 800c3de:	4293      	cmp	r3, r2
 800c3e0:	d301      	bcc.n	800c3e6 <dir_sdi+0x5c>
 800c3e2:	2302      	movs	r3, #2
 800c3e4:	e056      	b.n	800c494 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800c3e6:	693b      	ldr	r3, [r7, #16]
 800c3e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	61da      	str	r2, [r3, #28]
 800c3ee:	e02d      	b.n	800c44c <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800c3f0:	693b      	ldr	r3, [r7, #16]
 800c3f2:	895b      	ldrh	r3, [r3, #10]
 800c3f4:	461a      	mov	r2, r3
 800c3f6:	693b      	ldr	r3, [r7, #16]
 800c3f8:	899b      	ldrh	r3, [r3, #12]
 800c3fa:	fb03 f302 	mul.w	r3, r3, r2
 800c3fe:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c400:	e019      	b.n	800c436 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	6979      	ldr	r1, [r7, #20]
 800c406:	4618      	mov	r0, r3
 800c408:	f7ff fca3 	bl	800bd52 <get_fat>
 800c40c:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c40e:	697b      	ldr	r3, [r7, #20]
 800c410:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c414:	d101      	bne.n	800c41a <dir_sdi+0x90>
 800c416:	2301      	movs	r3, #1
 800c418:	e03c      	b.n	800c494 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800c41a:	697b      	ldr	r3, [r7, #20]
 800c41c:	2b01      	cmp	r3, #1
 800c41e:	d904      	bls.n	800c42a <dir_sdi+0xa0>
 800c420:	693b      	ldr	r3, [r7, #16]
 800c422:	69db      	ldr	r3, [r3, #28]
 800c424:	697a      	ldr	r2, [r7, #20]
 800c426:	429a      	cmp	r2, r3
 800c428:	d301      	bcc.n	800c42e <dir_sdi+0xa4>
 800c42a:	2302      	movs	r3, #2
 800c42c:	e032      	b.n	800c494 <dir_sdi+0x10a>
			ofs -= csz;
 800c42e:	683a      	ldr	r2, [r7, #0]
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	1ad3      	subs	r3, r2, r3
 800c434:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c436:	683a      	ldr	r2, [r7, #0]
 800c438:	68fb      	ldr	r3, [r7, #12]
 800c43a:	429a      	cmp	r2, r3
 800c43c:	d2e1      	bcs.n	800c402 <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800c43e:	6979      	ldr	r1, [r7, #20]
 800c440:	6938      	ldr	r0, [r7, #16]
 800c442:	f7ff fc67 	bl	800bd14 <clust2sect>
 800c446:	4602      	mov	r2, r0
 800c448:	687b      	ldr	r3, [r7, #4]
 800c44a:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	697a      	ldr	r2, [r7, #20]
 800c450:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	69db      	ldr	r3, [r3, #28]
 800c456:	2b00      	cmp	r3, #0
 800c458:	d101      	bne.n	800c45e <dir_sdi+0xd4>
 800c45a:	2302      	movs	r3, #2
 800c45c:	e01a      	b.n	800c494 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	69da      	ldr	r2, [r3, #28]
 800c462:	693b      	ldr	r3, [r7, #16]
 800c464:	899b      	ldrh	r3, [r3, #12]
 800c466:	4619      	mov	r1, r3
 800c468:	683b      	ldr	r3, [r7, #0]
 800c46a:	fbb3 f3f1 	udiv	r3, r3, r1
 800c46e:	441a      	add	r2, r3
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800c474:	693b      	ldr	r3, [r7, #16]
 800c476:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800c47a:	693b      	ldr	r3, [r7, #16]
 800c47c:	899b      	ldrh	r3, [r3, #12]
 800c47e:	461a      	mov	r2, r3
 800c480:	683b      	ldr	r3, [r7, #0]
 800c482:	fbb3 f0f2 	udiv	r0, r3, r2
 800c486:	fb02 f200 	mul.w	r2, r2, r0
 800c48a:	1a9b      	subs	r3, r3, r2
 800c48c:	18ca      	adds	r2, r1, r3
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c492:	2300      	movs	r3, #0
}
 800c494:	4618      	mov	r0, r3
 800c496:	3718      	adds	r7, #24
 800c498:	46bd      	mov	sp, r7
 800c49a:	bd80      	pop	{r7, pc}

0800c49c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800c49c:	b580      	push	{r7, lr}
 800c49e:	b086      	sub	sp, #24
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	6078      	str	r0, [r7, #4]
 800c4a4:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	695b      	ldr	r3, [r3, #20]
 800c4b0:	3320      	adds	r3, #32
 800c4b2:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	69db      	ldr	r3, [r3, #28]
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d003      	beq.n	800c4c4 <dir_next+0x28>
 800c4bc:	68bb      	ldr	r3, [r7, #8]
 800c4be:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c4c2:	d301      	bcc.n	800c4c8 <dir_next+0x2c>
 800c4c4:	2304      	movs	r3, #4
 800c4c6:	e0bb      	b.n	800c640 <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800c4c8:	68fb      	ldr	r3, [r7, #12]
 800c4ca:	899b      	ldrh	r3, [r3, #12]
 800c4cc:	461a      	mov	r2, r3
 800c4ce:	68bb      	ldr	r3, [r7, #8]
 800c4d0:	fbb3 f1f2 	udiv	r1, r3, r2
 800c4d4:	fb02 f201 	mul.w	r2, r2, r1
 800c4d8:	1a9b      	subs	r3, r3, r2
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	f040 809d 	bne.w	800c61a <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	69db      	ldr	r3, [r3, #28]
 800c4e4:	1c5a      	adds	r2, r3, #1
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	699b      	ldr	r3, [r3, #24]
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d10b      	bne.n	800c50a <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800c4f2:	68bb      	ldr	r3, [r7, #8]
 800c4f4:	095b      	lsrs	r3, r3, #5
 800c4f6:	68fa      	ldr	r2, [r7, #12]
 800c4f8:	8912      	ldrh	r2, [r2, #8]
 800c4fa:	4293      	cmp	r3, r2
 800c4fc:	f0c0 808d 	bcc.w	800c61a <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	2200      	movs	r2, #0
 800c504:	61da      	str	r2, [r3, #28]
 800c506:	2304      	movs	r3, #4
 800c508:	e09a      	b.n	800c640 <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	899b      	ldrh	r3, [r3, #12]
 800c50e:	461a      	mov	r2, r3
 800c510:	68bb      	ldr	r3, [r7, #8]
 800c512:	fbb3 f3f2 	udiv	r3, r3, r2
 800c516:	68fa      	ldr	r2, [r7, #12]
 800c518:	8952      	ldrh	r2, [r2, #10]
 800c51a:	3a01      	subs	r2, #1
 800c51c:	4013      	ands	r3, r2
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d17b      	bne.n	800c61a <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800c522:	687a      	ldr	r2, [r7, #4]
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	699b      	ldr	r3, [r3, #24]
 800c528:	4619      	mov	r1, r3
 800c52a:	4610      	mov	r0, r2
 800c52c:	f7ff fc11 	bl	800bd52 <get_fat>
 800c530:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800c532:	697b      	ldr	r3, [r7, #20]
 800c534:	2b01      	cmp	r3, #1
 800c536:	d801      	bhi.n	800c53c <dir_next+0xa0>
 800c538:	2302      	movs	r3, #2
 800c53a:	e081      	b.n	800c640 <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800c53c:	697b      	ldr	r3, [r7, #20]
 800c53e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c542:	d101      	bne.n	800c548 <dir_next+0xac>
 800c544:	2301      	movs	r3, #1
 800c546:	e07b      	b.n	800c640 <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800c548:	68fb      	ldr	r3, [r7, #12]
 800c54a:	69db      	ldr	r3, [r3, #28]
 800c54c:	697a      	ldr	r2, [r7, #20]
 800c54e:	429a      	cmp	r2, r3
 800c550:	d359      	bcc.n	800c606 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800c552:	683b      	ldr	r3, [r7, #0]
 800c554:	2b00      	cmp	r3, #0
 800c556:	d104      	bne.n	800c562 <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	2200      	movs	r2, #0
 800c55c:	61da      	str	r2, [r3, #28]
 800c55e:	2304      	movs	r3, #4
 800c560:	e06e      	b.n	800c640 <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800c562:	687a      	ldr	r2, [r7, #4]
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	699b      	ldr	r3, [r3, #24]
 800c568:	4619      	mov	r1, r3
 800c56a:	4610      	mov	r0, r2
 800c56c:	f7ff fe3d 	bl	800c1ea <create_chain>
 800c570:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800c572:	697b      	ldr	r3, [r7, #20]
 800c574:	2b00      	cmp	r3, #0
 800c576:	d101      	bne.n	800c57c <dir_next+0xe0>
 800c578:	2307      	movs	r3, #7
 800c57a:	e061      	b.n	800c640 <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800c57c:	697b      	ldr	r3, [r7, #20]
 800c57e:	2b01      	cmp	r3, #1
 800c580:	d101      	bne.n	800c586 <dir_next+0xea>
 800c582:	2302      	movs	r3, #2
 800c584:	e05c      	b.n	800c640 <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c586:	697b      	ldr	r3, [r7, #20]
 800c588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c58c:	d101      	bne.n	800c592 <dir_next+0xf6>
 800c58e:	2301      	movs	r3, #1
 800c590:	e056      	b.n	800c640 <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800c592:	68f8      	ldr	r0, [r7, #12]
 800c594:	f7ff fadc 	bl	800bb50 <sync_window>
 800c598:	4603      	mov	r3, r0
 800c59a:	2b00      	cmp	r3, #0
 800c59c:	d001      	beq.n	800c5a2 <dir_next+0x106>
 800c59e:	2301      	movs	r3, #1
 800c5a0:	e04e      	b.n	800c640 <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800c5a2:	68fb      	ldr	r3, [r7, #12]
 800c5a4:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	899b      	ldrh	r3, [r3, #12]
 800c5ac:	461a      	mov	r2, r3
 800c5ae:	2100      	movs	r1, #0
 800c5b0:	f7ff f905 	bl	800b7be <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c5b4:	2300      	movs	r3, #0
 800c5b6:	613b      	str	r3, [r7, #16]
 800c5b8:	6979      	ldr	r1, [r7, #20]
 800c5ba:	68f8      	ldr	r0, [r7, #12]
 800c5bc:	f7ff fbaa 	bl	800bd14 <clust2sect>
 800c5c0:	4602      	mov	r2, r0
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	635a      	str	r2, [r3, #52]	; 0x34
 800c5c6:	e012      	b.n	800c5ee <dir_next+0x152>
						fs->wflag = 1;
 800c5c8:	68fb      	ldr	r3, [r7, #12]
 800c5ca:	2201      	movs	r2, #1
 800c5cc:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800c5ce:	68f8      	ldr	r0, [r7, #12]
 800c5d0:	f7ff fabe 	bl	800bb50 <sync_window>
 800c5d4:	4603      	mov	r3, r0
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d001      	beq.n	800c5de <dir_next+0x142>
 800c5da:	2301      	movs	r3, #1
 800c5dc:	e030      	b.n	800c640 <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c5de:	693b      	ldr	r3, [r7, #16]
 800c5e0:	3301      	adds	r3, #1
 800c5e2:	613b      	str	r3, [r7, #16]
 800c5e4:	68fb      	ldr	r3, [r7, #12]
 800c5e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c5e8:	1c5a      	adds	r2, r3, #1
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	635a      	str	r2, [r3, #52]	; 0x34
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	895b      	ldrh	r3, [r3, #10]
 800c5f2:	461a      	mov	r2, r3
 800c5f4:	693b      	ldr	r3, [r7, #16]
 800c5f6:	4293      	cmp	r3, r2
 800c5f8:	d3e6      	bcc.n	800c5c8 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c5fe:	693b      	ldr	r3, [r7, #16]
 800c600:	1ad2      	subs	r2, r2, r3
 800c602:	68fb      	ldr	r3, [r7, #12]
 800c604:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	697a      	ldr	r2, [r7, #20]
 800c60a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800c60c:	6979      	ldr	r1, [r7, #20]
 800c60e:	68f8      	ldr	r0, [r7, #12]
 800c610:	f7ff fb80 	bl	800bd14 <clust2sect>
 800c614:	4602      	mov	r2, r0
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800c61a:	687b      	ldr	r3, [r7, #4]
 800c61c:	68ba      	ldr	r2, [r7, #8]
 800c61e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	899b      	ldrh	r3, [r3, #12]
 800c62a:	461a      	mov	r2, r3
 800c62c:	68bb      	ldr	r3, [r7, #8]
 800c62e:	fbb3 f0f2 	udiv	r0, r3, r2
 800c632:	fb02 f200 	mul.w	r2, r2, r0
 800c636:	1a9b      	subs	r3, r3, r2
 800c638:	18ca      	adds	r2, r1, r3
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c63e:	2300      	movs	r3, #0
}
 800c640:	4618      	mov	r0, r3
 800c642:	3718      	adds	r7, #24
 800c644:	46bd      	mov	sp, r7
 800c646:	bd80      	pop	{r7, pc}

0800c648 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800c648:	b580      	push	{r7, lr}
 800c64a:	b086      	sub	sp, #24
 800c64c:	af00      	add	r7, sp, #0
 800c64e:	6078      	str	r0, [r7, #4]
 800c650:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800c658:	2100      	movs	r1, #0
 800c65a:	6878      	ldr	r0, [r7, #4]
 800c65c:	f7ff fe95 	bl	800c38a <dir_sdi>
 800c660:	4603      	mov	r3, r0
 800c662:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c664:	7dfb      	ldrb	r3, [r7, #23]
 800c666:	2b00      	cmp	r3, #0
 800c668:	d12b      	bne.n	800c6c2 <dir_alloc+0x7a>
		n = 0;
 800c66a:	2300      	movs	r3, #0
 800c66c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	69db      	ldr	r3, [r3, #28]
 800c672:	4619      	mov	r1, r3
 800c674:	68f8      	ldr	r0, [r7, #12]
 800c676:	f7ff faaf 	bl	800bbd8 <move_window>
 800c67a:	4603      	mov	r3, r0
 800c67c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c67e:	7dfb      	ldrb	r3, [r7, #23]
 800c680:	2b00      	cmp	r3, #0
 800c682:	d11d      	bne.n	800c6c0 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	6a1b      	ldr	r3, [r3, #32]
 800c688:	781b      	ldrb	r3, [r3, #0]
 800c68a:	2be5      	cmp	r3, #229	; 0xe5
 800c68c:	d004      	beq.n	800c698 <dir_alloc+0x50>
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	6a1b      	ldr	r3, [r3, #32]
 800c692:	781b      	ldrb	r3, [r3, #0]
 800c694:	2b00      	cmp	r3, #0
 800c696:	d107      	bne.n	800c6a8 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800c698:	693b      	ldr	r3, [r7, #16]
 800c69a:	3301      	adds	r3, #1
 800c69c:	613b      	str	r3, [r7, #16]
 800c69e:	693a      	ldr	r2, [r7, #16]
 800c6a0:	683b      	ldr	r3, [r7, #0]
 800c6a2:	429a      	cmp	r2, r3
 800c6a4:	d102      	bne.n	800c6ac <dir_alloc+0x64>
 800c6a6:	e00c      	b.n	800c6c2 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800c6a8:	2300      	movs	r3, #0
 800c6aa:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800c6ac:	2101      	movs	r1, #1
 800c6ae:	6878      	ldr	r0, [r7, #4]
 800c6b0:	f7ff fef4 	bl	800c49c <dir_next>
 800c6b4:	4603      	mov	r3, r0
 800c6b6:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800c6b8:	7dfb      	ldrb	r3, [r7, #23]
 800c6ba:	2b00      	cmp	r3, #0
 800c6bc:	d0d7      	beq.n	800c66e <dir_alloc+0x26>
 800c6be:	e000      	b.n	800c6c2 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800c6c0:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800c6c2:	7dfb      	ldrb	r3, [r7, #23]
 800c6c4:	2b04      	cmp	r3, #4
 800c6c6:	d101      	bne.n	800c6cc <dir_alloc+0x84>
 800c6c8:	2307      	movs	r3, #7
 800c6ca:	75fb      	strb	r3, [r7, #23]
	return res;
 800c6cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800c6ce:	4618      	mov	r0, r3
 800c6d0:	3718      	adds	r7, #24
 800c6d2:	46bd      	mov	sp, r7
 800c6d4:	bd80      	pop	{r7, pc}

0800c6d6 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800c6d6:	b580      	push	{r7, lr}
 800c6d8:	b084      	sub	sp, #16
 800c6da:	af00      	add	r7, sp, #0
 800c6dc:	6078      	str	r0, [r7, #4]
 800c6de:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800c6e0:	683b      	ldr	r3, [r7, #0]
 800c6e2:	331a      	adds	r3, #26
 800c6e4:	4618      	mov	r0, r3
 800c6e6:	f7fe ffc7 	bl	800b678 <ld_word>
 800c6ea:	4603      	mov	r3, r0
 800c6ec:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	781b      	ldrb	r3, [r3, #0]
 800c6f2:	2b03      	cmp	r3, #3
 800c6f4:	d109      	bne.n	800c70a <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800c6f6:	683b      	ldr	r3, [r7, #0]
 800c6f8:	3314      	adds	r3, #20
 800c6fa:	4618      	mov	r0, r3
 800c6fc:	f7fe ffbc 	bl	800b678 <ld_word>
 800c700:	4603      	mov	r3, r0
 800c702:	041b      	lsls	r3, r3, #16
 800c704:	68fa      	ldr	r2, [r7, #12]
 800c706:	4313      	orrs	r3, r2
 800c708:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800c70a:	68fb      	ldr	r3, [r7, #12]
}
 800c70c:	4618      	mov	r0, r3
 800c70e:	3710      	adds	r7, #16
 800c710:	46bd      	mov	sp, r7
 800c712:	bd80      	pop	{r7, pc}

0800c714 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800c714:	b580      	push	{r7, lr}
 800c716:	b084      	sub	sp, #16
 800c718:	af00      	add	r7, sp, #0
 800c71a:	60f8      	str	r0, [r7, #12]
 800c71c:	60b9      	str	r1, [r7, #8]
 800c71e:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800c720:	68bb      	ldr	r3, [r7, #8]
 800c722:	331a      	adds	r3, #26
 800c724:	687a      	ldr	r2, [r7, #4]
 800c726:	b292      	uxth	r2, r2
 800c728:	4611      	mov	r1, r2
 800c72a:	4618      	mov	r0, r3
 800c72c:	f7fe ffdf 	bl	800b6ee <st_word>
	if (fs->fs_type == FS_FAT32) {
 800c730:	68fb      	ldr	r3, [r7, #12]
 800c732:	781b      	ldrb	r3, [r3, #0]
 800c734:	2b03      	cmp	r3, #3
 800c736:	d109      	bne.n	800c74c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800c738:	68bb      	ldr	r3, [r7, #8]
 800c73a:	f103 0214 	add.w	r2, r3, #20
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	0c1b      	lsrs	r3, r3, #16
 800c742:	b29b      	uxth	r3, r3
 800c744:	4619      	mov	r1, r3
 800c746:	4610      	mov	r0, r2
 800c748:	f7fe ffd1 	bl	800b6ee <st_word>
	}
}
 800c74c:	bf00      	nop
 800c74e:	3710      	adds	r7, #16
 800c750:	46bd      	mov	sp, r7
 800c752:	bd80      	pop	{r7, pc}

0800c754 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800c754:	b590      	push	{r4, r7, lr}
 800c756:	b087      	sub	sp, #28
 800c758:	af00      	add	r7, sp, #0
 800c75a:	6078      	str	r0, [r7, #4]
 800c75c:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800c75e:	683b      	ldr	r3, [r7, #0]
 800c760:	331a      	adds	r3, #26
 800c762:	4618      	mov	r0, r3
 800c764:	f7fe ff88 	bl	800b678 <ld_word>
 800c768:	4603      	mov	r3, r0
 800c76a:	2b00      	cmp	r3, #0
 800c76c:	d001      	beq.n	800c772 <cmp_lfn+0x1e>
 800c76e:	2300      	movs	r3, #0
 800c770:	e059      	b.n	800c826 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800c772:	683b      	ldr	r3, [r7, #0]
 800c774:	781b      	ldrb	r3, [r3, #0]
 800c776:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c77a:	1e5a      	subs	r2, r3, #1
 800c77c:	4613      	mov	r3, r2
 800c77e:	005b      	lsls	r3, r3, #1
 800c780:	4413      	add	r3, r2
 800c782:	009b      	lsls	r3, r3, #2
 800c784:	4413      	add	r3, r2
 800c786:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800c788:	2301      	movs	r3, #1
 800c78a:	81fb      	strh	r3, [r7, #14]
 800c78c:	2300      	movs	r3, #0
 800c78e:	613b      	str	r3, [r7, #16]
 800c790:	e033      	b.n	800c7fa <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800c792:	4a27      	ldr	r2, [pc, #156]	; (800c830 <cmp_lfn+0xdc>)
 800c794:	693b      	ldr	r3, [r7, #16]
 800c796:	4413      	add	r3, r2
 800c798:	781b      	ldrb	r3, [r3, #0]
 800c79a:	461a      	mov	r2, r3
 800c79c:	683b      	ldr	r3, [r7, #0]
 800c79e:	4413      	add	r3, r2
 800c7a0:	4618      	mov	r0, r3
 800c7a2:	f7fe ff69 	bl	800b678 <ld_word>
 800c7a6:	4603      	mov	r3, r0
 800c7a8:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800c7aa:	89fb      	ldrh	r3, [r7, #14]
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d01a      	beq.n	800c7e6 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800c7b0:	697b      	ldr	r3, [r7, #20]
 800c7b2:	2bfe      	cmp	r3, #254	; 0xfe
 800c7b4:	d812      	bhi.n	800c7dc <cmp_lfn+0x88>
 800c7b6:	89bb      	ldrh	r3, [r7, #12]
 800c7b8:	4618      	mov	r0, r3
 800c7ba:	f001 fd77 	bl	800e2ac <ff_wtoupper>
 800c7be:	4603      	mov	r3, r0
 800c7c0:	461c      	mov	r4, r3
 800c7c2:	697b      	ldr	r3, [r7, #20]
 800c7c4:	1c5a      	adds	r2, r3, #1
 800c7c6:	617a      	str	r2, [r7, #20]
 800c7c8:	005b      	lsls	r3, r3, #1
 800c7ca:	687a      	ldr	r2, [r7, #4]
 800c7cc:	4413      	add	r3, r2
 800c7ce:	881b      	ldrh	r3, [r3, #0]
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	f001 fd6b 	bl	800e2ac <ff_wtoupper>
 800c7d6:	4603      	mov	r3, r0
 800c7d8:	429c      	cmp	r4, r3
 800c7da:	d001      	beq.n	800c7e0 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800c7dc:	2300      	movs	r3, #0
 800c7de:	e022      	b.n	800c826 <cmp_lfn+0xd2>
			}
			wc = uc;
 800c7e0:	89bb      	ldrh	r3, [r7, #12]
 800c7e2:	81fb      	strh	r3, [r7, #14]
 800c7e4:	e006      	b.n	800c7f4 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800c7e6:	89bb      	ldrh	r3, [r7, #12]
 800c7e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c7ec:	4293      	cmp	r3, r2
 800c7ee:	d001      	beq.n	800c7f4 <cmp_lfn+0xa0>
 800c7f0:	2300      	movs	r3, #0
 800c7f2:	e018      	b.n	800c826 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800c7f4:	693b      	ldr	r3, [r7, #16]
 800c7f6:	3301      	adds	r3, #1
 800c7f8:	613b      	str	r3, [r7, #16]
 800c7fa:	693b      	ldr	r3, [r7, #16]
 800c7fc:	2b0c      	cmp	r3, #12
 800c7fe:	d9c8      	bls.n	800c792 <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800c800:	683b      	ldr	r3, [r7, #0]
 800c802:	781b      	ldrb	r3, [r3, #0]
 800c804:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d00b      	beq.n	800c824 <cmp_lfn+0xd0>
 800c80c:	89fb      	ldrh	r3, [r7, #14]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d008      	beq.n	800c824 <cmp_lfn+0xd0>
 800c812:	697b      	ldr	r3, [r7, #20]
 800c814:	005b      	lsls	r3, r3, #1
 800c816:	687a      	ldr	r2, [r7, #4]
 800c818:	4413      	add	r3, r2
 800c81a:	881b      	ldrh	r3, [r3, #0]
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	d001      	beq.n	800c824 <cmp_lfn+0xd0>
 800c820:	2300      	movs	r3, #0
 800c822:	e000      	b.n	800c826 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800c824:	2301      	movs	r3, #1
}
 800c826:	4618      	mov	r0, r3
 800c828:	371c      	adds	r7, #28
 800c82a:	46bd      	mov	sp, r7
 800c82c:	bd90      	pop	{r4, r7, pc}
 800c82e:	bf00      	nop
 800c830:	080126cc 	.word	0x080126cc

0800c834 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800c834:	b580      	push	{r7, lr}
 800c836:	b088      	sub	sp, #32
 800c838:	af00      	add	r7, sp, #0
 800c83a:	60f8      	str	r0, [r7, #12]
 800c83c:	60b9      	str	r1, [r7, #8]
 800c83e:	4611      	mov	r1, r2
 800c840:	461a      	mov	r2, r3
 800c842:	460b      	mov	r3, r1
 800c844:	71fb      	strb	r3, [r7, #7]
 800c846:	4613      	mov	r3, r2
 800c848:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800c84a:	68bb      	ldr	r3, [r7, #8]
 800c84c:	330d      	adds	r3, #13
 800c84e:	79ba      	ldrb	r2, [r7, #6]
 800c850:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800c852:	68bb      	ldr	r3, [r7, #8]
 800c854:	330b      	adds	r3, #11
 800c856:	220f      	movs	r2, #15
 800c858:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800c85a:	68bb      	ldr	r3, [r7, #8]
 800c85c:	330c      	adds	r3, #12
 800c85e:	2200      	movs	r2, #0
 800c860:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800c862:	68bb      	ldr	r3, [r7, #8]
 800c864:	331a      	adds	r3, #26
 800c866:	2100      	movs	r1, #0
 800c868:	4618      	mov	r0, r3
 800c86a:	f7fe ff40 	bl	800b6ee <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800c86e:	79fb      	ldrb	r3, [r7, #7]
 800c870:	1e5a      	subs	r2, r3, #1
 800c872:	4613      	mov	r3, r2
 800c874:	005b      	lsls	r3, r3, #1
 800c876:	4413      	add	r3, r2
 800c878:	009b      	lsls	r3, r3, #2
 800c87a:	4413      	add	r3, r2
 800c87c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800c87e:	2300      	movs	r3, #0
 800c880:	82fb      	strh	r3, [r7, #22]
 800c882:	2300      	movs	r3, #0
 800c884:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800c886:	8afb      	ldrh	r3, [r7, #22]
 800c888:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c88c:	4293      	cmp	r3, r2
 800c88e:	d007      	beq.n	800c8a0 <put_lfn+0x6c>
 800c890:	69fb      	ldr	r3, [r7, #28]
 800c892:	1c5a      	adds	r2, r3, #1
 800c894:	61fa      	str	r2, [r7, #28]
 800c896:	005b      	lsls	r3, r3, #1
 800c898:	68fa      	ldr	r2, [r7, #12]
 800c89a:	4413      	add	r3, r2
 800c89c:	881b      	ldrh	r3, [r3, #0]
 800c89e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800c8a0:	4a17      	ldr	r2, [pc, #92]	; (800c900 <put_lfn+0xcc>)
 800c8a2:	69bb      	ldr	r3, [r7, #24]
 800c8a4:	4413      	add	r3, r2
 800c8a6:	781b      	ldrb	r3, [r3, #0]
 800c8a8:	461a      	mov	r2, r3
 800c8aa:	68bb      	ldr	r3, [r7, #8]
 800c8ac:	4413      	add	r3, r2
 800c8ae:	8afa      	ldrh	r2, [r7, #22]
 800c8b0:	4611      	mov	r1, r2
 800c8b2:	4618      	mov	r0, r3
 800c8b4:	f7fe ff1b 	bl	800b6ee <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800c8b8:	8afb      	ldrh	r3, [r7, #22]
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d102      	bne.n	800c8c4 <put_lfn+0x90>
 800c8be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c8c2:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800c8c4:	69bb      	ldr	r3, [r7, #24]
 800c8c6:	3301      	adds	r3, #1
 800c8c8:	61bb      	str	r3, [r7, #24]
 800c8ca:	69bb      	ldr	r3, [r7, #24]
 800c8cc:	2b0c      	cmp	r3, #12
 800c8ce:	d9da      	bls.n	800c886 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800c8d0:	8afb      	ldrh	r3, [r7, #22]
 800c8d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800c8d6:	4293      	cmp	r3, r2
 800c8d8:	d006      	beq.n	800c8e8 <put_lfn+0xb4>
 800c8da:	69fb      	ldr	r3, [r7, #28]
 800c8dc:	005b      	lsls	r3, r3, #1
 800c8de:	68fa      	ldr	r2, [r7, #12]
 800c8e0:	4413      	add	r3, r2
 800c8e2:	881b      	ldrh	r3, [r3, #0]
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d103      	bne.n	800c8f0 <put_lfn+0xbc>
 800c8e8:	79fb      	ldrb	r3, [r7, #7]
 800c8ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c8ee:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800c8f0:	68bb      	ldr	r3, [r7, #8]
 800c8f2:	79fa      	ldrb	r2, [r7, #7]
 800c8f4:	701a      	strb	r2, [r3, #0]
}
 800c8f6:	bf00      	nop
 800c8f8:	3720      	adds	r7, #32
 800c8fa:	46bd      	mov	sp, r7
 800c8fc:	bd80      	pop	{r7, pc}
 800c8fe:	bf00      	nop
 800c900:	080126cc 	.word	0x080126cc

0800c904 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800c904:	b580      	push	{r7, lr}
 800c906:	b08c      	sub	sp, #48	; 0x30
 800c908:	af00      	add	r7, sp, #0
 800c90a:	60f8      	str	r0, [r7, #12]
 800c90c:	60b9      	str	r1, [r7, #8]
 800c90e:	607a      	str	r2, [r7, #4]
 800c910:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800c912:	220b      	movs	r2, #11
 800c914:	68b9      	ldr	r1, [r7, #8]
 800c916:	68f8      	ldr	r0, [r7, #12]
 800c918:	f7fe ff30 	bl	800b77c <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800c91c:	683b      	ldr	r3, [r7, #0]
 800c91e:	2b05      	cmp	r3, #5
 800c920:	d92b      	bls.n	800c97a <gen_numname+0x76>
		sr = seq;
 800c922:	683b      	ldr	r3, [r7, #0]
 800c924:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800c926:	e022      	b.n	800c96e <gen_numname+0x6a>
			wc = *lfn++;
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	1c9a      	adds	r2, r3, #2
 800c92c:	607a      	str	r2, [r7, #4]
 800c92e:	881b      	ldrh	r3, [r3, #0]
 800c930:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800c932:	2300      	movs	r3, #0
 800c934:	62bb      	str	r3, [r7, #40]	; 0x28
 800c936:	e017      	b.n	800c968 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800c938:	69fb      	ldr	r3, [r7, #28]
 800c93a:	005a      	lsls	r2, r3, #1
 800c93c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c93e:	f003 0301 	and.w	r3, r3, #1
 800c942:	4413      	add	r3, r2
 800c944:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800c946:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800c948:	085b      	lsrs	r3, r3, #1
 800c94a:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800c94c:	69fb      	ldr	r3, [r7, #28]
 800c94e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c952:	2b00      	cmp	r3, #0
 800c954:	d005      	beq.n	800c962 <gen_numname+0x5e>
 800c956:	69fb      	ldr	r3, [r7, #28]
 800c958:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 800c95c:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800c960:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800c962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c964:	3301      	adds	r3, #1
 800c966:	62bb      	str	r3, [r7, #40]	; 0x28
 800c968:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c96a:	2b0f      	cmp	r3, #15
 800c96c:	d9e4      	bls.n	800c938 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	881b      	ldrh	r3, [r3, #0]
 800c972:	2b00      	cmp	r3, #0
 800c974:	d1d8      	bne.n	800c928 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800c976:	69fb      	ldr	r3, [r7, #28]
 800c978:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800c97a:	2307      	movs	r3, #7
 800c97c:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800c97e:	683b      	ldr	r3, [r7, #0]
 800c980:	b2db      	uxtb	r3, r3
 800c982:	f003 030f 	and.w	r3, r3, #15
 800c986:	b2db      	uxtb	r3, r3
 800c988:	3330      	adds	r3, #48	; 0x30
 800c98a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800c98e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c992:	2b39      	cmp	r3, #57	; 0x39
 800c994:	d904      	bls.n	800c9a0 <gen_numname+0x9c>
 800c996:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c99a:	3307      	adds	r3, #7
 800c99c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 800c9a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9a2:	1e5a      	subs	r2, r3, #1
 800c9a4:	62ba      	str	r2, [r7, #40]	; 0x28
 800c9a6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800c9aa:	4413      	add	r3, r2
 800c9ac:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800c9b0:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800c9b4:	683b      	ldr	r3, [r7, #0]
 800c9b6:	091b      	lsrs	r3, r3, #4
 800c9b8:	603b      	str	r3, [r7, #0]
	} while (seq);
 800c9ba:	683b      	ldr	r3, [r7, #0]
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	d1de      	bne.n	800c97e <gen_numname+0x7a>
	ns[i] = '~';
 800c9c0:	f107 0214 	add.w	r2, r7, #20
 800c9c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9c6:	4413      	add	r3, r2
 800c9c8:	227e      	movs	r2, #126	; 0x7e
 800c9ca:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800c9cc:	2300      	movs	r3, #0
 800c9ce:	627b      	str	r3, [r7, #36]	; 0x24
 800c9d0:	e002      	b.n	800c9d8 <gen_numname+0xd4>
 800c9d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9d4:	3301      	adds	r3, #1
 800c9d6:	627b      	str	r3, [r7, #36]	; 0x24
 800c9d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c9da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9dc:	429a      	cmp	r2, r3
 800c9de:	d205      	bcs.n	800c9ec <gen_numname+0xe8>
 800c9e0:	68fa      	ldr	r2, [r7, #12]
 800c9e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9e4:	4413      	add	r3, r2
 800c9e6:	781b      	ldrb	r3, [r3, #0]
 800c9e8:	2b20      	cmp	r3, #32
 800c9ea:	d1f2      	bne.n	800c9d2 <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800c9ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9ee:	2b07      	cmp	r3, #7
 800c9f0:	d808      	bhi.n	800ca04 <gen_numname+0x100>
 800c9f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9f4:	1c5a      	adds	r2, r3, #1
 800c9f6:	62ba      	str	r2, [r7, #40]	; 0x28
 800c9f8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800c9fc:	4413      	add	r3, r2
 800c9fe:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800ca02:	e000      	b.n	800ca06 <gen_numname+0x102>
 800ca04:	2120      	movs	r1, #32
 800ca06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca08:	1c5a      	adds	r2, r3, #1
 800ca0a:	627a      	str	r2, [r7, #36]	; 0x24
 800ca0c:	68fa      	ldr	r2, [r7, #12]
 800ca0e:	4413      	add	r3, r2
 800ca10:	460a      	mov	r2, r1
 800ca12:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800ca14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca16:	2b07      	cmp	r3, #7
 800ca18:	d9e8      	bls.n	800c9ec <gen_numname+0xe8>
}
 800ca1a:	bf00      	nop
 800ca1c:	3730      	adds	r7, #48	; 0x30
 800ca1e:	46bd      	mov	sp, r7
 800ca20:	bd80      	pop	{r7, pc}

0800ca22 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800ca22:	b480      	push	{r7}
 800ca24:	b085      	sub	sp, #20
 800ca26:	af00      	add	r7, sp, #0
 800ca28:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800ca2a:	2300      	movs	r3, #0
 800ca2c:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800ca2e:	230b      	movs	r3, #11
 800ca30:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800ca32:	7bfb      	ldrb	r3, [r7, #15]
 800ca34:	b2da      	uxtb	r2, r3
 800ca36:	0852      	lsrs	r2, r2, #1
 800ca38:	01db      	lsls	r3, r3, #7
 800ca3a:	4313      	orrs	r3, r2
 800ca3c:	b2da      	uxtb	r2, r3
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	1c59      	adds	r1, r3, #1
 800ca42:	6079      	str	r1, [r7, #4]
 800ca44:	781b      	ldrb	r3, [r3, #0]
 800ca46:	4413      	add	r3, r2
 800ca48:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800ca4a:	68bb      	ldr	r3, [r7, #8]
 800ca4c:	3b01      	subs	r3, #1
 800ca4e:	60bb      	str	r3, [r7, #8]
 800ca50:	68bb      	ldr	r3, [r7, #8]
 800ca52:	2b00      	cmp	r3, #0
 800ca54:	d1ed      	bne.n	800ca32 <sum_sfn+0x10>
	return sum;
 800ca56:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca58:	4618      	mov	r0, r3
 800ca5a:	3714      	adds	r7, #20
 800ca5c:	46bd      	mov	sp, r7
 800ca5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca62:	4770      	bx	lr

0800ca64 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800ca64:	b580      	push	{r7, lr}
 800ca66:	b086      	sub	sp, #24
 800ca68:	af00      	add	r7, sp, #0
 800ca6a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800ca72:	2100      	movs	r1, #0
 800ca74:	6878      	ldr	r0, [r7, #4]
 800ca76:	f7ff fc88 	bl	800c38a <dir_sdi>
 800ca7a:	4603      	mov	r3, r0
 800ca7c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800ca7e:	7dfb      	ldrb	r3, [r7, #23]
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d001      	beq.n	800ca88 <dir_find+0x24>
 800ca84:	7dfb      	ldrb	r3, [r7, #23]
 800ca86:	e0a9      	b.n	800cbdc <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800ca88:	23ff      	movs	r3, #255	; 0xff
 800ca8a:	753b      	strb	r3, [r7, #20]
 800ca8c:	7d3b      	ldrb	r3, [r7, #20]
 800ca8e:	757b      	strb	r3, [r7, #21]
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	f04f 32ff 	mov.w	r2, #4294967295
 800ca96:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	69db      	ldr	r3, [r3, #28]
 800ca9c:	4619      	mov	r1, r3
 800ca9e:	6938      	ldr	r0, [r7, #16]
 800caa0:	f7ff f89a 	bl	800bbd8 <move_window>
 800caa4:	4603      	mov	r3, r0
 800caa6:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800caa8:	7dfb      	ldrb	r3, [r7, #23]
 800caaa:	2b00      	cmp	r3, #0
 800caac:	f040 8090 	bne.w	800cbd0 <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	6a1b      	ldr	r3, [r3, #32]
 800cab4:	781b      	ldrb	r3, [r3, #0]
 800cab6:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800cab8:	7dbb      	ldrb	r3, [r7, #22]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d102      	bne.n	800cac4 <dir_find+0x60>
 800cabe:	2304      	movs	r3, #4
 800cac0:	75fb      	strb	r3, [r7, #23]
 800cac2:	e08a      	b.n	800cbda <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800cac4:	687b      	ldr	r3, [r7, #4]
 800cac6:	6a1b      	ldr	r3, [r3, #32]
 800cac8:	330b      	adds	r3, #11
 800caca:	781b      	ldrb	r3, [r3, #0]
 800cacc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cad0:	73fb      	strb	r3, [r7, #15]
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	7bfa      	ldrb	r2, [r7, #15]
 800cad6:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800cad8:	7dbb      	ldrb	r3, [r7, #22]
 800cada:	2be5      	cmp	r3, #229	; 0xe5
 800cadc:	d007      	beq.n	800caee <dir_find+0x8a>
 800cade:	7bfb      	ldrb	r3, [r7, #15]
 800cae0:	f003 0308 	and.w	r3, r3, #8
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d009      	beq.n	800cafc <dir_find+0x98>
 800cae8:	7bfb      	ldrb	r3, [r7, #15]
 800caea:	2b0f      	cmp	r3, #15
 800caec:	d006      	beq.n	800cafc <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800caee:	23ff      	movs	r3, #255	; 0xff
 800caf0:	757b      	strb	r3, [r7, #21]
 800caf2:	687b      	ldr	r3, [r7, #4]
 800caf4:	f04f 32ff 	mov.w	r2, #4294967295
 800caf8:	631a      	str	r2, [r3, #48]	; 0x30
 800cafa:	e05e      	b.n	800cbba <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800cafc:	7bfb      	ldrb	r3, [r7, #15]
 800cafe:	2b0f      	cmp	r3, #15
 800cb00:	d136      	bne.n	800cb70 <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800cb02:	687b      	ldr	r3, [r7, #4]
 800cb04:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800cb08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cb0c:	2b00      	cmp	r3, #0
 800cb0e:	d154      	bne.n	800cbba <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800cb10:	7dbb      	ldrb	r3, [r7, #22]
 800cb12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d00d      	beq.n	800cb36 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	6a1b      	ldr	r3, [r3, #32]
 800cb1e:	7b5b      	ldrb	r3, [r3, #13]
 800cb20:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800cb22:	7dbb      	ldrb	r3, [r7, #22]
 800cb24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cb28:	75bb      	strb	r3, [r7, #22]
 800cb2a:	7dbb      	ldrb	r3, [r7, #22]
 800cb2c:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	695a      	ldr	r2, [r3, #20]
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800cb36:	7dba      	ldrb	r2, [r7, #22]
 800cb38:	7d7b      	ldrb	r3, [r7, #21]
 800cb3a:	429a      	cmp	r2, r3
 800cb3c:	d115      	bne.n	800cb6a <dir_find+0x106>
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	6a1b      	ldr	r3, [r3, #32]
 800cb42:	330d      	adds	r3, #13
 800cb44:	781b      	ldrb	r3, [r3, #0]
 800cb46:	7d3a      	ldrb	r2, [r7, #20]
 800cb48:	429a      	cmp	r2, r3
 800cb4a:	d10e      	bne.n	800cb6a <dir_find+0x106>
 800cb4c:	693b      	ldr	r3, [r7, #16]
 800cb4e:	691a      	ldr	r2, [r3, #16]
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	6a1b      	ldr	r3, [r3, #32]
 800cb54:	4619      	mov	r1, r3
 800cb56:	4610      	mov	r0, r2
 800cb58:	f7ff fdfc 	bl	800c754 <cmp_lfn>
 800cb5c:	4603      	mov	r3, r0
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d003      	beq.n	800cb6a <dir_find+0x106>
 800cb62:	7d7b      	ldrb	r3, [r7, #21]
 800cb64:	3b01      	subs	r3, #1
 800cb66:	b2db      	uxtb	r3, r3
 800cb68:	e000      	b.n	800cb6c <dir_find+0x108>
 800cb6a:	23ff      	movs	r3, #255	; 0xff
 800cb6c:	757b      	strb	r3, [r7, #21]
 800cb6e:	e024      	b.n	800cbba <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800cb70:	7d7b      	ldrb	r3, [r7, #21]
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d109      	bne.n	800cb8a <dir_find+0x126>
 800cb76:	687b      	ldr	r3, [r7, #4]
 800cb78:	6a1b      	ldr	r3, [r3, #32]
 800cb7a:	4618      	mov	r0, r3
 800cb7c:	f7ff ff51 	bl	800ca22 <sum_sfn>
 800cb80:	4603      	mov	r3, r0
 800cb82:	461a      	mov	r2, r3
 800cb84:	7d3b      	ldrb	r3, [r7, #20]
 800cb86:	4293      	cmp	r3, r2
 800cb88:	d024      	beq.n	800cbd4 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800cb90:	f003 0301 	and.w	r3, r3, #1
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d10a      	bne.n	800cbae <dir_find+0x14a>
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	6a18      	ldr	r0, [r3, #32]
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	3324      	adds	r3, #36	; 0x24
 800cba0:	220b      	movs	r2, #11
 800cba2:	4619      	mov	r1, r3
 800cba4:	f7fe fe25 	bl	800b7f2 <mem_cmp>
 800cba8:	4603      	mov	r3, r0
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d014      	beq.n	800cbd8 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800cbae:	23ff      	movs	r3, #255	; 0xff
 800cbb0:	757b      	strb	r3, [r7, #21]
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	f04f 32ff 	mov.w	r2, #4294967295
 800cbb8:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800cbba:	2100      	movs	r1, #0
 800cbbc:	6878      	ldr	r0, [r7, #4]
 800cbbe:	f7ff fc6d 	bl	800c49c <dir_next>
 800cbc2:	4603      	mov	r3, r0
 800cbc4:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800cbc6:	7dfb      	ldrb	r3, [r7, #23]
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	f43f af65 	beq.w	800ca98 <dir_find+0x34>
 800cbce:	e004      	b.n	800cbda <dir_find+0x176>
		if (res != FR_OK) break;
 800cbd0:	bf00      	nop
 800cbd2:	e002      	b.n	800cbda <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800cbd4:	bf00      	nop
 800cbd6:	e000      	b.n	800cbda <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800cbd8:	bf00      	nop

	return res;
 800cbda:	7dfb      	ldrb	r3, [r7, #23]
}
 800cbdc:	4618      	mov	r0, r3
 800cbde:	3718      	adds	r7, #24
 800cbe0:	46bd      	mov	sp, r7
 800cbe2:	bd80      	pop	{r7, pc}

0800cbe4 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800cbe4:	b580      	push	{r7, lr}
 800cbe6:	b08c      	sub	sp, #48	; 0x30
 800cbe8:	af00      	add	r7, sp, #0
 800cbea:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800cbf8:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d001      	beq.n	800cc04 <dir_register+0x20>
 800cc00:	2306      	movs	r3, #6
 800cc02:	e0e0      	b.n	800cdc6 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800cc04:	2300      	movs	r3, #0
 800cc06:	627b      	str	r3, [r7, #36]	; 0x24
 800cc08:	e002      	b.n	800cc10 <dir_register+0x2c>
 800cc0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc0c:	3301      	adds	r3, #1
 800cc0e:	627b      	str	r3, [r7, #36]	; 0x24
 800cc10:	69fb      	ldr	r3, [r7, #28]
 800cc12:	691a      	ldr	r2, [r3, #16]
 800cc14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc16:	005b      	lsls	r3, r3, #1
 800cc18:	4413      	add	r3, r2
 800cc1a:	881b      	ldrh	r3, [r3, #0]
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d1f4      	bne.n	800cc0a <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	f103 0124 	add.w	r1, r3, #36	; 0x24
 800cc26:	f107 030c 	add.w	r3, r7, #12
 800cc2a:	220c      	movs	r2, #12
 800cc2c:	4618      	mov	r0, r3
 800cc2e:	f7fe fda5 	bl	800b77c <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800cc32:	7dfb      	ldrb	r3, [r7, #23]
 800cc34:	f003 0301 	and.w	r3, r3, #1
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d032      	beq.n	800cca2 <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	2240      	movs	r2, #64	; 0x40
 800cc40:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 800cc44:	2301      	movs	r3, #1
 800cc46:	62bb      	str	r3, [r7, #40]	; 0x28
 800cc48:	e016      	b.n	800cc78 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800cc50:	69fb      	ldr	r3, [r7, #28]
 800cc52:	691a      	ldr	r2, [r3, #16]
 800cc54:	f107 010c 	add.w	r1, r7, #12
 800cc58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc5a:	f7ff fe53 	bl	800c904 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800cc5e:	6878      	ldr	r0, [r7, #4]
 800cc60:	f7ff ff00 	bl	800ca64 <dir_find>
 800cc64:	4603      	mov	r3, r0
 800cc66:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 800cc6a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d106      	bne.n	800cc80 <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800cc72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc74:	3301      	adds	r3, #1
 800cc76:	62bb      	str	r3, [r7, #40]	; 0x28
 800cc78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc7a:	2b63      	cmp	r3, #99	; 0x63
 800cc7c:	d9e5      	bls.n	800cc4a <dir_register+0x66>
 800cc7e:	e000      	b.n	800cc82 <dir_register+0x9e>
			if (res != FR_OK) break;
 800cc80:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800cc82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc84:	2b64      	cmp	r3, #100	; 0x64
 800cc86:	d101      	bne.n	800cc8c <dir_register+0xa8>
 800cc88:	2307      	movs	r3, #7
 800cc8a:	e09c      	b.n	800cdc6 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800cc8c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cc90:	2b04      	cmp	r3, #4
 800cc92:	d002      	beq.n	800cc9a <dir_register+0xb6>
 800cc94:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cc98:	e095      	b.n	800cdc6 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800cc9a:	7dfa      	ldrb	r2, [r7, #23]
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800cca2:	7dfb      	ldrb	r3, [r7, #23]
 800cca4:	f003 0302 	and.w	r3, r3, #2
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d007      	beq.n	800ccbc <dir_register+0xd8>
 800ccac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ccae:	330c      	adds	r3, #12
 800ccb0:	4a47      	ldr	r2, [pc, #284]	; (800cdd0 <dir_register+0x1ec>)
 800ccb2:	fba2 2303 	umull	r2, r3, r2, r3
 800ccb6:	089b      	lsrs	r3, r3, #2
 800ccb8:	3301      	adds	r3, #1
 800ccba:	e000      	b.n	800ccbe <dir_register+0xda>
 800ccbc:	2301      	movs	r3, #1
 800ccbe:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800ccc0:	6a39      	ldr	r1, [r7, #32]
 800ccc2:	6878      	ldr	r0, [r7, #4]
 800ccc4:	f7ff fcc0 	bl	800c648 <dir_alloc>
 800ccc8:	4603      	mov	r3, r0
 800ccca:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800ccce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d148      	bne.n	800cd68 <dir_register+0x184>
 800ccd6:	6a3b      	ldr	r3, [r7, #32]
 800ccd8:	3b01      	subs	r3, #1
 800ccda:	623b      	str	r3, [r7, #32]
 800ccdc:	6a3b      	ldr	r3, [r7, #32]
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d042      	beq.n	800cd68 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800cce2:	687b      	ldr	r3, [r7, #4]
 800cce4:	695a      	ldr	r2, [r3, #20]
 800cce6:	6a3b      	ldr	r3, [r7, #32]
 800cce8:	015b      	lsls	r3, r3, #5
 800ccea:	1ad3      	subs	r3, r2, r3
 800ccec:	4619      	mov	r1, r3
 800ccee:	6878      	ldr	r0, [r7, #4]
 800ccf0:	f7ff fb4b 	bl	800c38a <dir_sdi>
 800ccf4:	4603      	mov	r3, r0
 800ccf6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800ccfa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d132      	bne.n	800cd68 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	3324      	adds	r3, #36	; 0x24
 800cd06:	4618      	mov	r0, r3
 800cd08:	f7ff fe8b 	bl	800ca22 <sum_sfn>
 800cd0c:	4603      	mov	r3, r0
 800cd0e:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	69db      	ldr	r3, [r3, #28]
 800cd14:	4619      	mov	r1, r3
 800cd16:	69f8      	ldr	r0, [r7, #28]
 800cd18:	f7fe ff5e 	bl	800bbd8 <move_window>
 800cd1c:	4603      	mov	r3, r0
 800cd1e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800cd22:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d11d      	bne.n	800cd66 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800cd2a:	69fb      	ldr	r3, [r7, #28]
 800cd2c:	6918      	ldr	r0, [r3, #16]
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	6a19      	ldr	r1, [r3, #32]
 800cd32:	6a3b      	ldr	r3, [r7, #32]
 800cd34:	b2da      	uxtb	r2, r3
 800cd36:	7efb      	ldrb	r3, [r7, #27]
 800cd38:	f7ff fd7c 	bl	800c834 <put_lfn>
				fs->wflag = 1;
 800cd3c:	69fb      	ldr	r3, [r7, #28]
 800cd3e:	2201      	movs	r2, #1
 800cd40:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800cd42:	2100      	movs	r1, #0
 800cd44:	6878      	ldr	r0, [r7, #4]
 800cd46:	f7ff fba9 	bl	800c49c <dir_next>
 800cd4a:	4603      	mov	r3, r0
 800cd4c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800cd50:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d107      	bne.n	800cd68 <dir_register+0x184>
 800cd58:	6a3b      	ldr	r3, [r7, #32]
 800cd5a:	3b01      	subs	r3, #1
 800cd5c:	623b      	str	r3, [r7, #32]
 800cd5e:	6a3b      	ldr	r3, [r7, #32]
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d1d5      	bne.n	800cd10 <dir_register+0x12c>
 800cd64:	e000      	b.n	800cd68 <dir_register+0x184>
				if (res != FR_OK) break;
 800cd66:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800cd68:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d128      	bne.n	800cdc2 <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	69db      	ldr	r3, [r3, #28]
 800cd74:	4619      	mov	r1, r3
 800cd76:	69f8      	ldr	r0, [r7, #28]
 800cd78:	f7fe ff2e 	bl	800bbd8 <move_window>
 800cd7c:	4603      	mov	r3, r0
 800cd7e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800cd82:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d11b      	bne.n	800cdc2 <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	6a1b      	ldr	r3, [r3, #32]
 800cd8e:	2220      	movs	r2, #32
 800cd90:	2100      	movs	r1, #0
 800cd92:	4618      	mov	r0, r3
 800cd94:	f7fe fd13 	bl	800b7be <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	6a18      	ldr	r0, [r3, #32]
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	3324      	adds	r3, #36	; 0x24
 800cda0:	220b      	movs	r2, #11
 800cda2:	4619      	mov	r1, r3
 800cda4:	f7fe fcea 	bl	800b77c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	6a1b      	ldr	r3, [r3, #32]
 800cdb2:	330c      	adds	r3, #12
 800cdb4:	f002 0218 	and.w	r2, r2, #24
 800cdb8:	b2d2      	uxtb	r2, r2
 800cdba:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800cdbc:	69fb      	ldr	r3, [r7, #28]
 800cdbe:	2201      	movs	r2, #1
 800cdc0:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800cdc2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800cdc6:	4618      	mov	r0, r3
 800cdc8:	3730      	adds	r7, #48	; 0x30
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	bd80      	pop	{r7, pc}
 800cdce:	bf00      	nop
 800cdd0:	4ec4ec4f 	.word	0x4ec4ec4f

0800cdd4 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800cdd4:	b580      	push	{r7, lr}
 800cdd6:	b08a      	sub	sp, #40	; 0x28
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	6078      	str	r0, [r7, #4]
 800cddc:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800cdde:	683b      	ldr	r3, [r7, #0]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	613b      	str	r3, [r7, #16]
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	691b      	ldr	r3, [r3, #16]
 800cdea:	60fb      	str	r3, [r7, #12]
 800cdec:	2300      	movs	r3, #0
 800cdee:	617b      	str	r3, [r7, #20]
 800cdf0:	697b      	ldr	r3, [r7, #20]
 800cdf2:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800cdf4:	69bb      	ldr	r3, [r7, #24]
 800cdf6:	1c5a      	adds	r2, r3, #1
 800cdf8:	61ba      	str	r2, [r7, #24]
 800cdfa:	693a      	ldr	r2, [r7, #16]
 800cdfc:	4413      	add	r3, r2
 800cdfe:	781b      	ldrb	r3, [r3, #0]
 800ce00:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800ce02:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ce04:	2b1f      	cmp	r3, #31
 800ce06:	d940      	bls.n	800ce8a <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800ce08:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ce0a:	2b2f      	cmp	r3, #47	; 0x2f
 800ce0c:	d006      	beq.n	800ce1c <create_name+0x48>
 800ce0e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ce10:	2b5c      	cmp	r3, #92	; 0x5c
 800ce12:	d110      	bne.n	800ce36 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800ce14:	e002      	b.n	800ce1c <create_name+0x48>
 800ce16:	69bb      	ldr	r3, [r7, #24]
 800ce18:	3301      	adds	r3, #1
 800ce1a:	61bb      	str	r3, [r7, #24]
 800ce1c:	693a      	ldr	r2, [r7, #16]
 800ce1e:	69bb      	ldr	r3, [r7, #24]
 800ce20:	4413      	add	r3, r2
 800ce22:	781b      	ldrb	r3, [r3, #0]
 800ce24:	2b2f      	cmp	r3, #47	; 0x2f
 800ce26:	d0f6      	beq.n	800ce16 <create_name+0x42>
 800ce28:	693a      	ldr	r2, [r7, #16]
 800ce2a:	69bb      	ldr	r3, [r7, #24]
 800ce2c:	4413      	add	r3, r2
 800ce2e:	781b      	ldrb	r3, [r3, #0]
 800ce30:	2b5c      	cmp	r3, #92	; 0x5c
 800ce32:	d0f0      	beq.n	800ce16 <create_name+0x42>
			break;
 800ce34:	e02a      	b.n	800ce8c <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800ce36:	697b      	ldr	r3, [r7, #20]
 800ce38:	2bfe      	cmp	r3, #254	; 0xfe
 800ce3a:	d901      	bls.n	800ce40 <create_name+0x6c>
 800ce3c:	2306      	movs	r3, #6
 800ce3e:	e177      	b.n	800d130 <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 800ce40:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ce42:	b2db      	uxtb	r3, r3
 800ce44:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800ce46:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ce48:	2101      	movs	r1, #1
 800ce4a:	4618      	mov	r0, r3
 800ce4c:	f001 f9f2 	bl	800e234 <ff_convert>
 800ce50:	4603      	mov	r3, r0
 800ce52:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800ce54:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ce56:	2b00      	cmp	r3, #0
 800ce58:	d101      	bne.n	800ce5e <create_name+0x8a>
 800ce5a:	2306      	movs	r3, #6
 800ce5c:	e168      	b.n	800d130 <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800ce5e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ce60:	2b7f      	cmp	r3, #127	; 0x7f
 800ce62:	d809      	bhi.n	800ce78 <create_name+0xa4>
 800ce64:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ce66:	4619      	mov	r1, r3
 800ce68:	48b3      	ldr	r0, [pc, #716]	; (800d138 <create_name+0x364>)
 800ce6a:	f7fe fce9 	bl	800b840 <chk_chr>
 800ce6e:	4603      	mov	r3, r0
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d001      	beq.n	800ce78 <create_name+0xa4>
 800ce74:	2306      	movs	r3, #6
 800ce76:	e15b      	b.n	800d130 <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 800ce78:	697b      	ldr	r3, [r7, #20]
 800ce7a:	1c5a      	adds	r2, r3, #1
 800ce7c:	617a      	str	r2, [r7, #20]
 800ce7e:	005b      	lsls	r3, r3, #1
 800ce80:	68fa      	ldr	r2, [r7, #12]
 800ce82:	4413      	add	r3, r2
 800ce84:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800ce86:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800ce88:	e7b4      	b.n	800cdf4 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800ce8a:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800ce8c:	693a      	ldr	r2, [r7, #16]
 800ce8e:	69bb      	ldr	r3, [r7, #24]
 800ce90:	441a      	add	r2, r3
 800ce92:	683b      	ldr	r3, [r7, #0]
 800ce94:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800ce96:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ce98:	2b1f      	cmp	r3, #31
 800ce9a:	d801      	bhi.n	800cea0 <create_name+0xcc>
 800ce9c:	2304      	movs	r3, #4
 800ce9e:	e000      	b.n	800cea2 <create_name+0xce>
 800cea0:	2300      	movs	r3, #0
 800cea2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800cea6:	e011      	b.n	800cecc <create_name+0xf8>
		w = lfn[di - 1];
 800cea8:	697b      	ldr	r3, [r7, #20]
 800ceaa:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ceae:	3b01      	subs	r3, #1
 800ceb0:	005b      	lsls	r3, r3, #1
 800ceb2:	68fa      	ldr	r2, [r7, #12]
 800ceb4:	4413      	add	r3, r2
 800ceb6:	881b      	ldrh	r3, [r3, #0]
 800ceb8:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 800ceba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cebc:	2b20      	cmp	r3, #32
 800cebe:	d002      	beq.n	800cec6 <create_name+0xf2>
 800cec0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cec2:	2b2e      	cmp	r3, #46	; 0x2e
 800cec4:	d106      	bne.n	800ced4 <create_name+0x100>
		di--;
 800cec6:	697b      	ldr	r3, [r7, #20]
 800cec8:	3b01      	subs	r3, #1
 800ceca:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800cecc:	697b      	ldr	r3, [r7, #20]
 800cece:	2b00      	cmp	r3, #0
 800ced0:	d1ea      	bne.n	800cea8 <create_name+0xd4>
 800ced2:	e000      	b.n	800ced6 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800ced4:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800ced6:	697b      	ldr	r3, [r7, #20]
 800ced8:	005b      	lsls	r3, r3, #1
 800ceda:	68fa      	ldr	r2, [r7, #12]
 800cedc:	4413      	add	r3, r2
 800cede:	2200      	movs	r2, #0
 800cee0:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800cee2:	697b      	ldr	r3, [r7, #20]
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d101      	bne.n	800ceec <create_name+0x118>
 800cee8:	2306      	movs	r3, #6
 800ceea:	e121      	b.n	800d130 <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	3324      	adds	r3, #36	; 0x24
 800cef0:	220b      	movs	r2, #11
 800cef2:	2120      	movs	r1, #32
 800cef4:	4618      	mov	r0, r3
 800cef6:	f7fe fc62 	bl	800b7be <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800cefa:	2300      	movs	r3, #0
 800cefc:	61bb      	str	r3, [r7, #24]
 800cefe:	e002      	b.n	800cf06 <create_name+0x132>
 800cf00:	69bb      	ldr	r3, [r7, #24]
 800cf02:	3301      	adds	r3, #1
 800cf04:	61bb      	str	r3, [r7, #24]
 800cf06:	69bb      	ldr	r3, [r7, #24]
 800cf08:	005b      	lsls	r3, r3, #1
 800cf0a:	68fa      	ldr	r2, [r7, #12]
 800cf0c:	4413      	add	r3, r2
 800cf0e:	881b      	ldrh	r3, [r3, #0]
 800cf10:	2b20      	cmp	r3, #32
 800cf12:	d0f5      	beq.n	800cf00 <create_name+0x12c>
 800cf14:	69bb      	ldr	r3, [r7, #24]
 800cf16:	005b      	lsls	r3, r3, #1
 800cf18:	68fa      	ldr	r2, [r7, #12]
 800cf1a:	4413      	add	r3, r2
 800cf1c:	881b      	ldrh	r3, [r3, #0]
 800cf1e:	2b2e      	cmp	r3, #46	; 0x2e
 800cf20:	d0ee      	beq.n	800cf00 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800cf22:	69bb      	ldr	r3, [r7, #24]
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	d009      	beq.n	800cf3c <create_name+0x168>
 800cf28:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cf2c:	f043 0303 	orr.w	r3, r3, #3
 800cf30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800cf34:	e002      	b.n	800cf3c <create_name+0x168>
 800cf36:	697b      	ldr	r3, [r7, #20]
 800cf38:	3b01      	subs	r3, #1
 800cf3a:	617b      	str	r3, [r7, #20]
 800cf3c:	697b      	ldr	r3, [r7, #20]
 800cf3e:	2b00      	cmp	r3, #0
 800cf40:	d009      	beq.n	800cf56 <create_name+0x182>
 800cf42:	697b      	ldr	r3, [r7, #20]
 800cf44:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800cf48:	3b01      	subs	r3, #1
 800cf4a:	005b      	lsls	r3, r3, #1
 800cf4c:	68fa      	ldr	r2, [r7, #12]
 800cf4e:	4413      	add	r3, r2
 800cf50:	881b      	ldrh	r3, [r3, #0]
 800cf52:	2b2e      	cmp	r3, #46	; 0x2e
 800cf54:	d1ef      	bne.n	800cf36 <create_name+0x162>

	i = b = 0; ni = 8;
 800cf56:	2300      	movs	r3, #0
 800cf58:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800cf5c:	2300      	movs	r3, #0
 800cf5e:	623b      	str	r3, [r7, #32]
 800cf60:	2308      	movs	r3, #8
 800cf62:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800cf64:	69bb      	ldr	r3, [r7, #24]
 800cf66:	1c5a      	adds	r2, r3, #1
 800cf68:	61ba      	str	r2, [r7, #24]
 800cf6a:	005b      	lsls	r3, r3, #1
 800cf6c:	68fa      	ldr	r2, [r7, #12]
 800cf6e:	4413      	add	r3, r2
 800cf70:	881b      	ldrh	r3, [r3, #0]
 800cf72:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 800cf74:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	f000 8090 	beq.w	800d09c <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800cf7c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cf7e:	2b20      	cmp	r3, #32
 800cf80:	d006      	beq.n	800cf90 <create_name+0x1bc>
 800cf82:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cf84:	2b2e      	cmp	r3, #46	; 0x2e
 800cf86:	d10a      	bne.n	800cf9e <create_name+0x1ca>
 800cf88:	69ba      	ldr	r2, [r7, #24]
 800cf8a:	697b      	ldr	r3, [r7, #20]
 800cf8c:	429a      	cmp	r2, r3
 800cf8e:	d006      	beq.n	800cf9e <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800cf90:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cf94:	f043 0303 	orr.w	r3, r3, #3
 800cf98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800cf9c:	e07d      	b.n	800d09a <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800cf9e:	6a3a      	ldr	r2, [r7, #32]
 800cfa0:	69fb      	ldr	r3, [r7, #28]
 800cfa2:	429a      	cmp	r2, r3
 800cfa4:	d203      	bcs.n	800cfae <create_name+0x1da>
 800cfa6:	69ba      	ldr	r2, [r7, #24]
 800cfa8:	697b      	ldr	r3, [r7, #20]
 800cfaa:	429a      	cmp	r2, r3
 800cfac:	d123      	bne.n	800cff6 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800cfae:	69fb      	ldr	r3, [r7, #28]
 800cfb0:	2b0b      	cmp	r3, #11
 800cfb2:	d106      	bne.n	800cfc2 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800cfb4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cfb8:	f043 0303 	orr.w	r3, r3, #3
 800cfbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800cfc0:	e06f      	b.n	800d0a2 <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800cfc2:	69ba      	ldr	r2, [r7, #24]
 800cfc4:	697b      	ldr	r3, [r7, #20]
 800cfc6:	429a      	cmp	r2, r3
 800cfc8:	d005      	beq.n	800cfd6 <create_name+0x202>
 800cfca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800cfce:	f043 0303 	orr.w	r3, r3, #3
 800cfd2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 800cfd6:	69ba      	ldr	r2, [r7, #24]
 800cfd8:	697b      	ldr	r3, [r7, #20]
 800cfda:	429a      	cmp	r2, r3
 800cfdc:	d860      	bhi.n	800d0a0 <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800cfde:	697b      	ldr	r3, [r7, #20]
 800cfe0:	61bb      	str	r3, [r7, #24]
 800cfe2:	2308      	movs	r3, #8
 800cfe4:	623b      	str	r3, [r7, #32]
 800cfe6:	230b      	movs	r3, #11
 800cfe8:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800cfea:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800cfee:	009b      	lsls	r3, r3, #2
 800cff0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800cff4:	e051      	b.n	800d09a <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800cff6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cff8:	2b7f      	cmp	r3, #127	; 0x7f
 800cffa:	d914      	bls.n	800d026 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800cffc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800cffe:	2100      	movs	r1, #0
 800d000:	4618      	mov	r0, r3
 800d002:	f001 f917 	bl	800e234 <ff_convert>
 800d006:	4603      	mov	r3, r0
 800d008:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800d00a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d00c:	2b00      	cmp	r3, #0
 800d00e:	d004      	beq.n	800d01a <create_name+0x246>
 800d010:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d012:	3b80      	subs	r3, #128	; 0x80
 800d014:	4a49      	ldr	r2, [pc, #292]	; (800d13c <create_name+0x368>)
 800d016:	5cd3      	ldrb	r3, [r2, r3]
 800d018:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800d01a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d01e:	f043 0302 	orr.w	r3, r3, #2
 800d022:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800d026:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d007      	beq.n	800d03c <create_name+0x268>
 800d02c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d02e:	4619      	mov	r1, r3
 800d030:	4843      	ldr	r0, [pc, #268]	; (800d140 <create_name+0x36c>)
 800d032:	f7fe fc05 	bl	800b840 <chk_chr>
 800d036:	4603      	mov	r3, r0
 800d038:	2b00      	cmp	r3, #0
 800d03a:	d008      	beq.n	800d04e <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800d03c:	235f      	movs	r3, #95	; 0x5f
 800d03e:	84bb      	strh	r3, [r7, #36]	; 0x24
 800d040:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d044:	f043 0303 	orr.w	r3, r3, #3
 800d048:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800d04c:	e01b      	b.n	800d086 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800d04e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d050:	2b40      	cmp	r3, #64	; 0x40
 800d052:	d909      	bls.n	800d068 <create_name+0x294>
 800d054:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d056:	2b5a      	cmp	r3, #90	; 0x5a
 800d058:	d806      	bhi.n	800d068 <create_name+0x294>
					b |= 2;
 800d05a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d05e:	f043 0302 	orr.w	r3, r3, #2
 800d062:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d066:	e00e      	b.n	800d086 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800d068:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d06a:	2b60      	cmp	r3, #96	; 0x60
 800d06c:	d90b      	bls.n	800d086 <create_name+0x2b2>
 800d06e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d070:	2b7a      	cmp	r3, #122	; 0x7a
 800d072:	d808      	bhi.n	800d086 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800d074:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d078:	f043 0301 	orr.w	r3, r3, #1
 800d07c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800d080:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800d082:	3b20      	subs	r3, #32
 800d084:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800d086:	6a3b      	ldr	r3, [r7, #32]
 800d088:	1c5a      	adds	r2, r3, #1
 800d08a:	623a      	str	r2, [r7, #32]
 800d08c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800d08e:	b2d1      	uxtb	r1, r2
 800d090:	687a      	ldr	r2, [r7, #4]
 800d092:	4413      	add	r3, r2
 800d094:	460a      	mov	r2, r1
 800d096:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 800d09a:	e763      	b.n	800cf64 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800d09c:	bf00      	nop
 800d09e:	e000      	b.n	800d0a2 <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 800d0a0:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800d0a8:	2be5      	cmp	r3, #229	; 0xe5
 800d0aa:	d103      	bne.n	800d0b4 <create_name+0x2e0>
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	2205      	movs	r2, #5
 800d0b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 800d0b4:	69fb      	ldr	r3, [r7, #28]
 800d0b6:	2b08      	cmp	r3, #8
 800d0b8:	d104      	bne.n	800d0c4 <create_name+0x2f0>
 800d0ba:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d0be:	009b      	lsls	r3, r3, #2
 800d0c0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800d0c4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d0c8:	f003 030c 	and.w	r3, r3, #12
 800d0cc:	2b0c      	cmp	r3, #12
 800d0ce:	d005      	beq.n	800d0dc <create_name+0x308>
 800d0d0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d0d4:	f003 0303 	and.w	r3, r3, #3
 800d0d8:	2b03      	cmp	r3, #3
 800d0da:	d105      	bne.n	800d0e8 <create_name+0x314>
 800d0dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d0e0:	f043 0302 	orr.w	r3, r3, #2
 800d0e4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800d0e8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d0ec:	f003 0302 	and.w	r3, r3, #2
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	d117      	bne.n	800d124 <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800d0f4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d0f8:	f003 0303 	and.w	r3, r3, #3
 800d0fc:	2b01      	cmp	r3, #1
 800d0fe:	d105      	bne.n	800d10c <create_name+0x338>
 800d100:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d104:	f043 0310 	orr.w	r3, r3, #16
 800d108:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800d10c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d110:	f003 030c 	and.w	r3, r3, #12
 800d114:	2b04      	cmp	r3, #4
 800d116:	d105      	bne.n	800d124 <create_name+0x350>
 800d118:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800d11c:	f043 0308 	orr.w	r3, r3, #8
 800d120:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800d12a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 800d12e:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800d130:	4618      	mov	r0, r3
 800d132:	3728      	adds	r7, #40	; 0x28
 800d134:	46bd      	mov	sp, r7
 800d136:	bd80      	pop	{r7, pc}
 800d138:	080125d0 	.word	0x080125d0
 800d13c:	0801264c 	.word	0x0801264c
 800d140:	080125dc 	.word	0x080125dc

0800d144 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800d144:	b580      	push	{r7, lr}
 800d146:	b086      	sub	sp, #24
 800d148:	af00      	add	r7, sp, #0
 800d14a:	6078      	str	r0, [r7, #4]
 800d14c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800d152:	693b      	ldr	r3, [r7, #16]
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800d158:	e002      	b.n	800d160 <follow_path+0x1c>
 800d15a:	683b      	ldr	r3, [r7, #0]
 800d15c:	3301      	adds	r3, #1
 800d15e:	603b      	str	r3, [r7, #0]
 800d160:	683b      	ldr	r3, [r7, #0]
 800d162:	781b      	ldrb	r3, [r3, #0]
 800d164:	2b2f      	cmp	r3, #47	; 0x2f
 800d166:	d0f8      	beq.n	800d15a <follow_path+0x16>
 800d168:	683b      	ldr	r3, [r7, #0]
 800d16a:	781b      	ldrb	r3, [r3, #0]
 800d16c:	2b5c      	cmp	r3, #92	; 0x5c
 800d16e:	d0f4      	beq.n	800d15a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800d170:	693b      	ldr	r3, [r7, #16]
 800d172:	2200      	movs	r2, #0
 800d174:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800d176:	683b      	ldr	r3, [r7, #0]
 800d178:	781b      	ldrb	r3, [r3, #0]
 800d17a:	2b1f      	cmp	r3, #31
 800d17c:	d80a      	bhi.n	800d194 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	2280      	movs	r2, #128	; 0x80
 800d182:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800d186:	2100      	movs	r1, #0
 800d188:	6878      	ldr	r0, [r7, #4]
 800d18a:	f7ff f8fe 	bl	800c38a <dir_sdi>
 800d18e:	4603      	mov	r3, r0
 800d190:	75fb      	strb	r3, [r7, #23]
 800d192:	e048      	b.n	800d226 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d194:	463b      	mov	r3, r7
 800d196:	4619      	mov	r1, r3
 800d198:	6878      	ldr	r0, [r7, #4]
 800d19a:	f7ff fe1b 	bl	800cdd4 <create_name>
 800d19e:	4603      	mov	r3, r0
 800d1a0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800d1a2:	7dfb      	ldrb	r3, [r7, #23]
 800d1a4:	2b00      	cmp	r3, #0
 800d1a6:	d139      	bne.n	800d21c <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800d1a8:	6878      	ldr	r0, [r7, #4]
 800d1aa:	f7ff fc5b 	bl	800ca64 <dir_find>
 800d1ae:	4603      	mov	r3, r0
 800d1b0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800d1b2:	687b      	ldr	r3, [r7, #4]
 800d1b4:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d1b8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800d1ba:	7dfb      	ldrb	r3, [r7, #23]
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	d00a      	beq.n	800d1d6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800d1c0:	7dfb      	ldrb	r3, [r7, #23]
 800d1c2:	2b04      	cmp	r3, #4
 800d1c4:	d12c      	bne.n	800d220 <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800d1c6:	7afb      	ldrb	r3, [r7, #11]
 800d1c8:	f003 0304 	and.w	r3, r3, #4
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d127      	bne.n	800d220 <follow_path+0xdc>
 800d1d0:	2305      	movs	r3, #5
 800d1d2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800d1d4:	e024      	b.n	800d220 <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d1d6:	7afb      	ldrb	r3, [r7, #11]
 800d1d8:	f003 0304 	and.w	r3, r3, #4
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d121      	bne.n	800d224 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800d1e0:	693b      	ldr	r3, [r7, #16]
 800d1e2:	799b      	ldrb	r3, [r3, #6]
 800d1e4:	f003 0310 	and.w	r3, r3, #16
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d102      	bne.n	800d1f2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800d1ec:	2305      	movs	r3, #5
 800d1ee:	75fb      	strb	r3, [r7, #23]
 800d1f0:	e019      	b.n	800d226 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800d1f2:	68fb      	ldr	r3, [r7, #12]
 800d1f4:	f103 0138 	add.w	r1, r3, #56	; 0x38
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	695b      	ldr	r3, [r3, #20]
 800d1fc:	68fa      	ldr	r2, [r7, #12]
 800d1fe:	8992      	ldrh	r2, [r2, #12]
 800d200:	fbb3 f0f2 	udiv	r0, r3, r2
 800d204:	fb02 f200 	mul.w	r2, r2, r0
 800d208:	1a9b      	subs	r3, r3, r2
 800d20a:	440b      	add	r3, r1
 800d20c:	4619      	mov	r1, r3
 800d20e:	68f8      	ldr	r0, [r7, #12]
 800d210:	f7ff fa61 	bl	800c6d6 <ld_clust>
 800d214:	4602      	mov	r2, r0
 800d216:	693b      	ldr	r3, [r7, #16]
 800d218:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800d21a:	e7bb      	b.n	800d194 <follow_path+0x50>
			if (res != FR_OK) break;
 800d21c:	bf00      	nop
 800d21e:	e002      	b.n	800d226 <follow_path+0xe2>
				break;
 800d220:	bf00      	nop
 800d222:	e000      	b.n	800d226 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800d224:	bf00      	nop
			}
		}
	}

	return res;
 800d226:	7dfb      	ldrb	r3, [r7, #23]
}
 800d228:	4618      	mov	r0, r3
 800d22a:	3718      	adds	r7, #24
 800d22c:	46bd      	mov	sp, r7
 800d22e:	bd80      	pop	{r7, pc}

0800d230 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800d230:	b480      	push	{r7}
 800d232:	b087      	sub	sp, #28
 800d234:	af00      	add	r7, sp, #0
 800d236:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800d238:	f04f 33ff 	mov.w	r3, #4294967295
 800d23c:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	2b00      	cmp	r3, #0
 800d244:	d031      	beq.n	800d2aa <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	681b      	ldr	r3, [r3, #0]
 800d24a:	617b      	str	r3, [r7, #20]
 800d24c:	e002      	b.n	800d254 <get_ldnumber+0x24>
 800d24e:	697b      	ldr	r3, [r7, #20]
 800d250:	3301      	adds	r3, #1
 800d252:	617b      	str	r3, [r7, #20]
 800d254:	697b      	ldr	r3, [r7, #20]
 800d256:	781b      	ldrb	r3, [r3, #0]
 800d258:	2b1f      	cmp	r3, #31
 800d25a:	d903      	bls.n	800d264 <get_ldnumber+0x34>
 800d25c:	697b      	ldr	r3, [r7, #20]
 800d25e:	781b      	ldrb	r3, [r3, #0]
 800d260:	2b3a      	cmp	r3, #58	; 0x3a
 800d262:	d1f4      	bne.n	800d24e <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800d264:	697b      	ldr	r3, [r7, #20]
 800d266:	781b      	ldrb	r3, [r3, #0]
 800d268:	2b3a      	cmp	r3, #58	; 0x3a
 800d26a:	d11c      	bne.n	800d2a6 <get_ldnumber+0x76>
			tp = *path;
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	681b      	ldr	r3, [r3, #0]
 800d270:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	1c5a      	adds	r2, r3, #1
 800d276:	60fa      	str	r2, [r7, #12]
 800d278:	781b      	ldrb	r3, [r3, #0]
 800d27a:	3b30      	subs	r3, #48	; 0x30
 800d27c:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800d27e:	68bb      	ldr	r3, [r7, #8]
 800d280:	2b09      	cmp	r3, #9
 800d282:	d80e      	bhi.n	800d2a2 <get_ldnumber+0x72>
 800d284:	68fa      	ldr	r2, [r7, #12]
 800d286:	697b      	ldr	r3, [r7, #20]
 800d288:	429a      	cmp	r2, r3
 800d28a:	d10a      	bne.n	800d2a2 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800d28c:	68bb      	ldr	r3, [r7, #8]
 800d28e:	2b00      	cmp	r3, #0
 800d290:	d107      	bne.n	800d2a2 <get_ldnumber+0x72>
					vol = (int)i;
 800d292:	68bb      	ldr	r3, [r7, #8]
 800d294:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800d296:	697b      	ldr	r3, [r7, #20]
 800d298:	3301      	adds	r3, #1
 800d29a:	617b      	str	r3, [r7, #20]
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	697a      	ldr	r2, [r7, #20]
 800d2a0:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800d2a2:	693b      	ldr	r3, [r7, #16]
 800d2a4:	e002      	b.n	800d2ac <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800d2a6:	2300      	movs	r3, #0
 800d2a8:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800d2aa:	693b      	ldr	r3, [r7, #16]
}
 800d2ac:	4618      	mov	r0, r3
 800d2ae:	371c      	adds	r7, #28
 800d2b0:	46bd      	mov	sp, r7
 800d2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2b6:	4770      	bx	lr

0800d2b8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800d2b8:	b580      	push	{r7, lr}
 800d2ba:	b082      	sub	sp, #8
 800d2bc:	af00      	add	r7, sp, #0
 800d2be:	6078      	str	r0, [r7, #4]
 800d2c0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800d2c2:	687b      	ldr	r3, [r7, #4]
 800d2c4:	2200      	movs	r2, #0
 800d2c6:	70da      	strb	r2, [r3, #3]
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	f04f 32ff 	mov.w	r2, #4294967295
 800d2ce:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800d2d0:	6839      	ldr	r1, [r7, #0]
 800d2d2:	6878      	ldr	r0, [r7, #4]
 800d2d4:	f7fe fc80 	bl	800bbd8 <move_window>
 800d2d8:	4603      	mov	r3, r0
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d001      	beq.n	800d2e2 <check_fs+0x2a>
 800d2de:	2304      	movs	r3, #4
 800d2e0:	e038      	b.n	800d354 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	3338      	adds	r3, #56	; 0x38
 800d2e6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d2ea:	4618      	mov	r0, r3
 800d2ec:	f7fe f9c4 	bl	800b678 <ld_word>
 800d2f0:	4603      	mov	r3, r0
 800d2f2:	461a      	mov	r2, r3
 800d2f4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800d2f8:	429a      	cmp	r2, r3
 800d2fa:	d001      	beq.n	800d300 <check_fs+0x48>
 800d2fc:	2303      	movs	r3, #3
 800d2fe:	e029      	b.n	800d354 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d306:	2be9      	cmp	r3, #233	; 0xe9
 800d308:	d009      	beq.n	800d31e <check_fs+0x66>
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800d310:	2beb      	cmp	r3, #235	; 0xeb
 800d312:	d11e      	bne.n	800d352 <check_fs+0x9a>
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800d31a:	2b90      	cmp	r3, #144	; 0x90
 800d31c:	d119      	bne.n	800d352 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800d31e:	687b      	ldr	r3, [r7, #4]
 800d320:	3338      	adds	r3, #56	; 0x38
 800d322:	3336      	adds	r3, #54	; 0x36
 800d324:	4618      	mov	r0, r3
 800d326:	f7fe f9bf 	bl	800b6a8 <ld_dword>
 800d32a:	4603      	mov	r3, r0
 800d32c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800d330:	4a0a      	ldr	r2, [pc, #40]	; (800d35c <check_fs+0xa4>)
 800d332:	4293      	cmp	r3, r2
 800d334:	d101      	bne.n	800d33a <check_fs+0x82>
 800d336:	2300      	movs	r3, #0
 800d338:	e00c      	b.n	800d354 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	3338      	adds	r3, #56	; 0x38
 800d33e:	3352      	adds	r3, #82	; 0x52
 800d340:	4618      	mov	r0, r3
 800d342:	f7fe f9b1 	bl	800b6a8 <ld_dword>
 800d346:	4602      	mov	r2, r0
 800d348:	4b05      	ldr	r3, [pc, #20]	; (800d360 <check_fs+0xa8>)
 800d34a:	429a      	cmp	r2, r3
 800d34c:	d101      	bne.n	800d352 <check_fs+0x9a>
 800d34e:	2300      	movs	r3, #0
 800d350:	e000      	b.n	800d354 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800d352:	2302      	movs	r3, #2
}
 800d354:	4618      	mov	r0, r3
 800d356:	3708      	adds	r7, #8
 800d358:	46bd      	mov	sp, r7
 800d35a:	bd80      	pop	{r7, pc}
 800d35c:	00544146 	.word	0x00544146
 800d360:	33544146 	.word	0x33544146

0800d364 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800d364:	b580      	push	{r7, lr}
 800d366:	b096      	sub	sp, #88	; 0x58
 800d368:	af00      	add	r7, sp, #0
 800d36a:	60f8      	str	r0, [r7, #12]
 800d36c:	60b9      	str	r1, [r7, #8]
 800d36e:	4613      	mov	r3, r2
 800d370:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800d372:	68bb      	ldr	r3, [r7, #8]
 800d374:	2200      	movs	r2, #0
 800d376:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800d378:	68f8      	ldr	r0, [r7, #12]
 800d37a:	f7ff ff59 	bl	800d230 <get_ldnumber>
 800d37e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800d380:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d382:	2b00      	cmp	r3, #0
 800d384:	da01      	bge.n	800d38a <find_volume+0x26>
 800d386:	230b      	movs	r3, #11
 800d388:	e268      	b.n	800d85c <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800d38a:	4ab0      	ldr	r2, [pc, #704]	; (800d64c <find_volume+0x2e8>)
 800d38c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d38e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d392:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800d394:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d396:	2b00      	cmp	r3, #0
 800d398:	d101      	bne.n	800d39e <find_volume+0x3a>
 800d39a:	230c      	movs	r3, #12
 800d39c:	e25e      	b.n	800d85c <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800d39e:	68bb      	ldr	r3, [r7, #8]
 800d3a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d3a2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800d3a4:	79fb      	ldrb	r3, [r7, #7]
 800d3a6:	f023 0301 	bic.w	r3, r3, #1
 800d3aa:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800d3ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3ae:	781b      	ldrb	r3, [r3, #0]
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d01a      	beq.n	800d3ea <find_volume+0x86>
		stat = disk_status(fs->drv);
 800d3b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3b6:	785b      	ldrb	r3, [r3, #1]
 800d3b8:	4618      	mov	r0, r3
 800d3ba:	f7fe f8bf 	bl	800b53c <disk_status>
 800d3be:	4603      	mov	r3, r0
 800d3c0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800d3c4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d3c8:	f003 0301 	and.w	r3, r3, #1
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d10c      	bne.n	800d3ea <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800d3d0:	79fb      	ldrb	r3, [r7, #7]
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	d007      	beq.n	800d3e6 <find_volume+0x82>
 800d3d6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d3da:	f003 0304 	and.w	r3, r3, #4
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d001      	beq.n	800d3e6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800d3e2:	230a      	movs	r3, #10
 800d3e4:	e23a      	b.n	800d85c <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 800d3e6:	2300      	movs	r3, #0
 800d3e8:	e238      	b.n	800d85c <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800d3ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3ec:	2200      	movs	r2, #0
 800d3ee:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800d3f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d3f2:	b2da      	uxtb	r2, r3
 800d3f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3f6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800d3f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d3fa:	785b      	ldrb	r3, [r3, #1]
 800d3fc:	4618      	mov	r0, r3
 800d3fe:	f7fe f8b7 	bl	800b570 <disk_initialize>
 800d402:	4603      	mov	r3, r0
 800d404:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800d408:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d40c:	f003 0301 	and.w	r3, r3, #1
 800d410:	2b00      	cmp	r3, #0
 800d412:	d001      	beq.n	800d418 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800d414:	2303      	movs	r3, #3
 800d416:	e221      	b.n	800d85c <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800d418:	79fb      	ldrb	r3, [r7, #7]
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d007      	beq.n	800d42e <find_volume+0xca>
 800d41e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d422:	f003 0304 	and.w	r3, r3, #4
 800d426:	2b00      	cmp	r3, #0
 800d428:	d001      	beq.n	800d42e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800d42a:	230a      	movs	r3, #10
 800d42c:	e216      	b.n	800d85c <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800d42e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d430:	7858      	ldrb	r0, [r3, #1]
 800d432:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d434:	330c      	adds	r3, #12
 800d436:	461a      	mov	r2, r3
 800d438:	2102      	movs	r1, #2
 800d43a:	f7fe f8ff 	bl	800b63c <disk_ioctl>
 800d43e:	4603      	mov	r3, r0
 800d440:	2b00      	cmp	r3, #0
 800d442:	d001      	beq.n	800d448 <find_volume+0xe4>
 800d444:	2301      	movs	r3, #1
 800d446:	e209      	b.n	800d85c <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800d448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d44a:	899b      	ldrh	r3, [r3, #12]
 800d44c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d450:	d80d      	bhi.n	800d46e <find_volume+0x10a>
 800d452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d454:	899b      	ldrh	r3, [r3, #12]
 800d456:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d45a:	d308      	bcc.n	800d46e <find_volume+0x10a>
 800d45c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d45e:	899b      	ldrh	r3, [r3, #12]
 800d460:	461a      	mov	r2, r3
 800d462:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d464:	899b      	ldrh	r3, [r3, #12]
 800d466:	3b01      	subs	r3, #1
 800d468:	4013      	ands	r3, r2
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d001      	beq.n	800d472 <find_volume+0x10e>
 800d46e:	2301      	movs	r3, #1
 800d470:	e1f4      	b.n	800d85c <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800d472:	2300      	movs	r3, #0
 800d474:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800d476:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d478:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d47a:	f7ff ff1d 	bl	800d2b8 <check_fs>
 800d47e:	4603      	mov	r3, r0
 800d480:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800d484:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d488:	2b02      	cmp	r3, #2
 800d48a:	d14b      	bne.n	800d524 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d48c:	2300      	movs	r3, #0
 800d48e:	643b      	str	r3, [r7, #64]	; 0x40
 800d490:	e01f      	b.n	800d4d2 <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800d492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d494:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800d498:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d49a:	011b      	lsls	r3, r3, #4
 800d49c:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800d4a0:	4413      	add	r3, r2
 800d4a2:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800d4a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4a6:	3304      	adds	r3, #4
 800d4a8:	781b      	ldrb	r3, [r3, #0]
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d006      	beq.n	800d4bc <find_volume+0x158>
 800d4ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d4b0:	3308      	adds	r3, #8
 800d4b2:	4618      	mov	r0, r3
 800d4b4:	f7fe f8f8 	bl	800b6a8 <ld_dword>
 800d4b8:	4602      	mov	r2, r0
 800d4ba:	e000      	b.n	800d4be <find_volume+0x15a>
 800d4bc:	2200      	movs	r2, #0
 800d4be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d4c0:	009b      	lsls	r3, r3, #2
 800d4c2:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800d4c6:	440b      	add	r3, r1
 800d4c8:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d4cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d4ce:	3301      	adds	r3, #1
 800d4d0:	643b      	str	r3, [r7, #64]	; 0x40
 800d4d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d4d4:	2b03      	cmp	r3, #3
 800d4d6:	d9dc      	bls.n	800d492 <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800d4d8:	2300      	movs	r3, #0
 800d4da:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800d4dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d002      	beq.n	800d4e8 <find_volume+0x184>
 800d4e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d4e4:	3b01      	subs	r3, #1
 800d4e6:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800d4e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d4ea:	009b      	lsls	r3, r3, #2
 800d4ec:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800d4f0:	4413      	add	r3, r2
 800d4f2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800d4f6:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800d4f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d4fa:	2b00      	cmp	r3, #0
 800d4fc:	d005      	beq.n	800d50a <find_volume+0x1a6>
 800d4fe:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d500:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d502:	f7ff fed9 	bl	800d2b8 <check_fs>
 800d506:	4603      	mov	r3, r0
 800d508:	e000      	b.n	800d50c <find_volume+0x1a8>
 800d50a:	2303      	movs	r3, #3
 800d50c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800d510:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d514:	2b01      	cmp	r3, #1
 800d516:	d905      	bls.n	800d524 <find_volume+0x1c0>
 800d518:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d51a:	3301      	adds	r3, #1
 800d51c:	643b      	str	r3, [r7, #64]	; 0x40
 800d51e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d520:	2b03      	cmp	r3, #3
 800d522:	d9e1      	bls.n	800d4e8 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800d524:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d528:	2b04      	cmp	r3, #4
 800d52a:	d101      	bne.n	800d530 <find_volume+0x1cc>
 800d52c:	2301      	movs	r3, #1
 800d52e:	e195      	b.n	800d85c <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800d530:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d534:	2b01      	cmp	r3, #1
 800d536:	d901      	bls.n	800d53c <find_volume+0x1d8>
 800d538:	230d      	movs	r3, #13
 800d53a:	e18f      	b.n	800d85c <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800d53c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d53e:	3338      	adds	r3, #56	; 0x38
 800d540:	330b      	adds	r3, #11
 800d542:	4618      	mov	r0, r3
 800d544:	f7fe f898 	bl	800b678 <ld_word>
 800d548:	4603      	mov	r3, r0
 800d54a:	461a      	mov	r2, r3
 800d54c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d54e:	899b      	ldrh	r3, [r3, #12]
 800d550:	429a      	cmp	r2, r3
 800d552:	d001      	beq.n	800d558 <find_volume+0x1f4>
 800d554:	230d      	movs	r3, #13
 800d556:	e181      	b.n	800d85c <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800d558:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d55a:	3338      	adds	r3, #56	; 0x38
 800d55c:	3316      	adds	r3, #22
 800d55e:	4618      	mov	r0, r3
 800d560:	f7fe f88a 	bl	800b678 <ld_word>
 800d564:	4603      	mov	r3, r0
 800d566:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800d568:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d106      	bne.n	800d57c <find_volume+0x218>
 800d56e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d570:	3338      	adds	r3, #56	; 0x38
 800d572:	3324      	adds	r3, #36	; 0x24
 800d574:	4618      	mov	r0, r3
 800d576:	f7fe f897 	bl	800b6a8 <ld_dword>
 800d57a:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800d57c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d57e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d580:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800d582:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d584:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 800d588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d58a:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800d58c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d58e:	789b      	ldrb	r3, [r3, #2]
 800d590:	2b01      	cmp	r3, #1
 800d592:	d005      	beq.n	800d5a0 <find_volume+0x23c>
 800d594:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d596:	789b      	ldrb	r3, [r3, #2]
 800d598:	2b02      	cmp	r3, #2
 800d59a:	d001      	beq.n	800d5a0 <find_volume+0x23c>
 800d59c:	230d      	movs	r3, #13
 800d59e:	e15d      	b.n	800d85c <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800d5a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5a2:	789b      	ldrb	r3, [r3, #2]
 800d5a4:	461a      	mov	r2, r3
 800d5a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d5a8:	fb02 f303 	mul.w	r3, r2, r3
 800d5ac:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800d5ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d5b4:	b29a      	uxth	r2, r3
 800d5b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5b8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800d5ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5bc:	895b      	ldrh	r3, [r3, #10]
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d008      	beq.n	800d5d4 <find_volume+0x270>
 800d5c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5c4:	895b      	ldrh	r3, [r3, #10]
 800d5c6:	461a      	mov	r2, r3
 800d5c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5ca:	895b      	ldrh	r3, [r3, #10]
 800d5cc:	3b01      	subs	r3, #1
 800d5ce:	4013      	ands	r3, r2
 800d5d0:	2b00      	cmp	r3, #0
 800d5d2:	d001      	beq.n	800d5d8 <find_volume+0x274>
 800d5d4:	230d      	movs	r3, #13
 800d5d6:	e141      	b.n	800d85c <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800d5d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5da:	3338      	adds	r3, #56	; 0x38
 800d5dc:	3311      	adds	r3, #17
 800d5de:	4618      	mov	r0, r3
 800d5e0:	f7fe f84a 	bl	800b678 <ld_word>
 800d5e4:	4603      	mov	r3, r0
 800d5e6:	461a      	mov	r2, r3
 800d5e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5ea:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800d5ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5ee:	891b      	ldrh	r3, [r3, #8]
 800d5f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d5f2:	8992      	ldrh	r2, [r2, #12]
 800d5f4:	0952      	lsrs	r2, r2, #5
 800d5f6:	b292      	uxth	r2, r2
 800d5f8:	fbb3 f1f2 	udiv	r1, r3, r2
 800d5fc:	fb02 f201 	mul.w	r2, r2, r1
 800d600:	1a9b      	subs	r3, r3, r2
 800d602:	b29b      	uxth	r3, r3
 800d604:	2b00      	cmp	r3, #0
 800d606:	d001      	beq.n	800d60c <find_volume+0x2a8>
 800d608:	230d      	movs	r3, #13
 800d60a:	e127      	b.n	800d85c <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800d60c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d60e:	3338      	adds	r3, #56	; 0x38
 800d610:	3313      	adds	r3, #19
 800d612:	4618      	mov	r0, r3
 800d614:	f7fe f830 	bl	800b678 <ld_word>
 800d618:	4603      	mov	r3, r0
 800d61a:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800d61c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d61e:	2b00      	cmp	r3, #0
 800d620:	d106      	bne.n	800d630 <find_volume+0x2cc>
 800d622:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d624:	3338      	adds	r3, #56	; 0x38
 800d626:	3320      	adds	r3, #32
 800d628:	4618      	mov	r0, r3
 800d62a:	f7fe f83d 	bl	800b6a8 <ld_dword>
 800d62e:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800d630:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d632:	3338      	adds	r3, #56	; 0x38
 800d634:	330e      	adds	r3, #14
 800d636:	4618      	mov	r0, r3
 800d638:	f7fe f81e 	bl	800b678 <ld_word>
 800d63c:	4603      	mov	r3, r0
 800d63e:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800d640:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d642:	2b00      	cmp	r3, #0
 800d644:	d104      	bne.n	800d650 <find_volume+0x2ec>
 800d646:	230d      	movs	r3, #13
 800d648:	e108      	b.n	800d85c <find_volume+0x4f8>
 800d64a:	bf00      	nop
 800d64c:	200002b8 	.word	0x200002b8

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800d650:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d652:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d654:	4413      	add	r3, r2
 800d656:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d658:	8911      	ldrh	r1, [r2, #8]
 800d65a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d65c:	8992      	ldrh	r2, [r2, #12]
 800d65e:	0952      	lsrs	r2, r2, #5
 800d660:	b292      	uxth	r2, r2
 800d662:	fbb1 f2f2 	udiv	r2, r1, r2
 800d666:	b292      	uxth	r2, r2
 800d668:	4413      	add	r3, r2
 800d66a:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800d66c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d66e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d670:	429a      	cmp	r2, r3
 800d672:	d201      	bcs.n	800d678 <find_volume+0x314>
 800d674:	230d      	movs	r3, #13
 800d676:	e0f1      	b.n	800d85c <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800d678:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d67a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d67c:	1ad3      	subs	r3, r2, r3
 800d67e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d680:	8952      	ldrh	r2, [r2, #10]
 800d682:	fbb3 f3f2 	udiv	r3, r3, r2
 800d686:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800d688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d101      	bne.n	800d692 <find_volume+0x32e>
 800d68e:	230d      	movs	r3, #13
 800d690:	e0e4      	b.n	800d85c <find_volume+0x4f8>
		fmt = FS_FAT32;
 800d692:	2303      	movs	r3, #3
 800d694:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800d698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d69a:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800d69e:	4293      	cmp	r3, r2
 800d6a0:	d802      	bhi.n	800d6a8 <find_volume+0x344>
 800d6a2:	2302      	movs	r3, #2
 800d6a4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800d6a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6aa:	f640 72f5 	movw	r2, #4085	; 0xff5
 800d6ae:	4293      	cmp	r3, r2
 800d6b0:	d802      	bhi.n	800d6b8 <find_volume+0x354>
 800d6b2:	2301      	movs	r3, #1
 800d6b4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800d6b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d6ba:	1c9a      	adds	r2, r3, #2
 800d6bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6be:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800d6c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6c2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d6c4:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800d6c6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d6c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d6ca:	441a      	add	r2, r3
 800d6cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6ce:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 800d6d0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d6d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d6d4:	441a      	add	r2, r3
 800d6d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6d8:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 800d6da:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d6de:	2b03      	cmp	r3, #3
 800d6e0:	d11e      	bne.n	800d720 <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800d6e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6e4:	3338      	adds	r3, #56	; 0x38
 800d6e6:	332a      	adds	r3, #42	; 0x2a
 800d6e8:	4618      	mov	r0, r3
 800d6ea:	f7fd ffc5 	bl	800b678 <ld_word>
 800d6ee:	4603      	mov	r3, r0
 800d6f0:	2b00      	cmp	r3, #0
 800d6f2:	d001      	beq.n	800d6f8 <find_volume+0x394>
 800d6f4:	230d      	movs	r3, #13
 800d6f6:	e0b1      	b.n	800d85c <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800d6f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d6fa:	891b      	ldrh	r3, [r3, #8]
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	d001      	beq.n	800d704 <find_volume+0x3a0>
 800d700:	230d      	movs	r3, #13
 800d702:	e0ab      	b.n	800d85c <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800d704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d706:	3338      	adds	r3, #56	; 0x38
 800d708:	332c      	adds	r3, #44	; 0x2c
 800d70a:	4618      	mov	r0, r3
 800d70c:	f7fd ffcc 	bl	800b6a8 <ld_dword>
 800d710:	4602      	mov	r2, r0
 800d712:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d714:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800d716:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d718:	69db      	ldr	r3, [r3, #28]
 800d71a:	009b      	lsls	r3, r3, #2
 800d71c:	647b      	str	r3, [r7, #68]	; 0x44
 800d71e:	e01f      	b.n	800d760 <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800d720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d722:	891b      	ldrh	r3, [r3, #8]
 800d724:	2b00      	cmp	r3, #0
 800d726:	d101      	bne.n	800d72c <find_volume+0x3c8>
 800d728:	230d      	movs	r3, #13
 800d72a:	e097      	b.n	800d85c <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800d72c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d72e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d730:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d732:	441a      	add	r2, r3
 800d734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d736:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800d738:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d73c:	2b02      	cmp	r3, #2
 800d73e:	d103      	bne.n	800d748 <find_volume+0x3e4>
 800d740:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d742:	69db      	ldr	r3, [r3, #28]
 800d744:	005b      	lsls	r3, r3, #1
 800d746:	e00a      	b.n	800d75e <find_volume+0x3fa>
 800d748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d74a:	69da      	ldr	r2, [r3, #28]
 800d74c:	4613      	mov	r3, r2
 800d74e:	005b      	lsls	r3, r3, #1
 800d750:	4413      	add	r3, r2
 800d752:	085a      	lsrs	r2, r3, #1
 800d754:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d756:	69db      	ldr	r3, [r3, #28]
 800d758:	f003 0301 	and.w	r3, r3, #1
 800d75c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800d75e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800d760:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d762:	6a1a      	ldr	r2, [r3, #32]
 800d764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d766:	899b      	ldrh	r3, [r3, #12]
 800d768:	4619      	mov	r1, r3
 800d76a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d76c:	440b      	add	r3, r1
 800d76e:	3b01      	subs	r3, #1
 800d770:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d772:	8989      	ldrh	r1, [r1, #12]
 800d774:	fbb3 f3f1 	udiv	r3, r3, r1
 800d778:	429a      	cmp	r2, r3
 800d77a:	d201      	bcs.n	800d780 <find_volume+0x41c>
 800d77c:	230d      	movs	r3, #13
 800d77e:	e06d      	b.n	800d85c <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800d780:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d782:	f04f 32ff 	mov.w	r2, #4294967295
 800d786:	619a      	str	r2, [r3, #24]
 800d788:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d78a:	699a      	ldr	r2, [r3, #24]
 800d78c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d78e:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800d790:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d792:	2280      	movs	r2, #128	; 0x80
 800d794:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800d796:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800d79a:	2b03      	cmp	r3, #3
 800d79c:	d149      	bne.n	800d832 <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800d79e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7a0:	3338      	adds	r3, #56	; 0x38
 800d7a2:	3330      	adds	r3, #48	; 0x30
 800d7a4:	4618      	mov	r0, r3
 800d7a6:	f7fd ff67 	bl	800b678 <ld_word>
 800d7aa:	4603      	mov	r3, r0
 800d7ac:	2b01      	cmp	r3, #1
 800d7ae:	d140      	bne.n	800d832 <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 800d7b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d7b2:	3301      	adds	r3, #1
 800d7b4:	4619      	mov	r1, r3
 800d7b6:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d7b8:	f7fe fa0e 	bl	800bbd8 <move_window>
 800d7bc:	4603      	mov	r3, r0
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	d137      	bne.n	800d832 <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 800d7c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7c4:	2200      	movs	r2, #0
 800d7c6:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800d7c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7ca:	3338      	adds	r3, #56	; 0x38
 800d7cc:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800d7d0:	4618      	mov	r0, r3
 800d7d2:	f7fd ff51 	bl	800b678 <ld_word>
 800d7d6:	4603      	mov	r3, r0
 800d7d8:	461a      	mov	r2, r3
 800d7da:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800d7de:	429a      	cmp	r2, r3
 800d7e0:	d127      	bne.n	800d832 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800d7e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7e4:	3338      	adds	r3, #56	; 0x38
 800d7e6:	4618      	mov	r0, r3
 800d7e8:	f7fd ff5e 	bl	800b6a8 <ld_dword>
 800d7ec:	4602      	mov	r2, r0
 800d7ee:	4b1d      	ldr	r3, [pc, #116]	; (800d864 <find_volume+0x500>)
 800d7f0:	429a      	cmp	r2, r3
 800d7f2:	d11e      	bne.n	800d832 <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800d7f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7f6:	3338      	adds	r3, #56	; 0x38
 800d7f8:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800d7fc:	4618      	mov	r0, r3
 800d7fe:	f7fd ff53 	bl	800b6a8 <ld_dword>
 800d802:	4602      	mov	r2, r0
 800d804:	4b18      	ldr	r3, [pc, #96]	; (800d868 <find_volume+0x504>)
 800d806:	429a      	cmp	r2, r3
 800d808:	d113      	bne.n	800d832 <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800d80a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d80c:	3338      	adds	r3, #56	; 0x38
 800d80e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800d812:	4618      	mov	r0, r3
 800d814:	f7fd ff48 	bl	800b6a8 <ld_dword>
 800d818:	4602      	mov	r2, r0
 800d81a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d81c:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800d81e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d820:	3338      	adds	r3, #56	; 0x38
 800d822:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800d826:	4618      	mov	r0, r3
 800d828:	f7fd ff3e 	bl	800b6a8 <ld_dword>
 800d82c:	4602      	mov	r2, r0
 800d82e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d830:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800d832:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d834:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800d838:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800d83a:	4b0c      	ldr	r3, [pc, #48]	; (800d86c <find_volume+0x508>)
 800d83c:	881b      	ldrh	r3, [r3, #0]
 800d83e:	3301      	adds	r3, #1
 800d840:	b29a      	uxth	r2, r3
 800d842:	4b0a      	ldr	r3, [pc, #40]	; (800d86c <find_volume+0x508>)
 800d844:	801a      	strh	r2, [r3, #0]
 800d846:	4b09      	ldr	r3, [pc, #36]	; (800d86c <find_volume+0x508>)
 800d848:	881a      	ldrh	r2, [r3, #0]
 800d84a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d84c:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800d84e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d850:	4a07      	ldr	r2, [pc, #28]	; (800d870 <find_volume+0x50c>)
 800d852:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800d854:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800d856:	f7fe f957 	bl	800bb08 <clear_lock>
#endif
	return FR_OK;
 800d85a:	2300      	movs	r3, #0
}
 800d85c:	4618      	mov	r0, r3
 800d85e:	3758      	adds	r7, #88	; 0x58
 800d860:	46bd      	mov	sp, r7
 800d862:	bd80      	pop	{r7, pc}
 800d864:	41615252 	.word	0x41615252
 800d868:	61417272 	.word	0x61417272
 800d86c:	200002bc 	.word	0x200002bc
 800d870:	200002e0 	.word	0x200002e0

0800d874 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800d874:	b580      	push	{r7, lr}
 800d876:	b084      	sub	sp, #16
 800d878:	af00      	add	r7, sp, #0
 800d87a:	6078      	str	r0, [r7, #4]
 800d87c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800d87e:	2309      	movs	r3, #9
 800d880:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800d882:	687b      	ldr	r3, [r7, #4]
 800d884:	2b00      	cmp	r3, #0
 800d886:	d01c      	beq.n	800d8c2 <validate+0x4e>
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d018      	beq.n	800d8c2 <validate+0x4e>
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	681b      	ldr	r3, [r3, #0]
 800d894:	781b      	ldrb	r3, [r3, #0]
 800d896:	2b00      	cmp	r3, #0
 800d898:	d013      	beq.n	800d8c2 <validate+0x4e>
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	889a      	ldrh	r2, [r3, #4]
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	88db      	ldrh	r3, [r3, #6]
 800d8a4:	429a      	cmp	r2, r3
 800d8a6:	d10c      	bne.n	800d8c2 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	785b      	ldrb	r3, [r3, #1]
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	f7fd fe44 	bl	800b53c <disk_status>
 800d8b4:	4603      	mov	r3, r0
 800d8b6:	f003 0301 	and.w	r3, r3, #1
 800d8ba:	2b00      	cmp	r3, #0
 800d8bc:	d101      	bne.n	800d8c2 <validate+0x4e>
			res = FR_OK;
 800d8be:	2300      	movs	r3, #0
 800d8c0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800d8c2:	7bfb      	ldrb	r3, [r7, #15]
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d102      	bne.n	800d8ce <validate+0x5a>
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	681b      	ldr	r3, [r3, #0]
 800d8cc:	e000      	b.n	800d8d0 <validate+0x5c>
 800d8ce:	2300      	movs	r3, #0
 800d8d0:	683a      	ldr	r2, [r7, #0]
 800d8d2:	6013      	str	r3, [r2, #0]
	return res;
 800d8d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d8d6:	4618      	mov	r0, r3
 800d8d8:	3710      	adds	r7, #16
 800d8da:	46bd      	mov	sp, r7
 800d8dc:	bd80      	pop	{r7, pc}
	...

0800d8e0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d8e0:	b580      	push	{r7, lr}
 800d8e2:	b088      	sub	sp, #32
 800d8e4:	af00      	add	r7, sp, #0
 800d8e6:	60f8      	str	r0, [r7, #12]
 800d8e8:	60b9      	str	r1, [r7, #8]
 800d8ea:	4613      	mov	r3, r2
 800d8ec:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800d8ee:	68bb      	ldr	r3, [r7, #8]
 800d8f0:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800d8f2:	f107 0310 	add.w	r3, r7, #16
 800d8f6:	4618      	mov	r0, r3
 800d8f8:	f7ff fc9a 	bl	800d230 <get_ldnumber>
 800d8fc:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800d8fe:	69fb      	ldr	r3, [r7, #28]
 800d900:	2b00      	cmp	r3, #0
 800d902:	da01      	bge.n	800d908 <f_mount+0x28>
 800d904:	230b      	movs	r3, #11
 800d906:	e02b      	b.n	800d960 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d908:	4a17      	ldr	r2, [pc, #92]	; (800d968 <f_mount+0x88>)
 800d90a:	69fb      	ldr	r3, [r7, #28]
 800d90c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d910:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800d912:	69bb      	ldr	r3, [r7, #24]
 800d914:	2b00      	cmp	r3, #0
 800d916:	d005      	beq.n	800d924 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800d918:	69b8      	ldr	r0, [r7, #24]
 800d91a:	f7fe f8f5 	bl	800bb08 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800d91e:	69bb      	ldr	r3, [r7, #24]
 800d920:	2200      	movs	r2, #0
 800d922:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800d924:	68fb      	ldr	r3, [r7, #12]
 800d926:	2b00      	cmp	r3, #0
 800d928:	d002      	beq.n	800d930 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800d92a:	68fb      	ldr	r3, [r7, #12]
 800d92c:	2200      	movs	r2, #0
 800d92e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800d930:	68fa      	ldr	r2, [r7, #12]
 800d932:	490d      	ldr	r1, [pc, #52]	; (800d968 <f_mount+0x88>)
 800d934:	69fb      	ldr	r3, [r7, #28]
 800d936:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d002      	beq.n	800d946 <f_mount+0x66>
 800d940:	79fb      	ldrb	r3, [r7, #7]
 800d942:	2b01      	cmp	r3, #1
 800d944:	d001      	beq.n	800d94a <f_mount+0x6a>
 800d946:	2300      	movs	r3, #0
 800d948:	e00a      	b.n	800d960 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d94a:	f107 010c 	add.w	r1, r7, #12
 800d94e:	f107 0308 	add.w	r3, r7, #8
 800d952:	2200      	movs	r2, #0
 800d954:	4618      	mov	r0, r3
 800d956:	f7ff fd05 	bl	800d364 <find_volume>
 800d95a:	4603      	mov	r3, r0
 800d95c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800d95e:	7dfb      	ldrb	r3, [r7, #23]
}
 800d960:	4618      	mov	r0, r3
 800d962:	3720      	adds	r7, #32
 800d964:	46bd      	mov	sp, r7
 800d966:	bd80      	pop	{r7, pc}
 800d968:	200002b8 	.word	0x200002b8

0800d96c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800d96c:	b580      	push	{r7, lr}
 800d96e:	b09a      	sub	sp, #104	; 0x68
 800d970:	af00      	add	r7, sp, #0
 800d972:	60f8      	str	r0, [r7, #12]
 800d974:	60b9      	str	r1, [r7, #8]
 800d976:	4613      	mov	r3, r2
 800d978:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800d97a:	68fb      	ldr	r3, [r7, #12]
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d101      	bne.n	800d984 <f_open+0x18>
 800d980:	2309      	movs	r3, #9
 800d982:	e1bb      	b.n	800dcfc <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800d984:	79fb      	ldrb	r3, [r7, #7]
 800d986:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d98a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800d98c:	79fa      	ldrb	r2, [r7, #7]
 800d98e:	f107 0114 	add.w	r1, r7, #20
 800d992:	f107 0308 	add.w	r3, r7, #8
 800d996:	4618      	mov	r0, r3
 800d998:	f7ff fce4 	bl	800d364 <find_volume>
 800d99c:	4603      	mov	r3, r0
 800d99e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 800d9a2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800d9a6:	2b00      	cmp	r3, #0
 800d9a8:	f040 819f 	bne.w	800dcea <f_open+0x37e>
		dj.obj.fs = fs;
 800d9ac:	697b      	ldr	r3, [r7, #20]
 800d9ae:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800d9b0:	68ba      	ldr	r2, [r7, #8]
 800d9b2:	f107 0318 	add.w	r3, r7, #24
 800d9b6:	4611      	mov	r1, r2
 800d9b8:	4618      	mov	r0, r3
 800d9ba:	f7ff fbc3 	bl	800d144 <follow_path>
 800d9be:	4603      	mov	r3, r0
 800d9c0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800d9c4:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d11a      	bne.n	800da02 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800d9cc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800d9d0:	b25b      	sxtb	r3, r3
 800d9d2:	2b00      	cmp	r3, #0
 800d9d4:	da03      	bge.n	800d9de <f_open+0x72>
				res = FR_INVALID_NAME;
 800d9d6:	2306      	movs	r3, #6
 800d9d8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800d9dc:	e011      	b.n	800da02 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d9de:	79fb      	ldrb	r3, [r7, #7]
 800d9e0:	f023 0301 	bic.w	r3, r3, #1
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	bf14      	ite	ne
 800d9e8:	2301      	movne	r3, #1
 800d9ea:	2300      	moveq	r3, #0
 800d9ec:	b2db      	uxtb	r3, r3
 800d9ee:	461a      	mov	r2, r3
 800d9f0:	f107 0318 	add.w	r3, r7, #24
 800d9f4:	4611      	mov	r1, r2
 800d9f6:	4618      	mov	r0, r3
 800d9f8:	f7fd ff3e 	bl	800b878 <chk_lock>
 800d9fc:	4603      	mov	r3, r0
 800d9fe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800da02:	79fb      	ldrb	r3, [r7, #7]
 800da04:	f003 031c 	and.w	r3, r3, #28
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d07f      	beq.n	800db0c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800da0c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800da10:	2b00      	cmp	r3, #0
 800da12:	d017      	beq.n	800da44 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800da14:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800da18:	2b04      	cmp	r3, #4
 800da1a:	d10e      	bne.n	800da3a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800da1c:	f7fd ff88 	bl	800b930 <enq_lock>
 800da20:	4603      	mov	r3, r0
 800da22:	2b00      	cmp	r3, #0
 800da24:	d006      	beq.n	800da34 <f_open+0xc8>
 800da26:	f107 0318 	add.w	r3, r7, #24
 800da2a:	4618      	mov	r0, r3
 800da2c:	f7ff f8da 	bl	800cbe4 <dir_register>
 800da30:	4603      	mov	r3, r0
 800da32:	e000      	b.n	800da36 <f_open+0xca>
 800da34:	2312      	movs	r3, #18
 800da36:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800da3a:	79fb      	ldrb	r3, [r7, #7]
 800da3c:	f043 0308 	orr.w	r3, r3, #8
 800da40:	71fb      	strb	r3, [r7, #7]
 800da42:	e010      	b.n	800da66 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800da44:	7fbb      	ldrb	r3, [r7, #30]
 800da46:	f003 0311 	and.w	r3, r3, #17
 800da4a:	2b00      	cmp	r3, #0
 800da4c:	d003      	beq.n	800da56 <f_open+0xea>
					res = FR_DENIED;
 800da4e:	2307      	movs	r3, #7
 800da50:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800da54:	e007      	b.n	800da66 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800da56:	79fb      	ldrb	r3, [r7, #7]
 800da58:	f003 0304 	and.w	r3, r3, #4
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d002      	beq.n	800da66 <f_open+0xfa>
 800da60:	2308      	movs	r3, #8
 800da62:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800da66:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d168      	bne.n	800db40 <f_open+0x1d4>
 800da6e:	79fb      	ldrb	r3, [r7, #7]
 800da70:	f003 0308 	and.w	r3, r3, #8
 800da74:	2b00      	cmp	r3, #0
 800da76:	d063      	beq.n	800db40 <f_open+0x1d4>
				dw = GET_FATTIME();
 800da78:	f7fd fbc2 	bl	800b200 <get_fattime>
 800da7c:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800da7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da80:	330e      	adds	r3, #14
 800da82:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800da84:	4618      	mov	r0, r3
 800da86:	f7fd fe4d 	bl	800b724 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800da8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da8c:	3316      	adds	r3, #22
 800da8e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800da90:	4618      	mov	r0, r3
 800da92:	f7fd fe47 	bl	800b724 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800da96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800da98:	330b      	adds	r3, #11
 800da9a:	2220      	movs	r2, #32
 800da9c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800da9e:	697b      	ldr	r3, [r7, #20]
 800daa0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800daa2:	4611      	mov	r1, r2
 800daa4:	4618      	mov	r0, r3
 800daa6:	f7fe fe16 	bl	800c6d6 <ld_clust>
 800daaa:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800daac:	697b      	ldr	r3, [r7, #20]
 800daae:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800dab0:	2200      	movs	r2, #0
 800dab2:	4618      	mov	r0, r3
 800dab4:	f7fe fe2e 	bl	800c714 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800dab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800daba:	331c      	adds	r3, #28
 800dabc:	2100      	movs	r1, #0
 800dabe:	4618      	mov	r0, r3
 800dac0:	f7fd fe30 	bl	800b724 <st_dword>
					fs->wflag = 1;
 800dac4:	697b      	ldr	r3, [r7, #20]
 800dac6:	2201      	movs	r2, #1
 800dac8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800daca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d037      	beq.n	800db40 <f_open+0x1d4>
						dw = fs->winsect;
 800dad0:	697b      	ldr	r3, [r7, #20]
 800dad2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dad4:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 800dad6:	f107 0318 	add.w	r3, r7, #24
 800dada:	2200      	movs	r2, #0
 800dadc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800dade:	4618      	mov	r0, r3
 800dae0:	f7fe fb1e 	bl	800c120 <remove_chain>
 800dae4:	4603      	mov	r3, r0
 800dae6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 800daea:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d126      	bne.n	800db40 <f_open+0x1d4>
							res = move_window(fs, dw);
 800daf2:	697b      	ldr	r3, [r7, #20]
 800daf4:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800daf6:	4618      	mov	r0, r3
 800daf8:	f7fe f86e 	bl	800bbd8 <move_window>
 800dafc:	4603      	mov	r3, r0
 800dafe:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800db02:	697b      	ldr	r3, [r7, #20]
 800db04:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800db06:	3a01      	subs	r2, #1
 800db08:	615a      	str	r2, [r3, #20]
 800db0a:	e019      	b.n	800db40 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800db0c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800db10:	2b00      	cmp	r3, #0
 800db12:	d115      	bne.n	800db40 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800db14:	7fbb      	ldrb	r3, [r7, #30]
 800db16:	f003 0310 	and.w	r3, r3, #16
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d003      	beq.n	800db26 <f_open+0x1ba>
					res = FR_NO_FILE;
 800db1e:	2304      	movs	r3, #4
 800db20:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800db24:	e00c      	b.n	800db40 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800db26:	79fb      	ldrb	r3, [r7, #7]
 800db28:	f003 0302 	and.w	r3, r3, #2
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d007      	beq.n	800db40 <f_open+0x1d4>
 800db30:	7fbb      	ldrb	r3, [r7, #30]
 800db32:	f003 0301 	and.w	r3, r3, #1
 800db36:	2b00      	cmp	r3, #0
 800db38:	d002      	beq.n	800db40 <f_open+0x1d4>
						res = FR_DENIED;
 800db3a:	2307      	movs	r3, #7
 800db3c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800db40:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800db44:	2b00      	cmp	r3, #0
 800db46:	d128      	bne.n	800db9a <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800db48:	79fb      	ldrb	r3, [r7, #7]
 800db4a:	f003 0308 	and.w	r3, r3, #8
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d003      	beq.n	800db5a <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800db52:	79fb      	ldrb	r3, [r7, #7]
 800db54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800db58:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800db5a:	697b      	ldr	r3, [r7, #20]
 800db5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800db5e:	68fb      	ldr	r3, [r7, #12]
 800db60:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800db62:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800db68:	79fb      	ldrb	r3, [r7, #7]
 800db6a:	f023 0301 	bic.w	r3, r3, #1
 800db6e:	2b00      	cmp	r3, #0
 800db70:	bf14      	ite	ne
 800db72:	2301      	movne	r3, #1
 800db74:	2300      	moveq	r3, #0
 800db76:	b2db      	uxtb	r3, r3
 800db78:	461a      	mov	r2, r3
 800db7a:	f107 0318 	add.w	r3, r7, #24
 800db7e:	4611      	mov	r1, r2
 800db80:	4618      	mov	r0, r3
 800db82:	f7fd fef7 	bl	800b974 <inc_lock>
 800db86:	4602      	mov	r2, r0
 800db88:	68fb      	ldr	r3, [r7, #12]
 800db8a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	691b      	ldr	r3, [r3, #16]
 800db90:	2b00      	cmp	r3, #0
 800db92:	d102      	bne.n	800db9a <f_open+0x22e>
 800db94:	2302      	movs	r3, #2
 800db96:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 800db9a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	f040 80a3 	bne.w	800dcea <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800dba4:	697b      	ldr	r3, [r7, #20]
 800dba6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dba8:	4611      	mov	r1, r2
 800dbaa:	4618      	mov	r0, r3
 800dbac:	f7fe fd93 	bl	800c6d6 <ld_clust>
 800dbb0:	4602      	mov	r2, r0
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800dbb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dbb8:	331c      	adds	r3, #28
 800dbba:	4618      	mov	r0, r3
 800dbbc:	f7fd fd74 	bl	800b6a8 <ld_dword>
 800dbc0:	4602      	mov	r2, r0
 800dbc2:	68fb      	ldr	r3, [r7, #12]
 800dbc4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800dbc6:	68fb      	ldr	r3, [r7, #12]
 800dbc8:	2200      	movs	r2, #0
 800dbca:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800dbcc:	697a      	ldr	r2, [r7, #20]
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800dbd2:	697b      	ldr	r3, [r7, #20]
 800dbd4:	88da      	ldrh	r2, [r3, #6]
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800dbda:	68fb      	ldr	r3, [r7, #12]
 800dbdc:	79fa      	ldrb	r2, [r7, #7]
 800dbde:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800dbe0:	68fb      	ldr	r3, [r7, #12]
 800dbe2:	2200      	movs	r2, #0
 800dbe4:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800dbe6:	68fb      	ldr	r3, [r7, #12]
 800dbe8:	2200      	movs	r2, #0
 800dbea:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	2200      	movs	r2, #0
 800dbf0:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800dbf2:	68fb      	ldr	r3, [r7, #12]
 800dbf4:	3330      	adds	r3, #48	; 0x30
 800dbf6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800dbfa:	2100      	movs	r1, #0
 800dbfc:	4618      	mov	r0, r3
 800dbfe:	f7fd fdde 	bl	800b7be <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800dc02:	79fb      	ldrb	r3, [r7, #7]
 800dc04:	f003 0320 	and.w	r3, r3, #32
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d06e      	beq.n	800dcea <f_open+0x37e>
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	68db      	ldr	r3, [r3, #12]
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d06a      	beq.n	800dcea <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	68da      	ldr	r2, [r3, #12]
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800dc1c:	697b      	ldr	r3, [r7, #20]
 800dc1e:	895b      	ldrh	r3, [r3, #10]
 800dc20:	461a      	mov	r2, r3
 800dc22:	697b      	ldr	r3, [r7, #20]
 800dc24:	899b      	ldrh	r3, [r3, #12]
 800dc26:	fb03 f302 	mul.w	r3, r3, r2
 800dc2a:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	689b      	ldr	r3, [r3, #8]
 800dc30:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	68db      	ldr	r3, [r3, #12]
 800dc36:	65fb      	str	r3, [r7, #92]	; 0x5c
 800dc38:	e016      	b.n	800dc68 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800dc3a:	68fb      	ldr	r3, [r7, #12]
 800dc3c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800dc3e:	4618      	mov	r0, r3
 800dc40:	f7fe f887 	bl	800bd52 <get_fat>
 800dc44:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800dc46:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800dc48:	2b01      	cmp	r3, #1
 800dc4a:	d802      	bhi.n	800dc52 <f_open+0x2e6>
 800dc4c:	2302      	movs	r3, #2
 800dc4e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800dc52:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800dc54:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc58:	d102      	bne.n	800dc60 <f_open+0x2f4>
 800dc5a:	2301      	movs	r3, #1
 800dc5c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800dc60:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800dc62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dc64:	1ad3      	subs	r3, r2, r3
 800dc66:	65fb      	str	r3, [r7, #92]	; 0x5c
 800dc68:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d103      	bne.n	800dc78 <f_open+0x30c>
 800dc70:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800dc72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800dc74:	429a      	cmp	r2, r3
 800dc76:	d8e0      	bhi.n	800dc3a <f_open+0x2ce>
				}
				fp->clust = clst;
 800dc78:	68fb      	ldr	r3, [r7, #12]
 800dc7a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800dc7c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800dc7e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	d131      	bne.n	800dcea <f_open+0x37e>
 800dc86:	697b      	ldr	r3, [r7, #20]
 800dc88:	899b      	ldrh	r3, [r3, #12]
 800dc8a:	461a      	mov	r2, r3
 800dc8c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800dc8e:	fbb3 f1f2 	udiv	r1, r3, r2
 800dc92:	fb02 f201 	mul.w	r2, r2, r1
 800dc96:	1a9b      	subs	r3, r3, r2
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d026      	beq.n	800dcea <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800dc9c:	697b      	ldr	r3, [r7, #20]
 800dc9e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800dca0:	4618      	mov	r0, r3
 800dca2:	f7fe f837 	bl	800bd14 <clust2sect>
 800dca6:	64f8      	str	r0, [r7, #76]	; 0x4c
 800dca8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	d103      	bne.n	800dcb6 <f_open+0x34a>
						res = FR_INT_ERR;
 800dcae:	2302      	movs	r3, #2
 800dcb0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800dcb4:	e019      	b.n	800dcea <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800dcb6:	697b      	ldr	r3, [r7, #20]
 800dcb8:	899b      	ldrh	r3, [r3, #12]
 800dcba:	461a      	mov	r2, r3
 800dcbc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800dcbe:	fbb3 f2f2 	udiv	r2, r3, r2
 800dcc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dcc4:	441a      	add	r2, r3
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800dcca:	697b      	ldr	r3, [r7, #20]
 800dccc:	7858      	ldrb	r0, [r3, #1]
 800dcce:	68fb      	ldr	r3, [r7, #12]
 800dcd0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dcd4:	68fb      	ldr	r3, [r7, #12]
 800dcd6:	6a1a      	ldr	r2, [r3, #32]
 800dcd8:	2301      	movs	r3, #1
 800dcda:	f7fd fc6f 	bl	800b5bc <disk_read>
 800dcde:	4603      	mov	r3, r0
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d002      	beq.n	800dcea <f_open+0x37e>
 800dce4:	2301      	movs	r3, #1
 800dce6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800dcea:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d002      	beq.n	800dcf8 <f_open+0x38c>
 800dcf2:	68fb      	ldr	r3, [r7, #12]
 800dcf4:	2200      	movs	r2, #0
 800dcf6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800dcf8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800dcfc:	4618      	mov	r0, r3
 800dcfe:	3768      	adds	r7, #104	; 0x68
 800dd00:	46bd      	mov	sp, r7
 800dd02:	bd80      	pop	{r7, pc}

0800dd04 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800dd04:	b580      	push	{r7, lr}
 800dd06:	b08c      	sub	sp, #48	; 0x30
 800dd08:	af00      	add	r7, sp, #0
 800dd0a:	60f8      	str	r0, [r7, #12]
 800dd0c:	60b9      	str	r1, [r7, #8]
 800dd0e:	607a      	str	r2, [r7, #4]
 800dd10:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800dd12:	68bb      	ldr	r3, [r7, #8]
 800dd14:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800dd16:	683b      	ldr	r3, [r7, #0]
 800dd18:	2200      	movs	r2, #0
 800dd1a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	f107 0210 	add.w	r2, r7, #16
 800dd22:	4611      	mov	r1, r2
 800dd24:	4618      	mov	r0, r3
 800dd26:	f7ff fda5 	bl	800d874 <validate>
 800dd2a:	4603      	mov	r3, r0
 800dd2c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800dd30:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d107      	bne.n	800dd48 <f_write+0x44>
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	7d5b      	ldrb	r3, [r3, #21]
 800dd3c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800dd40:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d002      	beq.n	800dd4e <f_write+0x4a>
 800dd48:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dd4c:	e16a      	b.n	800e024 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	7d1b      	ldrb	r3, [r3, #20]
 800dd52:	f003 0302 	and.w	r3, r3, #2
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d101      	bne.n	800dd5e <f_write+0x5a>
 800dd5a:	2307      	movs	r3, #7
 800dd5c:	e162      	b.n	800e024 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	699a      	ldr	r2, [r3, #24]
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	441a      	add	r2, r3
 800dd66:	68fb      	ldr	r3, [r7, #12]
 800dd68:	699b      	ldr	r3, [r3, #24]
 800dd6a:	429a      	cmp	r2, r3
 800dd6c:	f080 814c 	bcs.w	800e008 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	699b      	ldr	r3, [r3, #24]
 800dd74:	43db      	mvns	r3, r3
 800dd76:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800dd78:	e146      	b.n	800e008 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800dd7a:	68fb      	ldr	r3, [r7, #12]
 800dd7c:	699b      	ldr	r3, [r3, #24]
 800dd7e:	693a      	ldr	r2, [r7, #16]
 800dd80:	8992      	ldrh	r2, [r2, #12]
 800dd82:	fbb3 f1f2 	udiv	r1, r3, r2
 800dd86:	fb02 f201 	mul.w	r2, r2, r1
 800dd8a:	1a9b      	subs	r3, r3, r2
 800dd8c:	2b00      	cmp	r3, #0
 800dd8e:	f040 80f1 	bne.w	800df74 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	699b      	ldr	r3, [r3, #24]
 800dd96:	693a      	ldr	r2, [r7, #16]
 800dd98:	8992      	ldrh	r2, [r2, #12]
 800dd9a:	fbb3 f3f2 	udiv	r3, r3, r2
 800dd9e:	693a      	ldr	r2, [r7, #16]
 800dda0:	8952      	ldrh	r2, [r2, #10]
 800dda2:	3a01      	subs	r2, #1
 800dda4:	4013      	ands	r3, r2
 800dda6:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800dda8:	69bb      	ldr	r3, [r7, #24]
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d143      	bne.n	800de36 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	699b      	ldr	r3, [r3, #24]
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	d10c      	bne.n	800ddd0 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	689b      	ldr	r3, [r3, #8]
 800ddba:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800ddbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	d11a      	bne.n	800ddf8 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	2100      	movs	r1, #0
 800ddc6:	4618      	mov	r0, r3
 800ddc8:	f7fe fa0f 	bl	800c1ea <create_chain>
 800ddcc:	62b8      	str	r0, [r7, #40]	; 0x28
 800ddce:	e013      	b.n	800ddf8 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800ddd0:	68fb      	ldr	r3, [r7, #12]
 800ddd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d007      	beq.n	800dde8 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800ddd8:	68fb      	ldr	r3, [r7, #12]
 800ddda:	699b      	ldr	r3, [r3, #24]
 800dddc:	4619      	mov	r1, r3
 800ddde:	68f8      	ldr	r0, [r7, #12]
 800dde0:	f7fe fa9b 	bl	800c31a <clmt_clust>
 800dde4:	62b8      	str	r0, [r7, #40]	; 0x28
 800dde6:	e007      	b.n	800ddf8 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800dde8:	68fa      	ldr	r2, [r7, #12]
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	69db      	ldr	r3, [r3, #28]
 800ddee:	4619      	mov	r1, r3
 800ddf0:	4610      	mov	r0, r2
 800ddf2:	f7fe f9fa 	bl	800c1ea <create_chain>
 800ddf6:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800ddf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	f000 8109 	beq.w	800e012 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800de00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de02:	2b01      	cmp	r3, #1
 800de04:	d104      	bne.n	800de10 <f_write+0x10c>
 800de06:	68fb      	ldr	r3, [r7, #12]
 800de08:	2202      	movs	r2, #2
 800de0a:	755a      	strb	r2, [r3, #21]
 800de0c:	2302      	movs	r3, #2
 800de0e:	e109      	b.n	800e024 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800de10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de12:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de16:	d104      	bne.n	800de22 <f_write+0x11e>
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	2201      	movs	r2, #1
 800de1c:	755a      	strb	r2, [r3, #21]
 800de1e:	2301      	movs	r3, #1
 800de20:	e100      	b.n	800e024 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800de22:	68fb      	ldr	r3, [r7, #12]
 800de24:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800de26:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	689b      	ldr	r3, [r3, #8]
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d102      	bne.n	800de36 <f_write+0x132>
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800de34:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800de36:	68fb      	ldr	r3, [r7, #12]
 800de38:	7d1b      	ldrb	r3, [r3, #20]
 800de3a:	b25b      	sxtb	r3, r3
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	da18      	bge.n	800de72 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800de40:	693b      	ldr	r3, [r7, #16]
 800de42:	7858      	ldrb	r0, [r3, #1]
 800de44:	68fb      	ldr	r3, [r7, #12]
 800de46:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800de4a:	68fb      	ldr	r3, [r7, #12]
 800de4c:	6a1a      	ldr	r2, [r3, #32]
 800de4e:	2301      	movs	r3, #1
 800de50:	f7fd fbd4 	bl	800b5fc <disk_write>
 800de54:	4603      	mov	r3, r0
 800de56:	2b00      	cmp	r3, #0
 800de58:	d004      	beq.n	800de64 <f_write+0x160>
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	2201      	movs	r2, #1
 800de5e:	755a      	strb	r2, [r3, #21]
 800de60:	2301      	movs	r3, #1
 800de62:	e0df      	b.n	800e024 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 800de64:	68fb      	ldr	r3, [r7, #12]
 800de66:	7d1b      	ldrb	r3, [r3, #20]
 800de68:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800de6c:	b2da      	uxtb	r2, r3
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800de72:	693a      	ldr	r2, [r7, #16]
 800de74:	68fb      	ldr	r3, [r7, #12]
 800de76:	69db      	ldr	r3, [r3, #28]
 800de78:	4619      	mov	r1, r3
 800de7a:	4610      	mov	r0, r2
 800de7c:	f7fd ff4a 	bl	800bd14 <clust2sect>
 800de80:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800de82:	697b      	ldr	r3, [r7, #20]
 800de84:	2b00      	cmp	r3, #0
 800de86:	d104      	bne.n	800de92 <f_write+0x18e>
 800de88:	68fb      	ldr	r3, [r7, #12]
 800de8a:	2202      	movs	r2, #2
 800de8c:	755a      	strb	r2, [r3, #21]
 800de8e:	2302      	movs	r3, #2
 800de90:	e0c8      	b.n	800e024 <f_write+0x320>
			sect += csect;
 800de92:	697a      	ldr	r2, [r7, #20]
 800de94:	69bb      	ldr	r3, [r7, #24]
 800de96:	4413      	add	r3, r2
 800de98:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800de9a:	693b      	ldr	r3, [r7, #16]
 800de9c:	899b      	ldrh	r3, [r3, #12]
 800de9e:	461a      	mov	r2, r3
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	fbb3 f3f2 	udiv	r3, r3, r2
 800dea6:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800dea8:	6a3b      	ldr	r3, [r7, #32]
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d043      	beq.n	800df36 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800deae:	69ba      	ldr	r2, [r7, #24]
 800deb0:	6a3b      	ldr	r3, [r7, #32]
 800deb2:	4413      	add	r3, r2
 800deb4:	693a      	ldr	r2, [r7, #16]
 800deb6:	8952      	ldrh	r2, [r2, #10]
 800deb8:	4293      	cmp	r3, r2
 800deba:	d905      	bls.n	800dec8 <f_write+0x1c4>
					cc = fs->csize - csect;
 800debc:	693b      	ldr	r3, [r7, #16]
 800debe:	895b      	ldrh	r3, [r3, #10]
 800dec0:	461a      	mov	r2, r3
 800dec2:	69bb      	ldr	r3, [r7, #24]
 800dec4:	1ad3      	subs	r3, r2, r3
 800dec6:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800dec8:	693b      	ldr	r3, [r7, #16]
 800deca:	7858      	ldrb	r0, [r3, #1]
 800decc:	6a3b      	ldr	r3, [r7, #32]
 800dece:	697a      	ldr	r2, [r7, #20]
 800ded0:	69f9      	ldr	r1, [r7, #28]
 800ded2:	f7fd fb93 	bl	800b5fc <disk_write>
 800ded6:	4603      	mov	r3, r0
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d004      	beq.n	800dee6 <f_write+0x1e2>
 800dedc:	68fb      	ldr	r3, [r7, #12]
 800dede:	2201      	movs	r2, #1
 800dee0:	755a      	strb	r2, [r3, #21]
 800dee2:	2301      	movs	r3, #1
 800dee4:	e09e      	b.n	800e024 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	6a1a      	ldr	r2, [r3, #32]
 800deea:	697b      	ldr	r3, [r7, #20]
 800deec:	1ad3      	subs	r3, r2, r3
 800deee:	6a3a      	ldr	r2, [r7, #32]
 800def0:	429a      	cmp	r2, r3
 800def2:	d918      	bls.n	800df26 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	6a1a      	ldr	r2, [r3, #32]
 800defe:	697b      	ldr	r3, [r7, #20]
 800df00:	1ad3      	subs	r3, r2, r3
 800df02:	693a      	ldr	r2, [r7, #16]
 800df04:	8992      	ldrh	r2, [r2, #12]
 800df06:	fb02 f303 	mul.w	r3, r2, r3
 800df0a:	69fa      	ldr	r2, [r7, #28]
 800df0c:	18d1      	adds	r1, r2, r3
 800df0e:	693b      	ldr	r3, [r7, #16]
 800df10:	899b      	ldrh	r3, [r3, #12]
 800df12:	461a      	mov	r2, r3
 800df14:	f7fd fc32 	bl	800b77c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	7d1b      	ldrb	r3, [r3, #20]
 800df1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800df20:	b2da      	uxtb	r2, r3
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800df26:	693b      	ldr	r3, [r7, #16]
 800df28:	899b      	ldrh	r3, [r3, #12]
 800df2a:	461a      	mov	r2, r3
 800df2c:	6a3b      	ldr	r3, [r7, #32]
 800df2e:	fb02 f303 	mul.w	r3, r2, r3
 800df32:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800df34:	e04b      	b.n	800dfce <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	6a1b      	ldr	r3, [r3, #32]
 800df3a:	697a      	ldr	r2, [r7, #20]
 800df3c:	429a      	cmp	r2, r3
 800df3e:	d016      	beq.n	800df6e <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	699a      	ldr	r2, [r3, #24]
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800df48:	429a      	cmp	r2, r3
 800df4a:	d210      	bcs.n	800df6e <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800df4c:	693b      	ldr	r3, [r7, #16]
 800df4e:	7858      	ldrb	r0, [r3, #1]
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800df56:	2301      	movs	r3, #1
 800df58:	697a      	ldr	r2, [r7, #20]
 800df5a:	f7fd fb2f 	bl	800b5bc <disk_read>
 800df5e:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800df60:	2b00      	cmp	r3, #0
 800df62:	d004      	beq.n	800df6e <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	2201      	movs	r2, #1
 800df68:	755a      	strb	r2, [r3, #21]
 800df6a:	2301      	movs	r3, #1
 800df6c:	e05a      	b.n	800e024 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800df6e:	68fb      	ldr	r3, [r7, #12]
 800df70:	697a      	ldr	r2, [r7, #20]
 800df72:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800df74:	693b      	ldr	r3, [r7, #16]
 800df76:	899b      	ldrh	r3, [r3, #12]
 800df78:	4618      	mov	r0, r3
 800df7a:	68fb      	ldr	r3, [r7, #12]
 800df7c:	699b      	ldr	r3, [r3, #24]
 800df7e:	693a      	ldr	r2, [r7, #16]
 800df80:	8992      	ldrh	r2, [r2, #12]
 800df82:	fbb3 f1f2 	udiv	r1, r3, r2
 800df86:	fb02 f201 	mul.w	r2, r2, r1
 800df8a:	1a9b      	subs	r3, r3, r2
 800df8c:	1ac3      	subs	r3, r0, r3
 800df8e:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800df90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	429a      	cmp	r2, r3
 800df96:	d901      	bls.n	800df9c <f_write+0x298>
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800df9c:	68fb      	ldr	r3, [r7, #12]
 800df9e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	699b      	ldr	r3, [r3, #24]
 800dfa6:	693a      	ldr	r2, [r7, #16]
 800dfa8:	8992      	ldrh	r2, [r2, #12]
 800dfaa:	fbb3 f0f2 	udiv	r0, r3, r2
 800dfae:	fb02 f200 	mul.w	r2, r2, r0
 800dfb2:	1a9b      	subs	r3, r3, r2
 800dfb4:	440b      	add	r3, r1
 800dfb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dfb8:	69f9      	ldr	r1, [r7, #28]
 800dfba:	4618      	mov	r0, r3
 800dfbc:	f7fd fbde 	bl	800b77c <mem_cpy>
		fp->flag |= FA_DIRTY;
 800dfc0:	68fb      	ldr	r3, [r7, #12]
 800dfc2:	7d1b      	ldrb	r3, [r3, #20]
 800dfc4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800dfc8:	b2da      	uxtb	r2, r3
 800dfca:	68fb      	ldr	r3, [r7, #12]
 800dfcc:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800dfce:	69fa      	ldr	r2, [r7, #28]
 800dfd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dfd2:	4413      	add	r3, r2
 800dfd4:	61fb      	str	r3, [r7, #28]
 800dfd6:	68fb      	ldr	r3, [r7, #12]
 800dfd8:	699a      	ldr	r2, [r3, #24]
 800dfda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dfdc:	441a      	add	r2, r3
 800dfde:	68fb      	ldr	r3, [r7, #12]
 800dfe0:	619a      	str	r2, [r3, #24]
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	68da      	ldr	r2, [r3, #12]
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	699b      	ldr	r3, [r3, #24]
 800dfea:	429a      	cmp	r2, r3
 800dfec:	bf38      	it	cc
 800dfee:	461a      	movcc	r2, r3
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	60da      	str	r2, [r3, #12]
 800dff4:	683b      	ldr	r3, [r7, #0]
 800dff6:	681a      	ldr	r2, [r3, #0]
 800dff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dffa:	441a      	add	r2, r3
 800dffc:	683b      	ldr	r3, [r7, #0]
 800dffe:	601a      	str	r2, [r3, #0]
 800e000:	687a      	ldr	r2, [r7, #4]
 800e002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e004:	1ad3      	subs	r3, r2, r3
 800e006:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	f47f aeb5 	bne.w	800dd7a <f_write+0x76>
 800e010:	e000      	b.n	800e014 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800e012:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	7d1b      	ldrb	r3, [r3, #20]
 800e018:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e01c:	b2da      	uxtb	r2, r3
 800e01e:	68fb      	ldr	r3, [r7, #12]
 800e020:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800e022:	2300      	movs	r3, #0
}
 800e024:	4618      	mov	r0, r3
 800e026:	3730      	adds	r7, #48	; 0x30
 800e028:	46bd      	mov	sp, r7
 800e02a:	bd80      	pop	{r7, pc}

0800e02c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800e02c:	b580      	push	{r7, lr}
 800e02e:	b086      	sub	sp, #24
 800e030:	af00      	add	r7, sp, #0
 800e032:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	f107 0208 	add.w	r2, r7, #8
 800e03a:	4611      	mov	r1, r2
 800e03c:	4618      	mov	r0, r3
 800e03e:	f7ff fc19 	bl	800d874 <validate>
 800e042:	4603      	mov	r3, r0
 800e044:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800e046:	7dfb      	ldrb	r3, [r7, #23]
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d168      	bne.n	800e11e <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	7d1b      	ldrb	r3, [r3, #20]
 800e050:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e054:	2b00      	cmp	r3, #0
 800e056:	d062      	beq.n	800e11e <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	7d1b      	ldrb	r3, [r3, #20]
 800e05c:	b25b      	sxtb	r3, r3
 800e05e:	2b00      	cmp	r3, #0
 800e060:	da15      	bge.n	800e08e <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800e062:	68bb      	ldr	r3, [r7, #8]
 800e064:	7858      	ldrb	r0, [r3, #1]
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	6a1a      	ldr	r2, [r3, #32]
 800e070:	2301      	movs	r3, #1
 800e072:	f7fd fac3 	bl	800b5fc <disk_write>
 800e076:	4603      	mov	r3, r0
 800e078:	2b00      	cmp	r3, #0
 800e07a:	d001      	beq.n	800e080 <f_sync+0x54>
 800e07c:	2301      	movs	r3, #1
 800e07e:	e04f      	b.n	800e120 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	7d1b      	ldrb	r3, [r3, #20]
 800e084:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e088:	b2da      	uxtb	r2, r3
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800e08e:	f7fd f8b7 	bl	800b200 <get_fattime>
 800e092:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800e094:	68ba      	ldr	r2, [r7, #8]
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e09a:	4619      	mov	r1, r3
 800e09c:	4610      	mov	r0, r2
 800e09e:	f7fd fd9b 	bl	800bbd8 <move_window>
 800e0a2:	4603      	mov	r3, r0
 800e0a4:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800e0a6:	7dfb      	ldrb	r3, [r7, #23]
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d138      	bne.n	800e11e <f_sync+0xf2>
					dir = fp->dir_ptr;
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e0b0:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800e0b2:	68fb      	ldr	r3, [r7, #12]
 800e0b4:	330b      	adds	r3, #11
 800e0b6:	781a      	ldrb	r2, [r3, #0]
 800e0b8:	68fb      	ldr	r3, [r7, #12]
 800e0ba:	330b      	adds	r3, #11
 800e0bc:	f042 0220 	orr.w	r2, r2, #32
 800e0c0:	b2d2      	uxtb	r2, r2
 800e0c2:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800e0c4:	687b      	ldr	r3, [r7, #4]
 800e0c6:	6818      	ldr	r0, [r3, #0]
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	689b      	ldr	r3, [r3, #8]
 800e0cc:	461a      	mov	r2, r3
 800e0ce:	68f9      	ldr	r1, [r7, #12]
 800e0d0:	f7fe fb20 	bl	800c714 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800e0d4:	68fb      	ldr	r3, [r7, #12]
 800e0d6:	f103 021c 	add.w	r2, r3, #28
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	68db      	ldr	r3, [r3, #12]
 800e0de:	4619      	mov	r1, r3
 800e0e0:	4610      	mov	r0, r2
 800e0e2:	f7fd fb1f 	bl	800b724 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800e0e6:	68fb      	ldr	r3, [r7, #12]
 800e0e8:	3316      	adds	r3, #22
 800e0ea:	6939      	ldr	r1, [r7, #16]
 800e0ec:	4618      	mov	r0, r3
 800e0ee:	f7fd fb19 	bl	800b724 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	3312      	adds	r3, #18
 800e0f6:	2100      	movs	r1, #0
 800e0f8:	4618      	mov	r0, r3
 800e0fa:	f7fd faf8 	bl	800b6ee <st_word>
					fs->wflag = 1;
 800e0fe:	68bb      	ldr	r3, [r7, #8]
 800e100:	2201      	movs	r2, #1
 800e102:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800e104:	68bb      	ldr	r3, [r7, #8]
 800e106:	4618      	mov	r0, r3
 800e108:	f7fd fd94 	bl	800bc34 <sync_fs>
 800e10c:	4603      	mov	r3, r0
 800e10e:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	7d1b      	ldrb	r3, [r3, #20]
 800e114:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e118:	b2da      	uxtb	r2, r3
 800e11a:	687b      	ldr	r3, [r7, #4]
 800e11c:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800e11e:	7dfb      	ldrb	r3, [r7, #23]
}
 800e120:	4618      	mov	r0, r3
 800e122:	3718      	adds	r7, #24
 800e124:	46bd      	mov	sp, r7
 800e126:	bd80      	pop	{r7, pc}

0800e128 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800e128:	b580      	push	{r7, lr}
 800e12a:	b084      	sub	sp, #16
 800e12c:	af00      	add	r7, sp, #0
 800e12e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800e130:	6878      	ldr	r0, [r7, #4]
 800e132:	f7ff ff7b 	bl	800e02c <f_sync>
 800e136:	4603      	mov	r3, r0
 800e138:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800e13a:	7bfb      	ldrb	r3, [r7, #15]
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	d118      	bne.n	800e172 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	f107 0208 	add.w	r2, r7, #8
 800e146:	4611      	mov	r1, r2
 800e148:	4618      	mov	r0, r3
 800e14a:	f7ff fb93 	bl	800d874 <validate>
 800e14e:	4603      	mov	r3, r0
 800e150:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800e152:	7bfb      	ldrb	r3, [r7, #15]
 800e154:	2b00      	cmp	r3, #0
 800e156:	d10c      	bne.n	800e172 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	691b      	ldr	r3, [r3, #16]
 800e15c:	4618      	mov	r0, r3
 800e15e:	f7fd fc97 	bl	800ba90 <dec_lock>
 800e162:	4603      	mov	r3, r0
 800e164:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800e166:	7bfb      	ldrb	r3, [r7, #15]
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d102      	bne.n	800e172 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	2200      	movs	r2, #0
 800e170:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800e172:	7bfb      	ldrb	r3, [r7, #15]
}
 800e174:	4618      	mov	r0, r3
 800e176:	3710      	adds	r7, #16
 800e178:	46bd      	mov	sp, r7
 800e17a:	bd80      	pop	{r7, pc}

0800e17c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800e17c:	b480      	push	{r7}
 800e17e:	b087      	sub	sp, #28
 800e180:	af00      	add	r7, sp, #0
 800e182:	60f8      	str	r0, [r7, #12]
 800e184:	60b9      	str	r1, [r7, #8]
 800e186:	4613      	mov	r3, r2
 800e188:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800e18a:	2301      	movs	r3, #1
 800e18c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800e18e:	2300      	movs	r3, #0
 800e190:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800e192:	4b1f      	ldr	r3, [pc, #124]	; (800e210 <FATFS_LinkDriverEx+0x94>)
 800e194:	7a5b      	ldrb	r3, [r3, #9]
 800e196:	b2db      	uxtb	r3, r3
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d131      	bne.n	800e200 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800e19c:	4b1c      	ldr	r3, [pc, #112]	; (800e210 <FATFS_LinkDriverEx+0x94>)
 800e19e:	7a5b      	ldrb	r3, [r3, #9]
 800e1a0:	b2db      	uxtb	r3, r3
 800e1a2:	461a      	mov	r2, r3
 800e1a4:	4b1a      	ldr	r3, [pc, #104]	; (800e210 <FATFS_LinkDriverEx+0x94>)
 800e1a6:	2100      	movs	r1, #0
 800e1a8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800e1aa:	4b19      	ldr	r3, [pc, #100]	; (800e210 <FATFS_LinkDriverEx+0x94>)
 800e1ac:	7a5b      	ldrb	r3, [r3, #9]
 800e1ae:	b2db      	uxtb	r3, r3
 800e1b0:	4a17      	ldr	r2, [pc, #92]	; (800e210 <FATFS_LinkDriverEx+0x94>)
 800e1b2:	009b      	lsls	r3, r3, #2
 800e1b4:	4413      	add	r3, r2
 800e1b6:	68fa      	ldr	r2, [r7, #12]
 800e1b8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800e1ba:	4b15      	ldr	r3, [pc, #84]	; (800e210 <FATFS_LinkDriverEx+0x94>)
 800e1bc:	7a5b      	ldrb	r3, [r3, #9]
 800e1be:	b2db      	uxtb	r3, r3
 800e1c0:	461a      	mov	r2, r3
 800e1c2:	4b13      	ldr	r3, [pc, #76]	; (800e210 <FATFS_LinkDriverEx+0x94>)
 800e1c4:	4413      	add	r3, r2
 800e1c6:	79fa      	ldrb	r2, [r7, #7]
 800e1c8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800e1ca:	4b11      	ldr	r3, [pc, #68]	; (800e210 <FATFS_LinkDriverEx+0x94>)
 800e1cc:	7a5b      	ldrb	r3, [r3, #9]
 800e1ce:	b2db      	uxtb	r3, r3
 800e1d0:	1c5a      	adds	r2, r3, #1
 800e1d2:	b2d1      	uxtb	r1, r2
 800e1d4:	4a0e      	ldr	r2, [pc, #56]	; (800e210 <FATFS_LinkDriverEx+0x94>)
 800e1d6:	7251      	strb	r1, [r2, #9]
 800e1d8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800e1da:	7dbb      	ldrb	r3, [r7, #22]
 800e1dc:	3330      	adds	r3, #48	; 0x30
 800e1de:	b2da      	uxtb	r2, r3
 800e1e0:	68bb      	ldr	r3, [r7, #8]
 800e1e2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800e1e4:	68bb      	ldr	r3, [r7, #8]
 800e1e6:	3301      	adds	r3, #1
 800e1e8:	223a      	movs	r2, #58	; 0x3a
 800e1ea:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800e1ec:	68bb      	ldr	r3, [r7, #8]
 800e1ee:	3302      	adds	r3, #2
 800e1f0:	222f      	movs	r2, #47	; 0x2f
 800e1f2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800e1f4:	68bb      	ldr	r3, [r7, #8]
 800e1f6:	3303      	adds	r3, #3
 800e1f8:	2200      	movs	r2, #0
 800e1fa:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800e1fc:	2300      	movs	r3, #0
 800e1fe:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800e200:	7dfb      	ldrb	r3, [r7, #23]
}
 800e202:	4618      	mov	r0, r3
 800e204:	371c      	adds	r7, #28
 800e206:	46bd      	mov	sp, r7
 800e208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e20c:	4770      	bx	lr
 800e20e:	bf00      	nop
 800e210:	200004e0 	.word	0x200004e0

0800e214 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800e214:	b580      	push	{r7, lr}
 800e216:	b082      	sub	sp, #8
 800e218:	af00      	add	r7, sp, #0
 800e21a:	6078      	str	r0, [r7, #4]
 800e21c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800e21e:	2200      	movs	r2, #0
 800e220:	6839      	ldr	r1, [r7, #0]
 800e222:	6878      	ldr	r0, [r7, #4]
 800e224:	f7ff ffaa 	bl	800e17c <FATFS_LinkDriverEx>
 800e228:	4603      	mov	r3, r0
}
 800e22a:	4618      	mov	r0, r3
 800e22c:	3708      	adds	r7, #8
 800e22e:	46bd      	mov	sp, r7
 800e230:	bd80      	pop	{r7, pc}
	...

0800e234 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800e234:	b480      	push	{r7}
 800e236:	b085      	sub	sp, #20
 800e238:	af00      	add	r7, sp, #0
 800e23a:	4603      	mov	r3, r0
 800e23c:	6039      	str	r1, [r7, #0]
 800e23e:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800e240:	88fb      	ldrh	r3, [r7, #6]
 800e242:	2b7f      	cmp	r3, #127	; 0x7f
 800e244:	d802      	bhi.n	800e24c <ff_convert+0x18>
		c = chr;
 800e246:	88fb      	ldrh	r3, [r7, #6]
 800e248:	81fb      	strh	r3, [r7, #14]
 800e24a:	e025      	b.n	800e298 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800e24c:	683b      	ldr	r3, [r7, #0]
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d00b      	beq.n	800e26a <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800e252:	88fb      	ldrh	r3, [r7, #6]
 800e254:	2bff      	cmp	r3, #255	; 0xff
 800e256:	d805      	bhi.n	800e264 <ff_convert+0x30>
 800e258:	88fb      	ldrh	r3, [r7, #6]
 800e25a:	3b80      	subs	r3, #128	; 0x80
 800e25c:	4a12      	ldr	r2, [pc, #72]	; (800e2a8 <ff_convert+0x74>)
 800e25e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e262:	e000      	b.n	800e266 <ff_convert+0x32>
 800e264:	2300      	movs	r3, #0
 800e266:	81fb      	strh	r3, [r7, #14]
 800e268:	e016      	b.n	800e298 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800e26a:	2300      	movs	r3, #0
 800e26c:	81fb      	strh	r3, [r7, #14]
 800e26e:	e009      	b.n	800e284 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800e270:	89fb      	ldrh	r3, [r7, #14]
 800e272:	4a0d      	ldr	r2, [pc, #52]	; (800e2a8 <ff_convert+0x74>)
 800e274:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e278:	88fa      	ldrh	r2, [r7, #6]
 800e27a:	429a      	cmp	r2, r3
 800e27c:	d006      	beq.n	800e28c <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800e27e:	89fb      	ldrh	r3, [r7, #14]
 800e280:	3301      	adds	r3, #1
 800e282:	81fb      	strh	r3, [r7, #14]
 800e284:	89fb      	ldrh	r3, [r7, #14]
 800e286:	2b7f      	cmp	r3, #127	; 0x7f
 800e288:	d9f2      	bls.n	800e270 <ff_convert+0x3c>
 800e28a:	e000      	b.n	800e28e <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800e28c:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800e28e:	89fb      	ldrh	r3, [r7, #14]
 800e290:	3380      	adds	r3, #128	; 0x80
 800e292:	b29b      	uxth	r3, r3
 800e294:	b2db      	uxtb	r3, r3
 800e296:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800e298:	89fb      	ldrh	r3, [r7, #14]
}
 800e29a:	4618      	mov	r0, r3
 800e29c:	3714      	adds	r7, #20
 800e29e:	46bd      	mov	sp, r7
 800e2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2a4:	4770      	bx	lr
 800e2a6:	bf00      	nop
 800e2a8:	080126dc 	.word	0x080126dc

0800e2ac <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800e2ac:	b480      	push	{r7}
 800e2ae:	b087      	sub	sp, #28
 800e2b0:	af00      	add	r7, sp, #0
 800e2b2:	4603      	mov	r3, r0
 800e2b4:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800e2b6:	88fb      	ldrh	r3, [r7, #6]
 800e2b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e2bc:	d201      	bcs.n	800e2c2 <ff_wtoupper+0x16>
 800e2be:	4b3e      	ldr	r3, [pc, #248]	; (800e3b8 <ff_wtoupper+0x10c>)
 800e2c0:	e000      	b.n	800e2c4 <ff_wtoupper+0x18>
 800e2c2:	4b3e      	ldr	r3, [pc, #248]	; (800e3bc <ff_wtoupper+0x110>)
 800e2c4:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800e2c6:	697b      	ldr	r3, [r7, #20]
 800e2c8:	1c9a      	adds	r2, r3, #2
 800e2ca:	617a      	str	r2, [r7, #20]
 800e2cc:	881b      	ldrh	r3, [r3, #0]
 800e2ce:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800e2d0:	8a7b      	ldrh	r3, [r7, #18]
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	d068      	beq.n	800e3a8 <ff_wtoupper+0xfc>
 800e2d6:	88fa      	ldrh	r2, [r7, #6]
 800e2d8:	8a7b      	ldrh	r3, [r7, #18]
 800e2da:	429a      	cmp	r2, r3
 800e2dc:	d364      	bcc.n	800e3a8 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800e2de:	697b      	ldr	r3, [r7, #20]
 800e2e0:	1c9a      	adds	r2, r3, #2
 800e2e2:	617a      	str	r2, [r7, #20]
 800e2e4:	881b      	ldrh	r3, [r3, #0]
 800e2e6:	823b      	strh	r3, [r7, #16]
 800e2e8:	8a3b      	ldrh	r3, [r7, #16]
 800e2ea:	0a1b      	lsrs	r3, r3, #8
 800e2ec:	81fb      	strh	r3, [r7, #14]
 800e2ee:	8a3b      	ldrh	r3, [r7, #16]
 800e2f0:	b2db      	uxtb	r3, r3
 800e2f2:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800e2f4:	88fa      	ldrh	r2, [r7, #6]
 800e2f6:	8a79      	ldrh	r1, [r7, #18]
 800e2f8:	8a3b      	ldrh	r3, [r7, #16]
 800e2fa:	440b      	add	r3, r1
 800e2fc:	429a      	cmp	r2, r3
 800e2fe:	da49      	bge.n	800e394 <ff_wtoupper+0xe8>
			switch (cmd) {
 800e300:	89fb      	ldrh	r3, [r7, #14]
 800e302:	2b08      	cmp	r3, #8
 800e304:	d84f      	bhi.n	800e3a6 <ff_wtoupper+0xfa>
 800e306:	a201      	add	r2, pc, #4	; (adr r2, 800e30c <ff_wtoupper+0x60>)
 800e308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e30c:	0800e331 	.word	0x0800e331
 800e310:	0800e343 	.word	0x0800e343
 800e314:	0800e359 	.word	0x0800e359
 800e318:	0800e361 	.word	0x0800e361
 800e31c:	0800e369 	.word	0x0800e369
 800e320:	0800e371 	.word	0x0800e371
 800e324:	0800e379 	.word	0x0800e379
 800e328:	0800e381 	.word	0x0800e381
 800e32c:	0800e389 	.word	0x0800e389
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800e330:	88fa      	ldrh	r2, [r7, #6]
 800e332:	8a7b      	ldrh	r3, [r7, #18]
 800e334:	1ad3      	subs	r3, r2, r3
 800e336:	005b      	lsls	r3, r3, #1
 800e338:	697a      	ldr	r2, [r7, #20]
 800e33a:	4413      	add	r3, r2
 800e33c:	881b      	ldrh	r3, [r3, #0]
 800e33e:	80fb      	strh	r3, [r7, #6]
 800e340:	e027      	b.n	800e392 <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800e342:	88fa      	ldrh	r2, [r7, #6]
 800e344:	8a7b      	ldrh	r3, [r7, #18]
 800e346:	1ad3      	subs	r3, r2, r3
 800e348:	b29b      	uxth	r3, r3
 800e34a:	f003 0301 	and.w	r3, r3, #1
 800e34e:	b29b      	uxth	r3, r3
 800e350:	88fa      	ldrh	r2, [r7, #6]
 800e352:	1ad3      	subs	r3, r2, r3
 800e354:	80fb      	strh	r3, [r7, #6]
 800e356:	e01c      	b.n	800e392 <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800e358:	88fb      	ldrh	r3, [r7, #6]
 800e35a:	3b10      	subs	r3, #16
 800e35c:	80fb      	strh	r3, [r7, #6]
 800e35e:	e018      	b.n	800e392 <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800e360:	88fb      	ldrh	r3, [r7, #6]
 800e362:	3b20      	subs	r3, #32
 800e364:	80fb      	strh	r3, [r7, #6]
 800e366:	e014      	b.n	800e392 <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800e368:	88fb      	ldrh	r3, [r7, #6]
 800e36a:	3b30      	subs	r3, #48	; 0x30
 800e36c:	80fb      	strh	r3, [r7, #6]
 800e36e:	e010      	b.n	800e392 <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800e370:	88fb      	ldrh	r3, [r7, #6]
 800e372:	3b1a      	subs	r3, #26
 800e374:	80fb      	strh	r3, [r7, #6]
 800e376:	e00c      	b.n	800e392 <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800e378:	88fb      	ldrh	r3, [r7, #6]
 800e37a:	3308      	adds	r3, #8
 800e37c:	80fb      	strh	r3, [r7, #6]
 800e37e:	e008      	b.n	800e392 <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800e380:	88fb      	ldrh	r3, [r7, #6]
 800e382:	3b50      	subs	r3, #80	; 0x50
 800e384:	80fb      	strh	r3, [r7, #6]
 800e386:	e004      	b.n	800e392 <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800e388:	88fb      	ldrh	r3, [r7, #6]
 800e38a:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 800e38e:	80fb      	strh	r3, [r7, #6]
 800e390:	bf00      	nop
			}
			break;
 800e392:	e008      	b.n	800e3a6 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800e394:	89fb      	ldrh	r3, [r7, #14]
 800e396:	2b00      	cmp	r3, #0
 800e398:	d195      	bne.n	800e2c6 <ff_wtoupper+0x1a>
 800e39a:	8a3b      	ldrh	r3, [r7, #16]
 800e39c:	005b      	lsls	r3, r3, #1
 800e39e:	697a      	ldr	r2, [r7, #20]
 800e3a0:	4413      	add	r3, r2
 800e3a2:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800e3a4:	e78f      	b.n	800e2c6 <ff_wtoupper+0x1a>
			break;
 800e3a6:	bf00      	nop
	}

	return chr;
 800e3a8:	88fb      	ldrh	r3, [r7, #6]
}
 800e3aa:	4618      	mov	r0, r3
 800e3ac:	371c      	adds	r7, #28
 800e3ae:	46bd      	mov	sp, r7
 800e3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3b4:	4770      	bx	lr
 800e3b6:	bf00      	nop
 800e3b8:	080127dc 	.word	0x080127dc
 800e3bc:	080129d0 	.word	0x080129d0

0800e3c0 <__errno>:
 800e3c0:	4b01      	ldr	r3, [pc, #4]	; (800e3c8 <__errno+0x8>)
 800e3c2:	6818      	ldr	r0, [r3, #0]
 800e3c4:	4770      	bx	lr
 800e3c6:	bf00      	nop
 800e3c8:	20000064 	.word	0x20000064

0800e3cc <__libc_init_array>:
 800e3cc:	b570      	push	{r4, r5, r6, lr}
 800e3ce:	4e0d      	ldr	r6, [pc, #52]	; (800e404 <__libc_init_array+0x38>)
 800e3d0:	4c0d      	ldr	r4, [pc, #52]	; (800e408 <__libc_init_array+0x3c>)
 800e3d2:	1ba4      	subs	r4, r4, r6
 800e3d4:	10a4      	asrs	r4, r4, #2
 800e3d6:	2500      	movs	r5, #0
 800e3d8:	42a5      	cmp	r5, r4
 800e3da:	d109      	bne.n	800e3f0 <__libc_init_array+0x24>
 800e3dc:	4e0b      	ldr	r6, [pc, #44]	; (800e40c <__libc_init_array+0x40>)
 800e3de:	4c0c      	ldr	r4, [pc, #48]	; (800e410 <__libc_init_array+0x44>)
 800e3e0:	f003 ff26 	bl	8012230 <_init>
 800e3e4:	1ba4      	subs	r4, r4, r6
 800e3e6:	10a4      	asrs	r4, r4, #2
 800e3e8:	2500      	movs	r5, #0
 800e3ea:	42a5      	cmp	r5, r4
 800e3ec:	d105      	bne.n	800e3fa <__libc_init_array+0x2e>
 800e3ee:	bd70      	pop	{r4, r5, r6, pc}
 800e3f0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e3f4:	4798      	blx	r3
 800e3f6:	3501      	adds	r5, #1
 800e3f8:	e7ee      	b.n	800e3d8 <__libc_init_array+0xc>
 800e3fa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800e3fe:	4798      	blx	r3
 800e400:	3501      	adds	r5, #1
 800e402:	e7f2      	b.n	800e3ea <__libc_init_array+0x1e>
 800e404:	08012d60 	.word	0x08012d60
 800e408:	08012d60 	.word	0x08012d60
 800e40c:	08012d60 	.word	0x08012d60
 800e410:	08012d64 	.word	0x08012d64

0800e414 <memcpy>:
 800e414:	b510      	push	{r4, lr}
 800e416:	1e43      	subs	r3, r0, #1
 800e418:	440a      	add	r2, r1
 800e41a:	4291      	cmp	r1, r2
 800e41c:	d100      	bne.n	800e420 <memcpy+0xc>
 800e41e:	bd10      	pop	{r4, pc}
 800e420:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e424:	f803 4f01 	strb.w	r4, [r3, #1]!
 800e428:	e7f7      	b.n	800e41a <memcpy+0x6>

0800e42a <memset>:
 800e42a:	4402      	add	r2, r0
 800e42c:	4603      	mov	r3, r0
 800e42e:	4293      	cmp	r3, r2
 800e430:	d100      	bne.n	800e434 <memset+0xa>
 800e432:	4770      	bx	lr
 800e434:	f803 1b01 	strb.w	r1, [r3], #1
 800e438:	e7f9      	b.n	800e42e <memset+0x4>

0800e43a <__cvt>:
 800e43a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e43e:	ec55 4b10 	vmov	r4, r5, d0
 800e442:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800e444:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800e448:	2d00      	cmp	r5, #0
 800e44a:	460e      	mov	r6, r1
 800e44c:	4691      	mov	r9, r2
 800e44e:	4619      	mov	r1, r3
 800e450:	bfb8      	it	lt
 800e452:	4622      	movlt	r2, r4
 800e454:	462b      	mov	r3, r5
 800e456:	f027 0720 	bic.w	r7, r7, #32
 800e45a:	bfbb      	ittet	lt
 800e45c:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800e460:	461d      	movlt	r5, r3
 800e462:	2300      	movge	r3, #0
 800e464:	232d      	movlt	r3, #45	; 0x2d
 800e466:	bfb8      	it	lt
 800e468:	4614      	movlt	r4, r2
 800e46a:	2f46      	cmp	r7, #70	; 0x46
 800e46c:	700b      	strb	r3, [r1, #0]
 800e46e:	d004      	beq.n	800e47a <__cvt+0x40>
 800e470:	2f45      	cmp	r7, #69	; 0x45
 800e472:	d100      	bne.n	800e476 <__cvt+0x3c>
 800e474:	3601      	adds	r6, #1
 800e476:	2102      	movs	r1, #2
 800e478:	e000      	b.n	800e47c <__cvt+0x42>
 800e47a:	2103      	movs	r1, #3
 800e47c:	ab03      	add	r3, sp, #12
 800e47e:	9301      	str	r3, [sp, #4]
 800e480:	ab02      	add	r3, sp, #8
 800e482:	9300      	str	r3, [sp, #0]
 800e484:	4632      	mov	r2, r6
 800e486:	4653      	mov	r3, sl
 800e488:	ec45 4b10 	vmov	d0, r4, r5
 800e48c:	f001 fdcc 	bl	8010028 <_dtoa_r>
 800e490:	2f47      	cmp	r7, #71	; 0x47
 800e492:	4680      	mov	r8, r0
 800e494:	d102      	bne.n	800e49c <__cvt+0x62>
 800e496:	f019 0f01 	tst.w	r9, #1
 800e49a:	d026      	beq.n	800e4ea <__cvt+0xb0>
 800e49c:	2f46      	cmp	r7, #70	; 0x46
 800e49e:	eb08 0906 	add.w	r9, r8, r6
 800e4a2:	d111      	bne.n	800e4c8 <__cvt+0x8e>
 800e4a4:	f898 3000 	ldrb.w	r3, [r8]
 800e4a8:	2b30      	cmp	r3, #48	; 0x30
 800e4aa:	d10a      	bne.n	800e4c2 <__cvt+0x88>
 800e4ac:	2200      	movs	r2, #0
 800e4ae:	2300      	movs	r3, #0
 800e4b0:	4620      	mov	r0, r4
 800e4b2:	4629      	mov	r1, r5
 800e4b4:	f7f2 fb28 	bl	8000b08 <__aeabi_dcmpeq>
 800e4b8:	b918      	cbnz	r0, 800e4c2 <__cvt+0x88>
 800e4ba:	f1c6 0601 	rsb	r6, r6, #1
 800e4be:	f8ca 6000 	str.w	r6, [sl]
 800e4c2:	f8da 3000 	ldr.w	r3, [sl]
 800e4c6:	4499      	add	r9, r3
 800e4c8:	2200      	movs	r2, #0
 800e4ca:	2300      	movs	r3, #0
 800e4cc:	4620      	mov	r0, r4
 800e4ce:	4629      	mov	r1, r5
 800e4d0:	f7f2 fb1a 	bl	8000b08 <__aeabi_dcmpeq>
 800e4d4:	b938      	cbnz	r0, 800e4e6 <__cvt+0xac>
 800e4d6:	2230      	movs	r2, #48	; 0x30
 800e4d8:	9b03      	ldr	r3, [sp, #12]
 800e4da:	454b      	cmp	r3, r9
 800e4dc:	d205      	bcs.n	800e4ea <__cvt+0xb0>
 800e4de:	1c59      	adds	r1, r3, #1
 800e4e0:	9103      	str	r1, [sp, #12]
 800e4e2:	701a      	strb	r2, [r3, #0]
 800e4e4:	e7f8      	b.n	800e4d8 <__cvt+0x9e>
 800e4e6:	f8cd 900c 	str.w	r9, [sp, #12]
 800e4ea:	9b03      	ldr	r3, [sp, #12]
 800e4ec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800e4ee:	eba3 0308 	sub.w	r3, r3, r8
 800e4f2:	4640      	mov	r0, r8
 800e4f4:	6013      	str	r3, [r2, #0]
 800e4f6:	b004      	add	sp, #16
 800e4f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800e4fc <__exponent>:
 800e4fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e4fe:	2900      	cmp	r1, #0
 800e500:	4604      	mov	r4, r0
 800e502:	bfba      	itte	lt
 800e504:	4249      	neglt	r1, r1
 800e506:	232d      	movlt	r3, #45	; 0x2d
 800e508:	232b      	movge	r3, #43	; 0x2b
 800e50a:	2909      	cmp	r1, #9
 800e50c:	f804 2b02 	strb.w	r2, [r4], #2
 800e510:	7043      	strb	r3, [r0, #1]
 800e512:	dd20      	ble.n	800e556 <__exponent+0x5a>
 800e514:	f10d 0307 	add.w	r3, sp, #7
 800e518:	461f      	mov	r7, r3
 800e51a:	260a      	movs	r6, #10
 800e51c:	fb91 f5f6 	sdiv	r5, r1, r6
 800e520:	fb06 1115 	mls	r1, r6, r5, r1
 800e524:	3130      	adds	r1, #48	; 0x30
 800e526:	2d09      	cmp	r5, #9
 800e528:	f803 1c01 	strb.w	r1, [r3, #-1]
 800e52c:	f103 32ff 	add.w	r2, r3, #4294967295
 800e530:	4629      	mov	r1, r5
 800e532:	dc09      	bgt.n	800e548 <__exponent+0x4c>
 800e534:	3130      	adds	r1, #48	; 0x30
 800e536:	3b02      	subs	r3, #2
 800e538:	f802 1c01 	strb.w	r1, [r2, #-1]
 800e53c:	42bb      	cmp	r3, r7
 800e53e:	4622      	mov	r2, r4
 800e540:	d304      	bcc.n	800e54c <__exponent+0x50>
 800e542:	1a10      	subs	r0, r2, r0
 800e544:	b003      	add	sp, #12
 800e546:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e548:	4613      	mov	r3, r2
 800e54a:	e7e7      	b.n	800e51c <__exponent+0x20>
 800e54c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e550:	f804 2b01 	strb.w	r2, [r4], #1
 800e554:	e7f2      	b.n	800e53c <__exponent+0x40>
 800e556:	2330      	movs	r3, #48	; 0x30
 800e558:	4419      	add	r1, r3
 800e55a:	7083      	strb	r3, [r0, #2]
 800e55c:	1d02      	adds	r2, r0, #4
 800e55e:	70c1      	strb	r1, [r0, #3]
 800e560:	e7ef      	b.n	800e542 <__exponent+0x46>
	...

0800e564 <_printf_float>:
 800e564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e568:	b08d      	sub	sp, #52	; 0x34
 800e56a:	460c      	mov	r4, r1
 800e56c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800e570:	4616      	mov	r6, r2
 800e572:	461f      	mov	r7, r3
 800e574:	4605      	mov	r5, r0
 800e576:	f002 fe3b 	bl	80111f0 <_localeconv_r>
 800e57a:	6803      	ldr	r3, [r0, #0]
 800e57c:	9304      	str	r3, [sp, #16]
 800e57e:	4618      	mov	r0, r3
 800e580:	f7f1 fe46 	bl	8000210 <strlen>
 800e584:	2300      	movs	r3, #0
 800e586:	930a      	str	r3, [sp, #40]	; 0x28
 800e588:	f8d8 3000 	ldr.w	r3, [r8]
 800e58c:	9005      	str	r0, [sp, #20]
 800e58e:	3307      	adds	r3, #7
 800e590:	f023 0307 	bic.w	r3, r3, #7
 800e594:	f103 0208 	add.w	r2, r3, #8
 800e598:	f894 a018 	ldrb.w	sl, [r4, #24]
 800e59c:	f8d4 b000 	ldr.w	fp, [r4]
 800e5a0:	f8c8 2000 	str.w	r2, [r8]
 800e5a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5a8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e5ac:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800e5b0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e5b4:	9307      	str	r3, [sp, #28]
 800e5b6:	f8cd 8018 	str.w	r8, [sp, #24]
 800e5ba:	f04f 32ff 	mov.w	r2, #4294967295
 800e5be:	4ba7      	ldr	r3, [pc, #668]	; (800e85c <_printf_float+0x2f8>)
 800e5c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e5c4:	f7f2 fad2 	bl	8000b6c <__aeabi_dcmpun>
 800e5c8:	bb70      	cbnz	r0, 800e628 <_printf_float+0xc4>
 800e5ca:	f04f 32ff 	mov.w	r2, #4294967295
 800e5ce:	4ba3      	ldr	r3, [pc, #652]	; (800e85c <_printf_float+0x2f8>)
 800e5d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e5d4:	f7f2 faac 	bl	8000b30 <__aeabi_dcmple>
 800e5d8:	bb30      	cbnz	r0, 800e628 <_printf_float+0xc4>
 800e5da:	2200      	movs	r2, #0
 800e5dc:	2300      	movs	r3, #0
 800e5de:	4640      	mov	r0, r8
 800e5e0:	4649      	mov	r1, r9
 800e5e2:	f7f2 fa9b 	bl	8000b1c <__aeabi_dcmplt>
 800e5e6:	b110      	cbz	r0, 800e5ee <_printf_float+0x8a>
 800e5e8:	232d      	movs	r3, #45	; 0x2d
 800e5ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e5ee:	4a9c      	ldr	r2, [pc, #624]	; (800e860 <_printf_float+0x2fc>)
 800e5f0:	4b9c      	ldr	r3, [pc, #624]	; (800e864 <_printf_float+0x300>)
 800e5f2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800e5f6:	bf8c      	ite	hi
 800e5f8:	4690      	movhi	r8, r2
 800e5fa:	4698      	movls	r8, r3
 800e5fc:	2303      	movs	r3, #3
 800e5fe:	f02b 0204 	bic.w	r2, fp, #4
 800e602:	6123      	str	r3, [r4, #16]
 800e604:	6022      	str	r2, [r4, #0]
 800e606:	f04f 0900 	mov.w	r9, #0
 800e60a:	9700      	str	r7, [sp, #0]
 800e60c:	4633      	mov	r3, r6
 800e60e:	aa0b      	add	r2, sp, #44	; 0x2c
 800e610:	4621      	mov	r1, r4
 800e612:	4628      	mov	r0, r5
 800e614:	f000 f9e6 	bl	800e9e4 <_printf_common>
 800e618:	3001      	adds	r0, #1
 800e61a:	f040 808d 	bne.w	800e738 <_printf_float+0x1d4>
 800e61e:	f04f 30ff 	mov.w	r0, #4294967295
 800e622:	b00d      	add	sp, #52	; 0x34
 800e624:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e628:	4642      	mov	r2, r8
 800e62a:	464b      	mov	r3, r9
 800e62c:	4640      	mov	r0, r8
 800e62e:	4649      	mov	r1, r9
 800e630:	f7f2 fa9c 	bl	8000b6c <__aeabi_dcmpun>
 800e634:	b110      	cbz	r0, 800e63c <_printf_float+0xd8>
 800e636:	4a8c      	ldr	r2, [pc, #560]	; (800e868 <_printf_float+0x304>)
 800e638:	4b8c      	ldr	r3, [pc, #560]	; (800e86c <_printf_float+0x308>)
 800e63a:	e7da      	b.n	800e5f2 <_printf_float+0x8e>
 800e63c:	6861      	ldr	r1, [r4, #4]
 800e63e:	1c4b      	adds	r3, r1, #1
 800e640:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800e644:	a80a      	add	r0, sp, #40	; 0x28
 800e646:	d13e      	bne.n	800e6c6 <_printf_float+0x162>
 800e648:	2306      	movs	r3, #6
 800e64a:	6063      	str	r3, [r4, #4]
 800e64c:	2300      	movs	r3, #0
 800e64e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800e652:	ab09      	add	r3, sp, #36	; 0x24
 800e654:	9300      	str	r3, [sp, #0]
 800e656:	ec49 8b10 	vmov	d0, r8, r9
 800e65a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e65e:	6022      	str	r2, [r4, #0]
 800e660:	f8cd a004 	str.w	sl, [sp, #4]
 800e664:	6861      	ldr	r1, [r4, #4]
 800e666:	4628      	mov	r0, r5
 800e668:	f7ff fee7 	bl	800e43a <__cvt>
 800e66c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800e670:	2b47      	cmp	r3, #71	; 0x47
 800e672:	4680      	mov	r8, r0
 800e674:	d109      	bne.n	800e68a <_printf_float+0x126>
 800e676:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e678:	1cd8      	adds	r0, r3, #3
 800e67a:	db02      	blt.n	800e682 <_printf_float+0x11e>
 800e67c:	6862      	ldr	r2, [r4, #4]
 800e67e:	4293      	cmp	r3, r2
 800e680:	dd47      	ble.n	800e712 <_printf_float+0x1ae>
 800e682:	f1aa 0a02 	sub.w	sl, sl, #2
 800e686:	fa5f fa8a 	uxtb.w	sl, sl
 800e68a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800e68e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e690:	d824      	bhi.n	800e6dc <_printf_float+0x178>
 800e692:	3901      	subs	r1, #1
 800e694:	4652      	mov	r2, sl
 800e696:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e69a:	9109      	str	r1, [sp, #36]	; 0x24
 800e69c:	f7ff ff2e 	bl	800e4fc <__exponent>
 800e6a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e6a2:	1813      	adds	r3, r2, r0
 800e6a4:	2a01      	cmp	r2, #1
 800e6a6:	4681      	mov	r9, r0
 800e6a8:	6123      	str	r3, [r4, #16]
 800e6aa:	dc02      	bgt.n	800e6b2 <_printf_float+0x14e>
 800e6ac:	6822      	ldr	r2, [r4, #0]
 800e6ae:	07d1      	lsls	r1, r2, #31
 800e6b0:	d501      	bpl.n	800e6b6 <_printf_float+0x152>
 800e6b2:	3301      	adds	r3, #1
 800e6b4:	6123      	str	r3, [r4, #16]
 800e6b6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e6ba:	2b00      	cmp	r3, #0
 800e6bc:	d0a5      	beq.n	800e60a <_printf_float+0xa6>
 800e6be:	232d      	movs	r3, #45	; 0x2d
 800e6c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e6c4:	e7a1      	b.n	800e60a <_printf_float+0xa6>
 800e6c6:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800e6ca:	f000 8177 	beq.w	800e9bc <_printf_float+0x458>
 800e6ce:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800e6d2:	d1bb      	bne.n	800e64c <_printf_float+0xe8>
 800e6d4:	2900      	cmp	r1, #0
 800e6d6:	d1b9      	bne.n	800e64c <_printf_float+0xe8>
 800e6d8:	2301      	movs	r3, #1
 800e6da:	e7b6      	b.n	800e64a <_printf_float+0xe6>
 800e6dc:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800e6e0:	d119      	bne.n	800e716 <_printf_float+0x1b2>
 800e6e2:	2900      	cmp	r1, #0
 800e6e4:	6863      	ldr	r3, [r4, #4]
 800e6e6:	dd0c      	ble.n	800e702 <_printf_float+0x19e>
 800e6e8:	6121      	str	r1, [r4, #16]
 800e6ea:	b913      	cbnz	r3, 800e6f2 <_printf_float+0x18e>
 800e6ec:	6822      	ldr	r2, [r4, #0]
 800e6ee:	07d2      	lsls	r2, r2, #31
 800e6f0:	d502      	bpl.n	800e6f8 <_printf_float+0x194>
 800e6f2:	3301      	adds	r3, #1
 800e6f4:	440b      	add	r3, r1
 800e6f6:	6123      	str	r3, [r4, #16]
 800e6f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e6fa:	65a3      	str	r3, [r4, #88]	; 0x58
 800e6fc:	f04f 0900 	mov.w	r9, #0
 800e700:	e7d9      	b.n	800e6b6 <_printf_float+0x152>
 800e702:	b913      	cbnz	r3, 800e70a <_printf_float+0x1a6>
 800e704:	6822      	ldr	r2, [r4, #0]
 800e706:	07d0      	lsls	r0, r2, #31
 800e708:	d501      	bpl.n	800e70e <_printf_float+0x1aa>
 800e70a:	3302      	adds	r3, #2
 800e70c:	e7f3      	b.n	800e6f6 <_printf_float+0x192>
 800e70e:	2301      	movs	r3, #1
 800e710:	e7f1      	b.n	800e6f6 <_printf_float+0x192>
 800e712:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800e716:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800e71a:	4293      	cmp	r3, r2
 800e71c:	db05      	blt.n	800e72a <_printf_float+0x1c6>
 800e71e:	6822      	ldr	r2, [r4, #0]
 800e720:	6123      	str	r3, [r4, #16]
 800e722:	07d1      	lsls	r1, r2, #31
 800e724:	d5e8      	bpl.n	800e6f8 <_printf_float+0x194>
 800e726:	3301      	adds	r3, #1
 800e728:	e7e5      	b.n	800e6f6 <_printf_float+0x192>
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	bfd4      	ite	le
 800e72e:	f1c3 0302 	rsble	r3, r3, #2
 800e732:	2301      	movgt	r3, #1
 800e734:	4413      	add	r3, r2
 800e736:	e7de      	b.n	800e6f6 <_printf_float+0x192>
 800e738:	6823      	ldr	r3, [r4, #0]
 800e73a:	055a      	lsls	r2, r3, #21
 800e73c:	d407      	bmi.n	800e74e <_printf_float+0x1ea>
 800e73e:	6923      	ldr	r3, [r4, #16]
 800e740:	4642      	mov	r2, r8
 800e742:	4631      	mov	r1, r6
 800e744:	4628      	mov	r0, r5
 800e746:	47b8      	blx	r7
 800e748:	3001      	adds	r0, #1
 800e74a:	d12b      	bne.n	800e7a4 <_printf_float+0x240>
 800e74c:	e767      	b.n	800e61e <_printf_float+0xba>
 800e74e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800e752:	f240 80dc 	bls.w	800e90e <_printf_float+0x3aa>
 800e756:	2200      	movs	r2, #0
 800e758:	2300      	movs	r3, #0
 800e75a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e75e:	f7f2 f9d3 	bl	8000b08 <__aeabi_dcmpeq>
 800e762:	2800      	cmp	r0, #0
 800e764:	d033      	beq.n	800e7ce <_printf_float+0x26a>
 800e766:	2301      	movs	r3, #1
 800e768:	4a41      	ldr	r2, [pc, #260]	; (800e870 <_printf_float+0x30c>)
 800e76a:	4631      	mov	r1, r6
 800e76c:	4628      	mov	r0, r5
 800e76e:	47b8      	blx	r7
 800e770:	3001      	adds	r0, #1
 800e772:	f43f af54 	beq.w	800e61e <_printf_float+0xba>
 800e776:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e77a:	429a      	cmp	r2, r3
 800e77c:	db02      	blt.n	800e784 <_printf_float+0x220>
 800e77e:	6823      	ldr	r3, [r4, #0]
 800e780:	07d8      	lsls	r0, r3, #31
 800e782:	d50f      	bpl.n	800e7a4 <_printf_float+0x240>
 800e784:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e788:	4631      	mov	r1, r6
 800e78a:	4628      	mov	r0, r5
 800e78c:	47b8      	blx	r7
 800e78e:	3001      	adds	r0, #1
 800e790:	f43f af45 	beq.w	800e61e <_printf_float+0xba>
 800e794:	f04f 0800 	mov.w	r8, #0
 800e798:	f104 091a 	add.w	r9, r4, #26
 800e79c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e79e:	3b01      	subs	r3, #1
 800e7a0:	4543      	cmp	r3, r8
 800e7a2:	dc09      	bgt.n	800e7b8 <_printf_float+0x254>
 800e7a4:	6823      	ldr	r3, [r4, #0]
 800e7a6:	079b      	lsls	r3, r3, #30
 800e7a8:	f100 8103 	bmi.w	800e9b2 <_printf_float+0x44e>
 800e7ac:	68e0      	ldr	r0, [r4, #12]
 800e7ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e7b0:	4298      	cmp	r0, r3
 800e7b2:	bfb8      	it	lt
 800e7b4:	4618      	movlt	r0, r3
 800e7b6:	e734      	b.n	800e622 <_printf_float+0xbe>
 800e7b8:	2301      	movs	r3, #1
 800e7ba:	464a      	mov	r2, r9
 800e7bc:	4631      	mov	r1, r6
 800e7be:	4628      	mov	r0, r5
 800e7c0:	47b8      	blx	r7
 800e7c2:	3001      	adds	r0, #1
 800e7c4:	f43f af2b 	beq.w	800e61e <_printf_float+0xba>
 800e7c8:	f108 0801 	add.w	r8, r8, #1
 800e7cc:	e7e6      	b.n	800e79c <_printf_float+0x238>
 800e7ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e7d0:	2b00      	cmp	r3, #0
 800e7d2:	dc2b      	bgt.n	800e82c <_printf_float+0x2c8>
 800e7d4:	2301      	movs	r3, #1
 800e7d6:	4a26      	ldr	r2, [pc, #152]	; (800e870 <_printf_float+0x30c>)
 800e7d8:	4631      	mov	r1, r6
 800e7da:	4628      	mov	r0, r5
 800e7dc:	47b8      	blx	r7
 800e7de:	3001      	adds	r0, #1
 800e7e0:	f43f af1d 	beq.w	800e61e <_printf_float+0xba>
 800e7e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e7e6:	b923      	cbnz	r3, 800e7f2 <_printf_float+0x28e>
 800e7e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e7ea:	b913      	cbnz	r3, 800e7f2 <_printf_float+0x28e>
 800e7ec:	6823      	ldr	r3, [r4, #0]
 800e7ee:	07d9      	lsls	r1, r3, #31
 800e7f0:	d5d8      	bpl.n	800e7a4 <_printf_float+0x240>
 800e7f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e7f6:	4631      	mov	r1, r6
 800e7f8:	4628      	mov	r0, r5
 800e7fa:	47b8      	blx	r7
 800e7fc:	3001      	adds	r0, #1
 800e7fe:	f43f af0e 	beq.w	800e61e <_printf_float+0xba>
 800e802:	f04f 0900 	mov.w	r9, #0
 800e806:	f104 0a1a 	add.w	sl, r4, #26
 800e80a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e80c:	425b      	negs	r3, r3
 800e80e:	454b      	cmp	r3, r9
 800e810:	dc01      	bgt.n	800e816 <_printf_float+0x2b2>
 800e812:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e814:	e794      	b.n	800e740 <_printf_float+0x1dc>
 800e816:	2301      	movs	r3, #1
 800e818:	4652      	mov	r2, sl
 800e81a:	4631      	mov	r1, r6
 800e81c:	4628      	mov	r0, r5
 800e81e:	47b8      	blx	r7
 800e820:	3001      	adds	r0, #1
 800e822:	f43f aefc 	beq.w	800e61e <_printf_float+0xba>
 800e826:	f109 0901 	add.w	r9, r9, #1
 800e82a:	e7ee      	b.n	800e80a <_printf_float+0x2a6>
 800e82c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e82e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e830:	429a      	cmp	r2, r3
 800e832:	bfa8      	it	ge
 800e834:	461a      	movge	r2, r3
 800e836:	2a00      	cmp	r2, #0
 800e838:	4691      	mov	r9, r2
 800e83a:	dd07      	ble.n	800e84c <_printf_float+0x2e8>
 800e83c:	4613      	mov	r3, r2
 800e83e:	4631      	mov	r1, r6
 800e840:	4642      	mov	r2, r8
 800e842:	4628      	mov	r0, r5
 800e844:	47b8      	blx	r7
 800e846:	3001      	adds	r0, #1
 800e848:	f43f aee9 	beq.w	800e61e <_printf_float+0xba>
 800e84c:	f104 031a 	add.w	r3, r4, #26
 800e850:	f04f 0b00 	mov.w	fp, #0
 800e854:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e858:	9306      	str	r3, [sp, #24]
 800e85a:	e015      	b.n	800e888 <_printf_float+0x324>
 800e85c:	7fefffff 	.word	0x7fefffff
 800e860:	08012a90 	.word	0x08012a90
 800e864:	08012a8c 	.word	0x08012a8c
 800e868:	08012a98 	.word	0x08012a98
 800e86c:	08012a94 	.word	0x08012a94
 800e870:	08012a9c 	.word	0x08012a9c
 800e874:	2301      	movs	r3, #1
 800e876:	9a06      	ldr	r2, [sp, #24]
 800e878:	4631      	mov	r1, r6
 800e87a:	4628      	mov	r0, r5
 800e87c:	47b8      	blx	r7
 800e87e:	3001      	adds	r0, #1
 800e880:	f43f aecd 	beq.w	800e61e <_printf_float+0xba>
 800e884:	f10b 0b01 	add.w	fp, fp, #1
 800e888:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800e88c:	ebaa 0309 	sub.w	r3, sl, r9
 800e890:	455b      	cmp	r3, fp
 800e892:	dcef      	bgt.n	800e874 <_printf_float+0x310>
 800e894:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e898:	429a      	cmp	r2, r3
 800e89a:	44d0      	add	r8, sl
 800e89c:	db15      	blt.n	800e8ca <_printf_float+0x366>
 800e89e:	6823      	ldr	r3, [r4, #0]
 800e8a0:	07da      	lsls	r2, r3, #31
 800e8a2:	d412      	bmi.n	800e8ca <_printf_float+0x366>
 800e8a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e8a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e8a8:	eba3 020a 	sub.w	r2, r3, sl
 800e8ac:	eba3 0a01 	sub.w	sl, r3, r1
 800e8b0:	4592      	cmp	sl, r2
 800e8b2:	bfa8      	it	ge
 800e8b4:	4692      	movge	sl, r2
 800e8b6:	f1ba 0f00 	cmp.w	sl, #0
 800e8ba:	dc0e      	bgt.n	800e8da <_printf_float+0x376>
 800e8bc:	f04f 0800 	mov.w	r8, #0
 800e8c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e8c4:	f104 091a 	add.w	r9, r4, #26
 800e8c8:	e019      	b.n	800e8fe <_printf_float+0x39a>
 800e8ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e8ce:	4631      	mov	r1, r6
 800e8d0:	4628      	mov	r0, r5
 800e8d2:	47b8      	blx	r7
 800e8d4:	3001      	adds	r0, #1
 800e8d6:	d1e5      	bne.n	800e8a4 <_printf_float+0x340>
 800e8d8:	e6a1      	b.n	800e61e <_printf_float+0xba>
 800e8da:	4653      	mov	r3, sl
 800e8dc:	4642      	mov	r2, r8
 800e8de:	4631      	mov	r1, r6
 800e8e0:	4628      	mov	r0, r5
 800e8e2:	47b8      	blx	r7
 800e8e4:	3001      	adds	r0, #1
 800e8e6:	d1e9      	bne.n	800e8bc <_printf_float+0x358>
 800e8e8:	e699      	b.n	800e61e <_printf_float+0xba>
 800e8ea:	2301      	movs	r3, #1
 800e8ec:	464a      	mov	r2, r9
 800e8ee:	4631      	mov	r1, r6
 800e8f0:	4628      	mov	r0, r5
 800e8f2:	47b8      	blx	r7
 800e8f4:	3001      	adds	r0, #1
 800e8f6:	f43f ae92 	beq.w	800e61e <_printf_float+0xba>
 800e8fa:	f108 0801 	add.w	r8, r8, #1
 800e8fe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e902:	1a9b      	subs	r3, r3, r2
 800e904:	eba3 030a 	sub.w	r3, r3, sl
 800e908:	4543      	cmp	r3, r8
 800e90a:	dcee      	bgt.n	800e8ea <_printf_float+0x386>
 800e90c:	e74a      	b.n	800e7a4 <_printf_float+0x240>
 800e90e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e910:	2a01      	cmp	r2, #1
 800e912:	dc01      	bgt.n	800e918 <_printf_float+0x3b4>
 800e914:	07db      	lsls	r3, r3, #31
 800e916:	d53a      	bpl.n	800e98e <_printf_float+0x42a>
 800e918:	2301      	movs	r3, #1
 800e91a:	4642      	mov	r2, r8
 800e91c:	4631      	mov	r1, r6
 800e91e:	4628      	mov	r0, r5
 800e920:	47b8      	blx	r7
 800e922:	3001      	adds	r0, #1
 800e924:	f43f ae7b 	beq.w	800e61e <_printf_float+0xba>
 800e928:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e92c:	4631      	mov	r1, r6
 800e92e:	4628      	mov	r0, r5
 800e930:	47b8      	blx	r7
 800e932:	3001      	adds	r0, #1
 800e934:	f108 0801 	add.w	r8, r8, #1
 800e938:	f43f ae71 	beq.w	800e61e <_printf_float+0xba>
 800e93c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e93e:	2200      	movs	r2, #0
 800e940:	f103 3aff 	add.w	sl, r3, #4294967295
 800e944:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e948:	2300      	movs	r3, #0
 800e94a:	f7f2 f8dd 	bl	8000b08 <__aeabi_dcmpeq>
 800e94e:	b9c8      	cbnz	r0, 800e984 <_printf_float+0x420>
 800e950:	4653      	mov	r3, sl
 800e952:	4642      	mov	r2, r8
 800e954:	4631      	mov	r1, r6
 800e956:	4628      	mov	r0, r5
 800e958:	47b8      	blx	r7
 800e95a:	3001      	adds	r0, #1
 800e95c:	d10e      	bne.n	800e97c <_printf_float+0x418>
 800e95e:	e65e      	b.n	800e61e <_printf_float+0xba>
 800e960:	2301      	movs	r3, #1
 800e962:	4652      	mov	r2, sl
 800e964:	4631      	mov	r1, r6
 800e966:	4628      	mov	r0, r5
 800e968:	47b8      	blx	r7
 800e96a:	3001      	adds	r0, #1
 800e96c:	f43f ae57 	beq.w	800e61e <_printf_float+0xba>
 800e970:	f108 0801 	add.w	r8, r8, #1
 800e974:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e976:	3b01      	subs	r3, #1
 800e978:	4543      	cmp	r3, r8
 800e97a:	dcf1      	bgt.n	800e960 <_printf_float+0x3fc>
 800e97c:	464b      	mov	r3, r9
 800e97e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e982:	e6de      	b.n	800e742 <_printf_float+0x1de>
 800e984:	f04f 0800 	mov.w	r8, #0
 800e988:	f104 0a1a 	add.w	sl, r4, #26
 800e98c:	e7f2      	b.n	800e974 <_printf_float+0x410>
 800e98e:	2301      	movs	r3, #1
 800e990:	e7df      	b.n	800e952 <_printf_float+0x3ee>
 800e992:	2301      	movs	r3, #1
 800e994:	464a      	mov	r2, r9
 800e996:	4631      	mov	r1, r6
 800e998:	4628      	mov	r0, r5
 800e99a:	47b8      	blx	r7
 800e99c:	3001      	adds	r0, #1
 800e99e:	f43f ae3e 	beq.w	800e61e <_printf_float+0xba>
 800e9a2:	f108 0801 	add.w	r8, r8, #1
 800e9a6:	68e3      	ldr	r3, [r4, #12]
 800e9a8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e9aa:	1a9b      	subs	r3, r3, r2
 800e9ac:	4543      	cmp	r3, r8
 800e9ae:	dcf0      	bgt.n	800e992 <_printf_float+0x42e>
 800e9b0:	e6fc      	b.n	800e7ac <_printf_float+0x248>
 800e9b2:	f04f 0800 	mov.w	r8, #0
 800e9b6:	f104 0919 	add.w	r9, r4, #25
 800e9ba:	e7f4      	b.n	800e9a6 <_printf_float+0x442>
 800e9bc:	2900      	cmp	r1, #0
 800e9be:	f43f ae8b 	beq.w	800e6d8 <_printf_float+0x174>
 800e9c2:	2300      	movs	r3, #0
 800e9c4:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800e9c8:	ab09      	add	r3, sp, #36	; 0x24
 800e9ca:	9300      	str	r3, [sp, #0]
 800e9cc:	ec49 8b10 	vmov	d0, r8, r9
 800e9d0:	6022      	str	r2, [r4, #0]
 800e9d2:	f8cd a004 	str.w	sl, [sp, #4]
 800e9d6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e9da:	4628      	mov	r0, r5
 800e9dc:	f7ff fd2d 	bl	800e43a <__cvt>
 800e9e0:	4680      	mov	r8, r0
 800e9e2:	e648      	b.n	800e676 <_printf_float+0x112>

0800e9e4 <_printf_common>:
 800e9e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e9e8:	4691      	mov	r9, r2
 800e9ea:	461f      	mov	r7, r3
 800e9ec:	688a      	ldr	r2, [r1, #8]
 800e9ee:	690b      	ldr	r3, [r1, #16]
 800e9f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e9f4:	4293      	cmp	r3, r2
 800e9f6:	bfb8      	it	lt
 800e9f8:	4613      	movlt	r3, r2
 800e9fa:	f8c9 3000 	str.w	r3, [r9]
 800e9fe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800ea02:	4606      	mov	r6, r0
 800ea04:	460c      	mov	r4, r1
 800ea06:	b112      	cbz	r2, 800ea0e <_printf_common+0x2a>
 800ea08:	3301      	adds	r3, #1
 800ea0a:	f8c9 3000 	str.w	r3, [r9]
 800ea0e:	6823      	ldr	r3, [r4, #0]
 800ea10:	0699      	lsls	r1, r3, #26
 800ea12:	bf42      	ittt	mi
 800ea14:	f8d9 3000 	ldrmi.w	r3, [r9]
 800ea18:	3302      	addmi	r3, #2
 800ea1a:	f8c9 3000 	strmi.w	r3, [r9]
 800ea1e:	6825      	ldr	r5, [r4, #0]
 800ea20:	f015 0506 	ands.w	r5, r5, #6
 800ea24:	d107      	bne.n	800ea36 <_printf_common+0x52>
 800ea26:	f104 0a19 	add.w	sl, r4, #25
 800ea2a:	68e3      	ldr	r3, [r4, #12]
 800ea2c:	f8d9 2000 	ldr.w	r2, [r9]
 800ea30:	1a9b      	subs	r3, r3, r2
 800ea32:	42ab      	cmp	r3, r5
 800ea34:	dc28      	bgt.n	800ea88 <_printf_common+0xa4>
 800ea36:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800ea3a:	6822      	ldr	r2, [r4, #0]
 800ea3c:	3300      	adds	r3, #0
 800ea3e:	bf18      	it	ne
 800ea40:	2301      	movne	r3, #1
 800ea42:	0692      	lsls	r2, r2, #26
 800ea44:	d42d      	bmi.n	800eaa2 <_printf_common+0xbe>
 800ea46:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ea4a:	4639      	mov	r1, r7
 800ea4c:	4630      	mov	r0, r6
 800ea4e:	47c0      	blx	r8
 800ea50:	3001      	adds	r0, #1
 800ea52:	d020      	beq.n	800ea96 <_printf_common+0xb2>
 800ea54:	6823      	ldr	r3, [r4, #0]
 800ea56:	68e5      	ldr	r5, [r4, #12]
 800ea58:	f8d9 2000 	ldr.w	r2, [r9]
 800ea5c:	f003 0306 	and.w	r3, r3, #6
 800ea60:	2b04      	cmp	r3, #4
 800ea62:	bf08      	it	eq
 800ea64:	1aad      	subeq	r5, r5, r2
 800ea66:	68a3      	ldr	r3, [r4, #8]
 800ea68:	6922      	ldr	r2, [r4, #16]
 800ea6a:	bf0c      	ite	eq
 800ea6c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ea70:	2500      	movne	r5, #0
 800ea72:	4293      	cmp	r3, r2
 800ea74:	bfc4      	itt	gt
 800ea76:	1a9b      	subgt	r3, r3, r2
 800ea78:	18ed      	addgt	r5, r5, r3
 800ea7a:	f04f 0900 	mov.w	r9, #0
 800ea7e:	341a      	adds	r4, #26
 800ea80:	454d      	cmp	r5, r9
 800ea82:	d11a      	bne.n	800eaba <_printf_common+0xd6>
 800ea84:	2000      	movs	r0, #0
 800ea86:	e008      	b.n	800ea9a <_printf_common+0xb6>
 800ea88:	2301      	movs	r3, #1
 800ea8a:	4652      	mov	r2, sl
 800ea8c:	4639      	mov	r1, r7
 800ea8e:	4630      	mov	r0, r6
 800ea90:	47c0      	blx	r8
 800ea92:	3001      	adds	r0, #1
 800ea94:	d103      	bne.n	800ea9e <_printf_common+0xba>
 800ea96:	f04f 30ff 	mov.w	r0, #4294967295
 800ea9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea9e:	3501      	adds	r5, #1
 800eaa0:	e7c3      	b.n	800ea2a <_printf_common+0x46>
 800eaa2:	18e1      	adds	r1, r4, r3
 800eaa4:	1c5a      	adds	r2, r3, #1
 800eaa6:	2030      	movs	r0, #48	; 0x30
 800eaa8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800eaac:	4422      	add	r2, r4
 800eaae:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800eab2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800eab6:	3302      	adds	r3, #2
 800eab8:	e7c5      	b.n	800ea46 <_printf_common+0x62>
 800eaba:	2301      	movs	r3, #1
 800eabc:	4622      	mov	r2, r4
 800eabe:	4639      	mov	r1, r7
 800eac0:	4630      	mov	r0, r6
 800eac2:	47c0      	blx	r8
 800eac4:	3001      	adds	r0, #1
 800eac6:	d0e6      	beq.n	800ea96 <_printf_common+0xb2>
 800eac8:	f109 0901 	add.w	r9, r9, #1
 800eacc:	e7d8      	b.n	800ea80 <_printf_common+0x9c>
	...

0800ead0 <_printf_i>:
 800ead0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ead4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800ead8:	460c      	mov	r4, r1
 800eada:	7e09      	ldrb	r1, [r1, #24]
 800eadc:	b085      	sub	sp, #20
 800eade:	296e      	cmp	r1, #110	; 0x6e
 800eae0:	4617      	mov	r7, r2
 800eae2:	4606      	mov	r6, r0
 800eae4:	4698      	mov	r8, r3
 800eae6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800eae8:	f000 80b3 	beq.w	800ec52 <_printf_i+0x182>
 800eaec:	d822      	bhi.n	800eb34 <_printf_i+0x64>
 800eaee:	2963      	cmp	r1, #99	; 0x63
 800eaf0:	d036      	beq.n	800eb60 <_printf_i+0x90>
 800eaf2:	d80a      	bhi.n	800eb0a <_printf_i+0x3a>
 800eaf4:	2900      	cmp	r1, #0
 800eaf6:	f000 80b9 	beq.w	800ec6c <_printf_i+0x19c>
 800eafa:	2958      	cmp	r1, #88	; 0x58
 800eafc:	f000 8083 	beq.w	800ec06 <_printf_i+0x136>
 800eb00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800eb04:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800eb08:	e032      	b.n	800eb70 <_printf_i+0xa0>
 800eb0a:	2964      	cmp	r1, #100	; 0x64
 800eb0c:	d001      	beq.n	800eb12 <_printf_i+0x42>
 800eb0e:	2969      	cmp	r1, #105	; 0x69
 800eb10:	d1f6      	bne.n	800eb00 <_printf_i+0x30>
 800eb12:	6820      	ldr	r0, [r4, #0]
 800eb14:	6813      	ldr	r3, [r2, #0]
 800eb16:	0605      	lsls	r5, r0, #24
 800eb18:	f103 0104 	add.w	r1, r3, #4
 800eb1c:	d52a      	bpl.n	800eb74 <_printf_i+0xa4>
 800eb1e:	681b      	ldr	r3, [r3, #0]
 800eb20:	6011      	str	r1, [r2, #0]
 800eb22:	2b00      	cmp	r3, #0
 800eb24:	da03      	bge.n	800eb2e <_printf_i+0x5e>
 800eb26:	222d      	movs	r2, #45	; 0x2d
 800eb28:	425b      	negs	r3, r3
 800eb2a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800eb2e:	486f      	ldr	r0, [pc, #444]	; (800ecec <_printf_i+0x21c>)
 800eb30:	220a      	movs	r2, #10
 800eb32:	e039      	b.n	800eba8 <_printf_i+0xd8>
 800eb34:	2973      	cmp	r1, #115	; 0x73
 800eb36:	f000 809d 	beq.w	800ec74 <_printf_i+0x1a4>
 800eb3a:	d808      	bhi.n	800eb4e <_printf_i+0x7e>
 800eb3c:	296f      	cmp	r1, #111	; 0x6f
 800eb3e:	d020      	beq.n	800eb82 <_printf_i+0xb2>
 800eb40:	2970      	cmp	r1, #112	; 0x70
 800eb42:	d1dd      	bne.n	800eb00 <_printf_i+0x30>
 800eb44:	6823      	ldr	r3, [r4, #0]
 800eb46:	f043 0320 	orr.w	r3, r3, #32
 800eb4a:	6023      	str	r3, [r4, #0]
 800eb4c:	e003      	b.n	800eb56 <_printf_i+0x86>
 800eb4e:	2975      	cmp	r1, #117	; 0x75
 800eb50:	d017      	beq.n	800eb82 <_printf_i+0xb2>
 800eb52:	2978      	cmp	r1, #120	; 0x78
 800eb54:	d1d4      	bne.n	800eb00 <_printf_i+0x30>
 800eb56:	2378      	movs	r3, #120	; 0x78
 800eb58:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800eb5c:	4864      	ldr	r0, [pc, #400]	; (800ecf0 <_printf_i+0x220>)
 800eb5e:	e055      	b.n	800ec0c <_printf_i+0x13c>
 800eb60:	6813      	ldr	r3, [r2, #0]
 800eb62:	1d19      	adds	r1, r3, #4
 800eb64:	681b      	ldr	r3, [r3, #0]
 800eb66:	6011      	str	r1, [r2, #0]
 800eb68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800eb6c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800eb70:	2301      	movs	r3, #1
 800eb72:	e08c      	b.n	800ec8e <_printf_i+0x1be>
 800eb74:	681b      	ldr	r3, [r3, #0]
 800eb76:	6011      	str	r1, [r2, #0]
 800eb78:	f010 0f40 	tst.w	r0, #64	; 0x40
 800eb7c:	bf18      	it	ne
 800eb7e:	b21b      	sxthne	r3, r3
 800eb80:	e7cf      	b.n	800eb22 <_printf_i+0x52>
 800eb82:	6813      	ldr	r3, [r2, #0]
 800eb84:	6825      	ldr	r5, [r4, #0]
 800eb86:	1d18      	adds	r0, r3, #4
 800eb88:	6010      	str	r0, [r2, #0]
 800eb8a:	0628      	lsls	r0, r5, #24
 800eb8c:	d501      	bpl.n	800eb92 <_printf_i+0xc2>
 800eb8e:	681b      	ldr	r3, [r3, #0]
 800eb90:	e002      	b.n	800eb98 <_printf_i+0xc8>
 800eb92:	0668      	lsls	r0, r5, #25
 800eb94:	d5fb      	bpl.n	800eb8e <_printf_i+0xbe>
 800eb96:	881b      	ldrh	r3, [r3, #0]
 800eb98:	4854      	ldr	r0, [pc, #336]	; (800ecec <_printf_i+0x21c>)
 800eb9a:	296f      	cmp	r1, #111	; 0x6f
 800eb9c:	bf14      	ite	ne
 800eb9e:	220a      	movne	r2, #10
 800eba0:	2208      	moveq	r2, #8
 800eba2:	2100      	movs	r1, #0
 800eba4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800eba8:	6865      	ldr	r5, [r4, #4]
 800ebaa:	60a5      	str	r5, [r4, #8]
 800ebac:	2d00      	cmp	r5, #0
 800ebae:	f2c0 8095 	blt.w	800ecdc <_printf_i+0x20c>
 800ebb2:	6821      	ldr	r1, [r4, #0]
 800ebb4:	f021 0104 	bic.w	r1, r1, #4
 800ebb8:	6021      	str	r1, [r4, #0]
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	d13d      	bne.n	800ec3a <_printf_i+0x16a>
 800ebbe:	2d00      	cmp	r5, #0
 800ebc0:	f040 808e 	bne.w	800ece0 <_printf_i+0x210>
 800ebc4:	4665      	mov	r5, ip
 800ebc6:	2a08      	cmp	r2, #8
 800ebc8:	d10b      	bne.n	800ebe2 <_printf_i+0x112>
 800ebca:	6823      	ldr	r3, [r4, #0]
 800ebcc:	07db      	lsls	r3, r3, #31
 800ebce:	d508      	bpl.n	800ebe2 <_printf_i+0x112>
 800ebd0:	6923      	ldr	r3, [r4, #16]
 800ebd2:	6862      	ldr	r2, [r4, #4]
 800ebd4:	429a      	cmp	r2, r3
 800ebd6:	bfde      	ittt	le
 800ebd8:	2330      	movle	r3, #48	; 0x30
 800ebda:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ebde:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ebe2:	ebac 0305 	sub.w	r3, ip, r5
 800ebe6:	6123      	str	r3, [r4, #16]
 800ebe8:	f8cd 8000 	str.w	r8, [sp]
 800ebec:	463b      	mov	r3, r7
 800ebee:	aa03      	add	r2, sp, #12
 800ebf0:	4621      	mov	r1, r4
 800ebf2:	4630      	mov	r0, r6
 800ebf4:	f7ff fef6 	bl	800e9e4 <_printf_common>
 800ebf8:	3001      	adds	r0, #1
 800ebfa:	d14d      	bne.n	800ec98 <_printf_i+0x1c8>
 800ebfc:	f04f 30ff 	mov.w	r0, #4294967295
 800ec00:	b005      	add	sp, #20
 800ec02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ec06:	4839      	ldr	r0, [pc, #228]	; (800ecec <_printf_i+0x21c>)
 800ec08:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800ec0c:	6813      	ldr	r3, [r2, #0]
 800ec0e:	6821      	ldr	r1, [r4, #0]
 800ec10:	1d1d      	adds	r5, r3, #4
 800ec12:	681b      	ldr	r3, [r3, #0]
 800ec14:	6015      	str	r5, [r2, #0]
 800ec16:	060a      	lsls	r2, r1, #24
 800ec18:	d50b      	bpl.n	800ec32 <_printf_i+0x162>
 800ec1a:	07ca      	lsls	r2, r1, #31
 800ec1c:	bf44      	itt	mi
 800ec1e:	f041 0120 	orrmi.w	r1, r1, #32
 800ec22:	6021      	strmi	r1, [r4, #0]
 800ec24:	b91b      	cbnz	r3, 800ec2e <_printf_i+0x15e>
 800ec26:	6822      	ldr	r2, [r4, #0]
 800ec28:	f022 0220 	bic.w	r2, r2, #32
 800ec2c:	6022      	str	r2, [r4, #0]
 800ec2e:	2210      	movs	r2, #16
 800ec30:	e7b7      	b.n	800eba2 <_printf_i+0xd2>
 800ec32:	064d      	lsls	r5, r1, #25
 800ec34:	bf48      	it	mi
 800ec36:	b29b      	uxthmi	r3, r3
 800ec38:	e7ef      	b.n	800ec1a <_printf_i+0x14a>
 800ec3a:	4665      	mov	r5, ip
 800ec3c:	fbb3 f1f2 	udiv	r1, r3, r2
 800ec40:	fb02 3311 	mls	r3, r2, r1, r3
 800ec44:	5cc3      	ldrb	r3, [r0, r3]
 800ec46:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800ec4a:	460b      	mov	r3, r1
 800ec4c:	2900      	cmp	r1, #0
 800ec4e:	d1f5      	bne.n	800ec3c <_printf_i+0x16c>
 800ec50:	e7b9      	b.n	800ebc6 <_printf_i+0xf6>
 800ec52:	6813      	ldr	r3, [r2, #0]
 800ec54:	6825      	ldr	r5, [r4, #0]
 800ec56:	6961      	ldr	r1, [r4, #20]
 800ec58:	1d18      	adds	r0, r3, #4
 800ec5a:	6010      	str	r0, [r2, #0]
 800ec5c:	0628      	lsls	r0, r5, #24
 800ec5e:	681b      	ldr	r3, [r3, #0]
 800ec60:	d501      	bpl.n	800ec66 <_printf_i+0x196>
 800ec62:	6019      	str	r1, [r3, #0]
 800ec64:	e002      	b.n	800ec6c <_printf_i+0x19c>
 800ec66:	066a      	lsls	r2, r5, #25
 800ec68:	d5fb      	bpl.n	800ec62 <_printf_i+0x192>
 800ec6a:	8019      	strh	r1, [r3, #0]
 800ec6c:	2300      	movs	r3, #0
 800ec6e:	6123      	str	r3, [r4, #16]
 800ec70:	4665      	mov	r5, ip
 800ec72:	e7b9      	b.n	800ebe8 <_printf_i+0x118>
 800ec74:	6813      	ldr	r3, [r2, #0]
 800ec76:	1d19      	adds	r1, r3, #4
 800ec78:	6011      	str	r1, [r2, #0]
 800ec7a:	681d      	ldr	r5, [r3, #0]
 800ec7c:	6862      	ldr	r2, [r4, #4]
 800ec7e:	2100      	movs	r1, #0
 800ec80:	4628      	mov	r0, r5
 800ec82:	f7f1 facd 	bl	8000220 <memchr>
 800ec86:	b108      	cbz	r0, 800ec8c <_printf_i+0x1bc>
 800ec88:	1b40      	subs	r0, r0, r5
 800ec8a:	6060      	str	r0, [r4, #4]
 800ec8c:	6863      	ldr	r3, [r4, #4]
 800ec8e:	6123      	str	r3, [r4, #16]
 800ec90:	2300      	movs	r3, #0
 800ec92:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ec96:	e7a7      	b.n	800ebe8 <_printf_i+0x118>
 800ec98:	6923      	ldr	r3, [r4, #16]
 800ec9a:	462a      	mov	r2, r5
 800ec9c:	4639      	mov	r1, r7
 800ec9e:	4630      	mov	r0, r6
 800eca0:	47c0      	blx	r8
 800eca2:	3001      	adds	r0, #1
 800eca4:	d0aa      	beq.n	800ebfc <_printf_i+0x12c>
 800eca6:	6823      	ldr	r3, [r4, #0]
 800eca8:	079b      	lsls	r3, r3, #30
 800ecaa:	d413      	bmi.n	800ecd4 <_printf_i+0x204>
 800ecac:	68e0      	ldr	r0, [r4, #12]
 800ecae:	9b03      	ldr	r3, [sp, #12]
 800ecb0:	4298      	cmp	r0, r3
 800ecb2:	bfb8      	it	lt
 800ecb4:	4618      	movlt	r0, r3
 800ecb6:	e7a3      	b.n	800ec00 <_printf_i+0x130>
 800ecb8:	2301      	movs	r3, #1
 800ecba:	464a      	mov	r2, r9
 800ecbc:	4639      	mov	r1, r7
 800ecbe:	4630      	mov	r0, r6
 800ecc0:	47c0      	blx	r8
 800ecc2:	3001      	adds	r0, #1
 800ecc4:	d09a      	beq.n	800ebfc <_printf_i+0x12c>
 800ecc6:	3501      	adds	r5, #1
 800ecc8:	68e3      	ldr	r3, [r4, #12]
 800ecca:	9a03      	ldr	r2, [sp, #12]
 800eccc:	1a9b      	subs	r3, r3, r2
 800ecce:	42ab      	cmp	r3, r5
 800ecd0:	dcf2      	bgt.n	800ecb8 <_printf_i+0x1e8>
 800ecd2:	e7eb      	b.n	800ecac <_printf_i+0x1dc>
 800ecd4:	2500      	movs	r5, #0
 800ecd6:	f104 0919 	add.w	r9, r4, #25
 800ecda:	e7f5      	b.n	800ecc8 <_printf_i+0x1f8>
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	d1ac      	bne.n	800ec3a <_printf_i+0x16a>
 800ece0:	7803      	ldrb	r3, [r0, #0]
 800ece2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ece6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ecea:	e76c      	b.n	800ebc6 <_printf_i+0xf6>
 800ecec:	08012a9e 	.word	0x08012a9e
 800ecf0:	08012aaf 	.word	0x08012aaf

0800ecf4 <_scanf_float>:
 800ecf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecf8:	469a      	mov	sl, r3
 800ecfa:	688b      	ldr	r3, [r1, #8]
 800ecfc:	4616      	mov	r6, r2
 800ecfe:	1e5a      	subs	r2, r3, #1
 800ed00:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ed04:	b087      	sub	sp, #28
 800ed06:	bf83      	ittte	hi
 800ed08:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800ed0c:	189b      	addhi	r3, r3, r2
 800ed0e:	9301      	strhi	r3, [sp, #4]
 800ed10:	2300      	movls	r3, #0
 800ed12:	bf86      	itte	hi
 800ed14:	f240 135d 	movwhi	r3, #349	; 0x15d
 800ed18:	608b      	strhi	r3, [r1, #8]
 800ed1a:	9301      	strls	r3, [sp, #4]
 800ed1c:	680b      	ldr	r3, [r1, #0]
 800ed1e:	4688      	mov	r8, r1
 800ed20:	f04f 0b00 	mov.w	fp, #0
 800ed24:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800ed28:	f848 3b1c 	str.w	r3, [r8], #28
 800ed2c:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800ed30:	4607      	mov	r7, r0
 800ed32:	460c      	mov	r4, r1
 800ed34:	4645      	mov	r5, r8
 800ed36:	465a      	mov	r2, fp
 800ed38:	46d9      	mov	r9, fp
 800ed3a:	f8cd b008 	str.w	fp, [sp, #8]
 800ed3e:	68a1      	ldr	r1, [r4, #8]
 800ed40:	b181      	cbz	r1, 800ed64 <_scanf_float+0x70>
 800ed42:	6833      	ldr	r3, [r6, #0]
 800ed44:	781b      	ldrb	r3, [r3, #0]
 800ed46:	2b49      	cmp	r3, #73	; 0x49
 800ed48:	d071      	beq.n	800ee2e <_scanf_float+0x13a>
 800ed4a:	d84d      	bhi.n	800ede8 <_scanf_float+0xf4>
 800ed4c:	2b39      	cmp	r3, #57	; 0x39
 800ed4e:	d840      	bhi.n	800edd2 <_scanf_float+0xde>
 800ed50:	2b31      	cmp	r3, #49	; 0x31
 800ed52:	f080 8088 	bcs.w	800ee66 <_scanf_float+0x172>
 800ed56:	2b2d      	cmp	r3, #45	; 0x2d
 800ed58:	f000 8090 	beq.w	800ee7c <_scanf_float+0x188>
 800ed5c:	d815      	bhi.n	800ed8a <_scanf_float+0x96>
 800ed5e:	2b2b      	cmp	r3, #43	; 0x2b
 800ed60:	f000 808c 	beq.w	800ee7c <_scanf_float+0x188>
 800ed64:	f1b9 0f00 	cmp.w	r9, #0
 800ed68:	d003      	beq.n	800ed72 <_scanf_float+0x7e>
 800ed6a:	6823      	ldr	r3, [r4, #0]
 800ed6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ed70:	6023      	str	r3, [r4, #0]
 800ed72:	3a01      	subs	r2, #1
 800ed74:	2a01      	cmp	r2, #1
 800ed76:	f200 80ea 	bhi.w	800ef4e <_scanf_float+0x25a>
 800ed7a:	4545      	cmp	r5, r8
 800ed7c:	f200 80dc 	bhi.w	800ef38 <_scanf_float+0x244>
 800ed80:	2601      	movs	r6, #1
 800ed82:	4630      	mov	r0, r6
 800ed84:	b007      	add	sp, #28
 800ed86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed8a:	2b2e      	cmp	r3, #46	; 0x2e
 800ed8c:	f000 809f 	beq.w	800eece <_scanf_float+0x1da>
 800ed90:	2b30      	cmp	r3, #48	; 0x30
 800ed92:	d1e7      	bne.n	800ed64 <_scanf_float+0x70>
 800ed94:	6820      	ldr	r0, [r4, #0]
 800ed96:	f410 7f80 	tst.w	r0, #256	; 0x100
 800ed9a:	d064      	beq.n	800ee66 <_scanf_float+0x172>
 800ed9c:	9b01      	ldr	r3, [sp, #4]
 800ed9e:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800eda2:	6020      	str	r0, [r4, #0]
 800eda4:	f109 0901 	add.w	r9, r9, #1
 800eda8:	b11b      	cbz	r3, 800edb2 <_scanf_float+0xbe>
 800edaa:	3b01      	subs	r3, #1
 800edac:	3101      	adds	r1, #1
 800edae:	9301      	str	r3, [sp, #4]
 800edb0:	60a1      	str	r1, [r4, #8]
 800edb2:	68a3      	ldr	r3, [r4, #8]
 800edb4:	3b01      	subs	r3, #1
 800edb6:	60a3      	str	r3, [r4, #8]
 800edb8:	6923      	ldr	r3, [r4, #16]
 800edba:	3301      	adds	r3, #1
 800edbc:	6123      	str	r3, [r4, #16]
 800edbe:	6873      	ldr	r3, [r6, #4]
 800edc0:	3b01      	subs	r3, #1
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	6073      	str	r3, [r6, #4]
 800edc6:	f340 80ac 	ble.w	800ef22 <_scanf_float+0x22e>
 800edca:	6833      	ldr	r3, [r6, #0]
 800edcc:	3301      	adds	r3, #1
 800edce:	6033      	str	r3, [r6, #0]
 800edd0:	e7b5      	b.n	800ed3e <_scanf_float+0x4a>
 800edd2:	2b45      	cmp	r3, #69	; 0x45
 800edd4:	f000 8085 	beq.w	800eee2 <_scanf_float+0x1ee>
 800edd8:	2b46      	cmp	r3, #70	; 0x46
 800edda:	d06a      	beq.n	800eeb2 <_scanf_float+0x1be>
 800eddc:	2b41      	cmp	r3, #65	; 0x41
 800edde:	d1c1      	bne.n	800ed64 <_scanf_float+0x70>
 800ede0:	2a01      	cmp	r2, #1
 800ede2:	d1bf      	bne.n	800ed64 <_scanf_float+0x70>
 800ede4:	2202      	movs	r2, #2
 800ede6:	e046      	b.n	800ee76 <_scanf_float+0x182>
 800ede8:	2b65      	cmp	r3, #101	; 0x65
 800edea:	d07a      	beq.n	800eee2 <_scanf_float+0x1ee>
 800edec:	d818      	bhi.n	800ee20 <_scanf_float+0x12c>
 800edee:	2b54      	cmp	r3, #84	; 0x54
 800edf0:	d066      	beq.n	800eec0 <_scanf_float+0x1cc>
 800edf2:	d811      	bhi.n	800ee18 <_scanf_float+0x124>
 800edf4:	2b4e      	cmp	r3, #78	; 0x4e
 800edf6:	d1b5      	bne.n	800ed64 <_scanf_float+0x70>
 800edf8:	2a00      	cmp	r2, #0
 800edfa:	d146      	bne.n	800ee8a <_scanf_float+0x196>
 800edfc:	f1b9 0f00 	cmp.w	r9, #0
 800ee00:	d145      	bne.n	800ee8e <_scanf_float+0x19a>
 800ee02:	6821      	ldr	r1, [r4, #0]
 800ee04:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800ee08:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800ee0c:	d13f      	bne.n	800ee8e <_scanf_float+0x19a>
 800ee0e:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800ee12:	6021      	str	r1, [r4, #0]
 800ee14:	2201      	movs	r2, #1
 800ee16:	e02e      	b.n	800ee76 <_scanf_float+0x182>
 800ee18:	2b59      	cmp	r3, #89	; 0x59
 800ee1a:	d01e      	beq.n	800ee5a <_scanf_float+0x166>
 800ee1c:	2b61      	cmp	r3, #97	; 0x61
 800ee1e:	e7de      	b.n	800edde <_scanf_float+0xea>
 800ee20:	2b6e      	cmp	r3, #110	; 0x6e
 800ee22:	d0e9      	beq.n	800edf8 <_scanf_float+0x104>
 800ee24:	d815      	bhi.n	800ee52 <_scanf_float+0x15e>
 800ee26:	2b66      	cmp	r3, #102	; 0x66
 800ee28:	d043      	beq.n	800eeb2 <_scanf_float+0x1be>
 800ee2a:	2b69      	cmp	r3, #105	; 0x69
 800ee2c:	d19a      	bne.n	800ed64 <_scanf_float+0x70>
 800ee2e:	f1bb 0f00 	cmp.w	fp, #0
 800ee32:	d138      	bne.n	800eea6 <_scanf_float+0x1b2>
 800ee34:	f1b9 0f00 	cmp.w	r9, #0
 800ee38:	d197      	bne.n	800ed6a <_scanf_float+0x76>
 800ee3a:	6821      	ldr	r1, [r4, #0]
 800ee3c:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800ee40:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800ee44:	d195      	bne.n	800ed72 <_scanf_float+0x7e>
 800ee46:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800ee4a:	6021      	str	r1, [r4, #0]
 800ee4c:	f04f 0b01 	mov.w	fp, #1
 800ee50:	e011      	b.n	800ee76 <_scanf_float+0x182>
 800ee52:	2b74      	cmp	r3, #116	; 0x74
 800ee54:	d034      	beq.n	800eec0 <_scanf_float+0x1cc>
 800ee56:	2b79      	cmp	r3, #121	; 0x79
 800ee58:	d184      	bne.n	800ed64 <_scanf_float+0x70>
 800ee5a:	f1bb 0f07 	cmp.w	fp, #7
 800ee5e:	d181      	bne.n	800ed64 <_scanf_float+0x70>
 800ee60:	f04f 0b08 	mov.w	fp, #8
 800ee64:	e007      	b.n	800ee76 <_scanf_float+0x182>
 800ee66:	eb12 0f0b 	cmn.w	r2, fp
 800ee6a:	f47f af7b 	bne.w	800ed64 <_scanf_float+0x70>
 800ee6e:	6821      	ldr	r1, [r4, #0]
 800ee70:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800ee74:	6021      	str	r1, [r4, #0]
 800ee76:	702b      	strb	r3, [r5, #0]
 800ee78:	3501      	adds	r5, #1
 800ee7a:	e79a      	b.n	800edb2 <_scanf_float+0xbe>
 800ee7c:	6821      	ldr	r1, [r4, #0]
 800ee7e:	0608      	lsls	r0, r1, #24
 800ee80:	f57f af70 	bpl.w	800ed64 <_scanf_float+0x70>
 800ee84:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800ee88:	e7f4      	b.n	800ee74 <_scanf_float+0x180>
 800ee8a:	2a02      	cmp	r2, #2
 800ee8c:	d047      	beq.n	800ef1e <_scanf_float+0x22a>
 800ee8e:	f1bb 0f01 	cmp.w	fp, #1
 800ee92:	d003      	beq.n	800ee9c <_scanf_float+0x1a8>
 800ee94:	f1bb 0f04 	cmp.w	fp, #4
 800ee98:	f47f af64 	bne.w	800ed64 <_scanf_float+0x70>
 800ee9c:	f10b 0b01 	add.w	fp, fp, #1
 800eea0:	fa5f fb8b 	uxtb.w	fp, fp
 800eea4:	e7e7      	b.n	800ee76 <_scanf_float+0x182>
 800eea6:	f1bb 0f03 	cmp.w	fp, #3
 800eeaa:	d0f7      	beq.n	800ee9c <_scanf_float+0x1a8>
 800eeac:	f1bb 0f05 	cmp.w	fp, #5
 800eeb0:	e7f2      	b.n	800ee98 <_scanf_float+0x1a4>
 800eeb2:	f1bb 0f02 	cmp.w	fp, #2
 800eeb6:	f47f af55 	bne.w	800ed64 <_scanf_float+0x70>
 800eeba:	f04f 0b03 	mov.w	fp, #3
 800eebe:	e7da      	b.n	800ee76 <_scanf_float+0x182>
 800eec0:	f1bb 0f06 	cmp.w	fp, #6
 800eec4:	f47f af4e 	bne.w	800ed64 <_scanf_float+0x70>
 800eec8:	f04f 0b07 	mov.w	fp, #7
 800eecc:	e7d3      	b.n	800ee76 <_scanf_float+0x182>
 800eece:	6821      	ldr	r1, [r4, #0]
 800eed0:	0588      	lsls	r0, r1, #22
 800eed2:	f57f af47 	bpl.w	800ed64 <_scanf_float+0x70>
 800eed6:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 800eeda:	6021      	str	r1, [r4, #0]
 800eedc:	f8cd 9008 	str.w	r9, [sp, #8]
 800eee0:	e7c9      	b.n	800ee76 <_scanf_float+0x182>
 800eee2:	6821      	ldr	r1, [r4, #0]
 800eee4:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 800eee8:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800eeec:	d006      	beq.n	800eefc <_scanf_float+0x208>
 800eeee:	0548      	lsls	r0, r1, #21
 800eef0:	f57f af38 	bpl.w	800ed64 <_scanf_float+0x70>
 800eef4:	f1b9 0f00 	cmp.w	r9, #0
 800eef8:	f43f af3b 	beq.w	800ed72 <_scanf_float+0x7e>
 800eefc:	0588      	lsls	r0, r1, #22
 800eefe:	bf58      	it	pl
 800ef00:	9802      	ldrpl	r0, [sp, #8]
 800ef02:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800ef06:	bf58      	it	pl
 800ef08:	eba9 0000 	subpl.w	r0, r9, r0
 800ef0c:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800ef10:	bf58      	it	pl
 800ef12:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800ef16:	6021      	str	r1, [r4, #0]
 800ef18:	f04f 0900 	mov.w	r9, #0
 800ef1c:	e7ab      	b.n	800ee76 <_scanf_float+0x182>
 800ef1e:	2203      	movs	r2, #3
 800ef20:	e7a9      	b.n	800ee76 <_scanf_float+0x182>
 800ef22:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800ef26:	9205      	str	r2, [sp, #20]
 800ef28:	4631      	mov	r1, r6
 800ef2a:	4638      	mov	r0, r7
 800ef2c:	4798      	blx	r3
 800ef2e:	9a05      	ldr	r2, [sp, #20]
 800ef30:	2800      	cmp	r0, #0
 800ef32:	f43f af04 	beq.w	800ed3e <_scanf_float+0x4a>
 800ef36:	e715      	b.n	800ed64 <_scanf_float+0x70>
 800ef38:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ef3c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800ef40:	4632      	mov	r2, r6
 800ef42:	4638      	mov	r0, r7
 800ef44:	4798      	blx	r3
 800ef46:	6923      	ldr	r3, [r4, #16]
 800ef48:	3b01      	subs	r3, #1
 800ef4a:	6123      	str	r3, [r4, #16]
 800ef4c:	e715      	b.n	800ed7a <_scanf_float+0x86>
 800ef4e:	f10b 33ff 	add.w	r3, fp, #4294967295
 800ef52:	2b06      	cmp	r3, #6
 800ef54:	d80a      	bhi.n	800ef6c <_scanf_float+0x278>
 800ef56:	f1bb 0f02 	cmp.w	fp, #2
 800ef5a:	d968      	bls.n	800f02e <_scanf_float+0x33a>
 800ef5c:	f1ab 0b03 	sub.w	fp, fp, #3
 800ef60:	fa5f fb8b 	uxtb.w	fp, fp
 800ef64:	eba5 0b0b 	sub.w	fp, r5, fp
 800ef68:	455d      	cmp	r5, fp
 800ef6a:	d14b      	bne.n	800f004 <_scanf_float+0x310>
 800ef6c:	6823      	ldr	r3, [r4, #0]
 800ef6e:	05da      	lsls	r2, r3, #23
 800ef70:	d51f      	bpl.n	800efb2 <_scanf_float+0x2be>
 800ef72:	055b      	lsls	r3, r3, #21
 800ef74:	d468      	bmi.n	800f048 <_scanf_float+0x354>
 800ef76:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ef7a:	6923      	ldr	r3, [r4, #16]
 800ef7c:	2965      	cmp	r1, #101	; 0x65
 800ef7e:	f103 33ff 	add.w	r3, r3, #4294967295
 800ef82:	f105 3bff 	add.w	fp, r5, #4294967295
 800ef86:	6123      	str	r3, [r4, #16]
 800ef88:	d00d      	beq.n	800efa6 <_scanf_float+0x2b2>
 800ef8a:	2945      	cmp	r1, #69	; 0x45
 800ef8c:	d00b      	beq.n	800efa6 <_scanf_float+0x2b2>
 800ef8e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ef92:	4632      	mov	r2, r6
 800ef94:	4638      	mov	r0, r7
 800ef96:	4798      	blx	r3
 800ef98:	6923      	ldr	r3, [r4, #16]
 800ef9a:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800ef9e:	3b01      	subs	r3, #1
 800efa0:	f1a5 0b02 	sub.w	fp, r5, #2
 800efa4:	6123      	str	r3, [r4, #16]
 800efa6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800efaa:	4632      	mov	r2, r6
 800efac:	4638      	mov	r0, r7
 800efae:	4798      	blx	r3
 800efb0:	465d      	mov	r5, fp
 800efb2:	6826      	ldr	r6, [r4, #0]
 800efb4:	f016 0610 	ands.w	r6, r6, #16
 800efb8:	d17a      	bne.n	800f0b0 <_scanf_float+0x3bc>
 800efba:	702e      	strb	r6, [r5, #0]
 800efbc:	6823      	ldr	r3, [r4, #0]
 800efbe:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800efc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800efc6:	d142      	bne.n	800f04e <_scanf_float+0x35a>
 800efc8:	9b02      	ldr	r3, [sp, #8]
 800efca:	eba9 0303 	sub.w	r3, r9, r3
 800efce:	425a      	negs	r2, r3
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d149      	bne.n	800f068 <_scanf_float+0x374>
 800efd4:	2200      	movs	r2, #0
 800efd6:	4641      	mov	r1, r8
 800efd8:	4638      	mov	r0, r7
 800efda:	f000 fed9 	bl	800fd90 <_strtod_r>
 800efde:	6825      	ldr	r5, [r4, #0]
 800efe0:	f8da 3000 	ldr.w	r3, [sl]
 800efe4:	f015 0f02 	tst.w	r5, #2
 800efe8:	f103 0204 	add.w	r2, r3, #4
 800efec:	ec59 8b10 	vmov	r8, r9, d0
 800eff0:	f8ca 2000 	str.w	r2, [sl]
 800eff4:	d043      	beq.n	800f07e <_scanf_float+0x38a>
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	e9c3 8900 	strd	r8, r9, [r3]
 800effc:	68e3      	ldr	r3, [r4, #12]
 800effe:	3301      	adds	r3, #1
 800f000:	60e3      	str	r3, [r4, #12]
 800f002:	e6be      	b.n	800ed82 <_scanf_float+0x8e>
 800f004:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f008:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800f00c:	4632      	mov	r2, r6
 800f00e:	4638      	mov	r0, r7
 800f010:	4798      	blx	r3
 800f012:	6923      	ldr	r3, [r4, #16]
 800f014:	3b01      	subs	r3, #1
 800f016:	6123      	str	r3, [r4, #16]
 800f018:	e7a6      	b.n	800ef68 <_scanf_float+0x274>
 800f01a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f01e:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800f022:	4632      	mov	r2, r6
 800f024:	4638      	mov	r0, r7
 800f026:	4798      	blx	r3
 800f028:	6923      	ldr	r3, [r4, #16]
 800f02a:	3b01      	subs	r3, #1
 800f02c:	6123      	str	r3, [r4, #16]
 800f02e:	4545      	cmp	r5, r8
 800f030:	d8f3      	bhi.n	800f01a <_scanf_float+0x326>
 800f032:	e6a5      	b.n	800ed80 <_scanf_float+0x8c>
 800f034:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800f038:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800f03c:	4632      	mov	r2, r6
 800f03e:	4638      	mov	r0, r7
 800f040:	4798      	blx	r3
 800f042:	6923      	ldr	r3, [r4, #16]
 800f044:	3b01      	subs	r3, #1
 800f046:	6123      	str	r3, [r4, #16]
 800f048:	4545      	cmp	r5, r8
 800f04a:	d8f3      	bhi.n	800f034 <_scanf_float+0x340>
 800f04c:	e698      	b.n	800ed80 <_scanf_float+0x8c>
 800f04e:	9b03      	ldr	r3, [sp, #12]
 800f050:	2b00      	cmp	r3, #0
 800f052:	d0bf      	beq.n	800efd4 <_scanf_float+0x2e0>
 800f054:	9904      	ldr	r1, [sp, #16]
 800f056:	230a      	movs	r3, #10
 800f058:	4632      	mov	r2, r6
 800f05a:	3101      	adds	r1, #1
 800f05c:	4638      	mov	r0, r7
 800f05e:	f000 ff23 	bl	800fea8 <_strtol_r>
 800f062:	9b03      	ldr	r3, [sp, #12]
 800f064:	9d04      	ldr	r5, [sp, #16]
 800f066:	1ac2      	subs	r2, r0, r3
 800f068:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800f06c:	429d      	cmp	r5, r3
 800f06e:	bf28      	it	cs
 800f070:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 800f074:	490f      	ldr	r1, [pc, #60]	; (800f0b4 <_scanf_float+0x3c0>)
 800f076:	4628      	mov	r0, r5
 800f078:	f000 f824 	bl	800f0c4 <siprintf>
 800f07c:	e7aa      	b.n	800efd4 <_scanf_float+0x2e0>
 800f07e:	f015 0504 	ands.w	r5, r5, #4
 800f082:	d1b8      	bne.n	800eff6 <_scanf_float+0x302>
 800f084:	681f      	ldr	r7, [r3, #0]
 800f086:	ee10 2a10 	vmov	r2, s0
 800f08a:	464b      	mov	r3, r9
 800f08c:	ee10 0a10 	vmov	r0, s0
 800f090:	4649      	mov	r1, r9
 800f092:	f7f1 fd6b 	bl	8000b6c <__aeabi_dcmpun>
 800f096:	b128      	cbz	r0, 800f0a4 <_scanf_float+0x3b0>
 800f098:	4628      	mov	r0, r5
 800f09a:	f000 f80d 	bl	800f0b8 <nanf>
 800f09e:	ed87 0a00 	vstr	s0, [r7]
 800f0a2:	e7ab      	b.n	800effc <_scanf_float+0x308>
 800f0a4:	4640      	mov	r0, r8
 800f0a6:	4649      	mov	r1, r9
 800f0a8:	f7f1 fdbe 	bl	8000c28 <__aeabi_d2f>
 800f0ac:	6038      	str	r0, [r7, #0]
 800f0ae:	e7a5      	b.n	800effc <_scanf_float+0x308>
 800f0b0:	2600      	movs	r6, #0
 800f0b2:	e666      	b.n	800ed82 <_scanf_float+0x8e>
 800f0b4:	08012ac0 	.word	0x08012ac0

0800f0b8 <nanf>:
 800f0b8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800f0c0 <nanf+0x8>
 800f0bc:	4770      	bx	lr
 800f0be:	bf00      	nop
 800f0c0:	7fc00000 	.word	0x7fc00000

0800f0c4 <siprintf>:
 800f0c4:	b40e      	push	{r1, r2, r3}
 800f0c6:	b500      	push	{lr}
 800f0c8:	b09c      	sub	sp, #112	; 0x70
 800f0ca:	ab1d      	add	r3, sp, #116	; 0x74
 800f0cc:	9002      	str	r0, [sp, #8]
 800f0ce:	9006      	str	r0, [sp, #24]
 800f0d0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800f0d4:	4809      	ldr	r0, [pc, #36]	; (800f0fc <siprintf+0x38>)
 800f0d6:	9107      	str	r1, [sp, #28]
 800f0d8:	9104      	str	r1, [sp, #16]
 800f0da:	4909      	ldr	r1, [pc, #36]	; (800f100 <siprintf+0x3c>)
 800f0dc:	f853 2b04 	ldr.w	r2, [r3], #4
 800f0e0:	9105      	str	r1, [sp, #20]
 800f0e2:	6800      	ldr	r0, [r0, #0]
 800f0e4:	9301      	str	r3, [sp, #4]
 800f0e6:	a902      	add	r1, sp, #8
 800f0e8:	f002 fdba 	bl	8011c60 <_svfiprintf_r>
 800f0ec:	9b02      	ldr	r3, [sp, #8]
 800f0ee:	2200      	movs	r2, #0
 800f0f0:	701a      	strb	r2, [r3, #0]
 800f0f2:	b01c      	add	sp, #112	; 0x70
 800f0f4:	f85d eb04 	ldr.w	lr, [sp], #4
 800f0f8:	b003      	add	sp, #12
 800f0fa:	4770      	bx	lr
 800f0fc:	20000064 	.word	0x20000064
 800f100:	ffff0208 	.word	0xffff0208

0800f104 <strcat>:
 800f104:	b510      	push	{r4, lr}
 800f106:	4603      	mov	r3, r0
 800f108:	781a      	ldrb	r2, [r3, #0]
 800f10a:	1c5c      	adds	r4, r3, #1
 800f10c:	b93a      	cbnz	r2, 800f11e <strcat+0x1a>
 800f10e:	3b01      	subs	r3, #1
 800f110:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f114:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f118:	2a00      	cmp	r2, #0
 800f11a:	d1f9      	bne.n	800f110 <strcat+0xc>
 800f11c:	bd10      	pop	{r4, pc}
 800f11e:	4623      	mov	r3, r4
 800f120:	e7f2      	b.n	800f108 <strcat+0x4>

0800f122 <strchr>:
 800f122:	b2c9      	uxtb	r1, r1
 800f124:	4603      	mov	r3, r0
 800f126:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f12a:	b11a      	cbz	r2, 800f134 <strchr+0x12>
 800f12c:	428a      	cmp	r2, r1
 800f12e:	d1f9      	bne.n	800f124 <strchr+0x2>
 800f130:	4618      	mov	r0, r3
 800f132:	4770      	bx	lr
 800f134:	2900      	cmp	r1, #0
 800f136:	bf18      	it	ne
 800f138:	2300      	movne	r3, #0
 800f13a:	e7f9      	b.n	800f130 <strchr+0xe>

0800f13c <strstr>:
 800f13c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f13e:	7803      	ldrb	r3, [r0, #0]
 800f140:	b17b      	cbz	r3, 800f162 <strstr+0x26>
 800f142:	4604      	mov	r4, r0
 800f144:	7823      	ldrb	r3, [r4, #0]
 800f146:	4620      	mov	r0, r4
 800f148:	1c66      	adds	r6, r4, #1
 800f14a:	b17b      	cbz	r3, 800f16c <strstr+0x30>
 800f14c:	1e4a      	subs	r2, r1, #1
 800f14e:	1e63      	subs	r3, r4, #1
 800f150:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 800f154:	b14d      	cbz	r5, 800f16a <strstr+0x2e>
 800f156:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 800f15a:	42af      	cmp	r7, r5
 800f15c:	4634      	mov	r4, r6
 800f15e:	d0f7      	beq.n	800f150 <strstr+0x14>
 800f160:	e7f0      	b.n	800f144 <strstr+0x8>
 800f162:	780b      	ldrb	r3, [r1, #0]
 800f164:	2b00      	cmp	r3, #0
 800f166:	bf18      	it	ne
 800f168:	2000      	movne	r0, #0
 800f16a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f16c:	4618      	mov	r0, r3
 800f16e:	e7fc      	b.n	800f16a <strstr+0x2e>

0800f170 <sulp>:
 800f170:	b570      	push	{r4, r5, r6, lr}
 800f172:	4604      	mov	r4, r0
 800f174:	460d      	mov	r5, r1
 800f176:	ec45 4b10 	vmov	d0, r4, r5
 800f17a:	4616      	mov	r6, r2
 800f17c:	f002 fb2c 	bl	80117d8 <__ulp>
 800f180:	ec51 0b10 	vmov	r0, r1, d0
 800f184:	b17e      	cbz	r6, 800f1a6 <sulp+0x36>
 800f186:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800f18a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f18e:	2b00      	cmp	r3, #0
 800f190:	dd09      	ble.n	800f1a6 <sulp+0x36>
 800f192:	051b      	lsls	r3, r3, #20
 800f194:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800f198:	2400      	movs	r4, #0
 800f19a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800f19e:	4622      	mov	r2, r4
 800f1a0:	462b      	mov	r3, r5
 800f1a2:	f7f1 fa49 	bl	8000638 <__aeabi_dmul>
 800f1a6:	bd70      	pop	{r4, r5, r6, pc}

0800f1a8 <_strtod_l>:
 800f1a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1ac:	461f      	mov	r7, r3
 800f1ae:	b0a1      	sub	sp, #132	; 0x84
 800f1b0:	2300      	movs	r3, #0
 800f1b2:	4681      	mov	r9, r0
 800f1b4:	4638      	mov	r0, r7
 800f1b6:	460e      	mov	r6, r1
 800f1b8:	9217      	str	r2, [sp, #92]	; 0x5c
 800f1ba:	931c      	str	r3, [sp, #112]	; 0x70
 800f1bc:	f002 f815 	bl	80111ea <__localeconv_l>
 800f1c0:	4680      	mov	r8, r0
 800f1c2:	6800      	ldr	r0, [r0, #0]
 800f1c4:	f7f1 f824 	bl	8000210 <strlen>
 800f1c8:	f04f 0a00 	mov.w	sl, #0
 800f1cc:	4604      	mov	r4, r0
 800f1ce:	f04f 0b00 	mov.w	fp, #0
 800f1d2:	961b      	str	r6, [sp, #108]	; 0x6c
 800f1d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f1d6:	781a      	ldrb	r2, [r3, #0]
 800f1d8:	2a0d      	cmp	r2, #13
 800f1da:	d832      	bhi.n	800f242 <_strtod_l+0x9a>
 800f1dc:	2a09      	cmp	r2, #9
 800f1de:	d236      	bcs.n	800f24e <_strtod_l+0xa6>
 800f1e0:	2a00      	cmp	r2, #0
 800f1e2:	d03e      	beq.n	800f262 <_strtod_l+0xba>
 800f1e4:	2300      	movs	r3, #0
 800f1e6:	930d      	str	r3, [sp, #52]	; 0x34
 800f1e8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800f1ea:	782b      	ldrb	r3, [r5, #0]
 800f1ec:	2b30      	cmp	r3, #48	; 0x30
 800f1ee:	f040 80ac 	bne.w	800f34a <_strtod_l+0x1a2>
 800f1f2:	786b      	ldrb	r3, [r5, #1]
 800f1f4:	2b58      	cmp	r3, #88	; 0x58
 800f1f6:	d001      	beq.n	800f1fc <_strtod_l+0x54>
 800f1f8:	2b78      	cmp	r3, #120	; 0x78
 800f1fa:	d167      	bne.n	800f2cc <_strtod_l+0x124>
 800f1fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f1fe:	9301      	str	r3, [sp, #4]
 800f200:	ab1c      	add	r3, sp, #112	; 0x70
 800f202:	9300      	str	r3, [sp, #0]
 800f204:	9702      	str	r7, [sp, #8]
 800f206:	ab1d      	add	r3, sp, #116	; 0x74
 800f208:	4a88      	ldr	r2, [pc, #544]	; (800f42c <_strtod_l+0x284>)
 800f20a:	a91b      	add	r1, sp, #108	; 0x6c
 800f20c:	4648      	mov	r0, r9
 800f20e:	f001 fd12 	bl	8010c36 <__gethex>
 800f212:	f010 0407 	ands.w	r4, r0, #7
 800f216:	4606      	mov	r6, r0
 800f218:	d005      	beq.n	800f226 <_strtod_l+0x7e>
 800f21a:	2c06      	cmp	r4, #6
 800f21c:	d12b      	bne.n	800f276 <_strtod_l+0xce>
 800f21e:	3501      	adds	r5, #1
 800f220:	2300      	movs	r3, #0
 800f222:	951b      	str	r5, [sp, #108]	; 0x6c
 800f224:	930d      	str	r3, [sp, #52]	; 0x34
 800f226:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f228:	2b00      	cmp	r3, #0
 800f22a:	f040 859a 	bne.w	800fd62 <_strtod_l+0xbba>
 800f22e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f230:	b1e3      	cbz	r3, 800f26c <_strtod_l+0xc4>
 800f232:	4652      	mov	r2, sl
 800f234:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800f238:	ec43 2b10 	vmov	d0, r2, r3
 800f23c:	b021      	add	sp, #132	; 0x84
 800f23e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f242:	2a2b      	cmp	r2, #43	; 0x2b
 800f244:	d015      	beq.n	800f272 <_strtod_l+0xca>
 800f246:	2a2d      	cmp	r2, #45	; 0x2d
 800f248:	d004      	beq.n	800f254 <_strtod_l+0xac>
 800f24a:	2a20      	cmp	r2, #32
 800f24c:	d1ca      	bne.n	800f1e4 <_strtod_l+0x3c>
 800f24e:	3301      	adds	r3, #1
 800f250:	931b      	str	r3, [sp, #108]	; 0x6c
 800f252:	e7bf      	b.n	800f1d4 <_strtod_l+0x2c>
 800f254:	2201      	movs	r2, #1
 800f256:	920d      	str	r2, [sp, #52]	; 0x34
 800f258:	1c5a      	adds	r2, r3, #1
 800f25a:	921b      	str	r2, [sp, #108]	; 0x6c
 800f25c:	785b      	ldrb	r3, [r3, #1]
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d1c2      	bne.n	800f1e8 <_strtod_l+0x40>
 800f262:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f264:	961b      	str	r6, [sp, #108]	; 0x6c
 800f266:	2b00      	cmp	r3, #0
 800f268:	f040 8579 	bne.w	800fd5e <_strtod_l+0xbb6>
 800f26c:	4652      	mov	r2, sl
 800f26e:	465b      	mov	r3, fp
 800f270:	e7e2      	b.n	800f238 <_strtod_l+0x90>
 800f272:	2200      	movs	r2, #0
 800f274:	e7ef      	b.n	800f256 <_strtod_l+0xae>
 800f276:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800f278:	b13a      	cbz	r2, 800f28a <_strtod_l+0xe2>
 800f27a:	2135      	movs	r1, #53	; 0x35
 800f27c:	a81e      	add	r0, sp, #120	; 0x78
 800f27e:	f002 fba3 	bl	80119c8 <__copybits>
 800f282:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f284:	4648      	mov	r0, r9
 800f286:	f002 f80f 	bl	80112a8 <_Bfree>
 800f28a:	3c01      	subs	r4, #1
 800f28c:	2c04      	cmp	r4, #4
 800f28e:	d806      	bhi.n	800f29e <_strtod_l+0xf6>
 800f290:	e8df f004 	tbb	[pc, r4]
 800f294:	1714030a 	.word	0x1714030a
 800f298:	0a          	.byte	0x0a
 800f299:	00          	.byte	0x00
 800f29a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800f29e:	0730      	lsls	r0, r6, #28
 800f2a0:	d5c1      	bpl.n	800f226 <_strtod_l+0x7e>
 800f2a2:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800f2a6:	e7be      	b.n	800f226 <_strtod_l+0x7e>
 800f2a8:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800f2ac:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800f2ae:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800f2b2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800f2b6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800f2ba:	e7f0      	b.n	800f29e <_strtod_l+0xf6>
 800f2bc:	f8df b170 	ldr.w	fp, [pc, #368]	; 800f430 <_strtod_l+0x288>
 800f2c0:	e7ed      	b.n	800f29e <_strtod_l+0xf6>
 800f2c2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800f2c6:	f04f 3aff 	mov.w	sl, #4294967295
 800f2ca:	e7e8      	b.n	800f29e <_strtod_l+0xf6>
 800f2cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f2ce:	1c5a      	adds	r2, r3, #1
 800f2d0:	921b      	str	r2, [sp, #108]	; 0x6c
 800f2d2:	785b      	ldrb	r3, [r3, #1]
 800f2d4:	2b30      	cmp	r3, #48	; 0x30
 800f2d6:	d0f9      	beq.n	800f2cc <_strtod_l+0x124>
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	d0a4      	beq.n	800f226 <_strtod_l+0x7e>
 800f2dc:	2301      	movs	r3, #1
 800f2de:	2500      	movs	r5, #0
 800f2e0:	9306      	str	r3, [sp, #24]
 800f2e2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f2e4:	9308      	str	r3, [sp, #32]
 800f2e6:	9507      	str	r5, [sp, #28]
 800f2e8:	9505      	str	r5, [sp, #20]
 800f2ea:	220a      	movs	r2, #10
 800f2ec:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800f2ee:	7807      	ldrb	r7, [r0, #0]
 800f2f0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800f2f4:	b2d9      	uxtb	r1, r3
 800f2f6:	2909      	cmp	r1, #9
 800f2f8:	d929      	bls.n	800f34e <_strtod_l+0x1a6>
 800f2fa:	4622      	mov	r2, r4
 800f2fc:	f8d8 1000 	ldr.w	r1, [r8]
 800f300:	f002 fdb6 	bl	8011e70 <strncmp>
 800f304:	2800      	cmp	r0, #0
 800f306:	d031      	beq.n	800f36c <_strtod_l+0x1c4>
 800f308:	2000      	movs	r0, #0
 800f30a:	9c05      	ldr	r4, [sp, #20]
 800f30c:	9004      	str	r0, [sp, #16]
 800f30e:	463b      	mov	r3, r7
 800f310:	4602      	mov	r2, r0
 800f312:	2b65      	cmp	r3, #101	; 0x65
 800f314:	d001      	beq.n	800f31a <_strtod_l+0x172>
 800f316:	2b45      	cmp	r3, #69	; 0x45
 800f318:	d114      	bne.n	800f344 <_strtod_l+0x19c>
 800f31a:	b924      	cbnz	r4, 800f326 <_strtod_l+0x17e>
 800f31c:	b910      	cbnz	r0, 800f324 <_strtod_l+0x17c>
 800f31e:	9b06      	ldr	r3, [sp, #24]
 800f320:	2b00      	cmp	r3, #0
 800f322:	d09e      	beq.n	800f262 <_strtod_l+0xba>
 800f324:	2400      	movs	r4, #0
 800f326:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800f328:	1c73      	adds	r3, r6, #1
 800f32a:	931b      	str	r3, [sp, #108]	; 0x6c
 800f32c:	7873      	ldrb	r3, [r6, #1]
 800f32e:	2b2b      	cmp	r3, #43	; 0x2b
 800f330:	d078      	beq.n	800f424 <_strtod_l+0x27c>
 800f332:	2b2d      	cmp	r3, #45	; 0x2d
 800f334:	d070      	beq.n	800f418 <_strtod_l+0x270>
 800f336:	f04f 0c00 	mov.w	ip, #0
 800f33a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800f33e:	2f09      	cmp	r7, #9
 800f340:	d97c      	bls.n	800f43c <_strtod_l+0x294>
 800f342:	961b      	str	r6, [sp, #108]	; 0x6c
 800f344:	f04f 0e00 	mov.w	lr, #0
 800f348:	e09a      	b.n	800f480 <_strtod_l+0x2d8>
 800f34a:	2300      	movs	r3, #0
 800f34c:	e7c7      	b.n	800f2de <_strtod_l+0x136>
 800f34e:	9905      	ldr	r1, [sp, #20]
 800f350:	2908      	cmp	r1, #8
 800f352:	bfdd      	ittte	le
 800f354:	9907      	ldrle	r1, [sp, #28]
 800f356:	fb02 3301 	mlale	r3, r2, r1, r3
 800f35a:	9307      	strle	r3, [sp, #28]
 800f35c:	fb02 3505 	mlagt	r5, r2, r5, r3
 800f360:	9b05      	ldr	r3, [sp, #20]
 800f362:	3001      	adds	r0, #1
 800f364:	3301      	adds	r3, #1
 800f366:	9305      	str	r3, [sp, #20]
 800f368:	901b      	str	r0, [sp, #108]	; 0x6c
 800f36a:	e7bf      	b.n	800f2ec <_strtod_l+0x144>
 800f36c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f36e:	191a      	adds	r2, r3, r4
 800f370:	921b      	str	r2, [sp, #108]	; 0x6c
 800f372:	9a05      	ldr	r2, [sp, #20]
 800f374:	5d1b      	ldrb	r3, [r3, r4]
 800f376:	2a00      	cmp	r2, #0
 800f378:	d037      	beq.n	800f3ea <_strtod_l+0x242>
 800f37a:	9c05      	ldr	r4, [sp, #20]
 800f37c:	4602      	mov	r2, r0
 800f37e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800f382:	2909      	cmp	r1, #9
 800f384:	d913      	bls.n	800f3ae <_strtod_l+0x206>
 800f386:	2101      	movs	r1, #1
 800f388:	9104      	str	r1, [sp, #16]
 800f38a:	e7c2      	b.n	800f312 <_strtod_l+0x16a>
 800f38c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f38e:	1c5a      	adds	r2, r3, #1
 800f390:	921b      	str	r2, [sp, #108]	; 0x6c
 800f392:	785b      	ldrb	r3, [r3, #1]
 800f394:	3001      	adds	r0, #1
 800f396:	2b30      	cmp	r3, #48	; 0x30
 800f398:	d0f8      	beq.n	800f38c <_strtod_l+0x1e4>
 800f39a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800f39e:	2a08      	cmp	r2, #8
 800f3a0:	f200 84e4 	bhi.w	800fd6c <_strtod_l+0xbc4>
 800f3a4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800f3a6:	9208      	str	r2, [sp, #32]
 800f3a8:	4602      	mov	r2, r0
 800f3aa:	2000      	movs	r0, #0
 800f3ac:	4604      	mov	r4, r0
 800f3ae:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800f3b2:	f100 0101 	add.w	r1, r0, #1
 800f3b6:	d012      	beq.n	800f3de <_strtod_l+0x236>
 800f3b8:	440a      	add	r2, r1
 800f3ba:	eb00 0c04 	add.w	ip, r0, r4
 800f3be:	4621      	mov	r1, r4
 800f3c0:	270a      	movs	r7, #10
 800f3c2:	458c      	cmp	ip, r1
 800f3c4:	d113      	bne.n	800f3ee <_strtod_l+0x246>
 800f3c6:	1821      	adds	r1, r4, r0
 800f3c8:	2908      	cmp	r1, #8
 800f3ca:	f104 0401 	add.w	r4, r4, #1
 800f3ce:	4404      	add	r4, r0
 800f3d0:	dc19      	bgt.n	800f406 <_strtod_l+0x25e>
 800f3d2:	9b07      	ldr	r3, [sp, #28]
 800f3d4:	210a      	movs	r1, #10
 800f3d6:	fb01 e303 	mla	r3, r1, r3, lr
 800f3da:	9307      	str	r3, [sp, #28]
 800f3dc:	2100      	movs	r1, #0
 800f3de:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f3e0:	1c58      	adds	r0, r3, #1
 800f3e2:	901b      	str	r0, [sp, #108]	; 0x6c
 800f3e4:	785b      	ldrb	r3, [r3, #1]
 800f3e6:	4608      	mov	r0, r1
 800f3e8:	e7c9      	b.n	800f37e <_strtod_l+0x1d6>
 800f3ea:	9805      	ldr	r0, [sp, #20]
 800f3ec:	e7d3      	b.n	800f396 <_strtod_l+0x1ee>
 800f3ee:	2908      	cmp	r1, #8
 800f3f0:	f101 0101 	add.w	r1, r1, #1
 800f3f4:	dc03      	bgt.n	800f3fe <_strtod_l+0x256>
 800f3f6:	9b07      	ldr	r3, [sp, #28]
 800f3f8:	437b      	muls	r3, r7
 800f3fa:	9307      	str	r3, [sp, #28]
 800f3fc:	e7e1      	b.n	800f3c2 <_strtod_l+0x21a>
 800f3fe:	2910      	cmp	r1, #16
 800f400:	bfd8      	it	le
 800f402:	437d      	mulle	r5, r7
 800f404:	e7dd      	b.n	800f3c2 <_strtod_l+0x21a>
 800f406:	2c10      	cmp	r4, #16
 800f408:	bfdc      	itt	le
 800f40a:	210a      	movle	r1, #10
 800f40c:	fb01 e505 	mlale	r5, r1, r5, lr
 800f410:	e7e4      	b.n	800f3dc <_strtod_l+0x234>
 800f412:	2301      	movs	r3, #1
 800f414:	9304      	str	r3, [sp, #16]
 800f416:	e781      	b.n	800f31c <_strtod_l+0x174>
 800f418:	f04f 0c01 	mov.w	ip, #1
 800f41c:	1cb3      	adds	r3, r6, #2
 800f41e:	931b      	str	r3, [sp, #108]	; 0x6c
 800f420:	78b3      	ldrb	r3, [r6, #2]
 800f422:	e78a      	b.n	800f33a <_strtod_l+0x192>
 800f424:	f04f 0c00 	mov.w	ip, #0
 800f428:	e7f8      	b.n	800f41c <_strtod_l+0x274>
 800f42a:	bf00      	nop
 800f42c:	08012ac8 	.word	0x08012ac8
 800f430:	7ff00000 	.word	0x7ff00000
 800f434:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f436:	1c5f      	adds	r7, r3, #1
 800f438:	971b      	str	r7, [sp, #108]	; 0x6c
 800f43a:	785b      	ldrb	r3, [r3, #1]
 800f43c:	2b30      	cmp	r3, #48	; 0x30
 800f43e:	d0f9      	beq.n	800f434 <_strtod_l+0x28c>
 800f440:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800f444:	2f08      	cmp	r7, #8
 800f446:	f63f af7d 	bhi.w	800f344 <_strtod_l+0x19c>
 800f44a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800f44e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f450:	930a      	str	r3, [sp, #40]	; 0x28
 800f452:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f454:	1c5f      	adds	r7, r3, #1
 800f456:	971b      	str	r7, [sp, #108]	; 0x6c
 800f458:	785b      	ldrb	r3, [r3, #1]
 800f45a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800f45e:	f1b8 0f09 	cmp.w	r8, #9
 800f462:	d937      	bls.n	800f4d4 <_strtod_l+0x32c>
 800f464:	990a      	ldr	r1, [sp, #40]	; 0x28
 800f466:	1a7f      	subs	r7, r7, r1
 800f468:	2f08      	cmp	r7, #8
 800f46a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800f46e:	dc37      	bgt.n	800f4e0 <_strtod_l+0x338>
 800f470:	45be      	cmp	lr, r7
 800f472:	bfa8      	it	ge
 800f474:	46be      	movge	lr, r7
 800f476:	f1bc 0f00 	cmp.w	ip, #0
 800f47a:	d001      	beq.n	800f480 <_strtod_l+0x2d8>
 800f47c:	f1ce 0e00 	rsb	lr, lr, #0
 800f480:	2c00      	cmp	r4, #0
 800f482:	d151      	bne.n	800f528 <_strtod_l+0x380>
 800f484:	2800      	cmp	r0, #0
 800f486:	f47f aece 	bne.w	800f226 <_strtod_l+0x7e>
 800f48a:	9a06      	ldr	r2, [sp, #24]
 800f48c:	2a00      	cmp	r2, #0
 800f48e:	f47f aeca 	bne.w	800f226 <_strtod_l+0x7e>
 800f492:	9a04      	ldr	r2, [sp, #16]
 800f494:	2a00      	cmp	r2, #0
 800f496:	f47f aee4 	bne.w	800f262 <_strtod_l+0xba>
 800f49a:	2b4e      	cmp	r3, #78	; 0x4e
 800f49c:	d027      	beq.n	800f4ee <_strtod_l+0x346>
 800f49e:	dc21      	bgt.n	800f4e4 <_strtod_l+0x33c>
 800f4a0:	2b49      	cmp	r3, #73	; 0x49
 800f4a2:	f47f aede 	bne.w	800f262 <_strtod_l+0xba>
 800f4a6:	49a0      	ldr	r1, [pc, #640]	; (800f728 <_strtod_l+0x580>)
 800f4a8:	a81b      	add	r0, sp, #108	; 0x6c
 800f4aa:	f001 fdf7 	bl	801109c <__match>
 800f4ae:	2800      	cmp	r0, #0
 800f4b0:	f43f aed7 	beq.w	800f262 <_strtod_l+0xba>
 800f4b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f4b6:	499d      	ldr	r1, [pc, #628]	; (800f72c <_strtod_l+0x584>)
 800f4b8:	3b01      	subs	r3, #1
 800f4ba:	a81b      	add	r0, sp, #108	; 0x6c
 800f4bc:	931b      	str	r3, [sp, #108]	; 0x6c
 800f4be:	f001 fded 	bl	801109c <__match>
 800f4c2:	b910      	cbnz	r0, 800f4ca <_strtod_l+0x322>
 800f4c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f4c6:	3301      	adds	r3, #1
 800f4c8:	931b      	str	r3, [sp, #108]	; 0x6c
 800f4ca:	f8df b274 	ldr.w	fp, [pc, #628]	; 800f740 <_strtod_l+0x598>
 800f4ce:	f04f 0a00 	mov.w	sl, #0
 800f4d2:	e6a8      	b.n	800f226 <_strtod_l+0x7e>
 800f4d4:	210a      	movs	r1, #10
 800f4d6:	fb01 3e0e 	mla	lr, r1, lr, r3
 800f4da:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800f4de:	e7b8      	b.n	800f452 <_strtod_l+0x2aa>
 800f4e0:	46be      	mov	lr, r7
 800f4e2:	e7c8      	b.n	800f476 <_strtod_l+0x2ce>
 800f4e4:	2b69      	cmp	r3, #105	; 0x69
 800f4e6:	d0de      	beq.n	800f4a6 <_strtod_l+0x2fe>
 800f4e8:	2b6e      	cmp	r3, #110	; 0x6e
 800f4ea:	f47f aeba 	bne.w	800f262 <_strtod_l+0xba>
 800f4ee:	4990      	ldr	r1, [pc, #576]	; (800f730 <_strtod_l+0x588>)
 800f4f0:	a81b      	add	r0, sp, #108	; 0x6c
 800f4f2:	f001 fdd3 	bl	801109c <__match>
 800f4f6:	2800      	cmp	r0, #0
 800f4f8:	f43f aeb3 	beq.w	800f262 <_strtod_l+0xba>
 800f4fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f4fe:	781b      	ldrb	r3, [r3, #0]
 800f500:	2b28      	cmp	r3, #40	; 0x28
 800f502:	d10e      	bne.n	800f522 <_strtod_l+0x37a>
 800f504:	aa1e      	add	r2, sp, #120	; 0x78
 800f506:	498b      	ldr	r1, [pc, #556]	; (800f734 <_strtod_l+0x58c>)
 800f508:	a81b      	add	r0, sp, #108	; 0x6c
 800f50a:	f001 fddb 	bl	80110c4 <__hexnan>
 800f50e:	2805      	cmp	r0, #5
 800f510:	d107      	bne.n	800f522 <_strtod_l+0x37a>
 800f512:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f514:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 800f518:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800f51c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800f520:	e681      	b.n	800f226 <_strtod_l+0x7e>
 800f522:	f8df b224 	ldr.w	fp, [pc, #548]	; 800f748 <_strtod_l+0x5a0>
 800f526:	e7d2      	b.n	800f4ce <_strtod_l+0x326>
 800f528:	ebae 0302 	sub.w	r3, lr, r2
 800f52c:	9306      	str	r3, [sp, #24]
 800f52e:	9b05      	ldr	r3, [sp, #20]
 800f530:	9807      	ldr	r0, [sp, #28]
 800f532:	2b00      	cmp	r3, #0
 800f534:	bf08      	it	eq
 800f536:	4623      	moveq	r3, r4
 800f538:	2c10      	cmp	r4, #16
 800f53a:	9305      	str	r3, [sp, #20]
 800f53c:	46a0      	mov	r8, r4
 800f53e:	bfa8      	it	ge
 800f540:	f04f 0810 	movge.w	r8, #16
 800f544:	f7f0 fffe 	bl	8000544 <__aeabi_ui2d>
 800f548:	2c09      	cmp	r4, #9
 800f54a:	4682      	mov	sl, r0
 800f54c:	468b      	mov	fp, r1
 800f54e:	dc13      	bgt.n	800f578 <_strtod_l+0x3d0>
 800f550:	9b06      	ldr	r3, [sp, #24]
 800f552:	2b00      	cmp	r3, #0
 800f554:	f43f ae67 	beq.w	800f226 <_strtod_l+0x7e>
 800f558:	9b06      	ldr	r3, [sp, #24]
 800f55a:	dd7a      	ble.n	800f652 <_strtod_l+0x4aa>
 800f55c:	2b16      	cmp	r3, #22
 800f55e:	dc61      	bgt.n	800f624 <_strtod_l+0x47c>
 800f560:	4a75      	ldr	r2, [pc, #468]	; (800f738 <_strtod_l+0x590>)
 800f562:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800f566:	e9de 0100 	ldrd	r0, r1, [lr]
 800f56a:	4652      	mov	r2, sl
 800f56c:	465b      	mov	r3, fp
 800f56e:	f7f1 f863 	bl	8000638 <__aeabi_dmul>
 800f572:	4682      	mov	sl, r0
 800f574:	468b      	mov	fp, r1
 800f576:	e656      	b.n	800f226 <_strtod_l+0x7e>
 800f578:	4b6f      	ldr	r3, [pc, #444]	; (800f738 <_strtod_l+0x590>)
 800f57a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800f57e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800f582:	f7f1 f859 	bl	8000638 <__aeabi_dmul>
 800f586:	4606      	mov	r6, r0
 800f588:	4628      	mov	r0, r5
 800f58a:	460f      	mov	r7, r1
 800f58c:	f7f0 ffda 	bl	8000544 <__aeabi_ui2d>
 800f590:	4602      	mov	r2, r0
 800f592:	460b      	mov	r3, r1
 800f594:	4630      	mov	r0, r6
 800f596:	4639      	mov	r1, r7
 800f598:	f7f0 fe98 	bl	80002cc <__adddf3>
 800f59c:	2c0f      	cmp	r4, #15
 800f59e:	4682      	mov	sl, r0
 800f5a0:	468b      	mov	fp, r1
 800f5a2:	ddd5      	ble.n	800f550 <_strtod_l+0x3a8>
 800f5a4:	9b06      	ldr	r3, [sp, #24]
 800f5a6:	eba4 0808 	sub.w	r8, r4, r8
 800f5aa:	4498      	add	r8, r3
 800f5ac:	f1b8 0f00 	cmp.w	r8, #0
 800f5b0:	f340 8096 	ble.w	800f6e0 <_strtod_l+0x538>
 800f5b4:	f018 030f 	ands.w	r3, r8, #15
 800f5b8:	d00a      	beq.n	800f5d0 <_strtod_l+0x428>
 800f5ba:	495f      	ldr	r1, [pc, #380]	; (800f738 <_strtod_l+0x590>)
 800f5bc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f5c0:	4652      	mov	r2, sl
 800f5c2:	465b      	mov	r3, fp
 800f5c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f5c8:	f7f1 f836 	bl	8000638 <__aeabi_dmul>
 800f5cc:	4682      	mov	sl, r0
 800f5ce:	468b      	mov	fp, r1
 800f5d0:	f038 080f 	bics.w	r8, r8, #15
 800f5d4:	d073      	beq.n	800f6be <_strtod_l+0x516>
 800f5d6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800f5da:	dd47      	ble.n	800f66c <_strtod_l+0x4c4>
 800f5dc:	2400      	movs	r4, #0
 800f5de:	46a0      	mov	r8, r4
 800f5e0:	9407      	str	r4, [sp, #28]
 800f5e2:	9405      	str	r4, [sp, #20]
 800f5e4:	2322      	movs	r3, #34	; 0x22
 800f5e6:	f8df b158 	ldr.w	fp, [pc, #344]	; 800f740 <_strtod_l+0x598>
 800f5ea:	f8c9 3000 	str.w	r3, [r9]
 800f5ee:	f04f 0a00 	mov.w	sl, #0
 800f5f2:	9b07      	ldr	r3, [sp, #28]
 800f5f4:	2b00      	cmp	r3, #0
 800f5f6:	f43f ae16 	beq.w	800f226 <_strtod_l+0x7e>
 800f5fa:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f5fc:	4648      	mov	r0, r9
 800f5fe:	f001 fe53 	bl	80112a8 <_Bfree>
 800f602:	9905      	ldr	r1, [sp, #20]
 800f604:	4648      	mov	r0, r9
 800f606:	f001 fe4f 	bl	80112a8 <_Bfree>
 800f60a:	4641      	mov	r1, r8
 800f60c:	4648      	mov	r0, r9
 800f60e:	f001 fe4b 	bl	80112a8 <_Bfree>
 800f612:	9907      	ldr	r1, [sp, #28]
 800f614:	4648      	mov	r0, r9
 800f616:	f001 fe47 	bl	80112a8 <_Bfree>
 800f61a:	4621      	mov	r1, r4
 800f61c:	4648      	mov	r0, r9
 800f61e:	f001 fe43 	bl	80112a8 <_Bfree>
 800f622:	e600      	b.n	800f226 <_strtod_l+0x7e>
 800f624:	9a06      	ldr	r2, [sp, #24]
 800f626:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800f62a:	4293      	cmp	r3, r2
 800f62c:	dbba      	blt.n	800f5a4 <_strtod_l+0x3fc>
 800f62e:	4d42      	ldr	r5, [pc, #264]	; (800f738 <_strtod_l+0x590>)
 800f630:	f1c4 040f 	rsb	r4, r4, #15
 800f634:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800f638:	4652      	mov	r2, sl
 800f63a:	465b      	mov	r3, fp
 800f63c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f640:	f7f0 fffa 	bl	8000638 <__aeabi_dmul>
 800f644:	9b06      	ldr	r3, [sp, #24]
 800f646:	1b1c      	subs	r4, r3, r4
 800f648:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800f64c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f650:	e78d      	b.n	800f56e <_strtod_l+0x3c6>
 800f652:	f113 0f16 	cmn.w	r3, #22
 800f656:	dba5      	blt.n	800f5a4 <_strtod_l+0x3fc>
 800f658:	4a37      	ldr	r2, [pc, #220]	; (800f738 <_strtod_l+0x590>)
 800f65a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800f65e:	e9d2 2300 	ldrd	r2, r3, [r2]
 800f662:	4650      	mov	r0, sl
 800f664:	4659      	mov	r1, fp
 800f666:	f7f1 f911 	bl	800088c <__aeabi_ddiv>
 800f66a:	e782      	b.n	800f572 <_strtod_l+0x3ca>
 800f66c:	2300      	movs	r3, #0
 800f66e:	4e33      	ldr	r6, [pc, #204]	; (800f73c <_strtod_l+0x594>)
 800f670:	ea4f 1828 	mov.w	r8, r8, asr #4
 800f674:	4650      	mov	r0, sl
 800f676:	4659      	mov	r1, fp
 800f678:	461d      	mov	r5, r3
 800f67a:	f1b8 0f01 	cmp.w	r8, #1
 800f67e:	dc21      	bgt.n	800f6c4 <_strtod_l+0x51c>
 800f680:	b10b      	cbz	r3, 800f686 <_strtod_l+0x4de>
 800f682:	4682      	mov	sl, r0
 800f684:	468b      	mov	fp, r1
 800f686:	4b2d      	ldr	r3, [pc, #180]	; (800f73c <_strtod_l+0x594>)
 800f688:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800f68c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800f690:	4652      	mov	r2, sl
 800f692:	465b      	mov	r3, fp
 800f694:	e9d5 0100 	ldrd	r0, r1, [r5]
 800f698:	f7f0 ffce 	bl	8000638 <__aeabi_dmul>
 800f69c:	4b28      	ldr	r3, [pc, #160]	; (800f740 <_strtod_l+0x598>)
 800f69e:	460a      	mov	r2, r1
 800f6a0:	400b      	ands	r3, r1
 800f6a2:	4928      	ldr	r1, [pc, #160]	; (800f744 <_strtod_l+0x59c>)
 800f6a4:	428b      	cmp	r3, r1
 800f6a6:	4682      	mov	sl, r0
 800f6a8:	d898      	bhi.n	800f5dc <_strtod_l+0x434>
 800f6aa:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800f6ae:	428b      	cmp	r3, r1
 800f6b0:	bf86      	itte	hi
 800f6b2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800f74c <_strtod_l+0x5a4>
 800f6b6:	f04f 3aff 	movhi.w	sl, #4294967295
 800f6ba:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800f6be:	2300      	movs	r3, #0
 800f6c0:	9304      	str	r3, [sp, #16]
 800f6c2:	e077      	b.n	800f7b4 <_strtod_l+0x60c>
 800f6c4:	f018 0f01 	tst.w	r8, #1
 800f6c8:	d006      	beq.n	800f6d8 <_strtod_l+0x530>
 800f6ca:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800f6ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6d2:	f7f0 ffb1 	bl	8000638 <__aeabi_dmul>
 800f6d6:	2301      	movs	r3, #1
 800f6d8:	3501      	adds	r5, #1
 800f6da:	ea4f 0868 	mov.w	r8, r8, asr #1
 800f6de:	e7cc      	b.n	800f67a <_strtod_l+0x4d2>
 800f6e0:	d0ed      	beq.n	800f6be <_strtod_l+0x516>
 800f6e2:	f1c8 0800 	rsb	r8, r8, #0
 800f6e6:	f018 020f 	ands.w	r2, r8, #15
 800f6ea:	d00a      	beq.n	800f702 <_strtod_l+0x55a>
 800f6ec:	4b12      	ldr	r3, [pc, #72]	; (800f738 <_strtod_l+0x590>)
 800f6ee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f6f2:	4650      	mov	r0, sl
 800f6f4:	4659      	mov	r1, fp
 800f6f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6fa:	f7f1 f8c7 	bl	800088c <__aeabi_ddiv>
 800f6fe:	4682      	mov	sl, r0
 800f700:	468b      	mov	fp, r1
 800f702:	ea5f 1828 	movs.w	r8, r8, asr #4
 800f706:	d0da      	beq.n	800f6be <_strtod_l+0x516>
 800f708:	f1b8 0f1f 	cmp.w	r8, #31
 800f70c:	dd20      	ble.n	800f750 <_strtod_l+0x5a8>
 800f70e:	2400      	movs	r4, #0
 800f710:	46a0      	mov	r8, r4
 800f712:	9407      	str	r4, [sp, #28]
 800f714:	9405      	str	r4, [sp, #20]
 800f716:	2322      	movs	r3, #34	; 0x22
 800f718:	f04f 0a00 	mov.w	sl, #0
 800f71c:	f04f 0b00 	mov.w	fp, #0
 800f720:	f8c9 3000 	str.w	r3, [r9]
 800f724:	e765      	b.n	800f5f2 <_strtod_l+0x44a>
 800f726:	bf00      	nop
 800f728:	08012a91 	.word	0x08012a91
 800f72c:	08012b1b 	.word	0x08012b1b
 800f730:	08012a99 	.word	0x08012a99
 800f734:	08012adc 	.word	0x08012adc
 800f738:	08012b58 	.word	0x08012b58
 800f73c:	08012b30 	.word	0x08012b30
 800f740:	7ff00000 	.word	0x7ff00000
 800f744:	7ca00000 	.word	0x7ca00000
 800f748:	fff80000 	.word	0xfff80000
 800f74c:	7fefffff 	.word	0x7fefffff
 800f750:	f018 0310 	ands.w	r3, r8, #16
 800f754:	bf18      	it	ne
 800f756:	236a      	movne	r3, #106	; 0x6a
 800f758:	4da0      	ldr	r5, [pc, #640]	; (800f9dc <_strtod_l+0x834>)
 800f75a:	9304      	str	r3, [sp, #16]
 800f75c:	4650      	mov	r0, sl
 800f75e:	4659      	mov	r1, fp
 800f760:	2300      	movs	r3, #0
 800f762:	f1b8 0f00 	cmp.w	r8, #0
 800f766:	f300 810a 	bgt.w	800f97e <_strtod_l+0x7d6>
 800f76a:	b10b      	cbz	r3, 800f770 <_strtod_l+0x5c8>
 800f76c:	4682      	mov	sl, r0
 800f76e:	468b      	mov	fp, r1
 800f770:	9b04      	ldr	r3, [sp, #16]
 800f772:	b1bb      	cbz	r3, 800f7a4 <_strtod_l+0x5fc>
 800f774:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800f778:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	4659      	mov	r1, fp
 800f780:	dd10      	ble.n	800f7a4 <_strtod_l+0x5fc>
 800f782:	2b1f      	cmp	r3, #31
 800f784:	f340 8107 	ble.w	800f996 <_strtod_l+0x7ee>
 800f788:	2b34      	cmp	r3, #52	; 0x34
 800f78a:	bfde      	ittt	le
 800f78c:	3b20      	suble	r3, #32
 800f78e:	f04f 32ff 	movle.w	r2, #4294967295
 800f792:	fa02 f303 	lslle.w	r3, r2, r3
 800f796:	f04f 0a00 	mov.w	sl, #0
 800f79a:	bfcc      	ite	gt
 800f79c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800f7a0:	ea03 0b01 	andle.w	fp, r3, r1
 800f7a4:	2200      	movs	r2, #0
 800f7a6:	2300      	movs	r3, #0
 800f7a8:	4650      	mov	r0, sl
 800f7aa:	4659      	mov	r1, fp
 800f7ac:	f7f1 f9ac 	bl	8000b08 <__aeabi_dcmpeq>
 800f7b0:	2800      	cmp	r0, #0
 800f7b2:	d1ac      	bne.n	800f70e <_strtod_l+0x566>
 800f7b4:	9b07      	ldr	r3, [sp, #28]
 800f7b6:	9300      	str	r3, [sp, #0]
 800f7b8:	9a05      	ldr	r2, [sp, #20]
 800f7ba:	9908      	ldr	r1, [sp, #32]
 800f7bc:	4623      	mov	r3, r4
 800f7be:	4648      	mov	r0, r9
 800f7c0:	f001 fdc4 	bl	801134c <__s2b>
 800f7c4:	9007      	str	r0, [sp, #28]
 800f7c6:	2800      	cmp	r0, #0
 800f7c8:	f43f af08 	beq.w	800f5dc <_strtod_l+0x434>
 800f7cc:	9a06      	ldr	r2, [sp, #24]
 800f7ce:	9b06      	ldr	r3, [sp, #24]
 800f7d0:	2a00      	cmp	r2, #0
 800f7d2:	f1c3 0300 	rsb	r3, r3, #0
 800f7d6:	bfa8      	it	ge
 800f7d8:	2300      	movge	r3, #0
 800f7da:	930e      	str	r3, [sp, #56]	; 0x38
 800f7dc:	2400      	movs	r4, #0
 800f7de:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800f7e2:	9316      	str	r3, [sp, #88]	; 0x58
 800f7e4:	46a0      	mov	r8, r4
 800f7e6:	9b07      	ldr	r3, [sp, #28]
 800f7e8:	4648      	mov	r0, r9
 800f7ea:	6859      	ldr	r1, [r3, #4]
 800f7ec:	f001 fd28 	bl	8011240 <_Balloc>
 800f7f0:	9005      	str	r0, [sp, #20]
 800f7f2:	2800      	cmp	r0, #0
 800f7f4:	f43f aef6 	beq.w	800f5e4 <_strtod_l+0x43c>
 800f7f8:	9b07      	ldr	r3, [sp, #28]
 800f7fa:	691a      	ldr	r2, [r3, #16]
 800f7fc:	3202      	adds	r2, #2
 800f7fe:	f103 010c 	add.w	r1, r3, #12
 800f802:	0092      	lsls	r2, r2, #2
 800f804:	300c      	adds	r0, #12
 800f806:	f7fe fe05 	bl	800e414 <memcpy>
 800f80a:	aa1e      	add	r2, sp, #120	; 0x78
 800f80c:	a91d      	add	r1, sp, #116	; 0x74
 800f80e:	ec4b ab10 	vmov	d0, sl, fp
 800f812:	4648      	mov	r0, r9
 800f814:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800f818:	f002 f854 	bl	80118c4 <__d2b>
 800f81c:	901c      	str	r0, [sp, #112]	; 0x70
 800f81e:	2800      	cmp	r0, #0
 800f820:	f43f aee0 	beq.w	800f5e4 <_strtod_l+0x43c>
 800f824:	2101      	movs	r1, #1
 800f826:	4648      	mov	r0, r9
 800f828:	f001 fe1c 	bl	8011464 <__i2b>
 800f82c:	4680      	mov	r8, r0
 800f82e:	2800      	cmp	r0, #0
 800f830:	f43f aed8 	beq.w	800f5e4 <_strtod_l+0x43c>
 800f834:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800f836:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800f838:	2e00      	cmp	r6, #0
 800f83a:	bfab      	itete	ge
 800f83c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800f83e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800f840:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800f842:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800f844:	bfac      	ite	ge
 800f846:	18f7      	addge	r7, r6, r3
 800f848:	1b9d      	sublt	r5, r3, r6
 800f84a:	9b04      	ldr	r3, [sp, #16]
 800f84c:	1af6      	subs	r6, r6, r3
 800f84e:	4416      	add	r6, r2
 800f850:	4b63      	ldr	r3, [pc, #396]	; (800f9e0 <_strtod_l+0x838>)
 800f852:	3e01      	subs	r6, #1
 800f854:	429e      	cmp	r6, r3
 800f856:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800f85a:	f280 80af 	bge.w	800f9bc <_strtod_l+0x814>
 800f85e:	1b9b      	subs	r3, r3, r6
 800f860:	2b1f      	cmp	r3, #31
 800f862:	eba2 0203 	sub.w	r2, r2, r3
 800f866:	f04f 0101 	mov.w	r1, #1
 800f86a:	f300 809b 	bgt.w	800f9a4 <_strtod_l+0x7fc>
 800f86e:	fa01 f303 	lsl.w	r3, r1, r3
 800f872:	930f      	str	r3, [sp, #60]	; 0x3c
 800f874:	2300      	movs	r3, #0
 800f876:	930a      	str	r3, [sp, #40]	; 0x28
 800f878:	18be      	adds	r6, r7, r2
 800f87a:	9b04      	ldr	r3, [sp, #16]
 800f87c:	42b7      	cmp	r7, r6
 800f87e:	4415      	add	r5, r2
 800f880:	441d      	add	r5, r3
 800f882:	463b      	mov	r3, r7
 800f884:	bfa8      	it	ge
 800f886:	4633      	movge	r3, r6
 800f888:	42ab      	cmp	r3, r5
 800f88a:	bfa8      	it	ge
 800f88c:	462b      	movge	r3, r5
 800f88e:	2b00      	cmp	r3, #0
 800f890:	bfc2      	ittt	gt
 800f892:	1af6      	subgt	r6, r6, r3
 800f894:	1aed      	subgt	r5, r5, r3
 800f896:	1aff      	subgt	r7, r7, r3
 800f898:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f89a:	b1bb      	cbz	r3, 800f8cc <_strtod_l+0x724>
 800f89c:	4641      	mov	r1, r8
 800f89e:	461a      	mov	r2, r3
 800f8a0:	4648      	mov	r0, r9
 800f8a2:	f001 fe7f 	bl	80115a4 <__pow5mult>
 800f8a6:	4680      	mov	r8, r0
 800f8a8:	2800      	cmp	r0, #0
 800f8aa:	f43f ae9b 	beq.w	800f5e4 <_strtod_l+0x43c>
 800f8ae:	4601      	mov	r1, r0
 800f8b0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800f8b2:	4648      	mov	r0, r9
 800f8b4:	f001 fddf 	bl	8011476 <__multiply>
 800f8b8:	900c      	str	r0, [sp, #48]	; 0x30
 800f8ba:	2800      	cmp	r0, #0
 800f8bc:	f43f ae92 	beq.w	800f5e4 <_strtod_l+0x43c>
 800f8c0:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f8c2:	4648      	mov	r0, r9
 800f8c4:	f001 fcf0 	bl	80112a8 <_Bfree>
 800f8c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f8ca:	931c      	str	r3, [sp, #112]	; 0x70
 800f8cc:	2e00      	cmp	r6, #0
 800f8ce:	dc7a      	bgt.n	800f9c6 <_strtod_l+0x81e>
 800f8d0:	9b06      	ldr	r3, [sp, #24]
 800f8d2:	2b00      	cmp	r3, #0
 800f8d4:	dd08      	ble.n	800f8e8 <_strtod_l+0x740>
 800f8d6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800f8d8:	9905      	ldr	r1, [sp, #20]
 800f8da:	4648      	mov	r0, r9
 800f8dc:	f001 fe62 	bl	80115a4 <__pow5mult>
 800f8e0:	9005      	str	r0, [sp, #20]
 800f8e2:	2800      	cmp	r0, #0
 800f8e4:	f43f ae7e 	beq.w	800f5e4 <_strtod_l+0x43c>
 800f8e8:	2d00      	cmp	r5, #0
 800f8ea:	dd08      	ble.n	800f8fe <_strtod_l+0x756>
 800f8ec:	462a      	mov	r2, r5
 800f8ee:	9905      	ldr	r1, [sp, #20]
 800f8f0:	4648      	mov	r0, r9
 800f8f2:	f001 fea5 	bl	8011640 <__lshift>
 800f8f6:	9005      	str	r0, [sp, #20]
 800f8f8:	2800      	cmp	r0, #0
 800f8fa:	f43f ae73 	beq.w	800f5e4 <_strtod_l+0x43c>
 800f8fe:	2f00      	cmp	r7, #0
 800f900:	dd08      	ble.n	800f914 <_strtod_l+0x76c>
 800f902:	4641      	mov	r1, r8
 800f904:	463a      	mov	r2, r7
 800f906:	4648      	mov	r0, r9
 800f908:	f001 fe9a 	bl	8011640 <__lshift>
 800f90c:	4680      	mov	r8, r0
 800f90e:	2800      	cmp	r0, #0
 800f910:	f43f ae68 	beq.w	800f5e4 <_strtod_l+0x43c>
 800f914:	9a05      	ldr	r2, [sp, #20]
 800f916:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f918:	4648      	mov	r0, r9
 800f91a:	f001 feff 	bl	801171c <__mdiff>
 800f91e:	4604      	mov	r4, r0
 800f920:	2800      	cmp	r0, #0
 800f922:	f43f ae5f 	beq.w	800f5e4 <_strtod_l+0x43c>
 800f926:	68c3      	ldr	r3, [r0, #12]
 800f928:	930c      	str	r3, [sp, #48]	; 0x30
 800f92a:	2300      	movs	r3, #0
 800f92c:	60c3      	str	r3, [r0, #12]
 800f92e:	4641      	mov	r1, r8
 800f930:	f001 feda 	bl	80116e8 <__mcmp>
 800f934:	2800      	cmp	r0, #0
 800f936:	da55      	bge.n	800f9e4 <_strtod_l+0x83c>
 800f938:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f93a:	b9e3      	cbnz	r3, 800f976 <_strtod_l+0x7ce>
 800f93c:	f1ba 0f00 	cmp.w	sl, #0
 800f940:	d119      	bne.n	800f976 <_strtod_l+0x7ce>
 800f942:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f946:	b9b3      	cbnz	r3, 800f976 <_strtod_l+0x7ce>
 800f948:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f94c:	0d1b      	lsrs	r3, r3, #20
 800f94e:	051b      	lsls	r3, r3, #20
 800f950:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800f954:	d90f      	bls.n	800f976 <_strtod_l+0x7ce>
 800f956:	6963      	ldr	r3, [r4, #20]
 800f958:	b913      	cbnz	r3, 800f960 <_strtod_l+0x7b8>
 800f95a:	6923      	ldr	r3, [r4, #16]
 800f95c:	2b01      	cmp	r3, #1
 800f95e:	dd0a      	ble.n	800f976 <_strtod_l+0x7ce>
 800f960:	4621      	mov	r1, r4
 800f962:	2201      	movs	r2, #1
 800f964:	4648      	mov	r0, r9
 800f966:	f001 fe6b 	bl	8011640 <__lshift>
 800f96a:	4641      	mov	r1, r8
 800f96c:	4604      	mov	r4, r0
 800f96e:	f001 febb 	bl	80116e8 <__mcmp>
 800f972:	2800      	cmp	r0, #0
 800f974:	dc67      	bgt.n	800fa46 <_strtod_l+0x89e>
 800f976:	9b04      	ldr	r3, [sp, #16]
 800f978:	2b00      	cmp	r3, #0
 800f97a:	d171      	bne.n	800fa60 <_strtod_l+0x8b8>
 800f97c:	e63d      	b.n	800f5fa <_strtod_l+0x452>
 800f97e:	f018 0f01 	tst.w	r8, #1
 800f982:	d004      	beq.n	800f98e <_strtod_l+0x7e6>
 800f984:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f988:	f7f0 fe56 	bl	8000638 <__aeabi_dmul>
 800f98c:	2301      	movs	r3, #1
 800f98e:	ea4f 0868 	mov.w	r8, r8, asr #1
 800f992:	3508      	adds	r5, #8
 800f994:	e6e5      	b.n	800f762 <_strtod_l+0x5ba>
 800f996:	f04f 32ff 	mov.w	r2, #4294967295
 800f99a:	fa02 f303 	lsl.w	r3, r2, r3
 800f99e:	ea03 0a0a 	and.w	sl, r3, sl
 800f9a2:	e6ff      	b.n	800f7a4 <_strtod_l+0x5fc>
 800f9a4:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800f9a8:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800f9ac:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800f9b0:	36e2      	adds	r6, #226	; 0xe2
 800f9b2:	fa01 f306 	lsl.w	r3, r1, r6
 800f9b6:	930a      	str	r3, [sp, #40]	; 0x28
 800f9b8:	910f      	str	r1, [sp, #60]	; 0x3c
 800f9ba:	e75d      	b.n	800f878 <_strtod_l+0x6d0>
 800f9bc:	2300      	movs	r3, #0
 800f9be:	930a      	str	r3, [sp, #40]	; 0x28
 800f9c0:	2301      	movs	r3, #1
 800f9c2:	930f      	str	r3, [sp, #60]	; 0x3c
 800f9c4:	e758      	b.n	800f878 <_strtod_l+0x6d0>
 800f9c6:	4632      	mov	r2, r6
 800f9c8:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f9ca:	4648      	mov	r0, r9
 800f9cc:	f001 fe38 	bl	8011640 <__lshift>
 800f9d0:	901c      	str	r0, [sp, #112]	; 0x70
 800f9d2:	2800      	cmp	r0, #0
 800f9d4:	f47f af7c 	bne.w	800f8d0 <_strtod_l+0x728>
 800f9d8:	e604      	b.n	800f5e4 <_strtod_l+0x43c>
 800f9da:	bf00      	nop
 800f9dc:	08012af0 	.word	0x08012af0
 800f9e0:	fffffc02 	.word	0xfffffc02
 800f9e4:	465d      	mov	r5, fp
 800f9e6:	f040 8086 	bne.w	800faf6 <_strtod_l+0x94e>
 800f9ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f9ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f9f0:	b32a      	cbz	r2, 800fa3e <_strtod_l+0x896>
 800f9f2:	4aaf      	ldr	r2, [pc, #700]	; (800fcb0 <_strtod_l+0xb08>)
 800f9f4:	4293      	cmp	r3, r2
 800f9f6:	d153      	bne.n	800faa0 <_strtod_l+0x8f8>
 800f9f8:	9b04      	ldr	r3, [sp, #16]
 800f9fa:	4650      	mov	r0, sl
 800f9fc:	b1d3      	cbz	r3, 800fa34 <_strtod_l+0x88c>
 800f9fe:	4aad      	ldr	r2, [pc, #692]	; (800fcb4 <_strtod_l+0xb0c>)
 800fa00:	402a      	ands	r2, r5
 800fa02:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800fa06:	f04f 31ff 	mov.w	r1, #4294967295
 800fa0a:	d816      	bhi.n	800fa3a <_strtod_l+0x892>
 800fa0c:	0d12      	lsrs	r2, r2, #20
 800fa0e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800fa12:	fa01 f303 	lsl.w	r3, r1, r3
 800fa16:	4298      	cmp	r0, r3
 800fa18:	d142      	bne.n	800faa0 <_strtod_l+0x8f8>
 800fa1a:	4ba7      	ldr	r3, [pc, #668]	; (800fcb8 <_strtod_l+0xb10>)
 800fa1c:	429d      	cmp	r5, r3
 800fa1e:	d102      	bne.n	800fa26 <_strtod_l+0x87e>
 800fa20:	3001      	adds	r0, #1
 800fa22:	f43f addf 	beq.w	800f5e4 <_strtod_l+0x43c>
 800fa26:	4ba3      	ldr	r3, [pc, #652]	; (800fcb4 <_strtod_l+0xb0c>)
 800fa28:	402b      	ands	r3, r5
 800fa2a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800fa2e:	f04f 0a00 	mov.w	sl, #0
 800fa32:	e7a0      	b.n	800f976 <_strtod_l+0x7ce>
 800fa34:	f04f 33ff 	mov.w	r3, #4294967295
 800fa38:	e7ed      	b.n	800fa16 <_strtod_l+0x86e>
 800fa3a:	460b      	mov	r3, r1
 800fa3c:	e7eb      	b.n	800fa16 <_strtod_l+0x86e>
 800fa3e:	bb7b      	cbnz	r3, 800faa0 <_strtod_l+0x8f8>
 800fa40:	f1ba 0f00 	cmp.w	sl, #0
 800fa44:	d12c      	bne.n	800faa0 <_strtod_l+0x8f8>
 800fa46:	9904      	ldr	r1, [sp, #16]
 800fa48:	4a9a      	ldr	r2, [pc, #616]	; (800fcb4 <_strtod_l+0xb0c>)
 800fa4a:	465b      	mov	r3, fp
 800fa4c:	b1f1      	cbz	r1, 800fa8c <_strtod_l+0x8e4>
 800fa4e:	ea02 010b 	and.w	r1, r2, fp
 800fa52:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800fa56:	dc19      	bgt.n	800fa8c <_strtod_l+0x8e4>
 800fa58:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800fa5c:	f77f ae5b 	ble.w	800f716 <_strtod_l+0x56e>
 800fa60:	4a96      	ldr	r2, [pc, #600]	; (800fcbc <_strtod_l+0xb14>)
 800fa62:	2300      	movs	r3, #0
 800fa64:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800fa68:	4650      	mov	r0, sl
 800fa6a:	4659      	mov	r1, fp
 800fa6c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800fa70:	f7f0 fde2 	bl	8000638 <__aeabi_dmul>
 800fa74:	4682      	mov	sl, r0
 800fa76:	468b      	mov	fp, r1
 800fa78:	2900      	cmp	r1, #0
 800fa7a:	f47f adbe 	bne.w	800f5fa <_strtod_l+0x452>
 800fa7e:	2800      	cmp	r0, #0
 800fa80:	f47f adbb 	bne.w	800f5fa <_strtod_l+0x452>
 800fa84:	2322      	movs	r3, #34	; 0x22
 800fa86:	f8c9 3000 	str.w	r3, [r9]
 800fa8a:	e5b6      	b.n	800f5fa <_strtod_l+0x452>
 800fa8c:	4013      	ands	r3, r2
 800fa8e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800fa92:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800fa96:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800fa9a:	f04f 3aff 	mov.w	sl, #4294967295
 800fa9e:	e76a      	b.n	800f976 <_strtod_l+0x7ce>
 800faa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800faa2:	b193      	cbz	r3, 800faca <_strtod_l+0x922>
 800faa4:	422b      	tst	r3, r5
 800faa6:	f43f af66 	beq.w	800f976 <_strtod_l+0x7ce>
 800faaa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800faac:	9a04      	ldr	r2, [sp, #16]
 800faae:	4650      	mov	r0, sl
 800fab0:	4659      	mov	r1, fp
 800fab2:	b173      	cbz	r3, 800fad2 <_strtod_l+0x92a>
 800fab4:	f7ff fb5c 	bl	800f170 <sulp>
 800fab8:	4602      	mov	r2, r0
 800faba:	460b      	mov	r3, r1
 800fabc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800fac0:	f7f0 fc04 	bl	80002cc <__adddf3>
 800fac4:	4682      	mov	sl, r0
 800fac6:	468b      	mov	fp, r1
 800fac8:	e755      	b.n	800f976 <_strtod_l+0x7ce>
 800faca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800facc:	ea13 0f0a 	tst.w	r3, sl
 800fad0:	e7e9      	b.n	800faa6 <_strtod_l+0x8fe>
 800fad2:	f7ff fb4d 	bl	800f170 <sulp>
 800fad6:	4602      	mov	r2, r0
 800fad8:	460b      	mov	r3, r1
 800fada:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800fade:	f7f0 fbf3 	bl	80002c8 <__aeabi_dsub>
 800fae2:	2200      	movs	r2, #0
 800fae4:	2300      	movs	r3, #0
 800fae6:	4682      	mov	sl, r0
 800fae8:	468b      	mov	fp, r1
 800faea:	f7f1 f80d 	bl	8000b08 <__aeabi_dcmpeq>
 800faee:	2800      	cmp	r0, #0
 800faf0:	f47f ae11 	bne.w	800f716 <_strtod_l+0x56e>
 800faf4:	e73f      	b.n	800f976 <_strtod_l+0x7ce>
 800faf6:	4641      	mov	r1, r8
 800faf8:	4620      	mov	r0, r4
 800fafa:	f001 ff32 	bl	8011962 <__ratio>
 800fafe:	ec57 6b10 	vmov	r6, r7, d0
 800fb02:	2200      	movs	r2, #0
 800fb04:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800fb08:	ee10 0a10 	vmov	r0, s0
 800fb0c:	4639      	mov	r1, r7
 800fb0e:	f7f1 f80f 	bl	8000b30 <__aeabi_dcmple>
 800fb12:	2800      	cmp	r0, #0
 800fb14:	d077      	beq.n	800fc06 <_strtod_l+0xa5e>
 800fb16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fb18:	2b00      	cmp	r3, #0
 800fb1a:	d04a      	beq.n	800fbb2 <_strtod_l+0xa0a>
 800fb1c:	4b68      	ldr	r3, [pc, #416]	; (800fcc0 <_strtod_l+0xb18>)
 800fb1e:	2200      	movs	r2, #0
 800fb20:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800fb24:	4f66      	ldr	r7, [pc, #408]	; (800fcc0 <_strtod_l+0xb18>)
 800fb26:	2600      	movs	r6, #0
 800fb28:	4b62      	ldr	r3, [pc, #392]	; (800fcb4 <_strtod_l+0xb0c>)
 800fb2a:	402b      	ands	r3, r5
 800fb2c:	930f      	str	r3, [sp, #60]	; 0x3c
 800fb2e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800fb30:	4b64      	ldr	r3, [pc, #400]	; (800fcc4 <_strtod_l+0xb1c>)
 800fb32:	429a      	cmp	r2, r3
 800fb34:	f040 80ce 	bne.w	800fcd4 <_strtod_l+0xb2c>
 800fb38:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800fb3c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800fb40:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800fb44:	ec4b ab10 	vmov	d0, sl, fp
 800fb48:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800fb4c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800fb50:	f001 fe42 	bl	80117d8 <__ulp>
 800fb54:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800fb58:	ec53 2b10 	vmov	r2, r3, d0
 800fb5c:	f7f0 fd6c 	bl	8000638 <__aeabi_dmul>
 800fb60:	4652      	mov	r2, sl
 800fb62:	465b      	mov	r3, fp
 800fb64:	f7f0 fbb2 	bl	80002cc <__adddf3>
 800fb68:	460b      	mov	r3, r1
 800fb6a:	4952      	ldr	r1, [pc, #328]	; (800fcb4 <_strtod_l+0xb0c>)
 800fb6c:	4a56      	ldr	r2, [pc, #344]	; (800fcc8 <_strtod_l+0xb20>)
 800fb6e:	4019      	ands	r1, r3
 800fb70:	4291      	cmp	r1, r2
 800fb72:	4682      	mov	sl, r0
 800fb74:	d95b      	bls.n	800fc2e <_strtod_l+0xa86>
 800fb76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fb78:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800fb7c:	4293      	cmp	r3, r2
 800fb7e:	d103      	bne.n	800fb88 <_strtod_l+0x9e0>
 800fb80:	9b08      	ldr	r3, [sp, #32]
 800fb82:	3301      	adds	r3, #1
 800fb84:	f43f ad2e 	beq.w	800f5e4 <_strtod_l+0x43c>
 800fb88:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800fcb8 <_strtod_l+0xb10>
 800fb8c:	f04f 3aff 	mov.w	sl, #4294967295
 800fb90:	991c      	ldr	r1, [sp, #112]	; 0x70
 800fb92:	4648      	mov	r0, r9
 800fb94:	f001 fb88 	bl	80112a8 <_Bfree>
 800fb98:	9905      	ldr	r1, [sp, #20]
 800fb9a:	4648      	mov	r0, r9
 800fb9c:	f001 fb84 	bl	80112a8 <_Bfree>
 800fba0:	4641      	mov	r1, r8
 800fba2:	4648      	mov	r0, r9
 800fba4:	f001 fb80 	bl	80112a8 <_Bfree>
 800fba8:	4621      	mov	r1, r4
 800fbaa:	4648      	mov	r0, r9
 800fbac:	f001 fb7c 	bl	80112a8 <_Bfree>
 800fbb0:	e619      	b.n	800f7e6 <_strtod_l+0x63e>
 800fbb2:	f1ba 0f00 	cmp.w	sl, #0
 800fbb6:	d11a      	bne.n	800fbee <_strtod_l+0xa46>
 800fbb8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fbbc:	b9eb      	cbnz	r3, 800fbfa <_strtod_l+0xa52>
 800fbbe:	2200      	movs	r2, #0
 800fbc0:	4b3f      	ldr	r3, [pc, #252]	; (800fcc0 <_strtod_l+0xb18>)
 800fbc2:	4630      	mov	r0, r6
 800fbc4:	4639      	mov	r1, r7
 800fbc6:	f7f0 ffa9 	bl	8000b1c <__aeabi_dcmplt>
 800fbca:	b9c8      	cbnz	r0, 800fc00 <_strtod_l+0xa58>
 800fbcc:	4630      	mov	r0, r6
 800fbce:	4639      	mov	r1, r7
 800fbd0:	2200      	movs	r2, #0
 800fbd2:	4b3e      	ldr	r3, [pc, #248]	; (800fccc <_strtod_l+0xb24>)
 800fbd4:	f7f0 fd30 	bl	8000638 <__aeabi_dmul>
 800fbd8:	4606      	mov	r6, r0
 800fbda:	460f      	mov	r7, r1
 800fbdc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800fbe0:	9618      	str	r6, [sp, #96]	; 0x60
 800fbe2:	9319      	str	r3, [sp, #100]	; 0x64
 800fbe4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800fbe8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800fbec:	e79c      	b.n	800fb28 <_strtod_l+0x980>
 800fbee:	f1ba 0f01 	cmp.w	sl, #1
 800fbf2:	d102      	bne.n	800fbfa <_strtod_l+0xa52>
 800fbf4:	2d00      	cmp	r5, #0
 800fbf6:	f43f ad8e 	beq.w	800f716 <_strtod_l+0x56e>
 800fbfa:	2200      	movs	r2, #0
 800fbfc:	4b34      	ldr	r3, [pc, #208]	; (800fcd0 <_strtod_l+0xb28>)
 800fbfe:	e78f      	b.n	800fb20 <_strtod_l+0x978>
 800fc00:	2600      	movs	r6, #0
 800fc02:	4f32      	ldr	r7, [pc, #200]	; (800fccc <_strtod_l+0xb24>)
 800fc04:	e7ea      	b.n	800fbdc <_strtod_l+0xa34>
 800fc06:	4b31      	ldr	r3, [pc, #196]	; (800fccc <_strtod_l+0xb24>)
 800fc08:	4630      	mov	r0, r6
 800fc0a:	4639      	mov	r1, r7
 800fc0c:	2200      	movs	r2, #0
 800fc0e:	f7f0 fd13 	bl	8000638 <__aeabi_dmul>
 800fc12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fc14:	4606      	mov	r6, r0
 800fc16:	460f      	mov	r7, r1
 800fc18:	b933      	cbnz	r3, 800fc28 <_strtod_l+0xa80>
 800fc1a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fc1e:	9010      	str	r0, [sp, #64]	; 0x40
 800fc20:	9311      	str	r3, [sp, #68]	; 0x44
 800fc22:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800fc26:	e7df      	b.n	800fbe8 <_strtod_l+0xa40>
 800fc28:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800fc2c:	e7f9      	b.n	800fc22 <_strtod_l+0xa7a>
 800fc2e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800fc32:	9b04      	ldr	r3, [sp, #16]
 800fc34:	2b00      	cmp	r3, #0
 800fc36:	d1ab      	bne.n	800fb90 <_strtod_l+0x9e8>
 800fc38:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800fc3c:	0d1b      	lsrs	r3, r3, #20
 800fc3e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800fc40:	051b      	lsls	r3, r3, #20
 800fc42:	429a      	cmp	r2, r3
 800fc44:	465d      	mov	r5, fp
 800fc46:	d1a3      	bne.n	800fb90 <_strtod_l+0x9e8>
 800fc48:	4639      	mov	r1, r7
 800fc4a:	4630      	mov	r0, r6
 800fc4c:	f7f0 ffa4 	bl	8000b98 <__aeabi_d2iz>
 800fc50:	f7f0 fc88 	bl	8000564 <__aeabi_i2d>
 800fc54:	460b      	mov	r3, r1
 800fc56:	4602      	mov	r2, r0
 800fc58:	4639      	mov	r1, r7
 800fc5a:	4630      	mov	r0, r6
 800fc5c:	f7f0 fb34 	bl	80002c8 <__aeabi_dsub>
 800fc60:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fc62:	4606      	mov	r6, r0
 800fc64:	460f      	mov	r7, r1
 800fc66:	b933      	cbnz	r3, 800fc76 <_strtod_l+0xace>
 800fc68:	f1ba 0f00 	cmp.w	sl, #0
 800fc6c:	d103      	bne.n	800fc76 <_strtod_l+0xace>
 800fc6e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800fc72:	2d00      	cmp	r5, #0
 800fc74:	d06d      	beq.n	800fd52 <_strtod_l+0xbaa>
 800fc76:	a30a      	add	r3, pc, #40	; (adr r3, 800fca0 <_strtod_l+0xaf8>)
 800fc78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc7c:	4630      	mov	r0, r6
 800fc7e:	4639      	mov	r1, r7
 800fc80:	f7f0 ff4c 	bl	8000b1c <__aeabi_dcmplt>
 800fc84:	2800      	cmp	r0, #0
 800fc86:	f47f acb8 	bne.w	800f5fa <_strtod_l+0x452>
 800fc8a:	a307      	add	r3, pc, #28	; (adr r3, 800fca8 <_strtod_l+0xb00>)
 800fc8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc90:	4630      	mov	r0, r6
 800fc92:	4639      	mov	r1, r7
 800fc94:	f7f0 ff60 	bl	8000b58 <__aeabi_dcmpgt>
 800fc98:	2800      	cmp	r0, #0
 800fc9a:	f43f af79 	beq.w	800fb90 <_strtod_l+0x9e8>
 800fc9e:	e4ac      	b.n	800f5fa <_strtod_l+0x452>
 800fca0:	94a03595 	.word	0x94a03595
 800fca4:	3fdfffff 	.word	0x3fdfffff
 800fca8:	35afe535 	.word	0x35afe535
 800fcac:	3fe00000 	.word	0x3fe00000
 800fcb0:	000fffff 	.word	0x000fffff
 800fcb4:	7ff00000 	.word	0x7ff00000
 800fcb8:	7fefffff 	.word	0x7fefffff
 800fcbc:	39500000 	.word	0x39500000
 800fcc0:	3ff00000 	.word	0x3ff00000
 800fcc4:	7fe00000 	.word	0x7fe00000
 800fcc8:	7c9fffff 	.word	0x7c9fffff
 800fccc:	3fe00000 	.word	0x3fe00000
 800fcd0:	bff00000 	.word	0xbff00000
 800fcd4:	9b04      	ldr	r3, [sp, #16]
 800fcd6:	b333      	cbz	r3, 800fd26 <_strtod_l+0xb7e>
 800fcd8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fcda:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800fcde:	d822      	bhi.n	800fd26 <_strtod_l+0xb7e>
 800fce0:	a327      	add	r3, pc, #156	; (adr r3, 800fd80 <_strtod_l+0xbd8>)
 800fce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fce6:	4630      	mov	r0, r6
 800fce8:	4639      	mov	r1, r7
 800fcea:	f7f0 ff21 	bl	8000b30 <__aeabi_dcmple>
 800fcee:	b1a0      	cbz	r0, 800fd1a <_strtod_l+0xb72>
 800fcf0:	4639      	mov	r1, r7
 800fcf2:	4630      	mov	r0, r6
 800fcf4:	f7f0 ff78 	bl	8000be8 <__aeabi_d2uiz>
 800fcf8:	2800      	cmp	r0, #0
 800fcfa:	bf08      	it	eq
 800fcfc:	2001      	moveq	r0, #1
 800fcfe:	f7f0 fc21 	bl	8000544 <__aeabi_ui2d>
 800fd02:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fd04:	4606      	mov	r6, r0
 800fd06:	460f      	mov	r7, r1
 800fd08:	bb03      	cbnz	r3, 800fd4c <_strtod_l+0xba4>
 800fd0a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fd0e:	9012      	str	r0, [sp, #72]	; 0x48
 800fd10:	9313      	str	r3, [sp, #76]	; 0x4c
 800fd12:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800fd16:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800fd1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fd1c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800fd1e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800fd22:	1a9b      	subs	r3, r3, r2
 800fd24:	930b      	str	r3, [sp, #44]	; 0x2c
 800fd26:	ed9d 0b08 	vldr	d0, [sp, #32]
 800fd2a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800fd2e:	f001 fd53 	bl	80117d8 <__ulp>
 800fd32:	4650      	mov	r0, sl
 800fd34:	ec53 2b10 	vmov	r2, r3, d0
 800fd38:	4659      	mov	r1, fp
 800fd3a:	f7f0 fc7d 	bl	8000638 <__aeabi_dmul>
 800fd3e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800fd42:	f7f0 fac3 	bl	80002cc <__adddf3>
 800fd46:	4682      	mov	sl, r0
 800fd48:	468b      	mov	fp, r1
 800fd4a:	e772      	b.n	800fc32 <_strtod_l+0xa8a>
 800fd4c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800fd50:	e7df      	b.n	800fd12 <_strtod_l+0xb6a>
 800fd52:	a30d      	add	r3, pc, #52	; (adr r3, 800fd88 <_strtod_l+0xbe0>)
 800fd54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd58:	f7f0 fee0 	bl	8000b1c <__aeabi_dcmplt>
 800fd5c:	e79c      	b.n	800fc98 <_strtod_l+0xaf0>
 800fd5e:	2300      	movs	r3, #0
 800fd60:	930d      	str	r3, [sp, #52]	; 0x34
 800fd62:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800fd64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800fd66:	6013      	str	r3, [r2, #0]
 800fd68:	f7ff ba61 	b.w	800f22e <_strtod_l+0x86>
 800fd6c:	2b65      	cmp	r3, #101	; 0x65
 800fd6e:	f04f 0200 	mov.w	r2, #0
 800fd72:	f43f ab4e 	beq.w	800f412 <_strtod_l+0x26a>
 800fd76:	2101      	movs	r1, #1
 800fd78:	4614      	mov	r4, r2
 800fd7a:	9104      	str	r1, [sp, #16]
 800fd7c:	f7ff bacb 	b.w	800f316 <_strtod_l+0x16e>
 800fd80:	ffc00000 	.word	0xffc00000
 800fd84:	41dfffff 	.word	0x41dfffff
 800fd88:	94a03595 	.word	0x94a03595
 800fd8c:	3fcfffff 	.word	0x3fcfffff

0800fd90 <_strtod_r>:
 800fd90:	4b05      	ldr	r3, [pc, #20]	; (800fda8 <_strtod_r+0x18>)
 800fd92:	681b      	ldr	r3, [r3, #0]
 800fd94:	b410      	push	{r4}
 800fd96:	6a1b      	ldr	r3, [r3, #32]
 800fd98:	4c04      	ldr	r4, [pc, #16]	; (800fdac <_strtod_r+0x1c>)
 800fd9a:	2b00      	cmp	r3, #0
 800fd9c:	bf08      	it	eq
 800fd9e:	4623      	moveq	r3, r4
 800fda0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fda4:	f7ff ba00 	b.w	800f1a8 <_strtod_l>
 800fda8:	20000064 	.word	0x20000064
 800fdac:	200000c8 	.word	0x200000c8

0800fdb0 <_strtol_l.isra.0>:
 800fdb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fdb4:	4680      	mov	r8, r0
 800fdb6:	4689      	mov	r9, r1
 800fdb8:	4692      	mov	sl, r2
 800fdba:	461e      	mov	r6, r3
 800fdbc:	460f      	mov	r7, r1
 800fdbe:	463d      	mov	r5, r7
 800fdc0:	9808      	ldr	r0, [sp, #32]
 800fdc2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fdc6:	f001 fa0d 	bl	80111e4 <__locale_ctype_ptr_l>
 800fdca:	4420      	add	r0, r4
 800fdcc:	7843      	ldrb	r3, [r0, #1]
 800fdce:	f013 0308 	ands.w	r3, r3, #8
 800fdd2:	d132      	bne.n	800fe3a <_strtol_l.isra.0+0x8a>
 800fdd4:	2c2d      	cmp	r4, #45	; 0x2d
 800fdd6:	d132      	bne.n	800fe3e <_strtol_l.isra.0+0x8e>
 800fdd8:	787c      	ldrb	r4, [r7, #1]
 800fdda:	1cbd      	adds	r5, r7, #2
 800fddc:	2201      	movs	r2, #1
 800fdde:	2e00      	cmp	r6, #0
 800fde0:	d05d      	beq.n	800fe9e <_strtol_l.isra.0+0xee>
 800fde2:	2e10      	cmp	r6, #16
 800fde4:	d109      	bne.n	800fdfa <_strtol_l.isra.0+0x4a>
 800fde6:	2c30      	cmp	r4, #48	; 0x30
 800fde8:	d107      	bne.n	800fdfa <_strtol_l.isra.0+0x4a>
 800fdea:	782b      	ldrb	r3, [r5, #0]
 800fdec:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800fdf0:	2b58      	cmp	r3, #88	; 0x58
 800fdf2:	d14f      	bne.n	800fe94 <_strtol_l.isra.0+0xe4>
 800fdf4:	786c      	ldrb	r4, [r5, #1]
 800fdf6:	2610      	movs	r6, #16
 800fdf8:	3502      	adds	r5, #2
 800fdfa:	2a00      	cmp	r2, #0
 800fdfc:	bf14      	ite	ne
 800fdfe:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800fe02:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800fe06:	2700      	movs	r7, #0
 800fe08:	fbb1 fcf6 	udiv	ip, r1, r6
 800fe0c:	4638      	mov	r0, r7
 800fe0e:	fb06 1e1c 	mls	lr, r6, ip, r1
 800fe12:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800fe16:	2b09      	cmp	r3, #9
 800fe18:	d817      	bhi.n	800fe4a <_strtol_l.isra.0+0x9a>
 800fe1a:	461c      	mov	r4, r3
 800fe1c:	42a6      	cmp	r6, r4
 800fe1e:	dd23      	ble.n	800fe68 <_strtol_l.isra.0+0xb8>
 800fe20:	1c7b      	adds	r3, r7, #1
 800fe22:	d007      	beq.n	800fe34 <_strtol_l.isra.0+0x84>
 800fe24:	4584      	cmp	ip, r0
 800fe26:	d31c      	bcc.n	800fe62 <_strtol_l.isra.0+0xb2>
 800fe28:	d101      	bne.n	800fe2e <_strtol_l.isra.0+0x7e>
 800fe2a:	45a6      	cmp	lr, r4
 800fe2c:	db19      	blt.n	800fe62 <_strtol_l.isra.0+0xb2>
 800fe2e:	fb00 4006 	mla	r0, r0, r6, r4
 800fe32:	2701      	movs	r7, #1
 800fe34:	f815 4b01 	ldrb.w	r4, [r5], #1
 800fe38:	e7eb      	b.n	800fe12 <_strtol_l.isra.0+0x62>
 800fe3a:	462f      	mov	r7, r5
 800fe3c:	e7bf      	b.n	800fdbe <_strtol_l.isra.0+0xe>
 800fe3e:	2c2b      	cmp	r4, #43	; 0x2b
 800fe40:	bf04      	itt	eq
 800fe42:	1cbd      	addeq	r5, r7, #2
 800fe44:	787c      	ldrbeq	r4, [r7, #1]
 800fe46:	461a      	mov	r2, r3
 800fe48:	e7c9      	b.n	800fdde <_strtol_l.isra.0+0x2e>
 800fe4a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800fe4e:	2b19      	cmp	r3, #25
 800fe50:	d801      	bhi.n	800fe56 <_strtol_l.isra.0+0xa6>
 800fe52:	3c37      	subs	r4, #55	; 0x37
 800fe54:	e7e2      	b.n	800fe1c <_strtol_l.isra.0+0x6c>
 800fe56:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800fe5a:	2b19      	cmp	r3, #25
 800fe5c:	d804      	bhi.n	800fe68 <_strtol_l.isra.0+0xb8>
 800fe5e:	3c57      	subs	r4, #87	; 0x57
 800fe60:	e7dc      	b.n	800fe1c <_strtol_l.isra.0+0x6c>
 800fe62:	f04f 37ff 	mov.w	r7, #4294967295
 800fe66:	e7e5      	b.n	800fe34 <_strtol_l.isra.0+0x84>
 800fe68:	1c7b      	adds	r3, r7, #1
 800fe6a:	d108      	bne.n	800fe7e <_strtol_l.isra.0+0xce>
 800fe6c:	2322      	movs	r3, #34	; 0x22
 800fe6e:	f8c8 3000 	str.w	r3, [r8]
 800fe72:	4608      	mov	r0, r1
 800fe74:	f1ba 0f00 	cmp.w	sl, #0
 800fe78:	d107      	bne.n	800fe8a <_strtol_l.isra.0+0xda>
 800fe7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe7e:	b102      	cbz	r2, 800fe82 <_strtol_l.isra.0+0xd2>
 800fe80:	4240      	negs	r0, r0
 800fe82:	f1ba 0f00 	cmp.w	sl, #0
 800fe86:	d0f8      	beq.n	800fe7a <_strtol_l.isra.0+0xca>
 800fe88:	b10f      	cbz	r7, 800fe8e <_strtol_l.isra.0+0xde>
 800fe8a:	f105 39ff 	add.w	r9, r5, #4294967295
 800fe8e:	f8ca 9000 	str.w	r9, [sl]
 800fe92:	e7f2      	b.n	800fe7a <_strtol_l.isra.0+0xca>
 800fe94:	2430      	movs	r4, #48	; 0x30
 800fe96:	2e00      	cmp	r6, #0
 800fe98:	d1af      	bne.n	800fdfa <_strtol_l.isra.0+0x4a>
 800fe9a:	2608      	movs	r6, #8
 800fe9c:	e7ad      	b.n	800fdfa <_strtol_l.isra.0+0x4a>
 800fe9e:	2c30      	cmp	r4, #48	; 0x30
 800fea0:	d0a3      	beq.n	800fdea <_strtol_l.isra.0+0x3a>
 800fea2:	260a      	movs	r6, #10
 800fea4:	e7a9      	b.n	800fdfa <_strtol_l.isra.0+0x4a>
	...

0800fea8 <_strtol_r>:
 800fea8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800feaa:	4c06      	ldr	r4, [pc, #24]	; (800fec4 <_strtol_r+0x1c>)
 800feac:	4d06      	ldr	r5, [pc, #24]	; (800fec8 <_strtol_r+0x20>)
 800feae:	6824      	ldr	r4, [r4, #0]
 800feb0:	6a24      	ldr	r4, [r4, #32]
 800feb2:	2c00      	cmp	r4, #0
 800feb4:	bf08      	it	eq
 800feb6:	462c      	moveq	r4, r5
 800feb8:	9400      	str	r4, [sp, #0]
 800feba:	f7ff ff79 	bl	800fdb0 <_strtol_l.isra.0>
 800febe:	b003      	add	sp, #12
 800fec0:	bd30      	pop	{r4, r5, pc}
 800fec2:	bf00      	nop
 800fec4:	20000064 	.word	0x20000064
 800fec8:	200000c8 	.word	0x200000c8

0800fecc <_vsiprintf_r>:
 800fecc:	b500      	push	{lr}
 800fece:	b09b      	sub	sp, #108	; 0x6c
 800fed0:	9100      	str	r1, [sp, #0]
 800fed2:	9104      	str	r1, [sp, #16]
 800fed4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800fed8:	9105      	str	r1, [sp, #20]
 800feda:	9102      	str	r1, [sp, #8]
 800fedc:	4905      	ldr	r1, [pc, #20]	; (800fef4 <_vsiprintf_r+0x28>)
 800fede:	9103      	str	r1, [sp, #12]
 800fee0:	4669      	mov	r1, sp
 800fee2:	f001 febd 	bl	8011c60 <_svfiprintf_r>
 800fee6:	9b00      	ldr	r3, [sp, #0]
 800fee8:	2200      	movs	r2, #0
 800feea:	701a      	strb	r2, [r3, #0]
 800feec:	b01b      	add	sp, #108	; 0x6c
 800feee:	f85d fb04 	ldr.w	pc, [sp], #4
 800fef2:	bf00      	nop
 800fef4:	ffff0208 	.word	0xffff0208

0800fef8 <vsiprintf>:
 800fef8:	4613      	mov	r3, r2
 800fefa:	460a      	mov	r2, r1
 800fefc:	4601      	mov	r1, r0
 800fefe:	4802      	ldr	r0, [pc, #8]	; (800ff08 <vsiprintf+0x10>)
 800ff00:	6800      	ldr	r0, [r0, #0]
 800ff02:	f7ff bfe3 	b.w	800fecc <_vsiprintf_r>
 800ff06:	bf00      	nop
 800ff08:	20000064 	.word	0x20000064

0800ff0c <quorem>:
 800ff0c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff10:	6903      	ldr	r3, [r0, #16]
 800ff12:	690c      	ldr	r4, [r1, #16]
 800ff14:	42a3      	cmp	r3, r4
 800ff16:	4680      	mov	r8, r0
 800ff18:	f2c0 8082 	blt.w	8010020 <quorem+0x114>
 800ff1c:	3c01      	subs	r4, #1
 800ff1e:	f101 0714 	add.w	r7, r1, #20
 800ff22:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800ff26:	f100 0614 	add.w	r6, r0, #20
 800ff2a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800ff2e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800ff32:	eb06 030c 	add.w	r3, r6, ip
 800ff36:	3501      	adds	r5, #1
 800ff38:	eb07 090c 	add.w	r9, r7, ip
 800ff3c:	9301      	str	r3, [sp, #4]
 800ff3e:	fbb0 f5f5 	udiv	r5, r0, r5
 800ff42:	b395      	cbz	r5, 800ffaa <quorem+0x9e>
 800ff44:	f04f 0a00 	mov.w	sl, #0
 800ff48:	4638      	mov	r0, r7
 800ff4a:	46b6      	mov	lr, r6
 800ff4c:	46d3      	mov	fp, sl
 800ff4e:	f850 2b04 	ldr.w	r2, [r0], #4
 800ff52:	b293      	uxth	r3, r2
 800ff54:	fb05 a303 	mla	r3, r5, r3, sl
 800ff58:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ff5c:	b29b      	uxth	r3, r3
 800ff5e:	ebab 0303 	sub.w	r3, fp, r3
 800ff62:	0c12      	lsrs	r2, r2, #16
 800ff64:	f8de b000 	ldr.w	fp, [lr]
 800ff68:	fb05 a202 	mla	r2, r5, r2, sl
 800ff6c:	fa13 f38b 	uxtah	r3, r3, fp
 800ff70:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800ff74:	fa1f fb82 	uxth.w	fp, r2
 800ff78:	f8de 2000 	ldr.w	r2, [lr]
 800ff7c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800ff80:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ff84:	b29b      	uxth	r3, r3
 800ff86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ff8a:	4581      	cmp	r9, r0
 800ff8c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800ff90:	f84e 3b04 	str.w	r3, [lr], #4
 800ff94:	d2db      	bcs.n	800ff4e <quorem+0x42>
 800ff96:	f856 300c 	ldr.w	r3, [r6, ip]
 800ff9a:	b933      	cbnz	r3, 800ffaa <quorem+0x9e>
 800ff9c:	9b01      	ldr	r3, [sp, #4]
 800ff9e:	3b04      	subs	r3, #4
 800ffa0:	429e      	cmp	r6, r3
 800ffa2:	461a      	mov	r2, r3
 800ffa4:	d330      	bcc.n	8010008 <quorem+0xfc>
 800ffa6:	f8c8 4010 	str.w	r4, [r8, #16]
 800ffaa:	4640      	mov	r0, r8
 800ffac:	f001 fb9c 	bl	80116e8 <__mcmp>
 800ffb0:	2800      	cmp	r0, #0
 800ffb2:	db25      	blt.n	8010000 <quorem+0xf4>
 800ffb4:	3501      	adds	r5, #1
 800ffb6:	4630      	mov	r0, r6
 800ffb8:	f04f 0c00 	mov.w	ip, #0
 800ffbc:	f857 2b04 	ldr.w	r2, [r7], #4
 800ffc0:	f8d0 e000 	ldr.w	lr, [r0]
 800ffc4:	b293      	uxth	r3, r2
 800ffc6:	ebac 0303 	sub.w	r3, ip, r3
 800ffca:	0c12      	lsrs	r2, r2, #16
 800ffcc:	fa13 f38e 	uxtah	r3, r3, lr
 800ffd0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ffd4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ffd8:	b29b      	uxth	r3, r3
 800ffda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ffde:	45b9      	cmp	r9, r7
 800ffe0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ffe4:	f840 3b04 	str.w	r3, [r0], #4
 800ffe8:	d2e8      	bcs.n	800ffbc <quorem+0xb0>
 800ffea:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800ffee:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800fff2:	b92a      	cbnz	r2, 8010000 <quorem+0xf4>
 800fff4:	3b04      	subs	r3, #4
 800fff6:	429e      	cmp	r6, r3
 800fff8:	461a      	mov	r2, r3
 800fffa:	d30b      	bcc.n	8010014 <quorem+0x108>
 800fffc:	f8c8 4010 	str.w	r4, [r8, #16]
 8010000:	4628      	mov	r0, r5
 8010002:	b003      	add	sp, #12
 8010004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010008:	6812      	ldr	r2, [r2, #0]
 801000a:	3b04      	subs	r3, #4
 801000c:	2a00      	cmp	r2, #0
 801000e:	d1ca      	bne.n	800ffa6 <quorem+0x9a>
 8010010:	3c01      	subs	r4, #1
 8010012:	e7c5      	b.n	800ffa0 <quorem+0x94>
 8010014:	6812      	ldr	r2, [r2, #0]
 8010016:	3b04      	subs	r3, #4
 8010018:	2a00      	cmp	r2, #0
 801001a:	d1ef      	bne.n	800fffc <quorem+0xf0>
 801001c:	3c01      	subs	r4, #1
 801001e:	e7ea      	b.n	800fff6 <quorem+0xea>
 8010020:	2000      	movs	r0, #0
 8010022:	e7ee      	b.n	8010002 <quorem+0xf6>
 8010024:	0000      	movs	r0, r0
	...

08010028 <_dtoa_r>:
 8010028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801002c:	ec57 6b10 	vmov	r6, r7, d0
 8010030:	b097      	sub	sp, #92	; 0x5c
 8010032:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010034:	9106      	str	r1, [sp, #24]
 8010036:	4604      	mov	r4, r0
 8010038:	920b      	str	r2, [sp, #44]	; 0x2c
 801003a:	9312      	str	r3, [sp, #72]	; 0x48
 801003c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010040:	e9cd 6700 	strd	r6, r7, [sp]
 8010044:	b93d      	cbnz	r5, 8010056 <_dtoa_r+0x2e>
 8010046:	2010      	movs	r0, #16
 8010048:	f001 f8e0 	bl	801120c <malloc>
 801004c:	6260      	str	r0, [r4, #36]	; 0x24
 801004e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010052:	6005      	str	r5, [r0, #0]
 8010054:	60c5      	str	r5, [r0, #12]
 8010056:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010058:	6819      	ldr	r1, [r3, #0]
 801005a:	b151      	cbz	r1, 8010072 <_dtoa_r+0x4a>
 801005c:	685a      	ldr	r2, [r3, #4]
 801005e:	604a      	str	r2, [r1, #4]
 8010060:	2301      	movs	r3, #1
 8010062:	4093      	lsls	r3, r2
 8010064:	608b      	str	r3, [r1, #8]
 8010066:	4620      	mov	r0, r4
 8010068:	f001 f91e 	bl	80112a8 <_Bfree>
 801006c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801006e:	2200      	movs	r2, #0
 8010070:	601a      	str	r2, [r3, #0]
 8010072:	1e3b      	subs	r3, r7, #0
 8010074:	bfbb      	ittet	lt
 8010076:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801007a:	9301      	strlt	r3, [sp, #4]
 801007c:	2300      	movge	r3, #0
 801007e:	2201      	movlt	r2, #1
 8010080:	bfac      	ite	ge
 8010082:	f8c8 3000 	strge.w	r3, [r8]
 8010086:	f8c8 2000 	strlt.w	r2, [r8]
 801008a:	4baf      	ldr	r3, [pc, #700]	; (8010348 <_dtoa_r+0x320>)
 801008c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8010090:	ea33 0308 	bics.w	r3, r3, r8
 8010094:	d114      	bne.n	80100c0 <_dtoa_r+0x98>
 8010096:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010098:	f242 730f 	movw	r3, #9999	; 0x270f
 801009c:	6013      	str	r3, [r2, #0]
 801009e:	9b00      	ldr	r3, [sp, #0]
 80100a0:	b923      	cbnz	r3, 80100ac <_dtoa_r+0x84>
 80100a2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80100a6:	2800      	cmp	r0, #0
 80100a8:	f000 8542 	beq.w	8010b30 <_dtoa_r+0xb08>
 80100ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80100ae:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 801035c <_dtoa_r+0x334>
 80100b2:	2b00      	cmp	r3, #0
 80100b4:	f000 8544 	beq.w	8010b40 <_dtoa_r+0xb18>
 80100b8:	f10b 0303 	add.w	r3, fp, #3
 80100bc:	f000 bd3e 	b.w	8010b3c <_dtoa_r+0xb14>
 80100c0:	e9dd 6700 	ldrd	r6, r7, [sp]
 80100c4:	2200      	movs	r2, #0
 80100c6:	2300      	movs	r3, #0
 80100c8:	4630      	mov	r0, r6
 80100ca:	4639      	mov	r1, r7
 80100cc:	f7f0 fd1c 	bl	8000b08 <__aeabi_dcmpeq>
 80100d0:	4681      	mov	r9, r0
 80100d2:	b168      	cbz	r0, 80100f0 <_dtoa_r+0xc8>
 80100d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80100d6:	2301      	movs	r3, #1
 80100d8:	6013      	str	r3, [r2, #0]
 80100da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80100dc:	2b00      	cmp	r3, #0
 80100de:	f000 8524 	beq.w	8010b2a <_dtoa_r+0xb02>
 80100e2:	4b9a      	ldr	r3, [pc, #616]	; (801034c <_dtoa_r+0x324>)
 80100e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80100e6:	f103 3bff 	add.w	fp, r3, #4294967295
 80100ea:	6013      	str	r3, [r2, #0]
 80100ec:	f000 bd28 	b.w	8010b40 <_dtoa_r+0xb18>
 80100f0:	aa14      	add	r2, sp, #80	; 0x50
 80100f2:	a915      	add	r1, sp, #84	; 0x54
 80100f4:	ec47 6b10 	vmov	d0, r6, r7
 80100f8:	4620      	mov	r0, r4
 80100fa:	f001 fbe3 	bl	80118c4 <__d2b>
 80100fe:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8010102:	9004      	str	r0, [sp, #16]
 8010104:	2d00      	cmp	r5, #0
 8010106:	d07c      	beq.n	8010202 <_dtoa_r+0x1da>
 8010108:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801010c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8010110:	46b2      	mov	sl, r6
 8010112:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8010116:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801011a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 801011e:	2200      	movs	r2, #0
 8010120:	4b8b      	ldr	r3, [pc, #556]	; (8010350 <_dtoa_r+0x328>)
 8010122:	4650      	mov	r0, sl
 8010124:	4659      	mov	r1, fp
 8010126:	f7f0 f8cf 	bl	80002c8 <__aeabi_dsub>
 801012a:	a381      	add	r3, pc, #516	; (adr r3, 8010330 <_dtoa_r+0x308>)
 801012c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010130:	f7f0 fa82 	bl	8000638 <__aeabi_dmul>
 8010134:	a380      	add	r3, pc, #512	; (adr r3, 8010338 <_dtoa_r+0x310>)
 8010136:	e9d3 2300 	ldrd	r2, r3, [r3]
 801013a:	f7f0 f8c7 	bl	80002cc <__adddf3>
 801013e:	4606      	mov	r6, r0
 8010140:	4628      	mov	r0, r5
 8010142:	460f      	mov	r7, r1
 8010144:	f7f0 fa0e 	bl	8000564 <__aeabi_i2d>
 8010148:	a37d      	add	r3, pc, #500	; (adr r3, 8010340 <_dtoa_r+0x318>)
 801014a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801014e:	f7f0 fa73 	bl	8000638 <__aeabi_dmul>
 8010152:	4602      	mov	r2, r0
 8010154:	460b      	mov	r3, r1
 8010156:	4630      	mov	r0, r6
 8010158:	4639      	mov	r1, r7
 801015a:	f7f0 f8b7 	bl	80002cc <__adddf3>
 801015e:	4606      	mov	r6, r0
 8010160:	460f      	mov	r7, r1
 8010162:	f7f0 fd19 	bl	8000b98 <__aeabi_d2iz>
 8010166:	2200      	movs	r2, #0
 8010168:	4682      	mov	sl, r0
 801016a:	2300      	movs	r3, #0
 801016c:	4630      	mov	r0, r6
 801016e:	4639      	mov	r1, r7
 8010170:	f7f0 fcd4 	bl	8000b1c <__aeabi_dcmplt>
 8010174:	b148      	cbz	r0, 801018a <_dtoa_r+0x162>
 8010176:	4650      	mov	r0, sl
 8010178:	f7f0 f9f4 	bl	8000564 <__aeabi_i2d>
 801017c:	4632      	mov	r2, r6
 801017e:	463b      	mov	r3, r7
 8010180:	f7f0 fcc2 	bl	8000b08 <__aeabi_dcmpeq>
 8010184:	b908      	cbnz	r0, 801018a <_dtoa_r+0x162>
 8010186:	f10a 3aff 	add.w	sl, sl, #4294967295
 801018a:	f1ba 0f16 	cmp.w	sl, #22
 801018e:	d859      	bhi.n	8010244 <_dtoa_r+0x21c>
 8010190:	4970      	ldr	r1, [pc, #448]	; (8010354 <_dtoa_r+0x32c>)
 8010192:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8010196:	e9dd 2300 	ldrd	r2, r3, [sp]
 801019a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801019e:	f7f0 fcdb 	bl	8000b58 <__aeabi_dcmpgt>
 80101a2:	2800      	cmp	r0, #0
 80101a4:	d050      	beq.n	8010248 <_dtoa_r+0x220>
 80101a6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80101aa:	2300      	movs	r3, #0
 80101ac:	930f      	str	r3, [sp, #60]	; 0x3c
 80101ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80101b0:	1b5d      	subs	r5, r3, r5
 80101b2:	f1b5 0801 	subs.w	r8, r5, #1
 80101b6:	bf49      	itett	mi
 80101b8:	f1c5 0301 	rsbmi	r3, r5, #1
 80101bc:	2300      	movpl	r3, #0
 80101be:	9305      	strmi	r3, [sp, #20]
 80101c0:	f04f 0800 	movmi.w	r8, #0
 80101c4:	bf58      	it	pl
 80101c6:	9305      	strpl	r3, [sp, #20]
 80101c8:	f1ba 0f00 	cmp.w	sl, #0
 80101cc:	db3e      	blt.n	801024c <_dtoa_r+0x224>
 80101ce:	2300      	movs	r3, #0
 80101d0:	44d0      	add	r8, sl
 80101d2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80101d6:	9307      	str	r3, [sp, #28]
 80101d8:	9b06      	ldr	r3, [sp, #24]
 80101da:	2b09      	cmp	r3, #9
 80101dc:	f200 8090 	bhi.w	8010300 <_dtoa_r+0x2d8>
 80101e0:	2b05      	cmp	r3, #5
 80101e2:	bfc4      	itt	gt
 80101e4:	3b04      	subgt	r3, #4
 80101e6:	9306      	strgt	r3, [sp, #24]
 80101e8:	9b06      	ldr	r3, [sp, #24]
 80101ea:	f1a3 0302 	sub.w	r3, r3, #2
 80101ee:	bfcc      	ite	gt
 80101f0:	2500      	movgt	r5, #0
 80101f2:	2501      	movle	r5, #1
 80101f4:	2b03      	cmp	r3, #3
 80101f6:	f200 808f 	bhi.w	8010318 <_dtoa_r+0x2f0>
 80101fa:	e8df f003 	tbb	[pc, r3]
 80101fe:	7f7d      	.short	0x7f7d
 8010200:	7131      	.short	0x7131
 8010202:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8010206:	441d      	add	r5, r3
 8010208:	f205 4032 	addw	r0, r5, #1074	; 0x432
 801020c:	2820      	cmp	r0, #32
 801020e:	dd13      	ble.n	8010238 <_dtoa_r+0x210>
 8010210:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8010214:	9b00      	ldr	r3, [sp, #0]
 8010216:	fa08 f800 	lsl.w	r8, r8, r0
 801021a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 801021e:	fa23 f000 	lsr.w	r0, r3, r0
 8010222:	ea48 0000 	orr.w	r0, r8, r0
 8010226:	f7f0 f98d 	bl	8000544 <__aeabi_ui2d>
 801022a:	2301      	movs	r3, #1
 801022c:	4682      	mov	sl, r0
 801022e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8010232:	3d01      	subs	r5, #1
 8010234:	9313      	str	r3, [sp, #76]	; 0x4c
 8010236:	e772      	b.n	801011e <_dtoa_r+0xf6>
 8010238:	9b00      	ldr	r3, [sp, #0]
 801023a:	f1c0 0020 	rsb	r0, r0, #32
 801023e:	fa03 f000 	lsl.w	r0, r3, r0
 8010242:	e7f0      	b.n	8010226 <_dtoa_r+0x1fe>
 8010244:	2301      	movs	r3, #1
 8010246:	e7b1      	b.n	80101ac <_dtoa_r+0x184>
 8010248:	900f      	str	r0, [sp, #60]	; 0x3c
 801024a:	e7b0      	b.n	80101ae <_dtoa_r+0x186>
 801024c:	9b05      	ldr	r3, [sp, #20]
 801024e:	eba3 030a 	sub.w	r3, r3, sl
 8010252:	9305      	str	r3, [sp, #20]
 8010254:	f1ca 0300 	rsb	r3, sl, #0
 8010258:	9307      	str	r3, [sp, #28]
 801025a:	2300      	movs	r3, #0
 801025c:	930e      	str	r3, [sp, #56]	; 0x38
 801025e:	e7bb      	b.n	80101d8 <_dtoa_r+0x1b0>
 8010260:	2301      	movs	r3, #1
 8010262:	930a      	str	r3, [sp, #40]	; 0x28
 8010264:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010266:	2b00      	cmp	r3, #0
 8010268:	dd59      	ble.n	801031e <_dtoa_r+0x2f6>
 801026a:	9302      	str	r3, [sp, #8]
 801026c:	4699      	mov	r9, r3
 801026e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010270:	2200      	movs	r2, #0
 8010272:	6072      	str	r2, [r6, #4]
 8010274:	2204      	movs	r2, #4
 8010276:	f102 0014 	add.w	r0, r2, #20
 801027a:	4298      	cmp	r0, r3
 801027c:	6871      	ldr	r1, [r6, #4]
 801027e:	d953      	bls.n	8010328 <_dtoa_r+0x300>
 8010280:	4620      	mov	r0, r4
 8010282:	f000 ffdd 	bl	8011240 <_Balloc>
 8010286:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010288:	6030      	str	r0, [r6, #0]
 801028a:	f1b9 0f0e 	cmp.w	r9, #14
 801028e:	f8d3 b000 	ldr.w	fp, [r3]
 8010292:	f200 80e6 	bhi.w	8010462 <_dtoa_r+0x43a>
 8010296:	2d00      	cmp	r5, #0
 8010298:	f000 80e3 	beq.w	8010462 <_dtoa_r+0x43a>
 801029c:	ed9d 7b00 	vldr	d7, [sp]
 80102a0:	f1ba 0f00 	cmp.w	sl, #0
 80102a4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80102a8:	dd74      	ble.n	8010394 <_dtoa_r+0x36c>
 80102aa:	4a2a      	ldr	r2, [pc, #168]	; (8010354 <_dtoa_r+0x32c>)
 80102ac:	f00a 030f 	and.w	r3, sl, #15
 80102b0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80102b4:	ed93 7b00 	vldr	d7, [r3]
 80102b8:	ea4f 162a 	mov.w	r6, sl, asr #4
 80102bc:	06f0      	lsls	r0, r6, #27
 80102be:	ed8d 7b08 	vstr	d7, [sp, #32]
 80102c2:	d565      	bpl.n	8010390 <_dtoa_r+0x368>
 80102c4:	4b24      	ldr	r3, [pc, #144]	; (8010358 <_dtoa_r+0x330>)
 80102c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80102ca:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80102ce:	f7f0 fadd 	bl	800088c <__aeabi_ddiv>
 80102d2:	e9cd 0100 	strd	r0, r1, [sp]
 80102d6:	f006 060f 	and.w	r6, r6, #15
 80102da:	2503      	movs	r5, #3
 80102dc:	4f1e      	ldr	r7, [pc, #120]	; (8010358 <_dtoa_r+0x330>)
 80102de:	e04c      	b.n	801037a <_dtoa_r+0x352>
 80102e0:	2301      	movs	r3, #1
 80102e2:	930a      	str	r3, [sp, #40]	; 0x28
 80102e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80102e6:	4453      	add	r3, sl
 80102e8:	f103 0901 	add.w	r9, r3, #1
 80102ec:	9302      	str	r3, [sp, #8]
 80102ee:	464b      	mov	r3, r9
 80102f0:	2b01      	cmp	r3, #1
 80102f2:	bfb8      	it	lt
 80102f4:	2301      	movlt	r3, #1
 80102f6:	e7ba      	b.n	801026e <_dtoa_r+0x246>
 80102f8:	2300      	movs	r3, #0
 80102fa:	e7b2      	b.n	8010262 <_dtoa_r+0x23a>
 80102fc:	2300      	movs	r3, #0
 80102fe:	e7f0      	b.n	80102e2 <_dtoa_r+0x2ba>
 8010300:	2501      	movs	r5, #1
 8010302:	2300      	movs	r3, #0
 8010304:	9306      	str	r3, [sp, #24]
 8010306:	950a      	str	r5, [sp, #40]	; 0x28
 8010308:	f04f 33ff 	mov.w	r3, #4294967295
 801030c:	9302      	str	r3, [sp, #8]
 801030e:	4699      	mov	r9, r3
 8010310:	2200      	movs	r2, #0
 8010312:	2312      	movs	r3, #18
 8010314:	920b      	str	r2, [sp, #44]	; 0x2c
 8010316:	e7aa      	b.n	801026e <_dtoa_r+0x246>
 8010318:	2301      	movs	r3, #1
 801031a:	930a      	str	r3, [sp, #40]	; 0x28
 801031c:	e7f4      	b.n	8010308 <_dtoa_r+0x2e0>
 801031e:	2301      	movs	r3, #1
 8010320:	9302      	str	r3, [sp, #8]
 8010322:	4699      	mov	r9, r3
 8010324:	461a      	mov	r2, r3
 8010326:	e7f5      	b.n	8010314 <_dtoa_r+0x2ec>
 8010328:	3101      	adds	r1, #1
 801032a:	6071      	str	r1, [r6, #4]
 801032c:	0052      	lsls	r2, r2, #1
 801032e:	e7a2      	b.n	8010276 <_dtoa_r+0x24e>
 8010330:	636f4361 	.word	0x636f4361
 8010334:	3fd287a7 	.word	0x3fd287a7
 8010338:	8b60c8b3 	.word	0x8b60c8b3
 801033c:	3fc68a28 	.word	0x3fc68a28
 8010340:	509f79fb 	.word	0x509f79fb
 8010344:	3fd34413 	.word	0x3fd34413
 8010348:	7ff00000 	.word	0x7ff00000
 801034c:	08012a9d 	.word	0x08012a9d
 8010350:	3ff80000 	.word	0x3ff80000
 8010354:	08012b58 	.word	0x08012b58
 8010358:	08012b30 	.word	0x08012b30
 801035c:	08012b21 	.word	0x08012b21
 8010360:	07f1      	lsls	r1, r6, #31
 8010362:	d508      	bpl.n	8010376 <_dtoa_r+0x34e>
 8010364:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010368:	e9d7 2300 	ldrd	r2, r3, [r7]
 801036c:	f7f0 f964 	bl	8000638 <__aeabi_dmul>
 8010370:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010374:	3501      	adds	r5, #1
 8010376:	1076      	asrs	r6, r6, #1
 8010378:	3708      	adds	r7, #8
 801037a:	2e00      	cmp	r6, #0
 801037c:	d1f0      	bne.n	8010360 <_dtoa_r+0x338>
 801037e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8010382:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010386:	f7f0 fa81 	bl	800088c <__aeabi_ddiv>
 801038a:	e9cd 0100 	strd	r0, r1, [sp]
 801038e:	e01a      	b.n	80103c6 <_dtoa_r+0x39e>
 8010390:	2502      	movs	r5, #2
 8010392:	e7a3      	b.n	80102dc <_dtoa_r+0x2b4>
 8010394:	f000 80a0 	beq.w	80104d8 <_dtoa_r+0x4b0>
 8010398:	f1ca 0600 	rsb	r6, sl, #0
 801039c:	4b9f      	ldr	r3, [pc, #636]	; (801061c <_dtoa_r+0x5f4>)
 801039e:	4fa0      	ldr	r7, [pc, #640]	; (8010620 <_dtoa_r+0x5f8>)
 80103a0:	f006 020f 	and.w	r2, r6, #15
 80103a4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80103a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103ac:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80103b0:	f7f0 f942 	bl	8000638 <__aeabi_dmul>
 80103b4:	e9cd 0100 	strd	r0, r1, [sp]
 80103b8:	1136      	asrs	r6, r6, #4
 80103ba:	2300      	movs	r3, #0
 80103bc:	2502      	movs	r5, #2
 80103be:	2e00      	cmp	r6, #0
 80103c0:	d17f      	bne.n	80104c2 <_dtoa_r+0x49a>
 80103c2:	2b00      	cmp	r3, #0
 80103c4:	d1e1      	bne.n	801038a <_dtoa_r+0x362>
 80103c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80103c8:	2b00      	cmp	r3, #0
 80103ca:	f000 8087 	beq.w	80104dc <_dtoa_r+0x4b4>
 80103ce:	e9dd 6700 	ldrd	r6, r7, [sp]
 80103d2:	2200      	movs	r2, #0
 80103d4:	4b93      	ldr	r3, [pc, #588]	; (8010624 <_dtoa_r+0x5fc>)
 80103d6:	4630      	mov	r0, r6
 80103d8:	4639      	mov	r1, r7
 80103da:	f7f0 fb9f 	bl	8000b1c <__aeabi_dcmplt>
 80103de:	2800      	cmp	r0, #0
 80103e0:	d07c      	beq.n	80104dc <_dtoa_r+0x4b4>
 80103e2:	f1b9 0f00 	cmp.w	r9, #0
 80103e6:	d079      	beq.n	80104dc <_dtoa_r+0x4b4>
 80103e8:	9b02      	ldr	r3, [sp, #8]
 80103ea:	2b00      	cmp	r3, #0
 80103ec:	dd35      	ble.n	801045a <_dtoa_r+0x432>
 80103ee:	f10a 33ff 	add.w	r3, sl, #4294967295
 80103f2:	9308      	str	r3, [sp, #32]
 80103f4:	4639      	mov	r1, r7
 80103f6:	2200      	movs	r2, #0
 80103f8:	4b8b      	ldr	r3, [pc, #556]	; (8010628 <_dtoa_r+0x600>)
 80103fa:	4630      	mov	r0, r6
 80103fc:	f7f0 f91c 	bl	8000638 <__aeabi_dmul>
 8010400:	e9cd 0100 	strd	r0, r1, [sp]
 8010404:	9f02      	ldr	r7, [sp, #8]
 8010406:	3501      	adds	r5, #1
 8010408:	4628      	mov	r0, r5
 801040a:	f7f0 f8ab 	bl	8000564 <__aeabi_i2d>
 801040e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010412:	f7f0 f911 	bl	8000638 <__aeabi_dmul>
 8010416:	2200      	movs	r2, #0
 8010418:	4b84      	ldr	r3, [pc, #528]	; (801062c <_dtoa_r+0x604>)
 801041a:	f7ef ff57 	bl	80002cc <__adddf3>
 801041e:	4605      	mov	r5, r0
 8010420:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8010424:	2f00      	cmp	r7, #0
 8010426:	d15d      	bne.n	80104e4 <_dtoa_r+0x4bc>
 8010428:	2200      	movs	r2, #0
 801042a:	4b81      	ldr	r3, [pc, #516]	; (8010630 <_dtoa_r+0x608>)
 801042c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010430:	f7ef ff4a 	bl	80002c8 <__aeabi_dsub>
 8010434:	462a      	mov	r2, r5
 8010436:	4633      	mov	r3, r6
 8010438:	e9cd 0100 	strd	r0, r1, [sp]
 801043c:	f7f0 fb8c 	bl	8000b58 <__aeabi_dcmpgt>
 8010440:	2800      	cmp	r0, #0
 8010442:	f040 8288 	bne.w	8010956 <_dtoa_r+0x92e>
 8010446:	462a      	mov	r2, r5
 8010448:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801044c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010450:	f7f0 fb64 	bl	8000b1c <__aeabi_dcmplt>
 8010454:	2800      	cmp	r0, #0
 8010456:	f040 827c 	bne.w	8010952 <_dtoa_r+0x92a>
 801045a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801045e:	e9cd 2300 	strd	r2, r3, [sp]
 8010462:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010464:	2b00      	cmp	r3, #0
 8010466:	f2c0 8150 	blt.w	801070a <_dtoa_r+0x6e2>
 801046a:	f1ba 0f0e 	cmp.w	sl, #14
 801046e:	f300 814c 	bgt.w	801070a <_dtoa_r+0x6e2>
 8010472:	4b6a      	ldr	r3, [pc, #424]	; (801061c <_dtoa_r+0x5f4>)
 8010474:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8010478:	ed93 7b00 	vldr	d7, [r3]
 801047c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801047e:	2b00      	cmp	r3, #0
 8010480:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010484:	f280 80d8 	bge.w	8010638 <_dtoa_r+0x610>
 8010488:	f1b9 0f00 	cmp.w	r9, #0
 801048c:	f300 80d4 	bgt.w	8010638 <_dtoa_r+0x610>
 8010490:	f040 825e 	bne.w	8010950 <_dtoa_r+0x928>
 8010494:	2200      	movs	r2, #0
 8010496:	4b66      	ldr	r3, [pc, #408]	; (8010630 <_dtoa_r+0x608>)
 8010498:	ec51 0b17 	vmov	r0, r1, d7
 801049c:	f7f0 f8cc 	bl	8000638 <__aeabi_dmul>
 80104a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80104a4:	f7f0 fb4e 	bl	8000b44 <__aeabi_dcmpge>
 80104a8:	464f      	mov	r7, r9
 80104aa:	464e      	mov	r6, r9
 80104ac:	2800      	cmp	r0, #0
 80104ae:	f040 8234 	bne.w	801091a <_dtoa_r+0x8f2>
 80104b2:	2331      	movs	r3, #49	; 0x31
 80104b4:	f10b 0501 	add.w	r5, fp, #1
 80104b8:	f88b 3000 	strb.w	r3, [fp]
 80104bc:	f10a 0a01 	add.w	sl, sl, #1
 80104c0:	e22f      	b.n	8010922 <_dtoa_r+0x8fa>
 80104c2:	07f2      	lsls	r2, r6, #31
 80104c4:	d505      	bpl.n	80104d2 <_dtoa_r+0x4aa>
 80104c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80104ca:	f7f0 f8b5 	bl	8000638 <__aeabi_dmul>
 80104ce:	3501      	adds	r5, #1
 80104d0:	2301      	movs	r3, #1
 80104d2:	1076      	asrs	r6, r6, #1
 80104d4:	3708      	adds	r7, #8
 80104d6:	e772      	b.n	80103be <_dtoa_r+0x396>
 80104d8:	2502      	movs	r5, #2
 80104da:	e774      	b.n	80103c6 <_dtoa_r+0x39e>
 80104dc:	f8cd a020 	str.w	sl, [sp, #32]
 80104e0:	464f      	mov	r7, r9
 80104e2:	e791      	b.n	8010408 <_dtoa_r+0x3e0>
 80104e4:	4b4d      	ldr	r3, [pc, #308]	; (801061c <_dtoa_r+0x5f4>)
 80104e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80104ea:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80104ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80104f0:	2b00      	cmp	r3, #0
 80104f2:	d047      	beq.n	8010584 <_dtoa_r+0x55c>
 80104f4:	4602      	mov	r2, r0
 80104f6:	460b      	mov	r3, r1
 80104f8:	2000      	movs	r0, #0
 80104fa:	494e      	ldr	r1, [pc, #312]	; (8010634 <_dtoa_r+0x60c>)
 80104fc:	f7f0 f9c6 	bl	800088c <__aeabi_ddiv>
 8010500:	462a      	mov	r2, r5
 8010502:	4633      	mov	r3, r6
 8010504:	f7ef fee0 	bl	80002c8 <__aeabi_dsub>
 8010508:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801050c:	465d      	mov	r5, fp
 801050e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010512:	f7f0 fb41 	bl	8000b98 <__aeabi_d2iz>
 8010516:	4606      	mov	r6, r0
 8010518:	f7f0 f824 	bl	8000564 <__aeabi_i2d>
 801051c:	4602      	mov	r2, r0
 801051e:	460b      	mov	r3, r1
 8010520:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010524:	f7ef fed0 	bl	80002c8 <__aeabi_dsub>
 8010528:	3630      	adds	r6, #48	; 0x30
 801052a:	f805 6b01 	strb.w	r6, [r5], #1
 801052e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8010532:	e9cd 0100 	strd	r0, r1, [sp]
 8010536:	f7f0 faf1 	bl	8000b1c <__aeabi_dcmplt>
 801053a:	2800      	cmp	r0, #0
 801053c:	d163      	bne.n	8010606 <_dtoa_r+0x5de>
 801053e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010542:	2000      	movs	r0, #0
 8010544:	4937      	ldr	r1, [pc, #220]	; (8010624 <_dtoa_r+0x5fc>)
 8010546:	f7ef febf 	bl	80002c8 <__aeabi_dsub>
 801054a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801054e:	f7f0 fae5 	bl	8000b1c <__aeabi_dcmplt>
 8010552:	2800      	cmp	r0, #0
 8010554:	f040 80b7 	bne.w	80106c6 <_dtoa_r+0x69e>
 8010558:	eba5 030b 	sub.w	r3, r5, fp
 801055c:	429f      	cmp	r7, r3
 801055e:	f77f af7c 	ble.w	801045a <_dtoa_r+0x432>
 8010562:	2200      	movs	r2, #0
 8010564:	4b30      	ldr	r3, [pc, #192]	; (8010628 <_dtoa_r+0x600>)
 8010566:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801056a:	f7f0 f865 	bl	8000638 <__aeabi_dmul>
 801056e:	2200      	movs	r2, #0
 8010570:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8010574:	4b2c      	ldr	r3, [pc, #176]	; (8010628 <_dtoa_r+0x600>)
 8010576:	e9dd 0100 	ldrd	r0, r1, [sp]
 801057a:	f7f0 f85d 	bl	8000638 <__aeabi_dmul>
 801057e:	e9cd 0100 	strd	r0, r1, [sp]
 8010582:	e7c4      	b.n	801050e <_dtoa_r+0x4e6>
 8010584:	462a      	mov	r2, r5
 8010586:	4633      	mov	r3, r6
 8010588:	f7f0 f856 	bl	8000638 <__aeabi_dmul>
 801058c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8010590:	eb0b 0507 	add.w	r5, fp, r7
 8010594:	465e      	mov	r6, fp
 8010596:	e9dd 0100 	ldrd	r0, r1, [sp]
 801059a:	f7f0 fafd 	bl	8000b98 <__aeabi_d2iz>
 801059e:	4607      	mov	r7, r0
 80105a0:	f7ef ffe0 	bl	8000564 <__aeabi_i2d>
 80105a4:	3730      	adds	r7, #48	; 0x30
 80105a6:	4602      	mov	r2, r0
 80105a8:	460b      	mov	r3, r1
 80105aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80105ae:	f7ef fe8b 	bl	80002c8 <__aeabi_dsub>
 80105b2:	f806 7b01 	strb.w	r7, [r6], #1
 80105b6:	42ae      	cmp	r6, r5
 80105b8:	e9cd 0100 	strd	r0, r1, [sp]
 80105bc:	f04f 0200 	mov.w	r2, #0
 80105c0:	d126      	bne.n	8010610 <_dtoa_r+0x5e8>
 80105c2:	4b1c      	ldr	r3, [pc, #112]	; (8010634 <_dtoa_r+0x60c>)
 80105c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80105c8:	f7ef fe80 	bl	80002cc <__adddf3>
 80105cc:	4602      	mov	r2, r0
 80105ce:	460b      	mov	r3, r1
 80105d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80105d4:	f7f0 fac0 	bl	8000b58 <__aeabi_dcmpgt>
 80105d8:	2800      	cmp	r0, #0
 80105da:	d174      	bne.n	80106c6 <_dtoa_r+0x69e>
 80105dc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80105e0:	2000      	movs	r0, #0
 80105e2:	4914      	ldr	r1, [pc, #80]	; (8010634 <_dtoa_r+0x60c>)
 80105e4:	f7ef fe70 	bl	80002c8 <__aeabi_dsub>
 80105e8:	4602      	mov	r2, r0
 80105ea:	460b      	mov	r3, r1
 80105ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80105f0:	f7f0 fa94 	bl	8000b1c <__aeabi_dcmplt>
 80105f4:	2800      	cmp	r0, #0
 80105f6:	f43f af30 	beq.w	801045a <_dtoa_r+0x432>
 80105fa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80105fe:	2b30      	cmp	r3, #48	; 0x30
 8010600:	f105 32ff 	add.w	r2, r5, #4294967295
 8010604:	d002      	beq.n	801060c <_dtoa_r+0x5e4>
 8010606:	f8dd a020 	ldr.w	sl, [sp, #32]
 801060a:	e04a      	b.n	80106a2 <_dtoa_r+0x67a>
 801060c:	4615      	mov	r5, r2
 801060e:	e7f4      	b.n	80105fa <_dtoa_r+0x5d2>
 8010610:	4b05      	ldr	r3, [pc, #20]	; (8010628 <_dtoa_r+0x600>)
 8010612:	f7f0 f811 	bl	8000638 <__aeabi_dmul>
 8010616:	e9cd 0100 	strd	r0, r1, [sp]
 801061a:	e7bc      	b.n	8010596 <_dtoa_r+0x56e>
 801061c:	08012b58 	.word	0x08012b58
 8010620:	08012b30 	.word	0x08012b30
 8010624:	3ff00000 	.word	0x3ff00000
 8010628:	40240000 	.word	0x40240000
 801062c:	401c0000 	.word	0x401c0000
 8010630:	40140000 	.word	0x40140000
 8010634:	3fe00000 	.word	0x3fe00000
 8010638:	e9dd 6700 	ldrd	r6, r7, [sp]
 801063c:	465d      	mov	r5, fp
 801063e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010642:	4630      	mov	r0, r6
 8010644:	4639      	mov	r1, r7
 8010646:	f7f0 f921 	bl	800088c <__aeabi_ddiv>
 801064a:	f7f0 faa5 	bl	8000b98 <__aeabi_d2iz>
 801064e:	4680      	mov	r8, r0
 8010650:	f7ef ff88 	bl	8000564 <__aeabi_i2d>
 8010654:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010658:	f7ef ffee 	bl	8000638 <__aeabi_dmul>
 801065c:	4602      	mov	r2, r0
 801065e:	460b      	mov	r3, r1
 8010660:	4630      	mov	r0, r6
 8010662:	4639      	mov	r1, r7
 8010664:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8010668:	f7ef fe2e 	bl	80002c8 <__aeabi_dsub>
 801066c:	f805 6b01 	strb.w	r6, [r5], #1
 8010670:	eba5 060b 	sub.w	r6, r5, fp
 8010674:	45b1      	cmp	r9, r6
 8010676:	4602      	mov	r2, r0
 8010678:	460b      	mov	r3, r1
 801067a:	d139      	bne.n	80106f0 <_dtoa_r+0x6c8>
 801067c:	f7ef fe26 	bl	80002cc <__adddf3>
 8010680:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010684:	4606      	mov	r6, r0
 8010686:	460f      	mov	r7, r1
 8010688:	f7f0 fa66 	bl	8000b58 <__aeabi_dcmpgt>
 801068c:	b9c8      	cbnz	r0, 80106c2 <_dtoa_r+0x69a>
 801068e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010692:	4630      	mov	r0, r6
 8010694:	4639      	mov	r1, r7
 8010696:	f7f0 fa37 	bl	8000b08 <__aeabi_dcmpeq>
 801069a:	b110      	cbz	r0, 80106a2 <_dtoa_r+0x67a>
 801069c:	f018 0f01 	tst.w	r8, #1
 80106a0:	d10f      	bne.n	80106c2 <_dtoa_r+0x69a>
 80106a2:	9904      	ldr	r1, [sp, #16]
 80106a4:	4620      	mov	r0, r4
 80106a6:	f000 fdff 	bl	80112a8 <_Bfree>
 80106aa:	2300      	movs	r3, #0
 80106ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80106ae:	702b      	strb	r3, [r5, #0]
 80106b0:	f10a 0301 	add.w	r3, sl, #1
 80106b4:	6013      	str	r3, [r2, #0]
 80106b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	f000 8241 	beq.w	8010b40 <_dtoa_r+0xb18>
 80106be:	601d      	str	r5, [r3, #0]
 80106c0:	e23e      	b.n	8010b40 <_dtoa_r+0xb18>
 80106c2:	f8cd a020 	str.w	sl, [sp, #32]
 80106c6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80106ca:	2a39      	cmp	r2, #57	; 0x39
 80106cc:	f105 33ff 	add.w	r3, r5, #4294967295
 80106d0:	d108      	bne.n	80106e4 <_dtoa_r+0x6bc>
 80106d2:	459b      	cmp	fp, r3
 80106d4:	d10a      	bne.n	80106ec <_dtoa_r+0x6c4>
 80106d6:	9b08      	ldr	r3, [sp, #32]
 80106d8:	3301      	adds	r3, #1
 80106da:	9308      	str	r3, [sp, #32]
 80106dc:	2330      	movs	r3, #48	; 0x30
 80106de:	f88b 3000 	strb.w	r3, [fp]
 80106e2:	465b      	mov	r3, fp
 80106e4:	781a      	ldrb	r2, [r3, #0]
 80106e6:	3201      	adds	r2, #1
 80106e8:	701a      	strb	r2, [r3, #0]
 80106ea:	e78c      	b.n	8010606 <_dtoa_r+0x5de>
 80106ec:	461d      	mov	r5, r3
 80106ee:	e7ea      	b.n	80106c6 <_dtoa_r+0x69e>
 80106f0:	2200      	movs	r2, #0
 80106f2:	4b9b      	ldr	r3, [pc, #620]	; (8010960 <_dtoa_r+0x938>)
 80106f4:	f7ef ffa0 	bl	8000638 <__aeabi_dmul>
 80106f8:	2200      	movs	r2, #0
 80106fa:	2300      	movs	r3, #0
 80106fc:	4606      	mov	r6, r0
 80106fe:	460f      	mov	r7, r1
 8010700:	f7f0 fa02 	bl	8000b08 <__aeabi_dcmpeq>
 8010704:	2800      	cmp	r0, #0
 8010706:	d09a      	beq.n	801063e <_dtoa_r+0x616>
 8010708:	e7cb      	b.n	80106a2 <_dtoa_r+0x67a>
 801070a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801070c:	2a00      	cmp	r2, #0
 801070e:	f000 808b 	beq.w	8010828 <_dtoa_r+0x800>
 8010712:	9a06      	ldr	r2, [sp, #24]
 8010714:	2a01      	cmp	r2, #1
 8010716:	dc6e      	bgt.n	80107f6 <_dtoa_r+0x7ce>
 8010718:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801071a:	2a00      	cmp	r2, #0
 801071c:	d067      	beq.n	80107ee <_dtoa_r+0x7c6>
 801071e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8010722:	9f07      	ldr	r7, [sp, #28]
 8010724:	9d05      	ldr	r5, [sp, #20]
 8010726:	9a05      	ldr	r2, [sp, #20]
 8010728:	2101      	movs	r1, #1
 801072a:	441a      	add	r2, r3
 801072c:	4620      	mov	r0, r4
 801072e:	9205      	str	r2, [sp, #20]
 8010730:	4498      	add	r8, r3
 8010732:	f000 fe97 	bl	8011464 <__i2b>
 8010736:	4606      	mov	r6, r0
 8010738:	2d00      	cmp	r5, #0
 801073a:	dd0c      	ble.n	8010756 <_dtoa_r+0x72e>
 801073c:	f1b8 0f00 	cmp.w	r8, #0
 8010740:	dd09      	ble.n	8010756 <_dtoa_r+0x72e>
 8010742:	4545      	cmp	r5, r8
 8010744:	9a05      	ldr	r2, [sp, #20]
 8010746:	462b      	mov	r3, r5
 8010748:	bfa8      	it	ge
 801074a:	4643      	movge	r3, r8
 801074c:	1ad2      	subs	r2, r2, r3
 801074e:	9205      	str	r2, [sp, #20]
 8010750:	1aed      	subs	r5, r5, r3
 8010752:	eba8 0803 	sub.w	r8, r8, r3
 8010756:	9b07      	ldr	r3, [sp, #28]
 8010758:	b1eb      	cbz	r3, 8010796 <_dtoa_r+0x76e>
 801075a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801075c:	2b00      	cmp	r3, #0
 801075e:	d067      	beq.n	8010830 <_dtoa_r+0x808>
 8010760:	b18f      	cbz	r7, 8010786 <_dtoa_r+0x75e>
 8010762:	4631      	mov	r1, r6
 8010764:	463a      	mov	r2, r7
 8010766:	4620      	mov	r0, r4
 8010768:	f000 ff1c 	bl	80115a4 <__pow5mult>
 801076c:	9a04      	ldr	r2, [sp, #16]
 801076e:	4601      	mov	r1, r0
 8010770:	4606      	mov	r6, r0
 8010772:	4620      	mov	r0, r4
 8010774:	f000 fe7f 	bl	8011476 <__multiply>
 8010778:	9904      	ldr	r1, [sp, #16]
 801077a:	9008      	str	r0, [sp, #32]
 801077c:	4620      	mov	r0, r4
 801077e:	f000 fd93 	bl	80112a8 <_Bfree>
 8010782:	9b08      	ldr	r3, [sp, #32]
 8010784:	9304      	str	r3, [sp, #16]
 8010786:	9b07      	ldr	r3, [sp, #28]
 8010788:	1bda      	subs	r2, r3, r7
 801078a:	d004      	beq.n	8010796 <_dtoa_r+0x76e>
 801078c:	9904      	ldr	r1, [sp, #16]
 801078e:	4620      	mov	r0, r4
 8010790:	f000 ff08 	bl	80115a4 <__pow5mult>
 8010794:	9004      	str	r0, [sp, #16]
 8010796:	2101      	movs	r1, #1
 8010798:	4620      	mov	r0, r4
 801079a:	f000 fe63 	bl	8011464 <__i2b>
 801079e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80107a0:	4607      	mov	r7, r0
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	f000 81d0 	beq.w	8010b48 <_dtoa_r+0xb20>
 80107a8:	461a      	mov	r2, r3
 80107aa:	4601      	mov	r1, r0
 80107ac:	4620      	mov	r0, r4
 80107ae:	f000 fef9 	bl	80115a4 <__pow5mult>
 80107b2:	9b06      	ldr	r3, [sp, #24]
 80107b4:	2b01      	cmp	r3, #1
 80107b6:	4607      	mov	r7, r0
 80107b8:	dc40      	bgt.n	801083c <_dtoa_r+0x814>
 80107ba:	9b00      	ldr	r3, [sp, #0]
 80107bc:	2b00      	cmp	r3, #0
 80107be:	d139      	bne.n	8010834 <_dtoa_r+0x80c>
 80107c0:	9b01      	ldr	r3, [sp, #4]
 80107c2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	d136      	bne.n	8010838 <_dtoa_r+0x810>
 80107ca:	9b01      	ldr	r3, [sp, #4]
 80107cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80107d0:	0d1b      	lsrs	r3, r3, #20
 80107d2:	051b      	lsls	r3, r3, #20
 80107d4:	b12b      	cbz	r3, 80107e2 <_dtoa_r+0x7ba>
 80107d6:	9b05      	ldr	r3, [sp, #20]
 80107d8:	3301      	adds	r3, #1
 80107da:	9305      	str	r3, [sp, #20]
 80107dc:	f108 0801 	add.w	r8, r8, #1
 80107e0:	2301      	movs	r3, #1
 80107e2:	9307      	str	r3, [sp, #28]
 80107e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80107e6:	2b00      	cmp	r3, #0
 80107e8:	d12a      	bne.n	8010840 <_dtoa_r+0x818>
 80107ea:	2001      	movs	r0, #1
 80107ec:	e030      	b.n	8010850 <_dtoa_r+0x828>
 80107ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80107f0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80107f4:	e795      	b.n	8010722 <_dtoa_r+0x6fa>
 80107f6:	9b07      	ldr	r3, [sp, #28]
 80107f8:	f109 37ff 	add.w	r7, r9, #4294967295
 80107fc:	42bb      	cmp	r3, r7
 80107fe:	bfbf      	itttt	lt
 8010800:	9b07      	ldrlt	r3, [sp, #28]
 8010802:	9707      	strlt	r7, [sp, #28]
 8010804:	1afa      	sublt	r2, r7, r3
 8010806:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8010808:	bfbb      	ittet	lt
 801080a:	189b      	addlt	r3, r3, r2
 801080c:	930e      	strlt	r3, [sp, #56]	; 0x38
 801080e:	1bdf      	subge	r7, r3, r7
 8010810:	2700      	movlt	r7, #0
 8010812:	f1b9 0f00 	cmp.w	r9, #0
 8010816:	bfb5      	itete	lt
 8010818:	9b05      	ldrlt	r3, [sp, #20]
 801081a:	9d05      	ldrge	r5, [sp, #20]
 801081c:	eba3 0509 	sublt.w	r5, r3, r9
 8010820:	464b      	movge	r3, r9
 8010822:	bfb8      	it	lt
 8010824:	2300      	movlt	r3, #0
 8010826:	e77e      	b.n	8010726 <_dtoa_r+0x6fe>
 8010828:	9f07      	ldr	r7, [sp, #28]
 801082a:	9d05      	ldr	r5, [sp, #20]
 801082c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 801082e:	e783      	b.n	8010738 <_dtoa_r+0x710>
 8010830:	9a07      	ldr	r2, [sp, #28]
 8010832:	e7ab      	b.n	801078c <_dtoa_r+0x764>
 8010834:	2300      	movs	r3, #0
 8010836:	e7d4      	b.n	80107e2 <_dtoa_r+0x7ba>
 8010838:	9b00      	ldr	r3, [sp, #0]
 801083a:	e7d2      	b.n	80107e2 <_dtoa_r+0x7ba>
 801083c:	2300      	movs	r3, #0
 801083e:	9307      	str	r3, [sp, #28]
 8010840:	693b      	ldr	r3, [r7, #16]
 8010842:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8010846:	6918      	ldr	r0, [r3, #16]
 8010848:	f000 fdbe 	bl	80113c8 <__hi0bits>
 801084c:	f1c0 0020 	rsb	r0, r0, #32
 8010850:	4440      	add	r0, r8
 8010852:	f010 001f 	ands.w	r0, r0, #31
 8010856:	d047      	beq.n	80108e8 <_dtoa_r+0x8c0>
 8010858:	f1c0 0320 	rsb	r3, r0, #32
 801085c:	2b04      	cmp	r3, #4
 801085e:	dd3b      	ble.n	80108d8 <_dtoa_r+0x8b0>
 8010860:	9b05      	ldr	r3, [sp, #20]
 8010862:	f1c0 001c 	rsb	r0, r0, #28
 8010866:	4403      	add	r3, r0
 8010868:	9305      	str	r3, [sp, #20]
 801086a:	4405      	add	r5, r0
 801086c:	4480      	add	r8, r0
 801086e:	9b05      	ldr	r3, [sp, #20]
 8010870:	2b00      	cmp	r3, #0
 8010872:	dd05      	ble.n	8010880 <_dtoa_r+0x858>
 8010874:	461a      	mov	r2, r3
 8010876:	9904      	ldr	r1, [sp, #16]
 8010878:	4620      	mov	r0, r4
 801087a:	f000 fee1 	bl	8011640 <__lshift>
 801087e:	9004      	str	r0, [sp, #16]
 8010880:	f1b8 0f00 	cmp.w	r8, #0
 8010884:	dd05      	ble.n	8010892 <_dtoa_r+0x86a>
 8010886:	4639      	mov	r1, r7
 8010888:	4642      	mov	r2, r8
 801088a:	4620      	mov	r0, r4
 801088c:	f000 fed8 	bl	8011640 <__lshift>
 8010890:	4607      	mov	r7, r0
 8010892:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010894:	b353      	cbz	r3, 80108ec <_dtoa_r+0x8c4>
 8010896:	4639      	mov	r1, r7
 8010898:	9804      	ldr	r0, [sp, #16]
 801089a:	f000 ff25 	bl	80116e8 <__mcmp>
 801089e:	2800      	cmp	r0, #0
 80108a0:	da24      	bge.n	80108ec <_dtoa_r+0x8c4>
 80108a2:	2300      	movs	r3, #0
 80108a4:	220a      	movs	r2, #10
 80108a6:	9904      	ldr	r1, [sp, #16]
 80108a8:	4620      	mov	r0, r4
 80108aa:	f000 fd14 	bl	80112d6 <__multadd>
 80108ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80108b0:	9004      	str	r0, [sp, #16]
 80108b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80108b6:	2b00      	cmp	r3, #0
 80108b8:	f000 814d 	beq.w	8010b56 <_dtoa_r+0xb2e>
 80108bc:	2300      	movs	r3, #0
 80108be:	4631      	mov	r1, r6
 80108c0:	220a      	movs	r2, #10
 80108c2:	4620      	mov	r0, r4
 80108c4:	f000 fd07 	bl	80112d6 <__multadd>
 80108c8:	9b02      	ldr	r3, [sp, #8]
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	4606      	mov	r6, r0
 80108ce:	dc4f      	bgt.n	8010970 <_dtoa_r+0x948>
 80108d0:	9b06      	ldr	r3, [sp, #24]
 80108d2:	2b02      	cmp	r3, #2
 80108d4:	dd4c      	ble.n	8010970 <_dtoa_r+0x948>
 80108d6:	e011      	b.n	80108fc <_dtoa_r+0x8d4>
 80108d8:	d0c9      	beq.n	801086e <_dtoa_r+0x846>
 80108da:	9a05      	ldr	r2, [sp, #20]
 80108dc:	331c      	adds	r3, #28
 80108de:	441a      	add	r2, r3
 80108e0:	9205      	str	r2, [sp, #20]
 80108e2:	441d      	add	r5, r3
 80108e4:	4498      	add	r8, r3
 80108e6:	e7c2      	b.n	801086e <_dtoa_r+0x846>
 80108e8:	4603      	mov	r3, r0
 80108ea:	e7f6      	b.n	80108da <_dtoa_r+0x8b2>
 80108ec:	f1b9 0f00 	cmp.w	r9, #0
 80108f0:	dc38      	bgt.n	8010964 <_dtoa_r+0x93c>
 80108f2:	9b06      	ldr	r3, [sp, #24]
 80108f4:	2b02      	cmp	r3, #2
 80108f6:	dd35      	ble.n	8010964 <_dtoa_r+0x93c>
 80108f8:	f8cd 9008 	str.w	r9, [sp, #8]
 80108fc:	9b02      	ldr	r3, [sp, #8]
 80108fe:	b963      	cbnz	r3, 801091a <_dtoa_r+0x8f2>
 8010900:	4639      	mov	r1, r7
 8010902:	2205      	movs	r2, #5
 8010904:	4620      	mov	r0, r4
 8010906:	f000 fce6 	bl	80112d6 <__multadd>
 801090a:	4601      	mov	r1, r0
 801090c:	4607      	mov	r7, r0
 801090e:	9804      	ldr	r0, [sp, #16]
 8010910:	f000 feea 	bl	80116e8 <__mcmp>
 8010914:	2800      	cmp	r0, #0
 8010916:	f73f adcc 	bgt.w	80104b2 <_dtoa_r+0x48a>
 801091a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801091c:	465d      	mov	r5, fp
 801091e:	ea6f 0a03 	mvn.w	sl, r3
 8010922:	f04f 0900 	mov.w	r9, #0
 8010926:	4639      	mov	r1, r7
 8010928:	4620      	mov	r0, r4
 801092a:	f000 fcbd 	bl	80112a8 <_Bfree>
 801092e:	2e00      	cmp	r6, #0
 8010930:	f43f aeb7 	beq.w	80106a2 <_dtoa_r+0x67a>
 8010934:	f1b9 0f00 	cmp.w	r9, #0
 8010938:	d005      	beq.n	8010946 <_dtoa_r+0x91e>
 801093a:	45b1      	cmp	r9, r6
 801093c:	d003      	beq.n	8010946 <_dtoa_r+0x91e>
 801093e:	4649      	mov	r1, r9
 8010940:	4620      	mov	r0, r4
 8010942:	f000 fcb1 	bl	80112a8 <_Bfree>
 8010946:	4631      	mov	r1, r6
 8010948:	4620      	mov	r0, r4
 801094a:	f000 fcad 	bl	80112a8 <_Bfree>
 801094e:	e6a8      	b.n	80106a2 <_dtoa_r+0x67a>
 8010950:	2700      	movs	r7, #0
 8010952:	463e      	mov	r6, r7
 8010954:	e7e1      	b.n	801091a <_dtoa_r+0x8f2>
 8010956:	f8dd a020 	ldr.w	sl, [sp, #32]
 801095a:	463e      	mov	r6, r7
 801095c:	e5a9      	b.n	80104b2 <_dtoa_r+0x48a>
 801095e:	bf00      	nop
 8010960:	40240000 	.word	0x40240000
 8010964:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010966:	f8cd 9008 	str.w	r9, [sp, #8]
 801096a:	2b00      	cmp	r3, #0
 801096c:	f000 80fa 	beq.w	8010b64 <_dtoa_r+0xb3c>
 8010970:	2d00      	cmp	r5, #0
 8010972:	dd05      	ble.n	8010980 <_dtoa_r+0x958>
 8010974:	4631      	mov	r1, r6
 8010976:	462a      	mov	r2, r5
 8010978:	4620      	mov	r0, r4
 801097a:	f000 fe61 	bl	8011640 <__lshift>
 801097e:	4606      	mov	r6, r0
 8010980:	9b07      	ldr	r3, [sp, #28]
 8010982:	2b00      	cmp	r3, #0
 8010984:	d04c      	beq.n	8010a20 <_dtoa_r+0x9f8>
 8010986:	6871      	ldr	r1, [r6, #4]
 8010988:	4620      	mov	r0, r4
 801098a:	f000 fc59 	bl	8011240 <_Balloc>
 801098e:	6932      	ldr	r2, [r6, #16]
 8010990:	3202      	adds	r2, #2
 8010992:	4605      	mov	r5, r0
 8010994:	0092      	lsls	r2, r2, #2
 8010996:	f106 010c 	add.w	r1, r6, #12
 801099a:	300c      	adds	r0, #12
 801099c:	f7fd fd3a 	bl	800e414 <memcpy>
 80109a0:	2201      	movs	r2, #1
 80109a2:	4629      	mov	r1, r5
 80109a4:	4620      	mov	r0, r4
 80109a6:	f000 fe4b 	bl	8011640 <__lshift>
 80109aa:	9b00      	ldr	r3, [sp, #0]
 80109ac:	f8cd b014 	str.w	fp, [sp, #20]
 80109b0:	f003 0301 	and.w	r3, r3, #1
 80109b4:	46b1      	mov	r9, r6
 80109b6:	9307      	str	r3, [sp, #28]
 80109b8:	4606      	mov	r6, r0
 80109ba:	4639      	mov	r1, r7
 80109bc:	9804      	ldr	r0, [sp, #16]
 80109be:	f7ff faa5 	bl	800ff0c <quorem>
 80109c2:	4649      	mov	r1, r9
 80109c4:	4605      	mov	r5, r0
 80109c6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80109ca:	9804      	ldr	r0, [sp, #16]
 80109cc:	f000 fe8c 	bl	80116e8 <__mcmp>
 80109d0:	4632      	mov	r2, r6
 80109d2:	9000      	str	r0, [sp, #0]
 80109d4:	4639      	mov	r1, r7
 80109d6:	4620      	mov	r0, r4
 80109d8:	f000 fea0 	bl	801171c <__mdiff>
 80109dc:	68c3      	ldr	r3, [r0, #12]
 80109de:	4602      	mov	r2, r0
 80109e0:	bb03      	cbnz	r3, 8010a24 <_dtoa_r+0x9fc>
 80109e2:	4601      	mov	r1, r0
 80109e4:	9008      	str	r0, [sp, #32]
 80109e6:	9804      	ldr	r0, [sp, #16]
 80109e8:	f000 fe7e 	bl	80116e8 <__mcmp>
 80109ec:	9a08      	ldr	r2, [sp, #32]
 80109ee:	4603      	mov	r3, r0
 80109f0:	4611      	mov	r1, r2
 80109f2:	4620      	mov	r0, r4
 80109f4:	9308      	str	r3, [sp, #32]
 80109f6:	f000 fc57 	bl	80112a8 <_Bfree>
 80109fa:	9b08      	ldr	r3, [sp, #32]
 80109fc:	b9a3      	cbnz	r3, 8010a28 <_dtoa_r+0xa00>
 80109fe:	9a06      	ldr	r2, [sp, #24]
 8010a00:	b992      	cbnz	r2, 8010a28 <_dtoa_r+0xa00>
 8010a02:	9a07      	ldr	r2, [sp, #28]
 8010a04:	b982      	cbnz	r2, 8010a28 <_dtoa_r+0xa00>
 8010a06:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8010a0a:	d029      	beq.n	8010a60 <_dtoa_r+0xa38>
 8010a0c:	9b00      	ldr	r3, [sp, #0]
 8010a0e:	2b00      	cmp	r3, #0
 8010a10:	dd01      	ble.n	8010a16 <_dtoa_r+0x9ee>
 8010a12:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8010a16:	9b05      	ldr	r3, [sp, #20]
 8010a18:	1c5d      	adds	r5, r3, #1
 8010a1a:	f883 8000 	strb.w	r8, [r3]
 8010a1e:	e782      	b.n	8010926 <_dtoa_r+0x8fe>
 8010a20:	4630      	mov	r0, r6
 8010a22:	e7c2      	b.n	80109aa <_dtoa_r+0x982>
 8010a24:	2301      	movs	r3, #1
 8010a26:	e7e3      	b.n	80109f0 <_dtoa_r+0x9c8>
 8010a28:	9a00      	ldr	r2, [sp, #0]
 8010a2a:	2a00      	cmp	r2, #0
 8010a2c:	db04      	blt.n	8010a38 <_dtoa_r+0xa10>
 8010a2e:	d125      	bne.n	8010a7c <_dtoa_r+0xa54>
 8010a30:	9a06      	ldr	r2, [sp, #24]
 8010a32:	bb1a      	cbnz	r2, 8010a7c <_dtoa_r+0xa54>
 8010a34:	9a07      	ldr	r2, [sp, #28]
 8010a36:	bb0a      	cbnz	r2, 8010a7c <_dtoa_r+0xa54>
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	ddec      	ble.n	8010a16 <_dtoa_r+0x9ee>
 8010a3c:	2201      	movs	r2, #1
 8010a3e:	9904      	ldr	r1, [sp, #16]
 8010a40:	4620      	mov	r0, r4
 8010a42:	f000 fdfd 	bl	8011640 <__lshift>
 8010a46:	4639      	mov	r1, r7
 8010a48:	9004      	str	r0, [sp, #16]
 8010a4a:	f000 fe4d 	bl	80116e8 <__mcmp>
 8010a4e:	2800      	cmp	r0, #0
 8010a50:	dc03      	bgt.n	8010a5a <_dtoa_r+0xa32>
 8010a52:	d1e0      	bne.n	8010a16 <_dtoa_r+0x9ee>
 8010a54:	f018 0f01 	tst.w	r8, #1
 8010a58:	d0dd      	beq.n	8010a16 <_dtoa_r+0x9ee>
 8010a5a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8010a5e:	d1d8      	bne.n	8010a12 <_dtoa_r+0x9ea>
 8010a60:	9b05      	ldr	r3, [sp, #20]
 8010a62:	9a05      	ldr	r2, [sp, #20]
 8010a64:	1c5d      	adds	r5, r3, #1
 8010a66:	2339      	movs	r3, #57	; 0x39
 8010a68:	7013      	strb	r3, [r2, #0]
 8010a6a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010a6e:	2b39      	cmp	r3, #57	; 0x39
 8010a70:	f105 32ff 	add.w	r2, r5, #4294967295
 8010a74:	d04f      	beq.n	8010b16 <_dtoa_r+0xaee>
 8010a76:	3301      	adds	r3, #1
 8010a78:	7013      	strb	r3, [r2, #0]
 8010a7a:	e754      	b.n	8010926 <_dtoa_r+0x8fe>
 8010a7c:	9a05      	ldr	r2, [sp, #20]
 8010a7e:	2b00      	cmp	r3, #0
 8010a80:	f102 0501 	add.w	r5, r2, #1
 8010a84:	dd06      	ble.n	8010a94 <_dtoa_r+0xa6c>
 8010a86:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8010a8a:	d0e9      	beq.n	8010a60 <_dtoa_r+0xa38>
 8010a8c:	f108 0801 	add.w	r8, r8, #1
 8010a90:	9b05      	ldr	r3, [sp, #20]
 8010a92:	e7c2      	b.n	8010a1a <_dtoa_r+0x9f2>
 8010a94:	9a02      	ldr	r2, [sp, #8]
 8010a96:	f805 8c01 	strb.w	r8, [r5, #-1]
 8010a9a:	eba5 030b 	sub.w	r3, r5, fp
 8010a9e:	4293      	cmp	r3, r2
 8010aa0:	d021      	beq.n	8010ae6 <_dtoa_r+0xabe>
 8010aa2:	2300      	movs	r3, #0
 8010aa4:	220a      	movs	r2, #10
 8010aa6:	9904      	ldr	r1, [sp, #16]
 8010aa8:	4620      	mov	r0, r4
 8010aaa:	f000 fc14 	bl	80112d6 <__multadd>
 8010aae:	45b1      	cmp	r9, r6
 8010ab0:	9004      	str	r0, [sp, #16]
 8010ab2:	f04f 0300 	mov.w	r3, #0
 8010ab6:	f04f 020a 	mov.w	r2, #10
 8010aba:	4649      	mov	r1, r9
 8010abc:	4620      	mov	r0, r4
 8010abe:	d105      	bne.n	8010acc <_dtoa_r+0xaa4>
 8010ac0:	f000 fc09 	bl	80112d6 <__multadd>
 8010ac4:	4681      	mov	r9, r0
 8010ac6:	4606      	mov	r6, r0
 8010ac8:	9505      	str	r5, [sp, #20]
 8010aca:	e776      	b.n	80109ba <_dtoa_r+0x992>
 8010acc:	f000 fc03 	bl	80112d6 <__multadd>
 8010ad0:	4631      	mov	r1, r6
 8010ad2:	4681      	mov	r9, r0
 8010ad4:	2300      	movs	r3, #0
 8010ad6:	220a      	movs	r2, #10
 8010ad8:	4620      	mov	r0, r4
 8010ada:	f000 fbfc 	bl	80112d6 <__multadd>
 8010ade:	4606      	mov	r6, r0
 8010ae0:	e7f2      	b.n	8010ac8 <_dtoa_r+0xaa0>
 8010ae2:	f04f 0900 	mov.w	r9, #0
 8010ae6:	2201      	movs	r2, #1
 8010ae8:	9904      	ldr	r1, [sp, #16]
 8010aea:	4620      	mov	r0, r4
 8010aec:	f000 fda8 	bl	8011640 <__lshift>
 8010af0:	4639      	mov	r1, r7
 8010af2:	9004      	str	r0, [sp, #16]
 8010af4:	f000 fdf8 	bl	80116e8 <__mcmp>
 8010af8:	2800      	cmp	r0, #0
 8010afa:	dcb6      	bgt.n	8010a6a <_dtoa_r+0xa42>
 8010afc:	d102      	bne.n	8010b04 <_dtoa_r+0xadc>
 8010afe:	f018 0f01 	tst.w	r8, #1
 8010b02:	d1b2      	bne.n	8010a6a <_dtoa_r+0xa42>
 8010b04:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010b08:	2b30      	cmp	r3, #48	; 0x30
 8010b0a:	f105 32ff 	add.w	r2, r5, #4294967295
 8010b0e:	f47f af0a 	bne.w	8010926 <_dtoa_r+0x8fe>
 8010b12:	4615      	mov	r5, r2
 8010b14:	e7f6      	b.n	8010b04 <_dtoa_r+0xadc>
 8010b16:	4593      	cmp	fp, r2
 8010b18:	d105      	bne.n	8010b26 <_dtoa_r+0xafe>
 8010b1a:	2331      	movs	r3, #49	; 0x31
 8010b1c:	f10a 0a01 	add.w	sl, sl, #1
 8010b20:	f88b 3000 	strb.w	r3, [fp]
 8010b24:	e6ff      	b.n	8010926 <_dtoa_r+0x8fe>
 8010b26:	4615      	mov	r5, r2
 8010b28:	e79f      	b.n	8010a6a <_dtoa_r+0xa42>
 8010b2a:	f8df b064 	ldr.w	fp, [pc, #100]	; 8010b90 <_dtoa_r+0xb68>
 8010b2e:	e007      	b.n	8010b40 <_dtoa_r+0xb18>
 8010b30:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010b32:	f8df b060 	ldr.w	fp, [pc, #96]	; 8010b94 <_dtoa_r+0xb6c>
 8010b36:	b11b      	cbz	r3, 8010b40 <_dtoa_r+0xb18>
 8010b38:	f10b 0308 	add.w	r3, fp, #8
 8010b3c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010b3e:	6013      	str	r3, [r2, #0]
 8010b40:	4658      	mov	r0, fp
 8010b42:	b017      	add	sp, #92	; 0x5c
 8010b44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b48:	9b06      	ldr	r3, [sp, #24]
 8010b4a:	2b01      	cmp	r3, #1
 8010b4c:	f77f ae35 	ble.w	80107ba <_dtoa_r+0x792>
 8010b50:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010b52:	9307      	str	r3, [sp, #28]
 8010b54:	e649      	b.n	80107ea <_dtoa_r+0x7c2>
 8010b56:	9b02      	ldr	r3, [sp, #8]
 8010b58:	2b00      	cmp	r3, #0
 8010b5a:	dc03      	bgt.n	8010b64 <_dtoa_r+0xb3c>
 8010b5c:	9b06      	ldr	r3, [sp, #24]
 8010b5e:	2b02      	cmp	r3, #2
 8010b60:	f73f aecc 	bgt.w	80108fc <_dtoa_r+0x8d4>
 8010b64:	465d      	mov	r5, fp
 8010b66:	4639      	mov	r1, r7
 8010b68:	9804      	ldr	r0, [sp, #16]
 8010b6a:	f7ff f9cf 	bl	800ff0c <quorem>
 8010b6e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8010b72:	f805 8b01 	strb.w	r8, [r5], #1
 8010b76:	9a02      	ldr	r2, [sp, #8]
 8010b78:	eba5 030b 	sub.w	r3, r5, fp
 8010b7c:	429a      	cmp	r2, r3
 8010b7e:	ddb0      	ble.n	8010ae2 <_dtoa_r+0xaba>
 8010b80:	2300      	movs	r3, #0
 8010b82:	220a      	movs	r2, #10
 8010b84:	9904      	ldr	r1, [sp, #16]
 8010b86:	4620      	mov	r0, r4
 8010b88:	f000 fba5 	bl	80112d6 <__multadd>
 8010b8c:	9004      	str	r0, [sp, #16]
 8010b8e:	e7ea      	b.n	8010b66 <_dtoa_r+0xb3e>
 8010b90:	08012a9c 	.word	0x08012a9c
 8010b94:	08012b18 	.word	0x08012b18

08010b98 <rshift>:
 8010b98:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010b9a:	6906      	ldr	r6, [r0, #16]
 8010b9c:	114b      	asrs	r3, r1, #5
 8010b9e:	429e      	cmp	r6, r3
 8010ba0:	f100 0414 	add.w	r4, r0, #20
 8010ba4:	dd30      	ble.n	8010c08 <rshift+0x70>
 8010ba6:	f011 011f 	ands.w	r1, r1, #31
 8010baa:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8010bae:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8010bb2:	d108      	bne.n	8010bc6 <rshift+0x2e>
 8010bb4:	4621      	mov	r1, r4
 8010bb6:	42b2      	cmp	r2, r6
 8010bb8:	460b      	mov	r3, r1
 8010bba:	d211      	bcs.n	8010be0 <rshift+0x48>
 8010bbc:	f852 3b04 	ldr.w	r3, [r2], #4
 8010bc0:	f841 3b04 	str.w	r3, [r1], #4
 8010bc4:	e7f7      	b.n	8010bb6 <rshift+0x1e>
 8010bc6:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8010bca:	f1c1 0c20 	rsb	ip, r1, #32
 8010bce:	40cd      	lsrs	r5, r1
 8010bd0:	3204      	adds	r2, #4
 8010bd2:	4623      	mov	r3, r4
 8010bd4:	42b2      	cmp	r2, r6
 8010bd6:	4617      	mov	r7, r2
 8010bd8:	d30c      	bcc.n	8010bf4 <rshift+0x5c>
 8010bda:	601d      	str	r5, [r3, #0]
 8010bdc:	b105      	cbz	r5, 8010be0 <rshift+0x48>
 8010bde:	3304      	adds	r3, #4
 8010be0:	1b1a      	subs	r2, r3, r4
 8010be2:	42a3      	cmp	r3, r4
 8010be4:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010be8:	bf08      	it	eq
 8010bea:	2300      	moveq	r3, #0
 8010bec:	6102      	str	r2, [r0, #16]
 8010bee:	bf08      	it	eq
 8010bf0:	6143      	streq	r3, [r0, #20]
 8010bf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010bf4:	683f      	ldr	r7, [r7, #0]
 8010bf6:	fa07 f70c 	lsl.w	r7, r7, ip
 8010bfa:	433d      	orrs	r5, r7
 8010bfc:	f843 5b04 	str.w	r5, [r3], #4
 8010c00:	f852 5b04 	ldr.w	r5, [r2], #4
 8010c04:	40cd      	lsrs	r5, r1
 8010c06:	e7e5      	b.n	8010bd4 <rshift+0x3c>
 8010c08:	4623      	mov	r3, r4
 8010c0a:	e7e9      	b.n	8010be0 <rshift+0x48>

08010c0c <__hexdig_fun>:
 8010c0c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8010c10:	2b09      	cmp	r3, #9
 8010c12:	d802      	bhi.n	8010c1a <__hexdig_fun+0xe>
 8010c14:	3820      	subs	r0, #32
 8010c16:	b2c0      	uxtb	r0, r0
 8010c18:	4770      	bx	lr
 8010c1a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8010c1e:	2b05      	cmp	r3, #5
 8010c20:	d801      	bhi.n	8010c26 <__hexdig_fun+0x1a>
 8010c22:	3847      	subs	r0, #71	; 0x47
 8010c24:	e7f7      	b.n	8010c16 <__hexdig_fun+0xa>
 8010c26:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8010c2a:	2b05      	cmp	r3, #5
 8010c2c:	d801      	bhi.n	8010c32 <__hexdig_fun+0x26>
 8010c2e:	3827      	subs	r0, #39	; 0x27
 8010c30:	e7f1      	b.n	8010c16 <__hexdig_fun+0xa>
 8010c32:	2000      	movs	r0, #0
 8010c34:	4770      	bx	lr

08010c36 <__gethex>:
 8010c36:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c3a:	b08b      	sub	sp, #44	; 0x2c
 8010c3c:	468a      	mov	sl, r1
 8010c3e:	9002      	str	r0, [sp, #8]
 8010c40:	9816      	ldr	r0, [sp, #88]	; 0x58
 8010c42:	9306      	str	r3, [sp, #24]
 8010c44:	4690      	mov	r8, r2
 8010c46:	f000 fad0 	bl	80111ea <__localeconv_l>
 8010c4a:	6803      	ldr	r3, [r0, #0]
 8010c4c:	9303      	str	r3, [sp, #12]
 8010c4e:	4618      	mov	r0, r3
 8010c50:	f7ef fade 	bl	8000210 <strlen>
 8010c54:	9b03      	ldr	r3, [sp, #12]
 8010c56:	9001      	str	r0, [sp, #4]
 8010c58:	4403      	add	r3, r0
 8010c5a:	f04f 0b00 	mov.w	fp, #0
 8010c5e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8010c62:	9307      	str	r3, [sp, #28]
 8010c64:	f8da 3000 	ldr.w	r3, [sl]
 8010c68:	3302      	adds	r3, #2
 8010c6a:	461f      	mov	r7, r3
 8010c6c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8010c70:	2830      	cmp	r0, #48	; 0x30
 8010c72:	d06c      	beq.n	8010d4e <__gethex+0x118>
 8010c74:	f7ff ffca 	bl	8010c0c <__hexdig_fun>
 8010c78:	4604      	mov	r4, r0
 8010c7a:	2800      	cmp	r0, #0
 8010c7c:	d16a      	bne.n	8010d54 <__gethex+0x11e>
 8010c7e:	9a01      	ldr	r2, [sp, #4]
 8010c80:	9903      	ldr	r1, [sp, #12]
 8010c82:	4638      	mov	r0, r7
 8010c84:	f001 f8f4 	bl	8011e70 <strncmp>
 8010c88:	2800      	cmp	r0, #0
 8010c8a:	d166      	bne.n	8010d5a <__gethex+0x124>
 8010c8c:	9b01      	ldr	r3, [sp, #4]
 8010c8e:	5cf8      	ldrb	r0, [r7, r3]
 8010c90:	18fe      	adds	r6, r7, r3
 8010c92:	f7ff ffbb 	bl	8010c0c <__hexdig_fun>
 8010c96:	2800      	cmp	r0, #0
 8010c98:	d062      	beq.n	8010d60 <__gethex+0x12a>
 8010c9a:	4633      	mov	r3, r6
 8010c9c:	7818      	ldrb	r0, [r3, #0]
 8010c9e:	2830      	cmp	r0, #48	; 0x30
 8010ca0:	461f      	mov	r7, r3
 8010ca2:	f103 0301 	add.w	r3, r3, #1
 8010ca6:	d0f9      	beq.n	8010c9c <__gethex+0x66>
 8010ca8:	f7ff ffb0 	bl	8010c0c <__hexdig_fun>
 8010cac:	fab0 f580 	clz	r5, r0
 8010cb0:	096d      	lsrs	r5, r5, #5
 8010cb2:	4634      	mov	r4, r6
 8010cb4:	f04f 0b01 	mov.w	fp, #1
 8010cb8:	463a      	mov	r2, r7
 8010cba:	4616      	mov	r6, r2
 8010cbc:	3201      	adds	r2, #1
 8010cbe:	7830      	ldrb	r0, [r6, #0]
 8010cc0:	f7ff ffa4 	bl	8010c0c <__hexdig_fun>
 8010cc4:	2800      	cmp	r0, #0
 8010cc6:	d1f8      	bne.n	8010cba <__gethex+0x84>
 8010cc8:	9a01      	ldr	r2, [sp, #4]
 8010cca:	9903      	ldr	r1, [sp, #12]
 8010ccc:	4630      	mov	r0, r6
 8010cce:	f001 f8cf 	bl	8011e70 <strncmp>
 8010cd2:	b950      	cbnz	r0, 8010cea <__gethex+0xb4>
 8010cd4:	b954      	cbnz	r4, 8010cec <__gethex+0xb6>
 8010cd6:	9b01      	ldr	r3, [sp, #4]
 8010cd8:	18f4      	adds	r4, r6, r3
 8010cda:	4622      	mov	r2, r4
 8010cdc:	4616      	mov	r6, r2
 8010cde:	3201      	adds	r2, #1
 8010ce0:	7830      	ldrb	r0, [r6, #0]
 8010ce2:	f7ff ff93 	bl	8010c0c <__hexdig_fun>
 8010ce6:	2800      	cmp	r0, #0
 8010ce8:	d1f8      	bne.n	8010cdc <__gethex+0xa6>
 8010cea:	b10c      	cbz	r4, 8010cf0 <__gethex+0xba>
 8010cec:	1ba4      	subs	r4, r4, r6
 8010cee:	00a4      	lsls	r4, r4, #2
 8010cf0:	7833      	ldrb	r3, [r6, #0]
 8010cf2:	2b50      	cmp	r3, #80	; 0x50
 8010cf4:	d001      	beq.n	8010cfa <__gethex+0xc4>
 8010cf6:	2b70      	cmp	r3, #112	; 0x70
 8010cf8:	d140      	bne.n	8010d7c <__gethex+0x146>
 8010cfa:	7873      	ldrb	r3, [r6, #1]
 8010cfc:	2b2b      	cmp	r3, #43	; 0x2b
 8010cfe:	d031      	beq.n	8010d64 <__gethex+0x12e>
 8010d00:	2b2d      	cmp	r3, #45	; 0x2d
 8010d02:	d033      	beq.n	8010d6c <__gethex+0x136>
 8010d04:	1c71      	adds	r1, r6, #1
 8010d06:	f04f 0900 	mov.w	r9, #0
 8010d0a:	7808      	ldrb	r0, [r1, #0]
 8010d0c:	f7ff ff7e 	bl	8010c0c <__hexdig_fun>
 8010d10:	1e43      	subs	r3, r0, #1
 8010d12:	b2db      	uxtb	r3, r3
 8010d14:	2b18      	cmp	r3, #24
 8010d16:	d831      	bhi.n	8010d7c <__gethex+0x146>
 8010d18:	f1a0 0210 	sub.w	r2, r0, #16
 8010d1c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010d20:	f7ff ff74 	bl	8010c0c <__hexdig_fun>
 8010d24:	1e43      	subs	r3, r0, #1
 8010d26:	b2db      	uxtb	r3, r3
 8010d28:	2b18      	cmp	r3, #24
 8010d2a:	d922      	bls.n	8010d72 <__gethex+0x13c>
 8010d2c:	f1b9 0f00 	cmp.w	r9, #0
 8010d30:	d000      	beq.n	8010d34 <__gethex+0xfe>
 8010d32:	4252      	negs	r2, r2
 8010d34:	4414      	add	r4, r2
 8010d36:	f8ca 1000 	str.w	r1, [sl]
 8010d3a:	b30d      	cbz	r5, 8010d80 <__gethex+0x14a>
 8010d3c:	f1bb 0f00 	cmp.w	fp, #0
 8010d40:	bf0c      	ite	eq
 8010d42:	2706      	moveq	r7, #6
 8010d44:	2700      	movne	r7, #0
 8010d46:	4638      	mov	r0, r7
 8010d48:	b00b      	add	sp, #44	; 0x2c
 8010d4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d4e:	f10b 0b01 	add.w	fp, fp, #1
 8010d52:	e78a      	b.n	8010c6a <__gethex+0x34>
 8010d54:	2500      	movs	r5, #0
 8010d56:	462c      	mov	r4, r5
 8010d58:	e7ae      	b.n	8010cb8 <__gethex+0x82>
 8010d5a:	463e      	mov	r6, r7
 8010d5c:	2501      	movs	r5, #1
 8010d5e:	e7c7      	b.n	8010cf0 <__gethex+0xba>
 8010d60:	4604      	mov	r4, r0
 8010d62:	e7fb      	b.n	8010d5c <__gethex+0x126>
 8010d64:	f04f 0900 	mov.w	r9, #0
 8010d68:	1cb1      	adds	r1, r6, #2
 8010d6a:	e7ce      	b.n	8010d0a <__gethex+0xd4>
 8010d6c:	f04f 0901 	mov.w	r9, #1
 8010d70:	e7fa      	b.n	8010d68 <__gethex+0x132>
 8010d72:	230a      	movs	r3, #10
 8010d74:	fb03 0202 	mla	r2, r3, r2, r0
 8010d78:	3a10      	subs	r2, #16
 8010d7a:	e7cf      	b.n	8010d1c <__gethex+0xe6>
 8010d7c:	4631      	mov	r1, r6
 8010d7e:	e7da      	b.n	8010d36 <__gethex+0x100>
 8010d80:	1bf3      	subs	r3, r6, r7
 8010d82:	3b01      	subs	r3, #1
 8010d84:	4629      	mov	r1, r5
 8010d86:	2b07      	cmp	r3, #7
 8010d88:	dc49      	bgt.n	8010e1e <__gethex+0x1e8>
 8010d8a:	9802      	ldr	r0, [sp, #8]
 8010d8c:	f000 fa58 	bl	8011240 <_Balloc>
 8010d90:	9b01      	ldr	r3, [sp, #4]
 8010d92:	f100 0914 	add.w	r9, r0, #20
 8010d96:	f04f 0b00 	mov.w	fp, #0
 8010d9a:	f1c3 0301 	rsb	r3, r3, #1
 8010d9e:	4605      	mov	r5, r0
 8010da0:	f8cd 9010 	str.w	r9, [sp, #16]
 8010da4:	46da      	mov	sl, fp
 8010da6:	9308      	str	r3, [sp, #32]
 8010da8:	42b7      	cmp	r7, r6
 8010daa:	d33b      	bcc.n	8010e24 <__gethex+0x1ee>
 8010dac:	9804      	ldr	r0, [sp, #16]
 8010dae:	f840 ab04 	str.w	sl, [r0], #4
 8010db2:	eba0 0009 	sub.w	r0, r0, r9
 8010db6:	1080      	asrs	r0, r0, #2
 8010db8:	6128      	str	r0, [r5, #16]
 8010dba:	0147      	lsls	r7, r0, #5
 8010dbc:	4650      	mov	r0, sl
 8010dbe:	f000 fb03 	bl	80113c8 <__hi0bits>
 8010dc2:	f8d8 6000 	ldr.w	r6, [r8]
 8010dc6:	1a3f      	subs	r7, r7, r0
 8010dc8:	42b7      	cmp	r7, r6
 8010dca:	dd64      	ble.n	8010e96 <__gethex+0x260>
 8010dcc:	1bbf      	subs	r7, r7, r6
 8010dce:	4639      	mov	r1, r7
 8010dd0:	4628      	mov	r0, r5
 8010dd2:	f000 fe13 	bl	80119fc <__any_on>
 8010dd6:	4682      	mov	sl, r0
 8010dd8:	b178      	cbz	r0, 8010dfa <__gethex+0x1c4>
 8010dda:	1e7b      	subs	r3, r7, #1
 8010ddc:	1159      	asrs	r1, r3, #5
 8010dde:	f003 021f 	and.w	r2, r3, #31
 8010de2:	f04f 0a01 	mov.w	sl, #1
 8010de6:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8010dea:	fa0a f202 	lsl.w	r2, sl, r2
 8010dee:	420a      	tst	r2, r1
 8010df0:	d003      	beq.n	8010dfa <__gethex+0x1c4>
 8010df2:	4553      	cmp	r3, sl
 8010df4:	dc46      	bgt.n	8010e84 <__gethex+0x24e>
 8010df6:	f04f 0a02 	mov.w	sl, #2
 8010dfa:	4639      	mov	r1, r7
 8010dfc:	4628      	mov	r0, r5
 8010dfe:	f7ff fecb 	bl	8010b98 <rshift>
 8010e02:	443c      	add	r4, r7
 8010e04:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010e08:	42a3      	cmp	r3, r4
 8010e0a:	da52      	bge.n	8010eb2 <__gethex+0x27c>
 8010e0c:	4629      	mov	r1, r5
 8010e0e:	9802      	ldr	r0, [sp, #8]
 8010e10:	f000 fa4a 	bl	80112a8 <_Bfree>
 8010e14:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010e16:	2300      	movs	r3, #0
 8010e18:	6013      	str	r3, [r2, #0]
 8010e1a:	27a3      	movs	r7, #163	; 0xa3
 8010e1c:	e793      	b.n	8010d46 <__gethex+0x110>
 8010e1e:	3101      	adds	r1, #1
 8010e20:	105b      	asrs	r3, r3, #1
 8010e22:	e7b0      	b.n	8010d86 <__gethex+0x150>
 8010e24:	1e73      	subs	r3, r6, #1
 8010e26:	9305      	str	r3, [sp, #20]
 8010e28:	9a07      	ldr	r2, [sp, #28]
 8010e2a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010e2e:	4293      	cmp	r3, r2
 8010e30:	d018      	beq.n	8010e64 <__gethex+0x22e>
 8010e32:	f1bb 0f20 	cmp.w	fp, #32
 8010e36:	d107      	bne.n	8010e48 <__gethex+0x212>
 8010e38:	9b04      	ldr	r3, [sp, #16]
 8010e3a:	f8c3 a000 	str.w	sl, [r3]
 8010e3e:	3304      	adds	r3, #4
 8010e40:	f04f 0a00 	mov.w	sl, #0
 8010e44:	9304      	str	r3, [sp, #16]
 8010e46:	46d3      	mov	fp, sl
 8010e48:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8010e4c:	f7ff fede 	bl	8010c0c <__hexdig_fun>
 8010e50:	f000 000f 	and.w	r0, r0, #15
 8010e54:	fa00 f00b 	lsl.w	r0, r0, fp
 8010e58:	ea4a 0a00 	orr.w	sl, sl, r0
 8010e5c:	f10b 0b04 	add.w	fp, fp, #4
 8010e60:	9b05      	ldr	r3, [sp, #20]
 8010e62:	e00d      	b.n	8010e80 <__gethex+0x24a>
 8010e64:	9b05      	ldr	r3, [sp, #20]
 8010e66:	9a08      	ldr	r2, [sp, #32]
 8010e68:	4413      	add	r3, r2
 8010e6a:	42bb      	cmp	r3, r7
 8010e6c:	d3e1      	bcc.n	8010e32 <__gethex+0x1fc>
 8010e6e:	4618      	mov	r0, r3
 8010e70:	9a01      	ldr	r2, [sp, #4]
 8010e72:	9903      	ldr	r1, [sp, #12]
 8010e74:	9309      	str	r3, [sp, #36]	; 0x24
 8010e76:	f000 fffb 	bl	8011e70 <strncmp>
 8010e7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010e7c:	2800      	cmp	r0, #0
 8010e7e:	d1d8      	bne.n	8010e32 <__gethex+0x1fc>
 8010e80:	461e      	mov	r6, r3
 8010e82:	e791      	b.n	8010da8 <__gethex+0x172>
 8010e84:	1eb9      	subs	r1, r7, #2
 8010e86:	4628      	mov	r0, r5
 8010e88:	f000 fdb8 	bl	80119fc <__any_on>
 8010e8c:	2800      	cmp	r0, #0
 8010e8e:	d0b2      	beq.n	8010df6 <__gethex+0x1c0>
 8010e90:	f04f 0a03 	mov.w	sl, #3
 8010e94:	e7b1      	b.n	8010dfa <__gethex+0x1c4>
 8010e96:	da09      	bge.n	8010eac <__gethex+0x276>
 8010e98:	1bf7      	subs	r7, r6, r7
 8010e9a:	4629      	mov	r1, r5
 8010e9c:	463a      	mov	r2, r7
 8010e9e:	9802      	ldr	r0, [sp, #8]
 8010ea0:	f000 fbce 	bl	8011640 <__lshift>
 8010ea4:	1be4      	subs	r4, r4, r7
 8010ea6:	4605      	mov	r5, r0
 8010ea8:	f100 0914 	add.w	r9, r0, #20
 8010eac:	f04f 0a00 	mov.w	sl, #0
 8010eb0:	e7a8      	b.n	8010e04 <__gethex+0x1ce>
 8010eb2:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8010eb6:	42a0      	cmp	r0, r4
 8010eb8:	dd6a      	ble.n	8010f90 <__gethex+0x35a>
 8010eba:	1b04      	subs	r4, r0, r4
 8010ebc:	42a6      	cmp	r6, r4
 8010ebe:	dc2e      	bgt.n	8010f1e <__gethex+0x2e8>
 8010ec0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010ec4:	2b02      	cmp	r3, #2
 8010ec6:	d022      	beq.n	8010f0e <__gethex+0x2d8>
 8010ec8:	2b03      	cmp	r3, #3
 8010eca:	d024      	beq.n	8010f16 <__gethex+0x2e0>
 8010ecc:	2b01      	cmp	r3, #1
 8010ece:	d115      	bne.n	8010efc <__gethex+0x2c6>
 8010ed0:	42a6      	cmp	r6, r4
 8010ed2:	d113      	bne.n	8010efc <__gethex+0x2c6>
 8010ed4:	2e01      	cmp	r6, #1
 8010ed6:	dc0b      	bgt.n	8010ef0 <__gethex+0x2ba>
 8010ed8:	9a06      	ldr	r2, [sp, #24]
 8010eda:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010ede:	6013      	str	r3, [r2, #0]
 8010ee0:	2301      	movs	r3, #1
 8010ee2:	612b      	str	r3, [r5, #16]
 8010ee4:	f8c9 3000 	str.w	r3, [r9]
 8010ee8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010eea:	2762      	movs	r7, #98	; 0x62
 8010eec:	601d      	str	r5, [r3, #0]
 8010eee:	e72a      	b.n	8010d46 <__gethex+0x110>
 8010ef0:	1e71      	subs	r1, r6, #1
 8010ef2:	4628      	mov	r0, r5
 8010ef4:	f000 fd82 	bl	80119fc <__any_on>
 8010ef8:	2800      	cmp	r0, #0
 8010efa:	d1ed      	bne.n	8010ed8 <__gethex+0x2a2>
 8010efc:	4629      	mov	r1, r5
 8010efe:	9802      	ldr	r0, [sp, #8]
 8010f00:	f000 f9d2 	bl	80112a8 <_Bfree>
 8010f04:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8010f06:	2300      	movs	r3, #0
 8010f08:	6013      	str	r3, [r2, #0]
 8010f0a:	2750      	movs	r7, #80	; 0x50
 8010f0c:	e71b      	b.n	8010d46 <__gethex+0x110>
 8010f0e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010f10:	2b00      	cmp	r3, #0
 8010f12:	d0e1      	beq.n	8010ed8 <__gethex+0x2a2>
 8010f14:	e7f2      	b.n	8010efc <__gethex+0x2c6>
 8010f16:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010f18:	2b00      	cmp	r3, #0
 8010f1a:	d1dd      	bne.n	8010ed8 <__gethex+0x2a2>
 8010f1c:	e7ee      	b.n	8010efc <__gethex+0x2c6>
 8010f1e:	1e67      	subs	r7, r4, #1
 8010f20:	f1ba 0f00 	cmp.w	sl, #0
 8010f24:	d131      	bne.n	8010f8a <__gethex+0x354>
 8010f26:	b127      	cbz	r7, 8010f32 <__gethex+0x2fc>
 8010f28:	4639      	mov	r1, r7
 8010f2a:	4628      	mov	r0, r5
 8010f2c:	f000 fd66 	bl	80119fc <__any_on>
 8010f30:	4682      	mov	sl, r0
 8010f32:	117a      	asrs	r2, r7, #5
 8010f34:	2301      	movs	r3, #1
 8010f36:	f007 071f 	and.w	r7, r7, #31
 8010f3a:	fa03 f707 	lsl.w	r7, r3, r7
 8010f3e:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8010f42:	4621      	mov	r1, r4
 8010f44:	421f      	tst	r7, r3
 8010f46:	4628      	mov	r0, r5
 8010f48:	bf18      	it	ne
 8010f4a:	f04a 0a02 	orrne.w	sl, sl, #2
 8010f4e:	1b36      	subs	r6, r6, r4
 8010f50:	f7ff fe22 	bl	8010b98 <rshift>
 8010f54:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8010f58:	2702      	movs	r7, #2
 8010f5a:	f1ba 0f00 	cmp.w	sl, #0
 8010f5e:	d048      	beq.n	8010ff2 <__gethex+0x3bc>
 8010f60:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010f64:	2b02      	cmp	r3, #2
 8010f66:	d015      	beq.n	8010f94 <__gethex+0x35e>
 8010f68:	2b03      	cmp	r3, #3
 8010f6a:	d017      	beq.n	8010f9c <__gethex+0x366>
 8010f6c:	2b01      	cmp	r3, #1
 8010f6e:	d109      	bne.n	8010f84 <__gethex+0x34e>
 8010f70:	f01a 0f02 	tst.w	sl, #2
 8010f74:	d006      	beq.n	8010f84 <__gethex+0x34e>
 8010f76:	f8d9 3000 	ldr.w	r3, [r9]
 8010f7a:	ea4a 0a03 	orr.w	sl, sl, r3
 8010f7e:	f01a 0f01 	tst.w	sl, #1
 8010f82:	d10e      	bne.n	8010fa2 <__gethex+0x36c>
 8010f84:	f047 0710 	orr.w	r7, r7, #16
 8010f88:	e033      	b.n	8010ff2 <__gethex+0x3bc>
 8010f8a:	f04f 0a01 	mov.w	sl, #1
 8010f8e:	e7d0      	b.n	8010f32 <__gethex+0x2fc>
 8010f90:	2701      	movs	r7, #1
 8010f92:	e7e2      	b.n	8010f5a <__gethex+0x324>
 8010f94:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010f96:	f1c3 0301 	rsb	r3, r3, #1
 8010f9a:	9315      	str	r3, [sp, #84]	; 0x54
 8010f9c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010f9e:	2b00      	cmp	r3, #0
 8010fa0:	d0f0      	beq.n	8010f84 <__gethex+0x34e>
 8010fa2:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8010fa6:	f105 0314 	add.w	r3, r5, #20
 8010faa:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8010fae:	eb03 010a 	add.w	r1, r3, sl
 8010fb2:	f04f 0c00 	mov.w	ip, #0
 8010fb6:	4618      	mov	r0, r3
 8010fb8:	f853 2b04 	ldr.w	r2, [r3], #4
 8010fbc:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010fc0:	d01c      	beq.n	8010ffc <__gethex+0x3c6>
 8010fc2:	3201      	adds	r2, #1
 8010fc4:	6002      	str	r2, [r0, #0]
 8010fc6:	2f02      	cmp	r7, #2
 8010fc8:	f105 0314 	add.w	r3, r5, #20
 8010fcc:	d138      	bne.n	8011040 <__gethex+0x40a>
 8010fce:	f8d8 2000 	ldr.w	r2, [r8]
 8010fd2:	3a01      	subs	r2, #1
 8010fd4:	42b2      	cmp	r2, r6
 8010fd6:	d10a      	bne.n	8010fee <__gethex+0x3b8>
 8010fd8:	1171      	asrs	r1, r6, #5
 8010fda:	2201      	movs	r2, #1
 8010fdc:	f006 061f 	and.w	r6, r6, #31
 8010fe0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010fe4:	fa02 f606 	lsl.w	r6, r2, r6
 8010fe8:	421e      	tst	r6, r3
 8010fea:	bf18      	it	ne
 8010fec:	4617      	movne	r7, r2
 8010fee:	f047 0720 	orr.w	r7, r7, #32
 8010ff2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010ff4:	601d      	str	r5, [r3, #0]
 8010ff6:	9b06      	ldr	r3, [sp, #24]
 8010ff8:	601c      	str	r4, [r3, #0]
 8010ffa:	e6a4      	b.n	8010d46 <__gethex+0x110>
 8010ffc:	4299      	cmp	r1, r3
 8010ffe:	f843 cc04 	str.w	ip, [r3, #-4]
 8011002:	d8d8      	bhi.n	8010fb6 <__gethex+0x380>
 8011004:	68ab      	ldr	r3, [r5, #8]
 8011006:	4599      	cmp	r9, r3
 8011008:	db12      	blt.n	8011030 <__gethex+0x3fa>
 801100a:	6869      	ldr	r1, [r5, #4]
 801100c:	9802      	ldr	r0, [sp, #8]
 801100e:	3101      	adds	r1, #1
 8011010:	f000 f916 	bl	8011240 <_Balloc>
 8011014:	692a      	ldr	r2, [r5, #16]
 8011016:	3202      	adds	r2, #2
 8011018:	f105 010c 	add.w	r1, r5, #12
 801101c:	4683      	mov	fp, r0
 801101e:	0092      	lsls	r2, r2, #2
 8011020:	300c      	adds	r0, #12
 8011022:	f7fd f9f7 	bl	800e414 <memcpy>
 8011026:	4629      	mov	r1, r5
 8011028:	9802      	ldr	r0, [sp, #8]
 801102a:	f000 f93d 	bl	80112a8 <_Bfree>
 801102e:	465d      	mov	r5, fp
 8011030:	692b      	ldr	r3, [r5, #16]
 8011032:	1c5a      	adds	r2, r3, #1
 8011034:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8011038:	612a      	str	r2, [r5, #16]
 801103a:	2201      	movs	r2, #1
 801103c:	615a      	str	r2, [r3, #20]
 801103e:	e7c2      	b.n	8010fc6 <__gethex+0x390>
 8011040:	692a      	ldr	r2, [r5, #16]
 8011042:	454a      	cmp	r2, r9
 8011044:	dd0b      	ble.n	801105e <__gethex+0x428>
 8011046:	2101      	movs	r1, #1
 8011048:	4628      	mov	r0, r5
 801104a:	f7ff fda5 	bl	8010b98 <rshift>
 801104e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011052:	3401      	adds	r4, #1
 8011054:	42a3      	cmp	r3, r4
 8011056:	f6ff aed9 	blt.w	8010e0c <__gethex+0x1d6>
 801105a:	2701      	movs	r7, #1
 801105c:	e7c7      	b.n	8010fee <__gethex+0x3b8>
 801105e:	f016 061f 	ands.w	r6, r6, #31
 8011062:	d0fa      	beq.n	801105a <__gethex+0x424>
 8011064:	449a      	add	sl, r3
 8011066:	f1c6 0620 	rsb	r6, r6, #32
 801106a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801106e:	f000 f9ab 	bl	80113c8 <__hi0bits>
 8011072:	42b0      	cmp	r0, r6
 8011074:	dbe7      	blt.n	8011046 <__gethex+0x410>
 8011076:	e7f0      	b.n	801105a <__gethex+0x424>

08011078 <L_shift>:
 8011078:	f1c2 0208 	rsb	r2, r2, #8
 801107c:	0092      	lsls	r2, r2, #2
 801107e:	b570      	push	{r4, r5, r6, lr}
 8011080:	f1c2 0620 	rsb	r6, r2, #32
 8011084:	6843      	ldr	r3, [r0, #4]
 8011086:	6804      	ldr	r4, [r0, #0]
 8011088:	fa03 f506 	lsl.w	r5, r3, r6
 801108c:	432c      	orrs	r4, r5
 801108e:	40d3      	lsrs	r3, r2
 8011090:	6004      	str	r4, [r0, #0]
 8011092:	f840 3f04 	str.w	r3, [r0, #4]!
 8011096:	4288      	cmp	r0, r1
 8011098:	d3f4      	bcc.n	8011084 <L_shift+0xc>
 801109a:	bd70      	pop	{r4, r5, r6, pc}

0801109c <__match>:
 801109c:	b530      	push	{r4, r5, lr}
 801109e:	6803      	ldr	r3, [r0, #0]
 80110a0:	3301      	adds	r3, #1
 80110a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80110a6:	b914      	cbnz	r4, 80110ae <__match+0x12>
 80110a8:	6003      	str	r3, [r0, #0]
 80110aa:	2001      	movs	r0, #1
 80110ac:	bd30      	pop	{r4, r5, pc}
 80110ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80110b2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80110b6:	2d19      	cmp	r5, #25
 80110b8:	bf98      	it	ls
 80110ba:	3220      	addls	r2, #32
 80110bc:	42a2      	cmp	r2, r4
 80110be:	d0f0      	beq.n	80110a2 <__match+0x6>
 80110c0:	2000      	movs	r0, #0
 80110c2:	e7f3      	b.n	80110ac <__match+0x10>

080110c4 <__hexnan>:
 80110c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80110c8:	680b      	ldr	r3, [r1, #0]
 80110ca:	6801      	ldr	r1, [r0, #0]
 80110cc:	115f      	asrs	r7, r3, #5
 80110ce:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80110d2:	f013 031f 	ands.w	r3, r3, #31
 80110d6:	b087      	sub	sp, #28
 80110d8:	bf18      	it	ne
 80110da:	3704      	addne	r7, #4
 80110dc:	2500      	movs	r5, #0
 80110de:	1f3e      	subs	r6, r7, #4
 80110e0:	4682      	mov	sl, r0
 80110e2:	4690      	mov	r8, r2
 80110e4:	9301      	str	r3, [sp, #4]
 80110e6:	f847 5c04 	str.w	r5, [r7, #-4]
 80110ea:	46b1      	mov	r9, r6
 80110ec:	4634      	mov	r4, r6
 80110ee:	9502      	str	r5, [sp, #8]
 80110f0:	46ab      	mov	fp, r5
 80110f2:	784a      	ldrb	r2, [r1, #1]
 80110f4:	1c4b      	adds	r3, r1, #1
 80110f6:	9303      	str	r3, [sp, #12]
 80110f8:	b342      	cbz	r2, 801114c <__hexnan+0x88>
 80110fa:	4610      	mov	r0, r2
 80110fc:	9105      	str	r1, [sp, #20]
 80110fe:	9204      	str	r2, [sp, #16]
 8011100:	f7ff fd84 	bl	8010c0c <__hexdig_fun>
 8011104:	2800      	cmp	r0, #0
 8011106:	d143      	bne.n	8011190 <__hexnan+0xcc>
 8011108:	9a04      	ldr	r2, [sp, #16]
 801110a:	9905      	ldr	r1, [sp, #20]
 801110c:	2a20      	cmp	r2, #32
 801110e:	d818      	bhi.n	8011142 <__hexnan+0x7e>
 8011110:	9b02      	ldr	r3, [sp, #8]
 8011112:	459b      	cmp	fp, r3
 8011114:	dd13      	ble.n	801113e <__hexnan+0x7a>
 8011116:	454c      	cmp	r4, r9
 8011118:	d206      	bcs.n	8011128 <__hexnan+0x64>
 801111a:	2d07      	cmp	r5, #7
 801111c:	dc04      	bgt.n	8011128 <__hexnan+0x64>
 801111e:	462a      	mov	r2, r5
 8011120:	4649      	mov	r1, r9
 8011122:	4620      	mov	r0, r4
 8011124:	f7ff ffa8 	bl	8011078 <L_shift>
 8011128:	4544      	cmp	r4, r8
 801112a:	d944      	bls.n	80111b6 <__hexnan+0xf2>
 801112c:	2300      	movs	r3, #0
 801112e:	f1a4 0904 	sub.w	r9, r4, #4
 8011132:	f844 3c04 	str.w	r3, [r4, #-4]
 8011136:	f8cd b008 	str.w	fp, [sp, #8]
 801113a:	464c      	mov	r4, r9
 801113c:	461d      	mov	r5, r3
 801113e:	9903      	ldr	r1, [sp, #12]
 8011140:	e7d7      	b.n	80110f2 <__hexnan+0x2e>
 8011142:	2a29      	cmp	r2, #41	; 0x29
 8011144:	d14a      	bne.n	80111dc <__hexnan+0x118>
 8011146:	3102      	adds	r1, #2
 8011148:	f8ca 1000 	str.w	r1, [sl]
 801114c:	f1bb 0f00 	cmp.w	fp, #0
 8011150:	d044      	beq.n	80111dc <__hexnan+0x118>
 8011152:	454c      	cmp	r4, r9
 8011154:	d206      	bcs.n	8011164 <__hexnan+0xa0>
 8011156:	2d07      	cmp	r5, #7
 8011158:	dc04      	bgt.n	8011164 <__hexnan+0xa0>
 801115a:	462a      	mov	r2, r5
 801115c:	4649      	mov	r1, r9
 801115e:	4620      	mov	r0, r4
 8011160:	f7ff ff8a 	bl	8011078 <L_shift>
 8011164:	4544      	cmp	r4, r8
 8011166:	d928      	bls.n	80111ba <__hexnan+0xf6>
 8011168:	4643      	mov	r3, r8
 801116a:	f854 2b04 	ldr.w	r2, [r4], #4
 801116e:	f843 2b04 	str.w	r2, [r3], #4
 8011172:	42a6      	cmp	r6, r4
 8011174:	d2f9      	bcs.n	801116a <__hexnan+0xa6>
 8011176:	2200      	movs	r2, #0
 8011178:	f843 2b04 	str.w	r2, [r3], #4
 801117c:	429e      	cmp	r6, r3
 801117e:	d2fb      	bcs.n	8011178 <__hexnan+0xb4>
 8011180:	6833      	ldr	r3, [r6, #0]
 8011182:	b91b      	cbnz	r3, 801118c <__hexnan+0xc8>
 8011184:	4546      	cmp	r6, r8
 8011186:	d127      	bne.n	80111d8 <__hexnan+0x114>
 8011188:	2301      	movs	r3, #1
 801118a:	6033      	str	r3, [r6, #0]
 801118c:	2005      	movs	r0, #5
 801118e:	e026      	b.n	80111de <__hexnan+0x11a>
 8011190:	3501      	adds	r5, #1
 8011192:	2d08      	cmp	r5, #8
 8011194:	f10b 0b01 	add.w	fp, fp, #1
 8011198:	dd06      	ble.n	80111a8 <__hexnan+0xe4>
 801119a:	4544      	cmp	r4, r8
 801119c:	d9cf      	bls.n	801113e <__hexnan+0x7a>
 801119e:	2300      	movs	r3, #0
 80111a0:	f844 3c04 	str.w	r3, [r4, #-4]
 80111a4:	2501      	movs	r5, #1
 80111a6:	3c04      	subs	r4, #4
 80111a8:	6822      	ldr	r2, [r4, #0]
 80111aa:	f000 000f 	and.w	r0, r0, #15
 80111ae:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80111b2:	6020      	str	r0, [r4, #0]
 80111b4:	e7c3      	b.n	801113e <__hexnan+0x7a>
 80111b6:	2508      	movs	r5, #8
 80111b8:	e7c1      	b.n	801113e <__hexnan+0x7a>
 80111ba:	9b01      	ldr	r3, [sp, #4]
 80111bc:	2b00      	cmp	r3, #0
 80111be:	d0df      	beq.n	8011180 <__hexnan+0xbc>
 80111c0:	f04f 32ff 	mov.w	r2, #4294967295
 80111c4:	f1c3 0320 	rsb	r3, r3, #32
 80111c8:	fa22 f303 	lsr.w	r3, r2, r3
 80111cc:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80111d0:	401a      	ands	r2, r3
 80111d2:	f847 2c04 	str.w	r2, [r7, #-4]
 80111d6:	e7d3      	b.n	8011180 <__hexnan+0xbc>
 80111d8:	3e04      	subs	r6, #4
 80111da:	e7d1      	b.n	8011180 <__hexnan+0xbc>
 80111dc:	2004      	movs	r0, #4
 80111de:	b007      	add	sp, #28
 80111e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080111e4 <__locale_ctype_ptr_l>:
 80111e4:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80111e8:	4770      	bx	lr

080111ea <__localeconv_l>:
 80111ea:	30f0      	adds	r0, #240	; 0xf0
 80111ec:	4770      	bx	lr
	...

080111f0 <_localeconv_r>:
 80111f0:	4b04      	ldr	r3, [pc, #16]	; (8011204 <_localeconv_r+0x14>)
 80111f2:	681b      	ldr	r3, [r3, #0]
 80111f4:	6a18      	ldr	r0, [r3, #32]
 80111f6:	4b04      	ldr	r3, [pc, #16]	; (8011208 <_localeconv_r+0x18>)
 80111f8:	2800      	cmp	r0, #0
 80111fa:	bf08      	it	eq
 80111fc:	4618      	moveq	r0, r3
 80111fe:	30f0      	adds	r0, #240	; 0xf0
 8011200:	4770      	bx	lr
 8011202:	bf00      	nop
 8011204:	20000064 	.word	0x20000064
 8011208:	200000c8 	.word	0x200000c8

0801120c <malloc>:
 801120c:	4b02      	ldr	r3, [pc, #8]	; (8011218 <malloc+0xc>)
 801120e:	4601      	mov	r1, r0
 8011210:	6818      	ldr	r0, [r3, #0]
 8011212:	f000 bc71 	b.w	8011af8 <_malloc_r>
 8011216:	bf00      	nop
 8011218:	20000064 	.word	0x20000064

0801121c <__ascii_mbtowc>:
 801121c:	b082      	sub	sp, #8
 801121e:	b901      	cbnz	r1, 8011222 <__ascii_mbtowc+0x6>
 8011220:	a901      	add	r1, sp, #4
 8011222:	b142      	cbz	r2, 8011236 <__ascii_mbtowc+0x1a>
 8011224:	b14b      	cbz	r3, 801123a <__ascii_mbtowc+0x1e>
 8011226:	7813      	ldrb	r3, [r2, #0]
 8011228:	600b      	str	r3, [r1, #0]
 801122a:	7812      	ldrb	r2, [r2, #0]
 801122c:	1c10      	adds	r0, r2, #0
 801122e:	bf18      	it	ne
 8011230:	2001      	movne	r0, #1
 8011232:	b002      	add	sp, #8
 8011234:	4770      	bx	lr
 8011236:	4610      	mov	r0, r2
 8011238:	e7fb      	b.n	8011232 <__ascii_mbtowc+0x16>
 801123a:	f06f 0001 	mvn.w	r0, #1
 801123e:	e7f8      	b.n	8011232 <__ascii_mbtowc+0x16>

08011240 <_Balloc>:
 8011240:	b570      	push	{r4, r5, r6, lr}
 8011242:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8011244:	4604      	mov	r4, r0
 8011246:	460e      	mov	r6, r1
 8011248:	b93d      	cbnz	r5, 801125a <_Balloc+0x1a>
 801124a:	2010      	movs	r0, #16
 801124c:	f7ff ffde 	bl	801120c <malloc>
 8011250:	6260      	str	r0, [r4, #36]	; 0x24
 8011252:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8011256:	6005      	str	r5, [r0, #0]
 8011258:	60c5      	str	r5, [r0, #12]
 801125a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 801125c:	68eb      	ldr	r3, [r5, #12]
 801125e:	b183      	cbz	r3, 8011282 <_Balloc+0x42>
 8011260:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011262:	68db      	ldr	r3, [r3, #12]
 8011264:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8011268:	b9b8      	cbnz	r0, 801129a <_Balloc+0x5a>
 801126a:	2101      	movs	r1, #1
 801126c:	fa01 f506 	lsl.w	r5, r1, r6
 8011270:	1d6a      	adds	r2, r5, #5
 8011272:	0092      	lsls	r2, r2, #2
 8011274:	4620      	mov	r0, r4
 8011276:	f000 fbe2 	bl	8011a3e <_calloc_r>
 801127a:	b160      	cbz	r0, 8011296 <_Balloc+0x56>
 801127c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8011280:	e00e      	b.n	80112a0 <_Balloc+0x60>
 8011282:	2221      	movs	r2, #33	; 0x21
 8011284:	2104      	movs	r1, #4
 8011286:	4620      	mov	r0, r4
 8011288:	f000 fbd9 	bl	8011a3e <_calloc_r>
 801128c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801128e:	60e8      	str	r0, [r5, #12]
 8011290:	68db      	ldr	r3, [r3, #12]
 8011292:	2b00      	cmp	r3, #0
 8011294:	d1e4      	bne.n	8011260 <_Balloc+0x20>
 8011296:	2000      	movs	r0, #0
 8011298:	bd70      	pop	{r4, r5, r6, pc}
 801129a:	6802      	ldr	r2, [r0, #0]
 801129c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80112a0:	2300      	movs	r3, #0
 80112a2:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80112a6:	e7f7      	b.n	8011298 <_Balloc+0x58>

080112a8 <_Bfree>:
 80112a8:	b570      	push	{r4, r5, r6, lr}
 80112aa:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80112ac:	4606      	mov	r6, r0
 80112ae:	460d      	mov	r5, r1
 80112b0:	b93c      	cbnz	r4, 80112c2 <_Bfree+0x1a>
 80112b2:	2010      	movs	r0, #16
 80112b4:	f7ff ffaa 	bl	801120c <malloc>
 80112b8:	6270      	str	r0, [r6, #36]	; 0x24
 80112ba:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80112be:	6004      	str	r4, [r0, #0]
 80112c0:	60c4      	str	r4, [r0, #12]
 80112c2:	b13d      	cbz	r5, 80112d4 <_Bfree+0x2c>
 80112c4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80112c6:	686a      	ldr	r2, [r5, #4]
 80112c8:	68db      	ldr	r3, [r3, #12]
 80112ca:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80112ce:	6029      	str	r1, [r5, #0]
 80112d0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80112d4:	bd70      	pop	{r4, r5, r6, pc}

080112d6 <__multadd>:
 80112d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80112da:	690d      	ldr	r5, [r1, #16]
 80112dc:	461f      	mov	r7, r3
 80112de:	4606      	mov	r6, r0
 80112e0:	460c      	mov	r4, r1
 80112e2:	f101 0c14 	add.w	ip, r1, #20
 80112e6:	2300      	movs	r3, #0
 80112e8:	f8dc 0000 	ldr.w	r0, [ip]
 80112ec:	b281      	uxth	r1, r0
 80112ee:	fb02 7101 	mla	r1, r2, r1, r7
 80112f2:	0c0f      	lsrs	r7, r1, #16
 80112f4:	0c00      	lsrs	r0, r0, #16
 80112f6:	fb02 7000 	mla	r0, r2, r0, r7
 80112fa:	b289      	uxth	r1, r1
 80112fc:	3301      	adds	r3, #1
 80112fe:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8011302:	429d      	cmp	r5, r3
 8011304:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8011308:	f84c 1b04 	str.w	r1, [ip], #4
 801130c:	dcec      	bgt.n	80112e8 <__multadd+0x12>
 801130e:	b1d7      	cbz	r7, 8011346 <__multadd+0x70>
 8011310:	68a3      	ldr	r3, [r4, #8]
 8011312:	42ab      	cmp	r3, r5
 8011314:	dc12      	bgt.n	801133c <__multadd+0x66>
 8011316:	6861      	ldr	r1, [r4, #4]
 8011318:	4630      	mov	r0, r6
 801131a:	3101      	adds	r1, #1
 801131c:	f7ff ff90 	bl	8011240 <_Balloc>
 8011320:	6922      	ldr	r2, [r4, #16]
 8011322:	3202      	adds	r2, #2
 8011324:	f104 010c 	add.w	r1, r4, #12
 8011328:	4680      	mov	r8, r0
 801132a:	0092      	lsls	r2, r2, #2
 801132c:	300c      	adds	r0, #12
 801132e:	f7fd f871 	bl	800e414 <memcpy>
 8011332:	4621      	mov	r1, r4
 8011334:	4630      	mov	r0, r6
 8011336:	f7ff ffb7 	bl	80112a8 <_Bfree>
 801133a:	4644      	mov	r4, r8
 801133c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011340:	3501      	adds	r5, #1
 8011342:	615f      	str	r7, [r3, #20]
 8011344:	6125      	str	r5, [r4, #16]
 8011346:	4620      	mov	r0, r4
 8011348:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801134c <__s2b>:
 801134c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011350:	460c      	mov	r4, r1
 8011352:	4615      	mov	r5, r2
 8011354:	461f      	mov	r7, r3
 8011356:	2209      	movs	r2, #9
 8011358:	3308      	adds	r3, #8
 801135a:	4606      	mov	r6, r0
 801135c:	fb93 f3f2 	sdiv	r3, r3, r2
 8011360:	2100      	movs	r1, #0
 8011362:	2201      	movs	r2, #1
 8011364:	429a      	cmp	r2, r3
 8011366:	db20      	blt.n	80113aa <__s2b+0x5e>
 8011368:	4630      	mov	r0, r6
 801136a:	f7ff ff69 	bl	8011240 <_Balloc>
 801136e:	9b08      	ldr	r3, [sp, #32]
 8011370:	6143      	str	r3, [r0, #20]
 8011372:	2d09      	cmp	r5, #9
 8011374:	f04f 0301 	mov.w	r3, #1
 8011378:	6103      	str	r3, [r0, #16]
 801137a:	dd19      	ble.n	80113b0 <__s2b+0x64>
 801137c:	f104 0809 	add.w	r8, r4, #9
 8011380:	46c1      	mov	r9, r8
 8011382:	442c      	add	r4, r5
 8011384:	f819 3b01 	ldrb.w	r3, [r9], #1
 8011388:	4601      	mov	r1, r0
 801138a:	3b30      	subs	r3, #48	; 0x30
 801138c:	220a      	movs	r2, #10
 801138e:	4630      	mov	r0, r6
 8011390:	f7ff ffa1 	bl	80112d6 <__multadd>
 8011394:	45a1      	cmp	r9, r4
 8011396:	d1f5      	bne.n	8011384 <__s2b+0x38>
 8011398:	eb08 0405 	add.w	r4, r8, r5
 801139c:	3c08      	subs	r4, #8
 801139e:	1b2d      	subs	r5, r5, r4
 80113a0:	1963      	adds	r3, r4, r5
 80113a2:	42bb      	cmp	r3, r7
 80113a4:	db07      	blt.n	80113b6 <__s2b+0x6a>
 80113a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80113aa:	0052      	lsls	r2, r2, #1
 80113ac:	3101      	adds	r1, #1
 80113ae:	e7d9      	b.n	8011364 <__s2b+0x18>
 80113b0:	340a      	adds	r4, #10
 80113b2:	2509      	movs	r5, #9
 80113b4:	e7f3      	b.n	801139e <__s2b+0x52>
 80113b6:	f814 3b01 	ldrb.w	r3, [r4], #1
 80113ba:	4601      	mov	r1, r0
 80113bc:	3b30      	subs	r3, #48	; 0x30
 80113be:	220a      	movs	r2, #10
 80113c0:	4630      	mov	r0, r6
 80113c2:	f7ff ff88 	bl	80112d6 <__multadd>
 80113c6:	e7eb      	b.n	80113a0 <__s2b+0x54>

080113c8 <__hi0bits>:
 80113c8:	0c02      	lsrs	r2, r0, #16
 80113ca:	0412      	lsls	r2, r2, #16
 80113cc:	4603      	mov	r3, r0
 80113ce:	b9b2      	cbnz	r2, 80113fe <__hi0bits+0x36>
 80113d0:	0403      	lsls	r3, r0, #16
 80113d2:	2010      	movs	r0, #16
 80113d4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80113d8:	bf04      	itt	eq
 80113da:	021b      	lsleq	r3, r3, #8
 80113dc:	3008      	addeq	r0, #8
 80113de:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80113e2:	bf04      	itt	eq
 80113e4:	011b      	lsleq	r3, r3, #4
 80113e6:	3004      	addeq	r0, #4
 80113e8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80113ec:	bf04      	itt	eq
 80113ee:	009b      	lsleq	r3, r3, #2
 80113f0:	3002      	addeq	r0, #2
 80113f2:	2b00      	cmp	r3, #0
 80113f4:	db06      	blt.n	8011404 <__hi0bits+0x3c>
 80113f6:	005b      	lsls	r3, r3, #1
 80113f8:	d503      	bpl.n	8011402 <__hi0bits+0x3a>
 80113fa:	3001      	adds	r0, #1
 80113fc:	4770      	bx	lr
 80113fe:	2000      	movs	r0, #0
 8011400:	e7e8      	b.n	80113d4 <__hi0bits+0xc>
 8011402:	2020      	movs	r0, #32
 8011404:	4770      	bx	lr

08011406 <__lo0bits>:
 8011406:	6803      	ldr	r3, [r0, #0]
 8011408:	f013 0207 	ands.w	r2, r3, #7
 801140c:	4601      	mov	r1, r0
 801140e:	d00b      	beq.n	8011428 <__lo0bits+0x22>
 8011410:	07da      	lsls	r2, r3, #31
 8011412:	d423      	bmi.n	801145c <__lo0bits+0x56>
 8011414:	0798      	lsls	r0, r3, #30
 8011416:	bf49      	itett	mi
 8011418:	085b      	lsrmi	r3, r3, #1
 801141a:	089b      	lsrpl	r3, r3, #2
 801141c:	2001      	movmi	r0, #1
 801141e:	600b      	strmi	r3, [r1, #0]
 8011420:	bf5c      	itt	pl
 8011422:	600b      	strpl	r3, [r1, #0]
 8011424:	2002      	movpl	r0, #2
 8011426:	4770      	bx	lr
 8011428:	b298      	uxth	r0, r3
 801142a:	b9a8      	cbnz	r0, 8011458 <__lo0bits+0x52>
 801142c:	0c1b      	lsrs	r3, r3, #16
 801142e:	2010      	movs	r0, #16
 8011430:	f013 0fff 	tst.w	r3, #255	; 0xff
 8011434:	bf04      	itt	eq
 8011436:	0a1b      	lsreq	r3, r3, #8
 8011438:	3008      	addeq	r0, #8
 801143a:	071a      	lsls	r2, r3, #28
 801143c:	bf04      	itt	eq
 801143e:	091b      	lsreq	r3, r3, #4
 8011440:	3004      	addeq	r0, #4
 8011442:	079a      	lsls	r2, r3, #30
 8011444:	bf04      	itt	eq
 8011446:	089b      	lsreq	r3, r3, #2
 8011448:	3002      	addeq	r0, #2
 801144a:	07da      	lsls	r2, r3, #31
 801144c:	d402      	bmi.n	8011454 <__lo0bits+0x4e>
 801144e:	085b      	lsrs	r3, r3, #1
 8011450:	d006      	beq.n	8011460 <__lo0bits+0x5a>
 8011452:	3001      	adds	r0, #1
 8011454:	600b      	str	r3, [r1, #0]
 8011456:	4770      	bx	lr
 8011458:	4610      	mov	r0, r2
 801145a:	e7e9      	b.n	8011430 <__lo0bits+0x2a>
 801145c:	2000      	movs	r0, #0
 801145e:	4770      	bx	lr
 8011460:	2020      	movs	r0, #32
 8011462:	4770      	bx	lr

08011464 <__i2b>:
 8011464:	b510      	push	{r4, lr}
 8011466:	460c      	mov	r4, r1
 8011468:	2101      	movs	r1, #1
 801146a:	f7ff fee9 	bl	8011240 <_Balloc>
 801146e:	2201      	movs	r2, #1
 8011470:	6144      	str	r4, [r0, #20]
 8011472:	6102      	str	r2, [r0, #16]
 8011474:	bd10      	pop	{r4, pc}

08011476 <__multiply>:
 8011476:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801147a:	4614      	mov	r4, r2
 801147c:	690a      	ldr	r2, [r1, #16]
 801147e:	6923      	ldr	r3, [r4, #16]
 8011480:	429a      	cmp	r2, r3
 8011482:	bfb8      	it	lt
 8011484:	460b      	movlt	r3, r1
 8011486:	4688      	mov	r8, r1
 8011488:	bfbc      	itt	lt
 801148a:	46a0      	movlt	r8, r4
 801148c:	461c      	movlt	r4, r3
 801148e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8011492:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8011496:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801149a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801149e:	eb07 0609 	add.w	r6, r7, r9
 80114a2:	42b3      	cmp	r3, r6
 80114a4:	bfb8      	it	lt
 80114a6:	3101      	addlt	r1, #1
 80114a8:	f7ff feca 	bl	8011240 <_Balloc>
 80114ac:	f100 0514 	add.w	r5, r0, #20
 80114b0:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80114b4:	462b      	mov	r3, r5
 80114b6:	2200      	movs	r2, #0
 80114b8:	4573      	cmp	r3, lr
 80114ba:	d316      	bcc.n	80114ea <__multiply+0x74>
 80114bc:	f104 0214 	add.w	r2, r4, #20
 80114c0:	f108 0114 	add.w	r1, r8, #20
 80114c4:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80114c8:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80114cc:	9300      	str	r3, [sp, #0]
 80114ce:	9b00      	ldr	r3, [sp, #0]
 80114d0:	9201      	str	r2, [sp, #4]
 80114d2:	4293      	cmp	r3, r2
 80114d4:	d80c      	bhi.n	80114f0 <__multiply+0x7a>
 80114d6:	2e00      	cmp	r6, #0
 80114d8:	dd03      	ble.n	80114e2 <__multiply+0x6c>
 80114da:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80114de:	2b00      	cmp	r3, #0
 80114e0:	d05d      	beq.n	801159e <__multiply+0x128>
 80114e2:	6106      	str	r6, [r0, #16]
 80114e4:	b003      	add	sp, #12
 80114e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114ea:	f843 2b04 	str.w	r2, [r3], #4
 80114ee:	e7e3      	b.n	80114b8 <__multiply+0x42>
 80114f0:	f8b2 b000 	ldrh.w	fp, [r2]
 80114f4:	f1bb 0f00 	cmp.w	fp, #0
 80114f8:	d023      	beq.n	8011542 <__multiply+0xcc>
 80114fa:	4689      	mov	r9, r1
 80114fc:	46ac      	mov	ip, r5
 80114fe:	f04f 0800 	mov.w	r8, #0
 8011502:	f859 4b04 	ldr.w	r4, [r9], #4
 8011506:	f8dc a000 	ldr.w	sl, [ip]
 801150a:	b2a3      	uxth	r3, r4
 801150c:	fa1f fa8a 	uxth.w	sl, sl
 8011510:	fb0b a303 	mla	r3, fp, r3, sl
 8011514:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8011518:	f8dc 4000 	ldr.w	r4, [ip]
 801151c:	4443      	add	r3, r8
 801151e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8011522:	fb0b 840a 	mla	r4, fp, sl, r8
 8011526:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801152a:	46e2      	mov	sl, ip
 801152c:	b29b      	uxth	r3, r3
 801152e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8011532:	454f      	cmp	r7, r9
 8011534:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8011538:	f84a 3b04 	str.w	r3, [sl], #4
 801153c:	d82b      	bhi.n	8011596 <__multiply+0x120>
 801153e:	f8cc 8004 	str.w	r8, [ip, #4]
 8011542:	9b01      	ldr	r3, [sp, #4]
 8011544:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8011548:	3204      	adds	r2, #4
 801154a:	f1ba 0f00 	cmp.w	sl, #0
 801154e:	d020      	beq.n	8011592 <__multiply+0x11c>
 8011550:	682b      	ldr	r3, [r5, #0]
 8011552:	4689      	mov	r9, r1
 8011554:	46a8      	mov	r8, r5
 8011556:	f04f 0b00 	mov.w	fp, #0
 801155a:	f8b9 c000 	ldrh.w	ip, [r9]
 801155e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8011562:	fb0a 440c 	mla	r4, sl, ip, r4
 8011566:	445c      	add	r4, fp
 8011568:	46c4      	mov	ip, r8
 801156a:	b29b      	uxth	r3, r3
 801156c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8011570:	f84c 3b04 	str.w	r3, [ip], #4
 8011574:	f859 3b04 	ldr.w	r3, [r9], #4
 8011578:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801157c:	0c1b      	lsrs	r3, r3, #16
 801157e:	fb0a b303 	mla	r3, sl, r3, fp
 8011582:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8011586:	454f      	cmp	r7, r9
 8011588:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 801158c:	d805      	bhi.n	801159a <__multiply+0x124>
 801158e:	f8c8 3004 	str.w	r3, [r8, #4]
 8011592:	3504      	adds	r5, #4
 8011594:	e79b      	b.n	80114ce <__multiply+0x58>
 8011596:	46d4      	mov	ip, sl
 8011598:	e7b3      	b.n	8011502 <__multiply+0x8c>
 801159a:	46e0      	mov	r8, ip
 801159c:	e7dd      	b.n	801155a <__multiply+0xe4>
 801159e:	3e01      	subs	r6, #1
 80115a0:	e799      	b.n	80114d6 <__multiply+0x60>
	...

080115a4 <__pow5mult>:
 80115a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80115a8:	4615      	mov	r5, r2
 80115aa:	f012 0203 	ands.w	r2, r2, #3
 80115ae:	4606      	mov	r6, r0
 80115b0:	460f      	mov	r7, r1
 80115b2:	d007      	beq.n	80115c4 <__pow5mult+0x20>
 80115b4:	3a01      	subs	r2, #1
 80115b6:	4c21      	ldr	r4, [pc, #132]	; (801163c <__pow5mult+0x98>)
 80115b8:	2300      	movs	r3, #0
 80115ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80115be:	f7ff fe8a 	bl	80112d6 <__multadd>
 80115c2:	4607      	mov	r7, r0
 80115c4:	10ad      	asrs	r5, r5, #2
 80115c6:	d035      	beq.n	8011634 <__pow5mult+0x90>
 80115c8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80115ca:	b93c      	cbnz	r4, 80115dc <__pow5mult+0x38>
 80115cc:	2010      	movs	r0, #16
 80115ce:	f7ff fe1d 	bl	801120c <malloc>
 80115d2:	6270      	str	r0, [r6, #36]	; 0x24
 80115d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80115d8:	6004      	str	r4, [r0, #0]
 80115da:	60c4      	str	r4, [r0, #12]
 80115dc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80115e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80115e4:	b94c      	cbnz	r4, 80115fa <__pow5mult+0x56>
 80115e6:	f240 2171 	movw	r1, #625	; 0x271
 80115ea:	4630      	mov	r0, r6
 80115ec:	f7ff ff3a 	bl	8011464 <__i2b>
 80115f0:	2300      	movs	r3, #0
 80115f2:	f8c8 0008 	str.w	r0, [r8, #8]
 80115f6:	4604      	mov	r4, r0
 80115f8:	6003      	str	r3, [r0, #0]
 80115fa:	f04f 0800 	mov.w	r8, #0
 80115fe:	07eb      	lsls	r3, r5, #31
 8011600:	d50a      	bpl.n	8011618 <__pow5mult+0x74>
 8011602:	4639      	mov	r1, r7
 8011604:	4622      	mov	r2, r4
 8011606:	4630      	mov	r0, r6
 8011608:	f7ff ff35 	bl	8011476 <__multiply>
 801160c:	4639      	mov	r1, r7
 801160e:	4681      	mov	r9, r0
 8011610:	4630      	mov	r0, r6
 8011612:	f7ff fe49 	bl	80112a8 <_Bfree>
 8011616:	464f      	mov	r7, r9
 8011618:	106d      	asrs	r5, r5, #1
 801161a:	d00b      	beq.n	8011634 <__pow5mult+0x90>
 801161c:	6820      	ldr	r0, [r4, #0]
 801161e:	b938      	cbnz	r0, 8011630 <__pow5mult+0x8c>
 8011620:	4622      	mov	r2, r4
 8011622:	4621      	mov	r1, r4
 8011624:	4630      	mov	r0, r6
 8011626:	f7ff ff26 	bl	8011476 <__multiply>
 801162a:	6020      	str	r0, [r4, #0]
 801162c:	f8c0 8000 	str.w	r8, [r0]
 8011630:	4604      	mov	r4, r0
 8011632:	e7e4      	b.n	80115fe <__pow5mult+0x5a>
 8011634:	4638      	mov	r0, r7
 8011636:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801163a:	bf00      	nop
 801163c:	08012c20 	.word	0x08012c20

08011640 <__lshift>:
 8011640:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011644:	460c      	mov	r4, r1
 8011646:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801164a:	6923      	ldr	r3, [r4, #16]
 801164c:	6849      	ldr	r1, [r1, #4]
 801164e:	eb0a 0903 	add.w	r9, sl, r3
 8011652:	68a3      	ldr	r3, [r4, #8]
 8011654:	4607      	mov	r7, r0
 8011656:	4616      	mov	r6, r2
 8011658:	f109 0501 	add.w	r5, r9, #1
 801165c:	42ab      	cmp	r3, r5
 801165e:	db32      	blt.n	80116c6 <__lshift+0x86>
 8011660:	4638      	mov	r0, r7
 8011662:	f7ff fded 	bl	8011240 <_Balloc>
 8011666:	2300      	movs	r3, #0
 8011668:	4680      	mov	r8, r0
 801166a:	f100 0114 	add.w	r1, r0, #20
 801166e:	461a      	mov	r2, r3
 8011670:	4553      	cmp	r3, sl
 8011672:	db2b      	blt.n	80116cc <__lshift+0x8c>
 8011674:	6920      	ldr	r0, [r4, #16]
 8011676:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801167a:	f104 0314 	add.w	r3, r4, #20
 801167e:	f016 021f 	ands.w	r2, r6, #31
 8011682:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011686:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801168a:	d025      	beq.n	80116d8 <__lshift+0x98>
 801168c:	f1c2 0e20 	rsb	lr, r2, #32
 8011690:	2000      	movs	r0, #0
 8011692:	681e      	ldr	r6, [r3, #0]
 8011694:	468a      	mov	sl, r1
 8011696:	4096      	lsls	r6, r2
 8011698:	4330      	orrs	r0, r6
 801169a:	f84a 0b04 	str.w	r0, [sl], #4
 801169e:	f853 0b04 	ldr.w	r0, [r3], #4
 80116a2:	459c      	cmp	ip, r3
 80116a4:	fa20 f00e 	lsr.w	r0, r0, lr
 80116a8:	d814      	bhi.n	80116d4 <__lshift+0x94>
 80116aa:	6048      	str	r0, [r1, #4]
 80116ac:	b108      	cbz	r0, 80116b2 <__lshift+0x72>
 80116ae:	f109 0502 	add.w	r5, r9, #2
 80116b2:	3d01      	subs	r5, #1
 80116b4:	4638      	mov	r0, r7
 80116b6:	f8c8 5010 	str.w	r5, [r8, #16]
 80116ba:	4621      	mov	r1, r4
 80116bc:	f7ff fdf4 	bl	80112a8 <_Bfree>
 80116c0:	4640      	mov	r0, r8
 80116c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80116c6:	3101      	adds	r1, #1
 80116c8:	005b      	lsls	r3, r3, #1
 80116ca:	e7c7      	b.n	801165c <__lshift+0x1c>
 80116cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80116d0:	3301      	adds	r3, #1
 80116d2:	e7cd      	b.n	8011670 <__lshift+0x30>
 80116d4:	4651      	mov	r1, sl
 80116d6:	e7dc      	b.n	8011692 <__lshift+0x52>
 80116d8:	3904      	subs	r1, #4
 80116da:	f853 2b04 	ldr.w	r2, [r3], #4
 80116de:	f841 2f04 	str.w	r2, [r1, #4]!
 80116e2:	459c      	cmp	ip, r3
 80116e4:	d8f9      	bhi.n	80116da <__lshift+0x9a>
 80116e6:	e7e4      	b.n	80116b2 <__lshift+0x72>

080116e8 <__mcmp>:
 80116e8:	6903      	ldr	r3, [r0, #16]
 80116ea:	690a      	ldr	r2, [r1, #16]
 80116ec:	1a9b      	subs	r3, r3, r2
 80116ee:	b530      	push	{r4, r5, lr}
 80116f0:	d10c      	bne.n	801170c <__mcmp+0x24>
 80116f2:	0092      	lsls	r2, r2, #2
 80116f4:	3014      	adds	r0, #20
 80116f6:	3114      	adds	r1, #20
 80116f8:	1884      	adds	r4, r0, r2
 80116fa:	4411      	add	r1, r2
 80116fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011700:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011704:	4295      	cmp	r5, r2
 8011706:	d003      	beq.n	8011710 <__mcmp+0x28>
 8011708:	d305      	bcc.n	8011716 <__mcmp+0x2e>
 801170a:	2301      	movs	r3, #1
 801170c:	4618      	mov	r0, r3
 801170e:	bd30      	pop	{r4, r5, pc}
 8011710:	42a0      	cmp	r0, r4
 8011712:	d3f3      	bcc.n	80116fc <__mcmp+0x14>
 8011714:	e7fa      	b.n	801170c <__mcmp+0x24>
 8011716:	f04f 33ff 	mov.w	r3, #4294967295
 801171a:	e7f7      	b.n	801170c <__mcmp+0x24>

0801171c <__mdiff>:
 801171c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011720:	460d      	mov	r5, r1
 8011722:	4607      	mov	r7, r0
 8011724:	4611      	mov	r1, r2
 8011726:	4628      	mov	r0, r5
 8011728:	4614      	mov	r4, r2
 801172a:	f7ff ffdd 	bl	80116e8 <__mcmp>
 801172e:	1e06      	subs	r6, r0, #0
 8011730:	d108      	bne.n	8011744 <__mdiff+0x28>
 8011732:	4631      	mov	r1, r6
 8011734:	4638      	mov	r0, r7
 8011736:	f7ff fd83 	bl	8011240 <_Balloc>
 801173a:	2301      	movs	r3, #1
 801173c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8011740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011744:	bfa4      	itt	ge
 8011746:	4623      	movge	r3, r4
 8011748:	462c      	movge	r4, r5
 801174a:	4638      	mov	r0, r7
 801174c:	6861      	ldr	r1, [r4, #4]
 801174e:	bfa6      	itte	ge
 8011750:	461d      	movge	r5, r3
 8011752:	2600      	movge	r6, #0
 8011754:	2601      	movlt	r6, #1
 8011756:	f7ff fd73 	bl	8011240 <_Balloc>
 801175a:	692b      	ldr	r3, [r5, #16]
 801175c:	60c6      	str	r6, [r0, #12]
 801175e:	6926      	ldr	r6, [r4, #16]
 8011760:	f105 0914 	add.w	r9, r5, #20
 8011764:	f104 0214 	add.w	r2, r4, #20
 8011768:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801176c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8011770:	f100 0514 	add.w	r5, r0, #20
 8011774:	f04f 0e00 	mov.w	lr, #0
 8011778:	f852 ab04 	ldr.w	sl, [r2], #4
 801177c:	f859 4b04 	ldr.w	r4, [r9], #4
 8011780:	fa1e f18a 	uxtah	r1, lr, sl
 8011784:	b2a3      	uxth	r3, r4
 8011786:	1ac9      	subs	r1, r1, r3
 8011788:	0c23      	lsrs	r3, r4, #16
 801178a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801178e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8011792:	b289      	uxth	r1, r1
 8011794:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8011798:	45c8      	cmp	r8, r9
 801179a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801179e:	4694      	mov	ip, r2
 80117a0:	f845 3b04 	str.w	r3, [r5], #4
 80117a4:	d8e8      	bhi.n	8011778 <__mdiff+0x5c>
 80117a6:	45bc      	cmp	ip, r7
 80117a8:	d304      	bcc.n	80117b4 <__mdiff+0x98>
 80117aa:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80117ae:	b183      	cbz	r3, 80117d2 <__mdiff+0xb6>
 80117b0:	6106      	str	r6, [r0, #16]
 80117b2:	e7c5      	b.n	8011740 <__mdiff+0x24>
 80117b4:	f85c 1b04 	ldr.w	r1, [ip], #4
 80117b8:	fa1e f381 	uxtah	r3, lr, r1
 80117bc:	141a      	asrs	r2, r3, #16
 80117be:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80117c2:	b29b      	uxth	r3, r3
 80117c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80117c8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80117cc:	f845 3b04 	str.w	r3, [r5], #4
 80117d0:	e7e9      	b.n	80117a6 <__mdiff+0x8a>
 80117d2:	3e01      	subs	r6, #1
 80117d4:	e7e9      	b.n	80117aa <__mdiff+0x8e>
	...

080117d8 <__ulp>:
 80117d8:	4b12      	ldr	r3, [pc, #72]	; (8011824 <__ulp+0x4c>)
 80117da:	ee10 2a90 	vmov	r2, s1
 80117de:	401a      	ands	r2, r3
 80117e0:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80117e4:	2b00      	cmp	r3, #0
 80117e6:	dd04      	ble.n	80117f2 <__ulp+0x1a>
 80117e8:	2000      	movs	r0, #0
 80117ea:	4619      	mov	r1, r3
 80117ec:	ec41 0b10 	vmov	d0, r0, r1
 80117f0:	4770      	bx	lr
 80117f2:	425b      	negs	r3, r3
 80117f4:	151b      	asrs	r3, r3, #20
 80117f6:	2b13      	cmp	r3, #19
 80117f8:	f04f 0000 	mov.w	r0, #0
 80117fc:	f04f 0100 	mov.w	r1, #0
 8011800:	dc04      	bgt.n	801180c <__ulp+0x34>
 8011802:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8011806:	fa42 f103 	asr.w	r1, r2, r3
 801180a:	e7ef      	b.n	80117ec <__ulp+0x14>
 801180c:	3b14      	subs	r3, #20
 801180e:	2b1e      	cmp	r3, #30
 8011810:	f04f 0201 	mov.w	r2, #1
 8011814:	bfda      	itte	le
 8011816:	f1c3 031f 	rsble	r3, r3, #31
 801181a:	fa02 f303 	lslle.w	r3, r2, r3
 801181e:	4613      	movgt	r3, r2
 8011820:	4618      	mov	r0, r3
 8011822:	e7e3      	b.n	80117ec <__ulp+0x14>
 8011824:	7ff00000 	.word	0x7ff00000

08011828 <__b2d>:
 8011828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801182a:	6905      	ldr	r5, [r0, #16]
 801182c:	f100 0714 	add.w	r7, r0, #20
 8011830:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8011834:	1f2e      	subs	r6, r5, #4
 8011836:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801183a:	4620      	mov	r0, r4
 801183c:	f7ff fdc4 	bl	80113c8 <__hi0bits>
 8011840:	f1c0 0320 	rsb	r3, r0, #32
 8011844:	280a      	cmp	r0, #10
 8011846:	600b      	str	r3, [r1, #0]
 8011848:	f8df c074 	ldr.w	ip, [pc, #116]	; 80118c0 <__b2d+0x98>
 801184c:	dc14      	bgt.n	8011878 <__b2d+0x50>
 801184e:	f1c0 0e0b 	rsb	lr, r0, #11
 8011852:	fa24 f10e 	lsr.w	r1, r4, lr
 8011856:	42b7      	cmp	r7, r6
 8011858:	ea41 030c 	orr.w	r3, r1, ip
 801185c:	bf34      	ite	cc
 801185e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8011862:	2100      	movcs	r1, #0
 8011864:	3015      	adds	r0, #21
 8011866:	fa04 f000 	lsl.w	r0, r4, r0
 801186a:	fa21 f10e 	lsr.w	r1, r1, lr
 801186e:	ea40 0201 	orr.w	r2, r0, r1
 8011872:	ec43 2b10 	vmov	d0, r2, r3
 8011876:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011878:	42b7      	cmp	r7, r6
 801187a:	bf3a      	itte	cc
 801187c:	f1a5 0608 	subcc.w	r6, r5, #8
 8011880:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8011884:	2100      	movcs	r1, #0
 8011886:	380b      	subs	r0, #11
 8011888:	d015      	beq.n	80118b6 <__b2d+0x8e>
 801188a:	4084      	lsls	r4, r0
 801188c:	f1c0 0520 	rsb	r5, r0, #32
 8011890:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8011894:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 8011898:	42be      	cmp	r6, r7
 801189a:	fa21 fc05 	lsr.w	ip, r1, r5
 801189e:	ea44 030c 	orr.w	r3, r4, ip
 80118a2:	bf8c      	ite	hi
 80118a4:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80118a8:	2400      	movls	r4, #0
 80118aa:	fa01 f000 	lsl.w	r0, r1, r0
 80118ae:	40ec      	lsrs	r4, r5
 80118b0:	ea40 0204 	orr.w	r2, r0, r4
 80118b4:	e7dd      	b.n	8011872 <__b2d+0x4a>
 80118b6:	ea44 030c 	orr.w	r3, r4, ip
 80118ba:	460a      	mov	r2, r1
 80118bc:	e7d9      	b.n	8011872 <__b2d+0x4a>
 80118be:	bf00      	nop
 80118c0:	3ff00000 	.word	0x3ff00000

080118c4 <__d2b>:
 80118c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80118c8:	460e      	mov	r6, r1
 80118ca:	2101      	movs	r1, #1
 80118cc:	ec59 8b10 	vmov	r8, r9, d0
 80118d0:	4615      	mov	r5, r2
 80118d2:	f7ff fcb5 	bl	8011240 <_Balloc>
 80118d6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80118da:	4607      	mov	r7, r0
 80118dc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80118e0:	bb34      	cbnz	r4, 8011930 <__d2b+0x6c>
 80118e2:	9301      	str	r3, [sp, #4]
 80118e4:	f1b8 0300 	subs.w	r3, r8, #0
 80118e8:	d027      	beq.n	801193a <__d2b+0x76>
 80118ea:	a802      	add	r0, sp, #8
 80118ec:	f840 3d08 	str.w	r3, [r0, #-8]!
 80118f0:	f7ff fd89 	bl	8011406 <__lo0bits>
 80118f4:	9900      	ldr	r1, [sp, #0]
 80118f6:	b1f0      	cbz	r0, 8011936 <__d2b+0x72>
 80118f8:	9a01      	ldr	r2, [sp, #4]
 80118fa:	f1c0 0320 	rsb	r3, r0, #32
 80118fe:	fa02 f303 	lsl.w	r3, r2, r3
 8011902:	430b      	orrs	r3, r1
 8011904:	40c2      	lsrs	r2, r0
 8011906:	617b      	str	r3, [r7, #20]
 8011908:	9201      	str	r2, [sp, #4]
 801190a:	9b01      	ldr	r3, [sp, #4]
 801190c:	61bb      	str	r3, [r7, #24]
 801190e:	2b00      	cmp	r3, #0
 8011910:	bf14      	ite	ne
 8011912:	2102      	movne	r1, #2
 8011914:	2101      	moveq	r1, #1
 8011916:	6139      	str	r1, [r7, #16]
 8011918:	b1c4      	cbz	r4, 801194c <__d2b+0x88>
 801191a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801191e:	4404      	add	r4, r0
 8011920:	6034      	str	r4, [r6, #0]
 8011922:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011926:	6028      	str	r0, [r5, #0]
 8011928:	4638      	mov	r0, r7
 801192a:	b003      	add	sp, #12
 801192c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011930:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011934:	e7d5      	b.n	80118e2 <__d2b+0x1e>
 8011936:	6179      	str	r1, [r7, #20]
 8011938:	e7e7      	b.n	801190a <__d2b+0x46>
 801193a:	a801      	add	r0, sp, #4
 801193c:	f7ff fd63 	bl	8011406 <__lo0bits>
 8011940:	9b01      	ldr	r3, [sp, #4]
 8011942:	617b      	str	r3, [r7, #20]
 8011944:	2101      	movs	r1, #1
 8011946:	6139      	str	r1, [r7, #16]
 8011948:	3020      	adds	r0, #32
 801194a:	e7e5      	b.n	8011918 <__d2b+0x54>
 801194c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8011950:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011954:	6030      	str	r0, [r6, #0]
 8011956:	6918      	ldr	r0, [r3, #16]
 8011958:	f7ff fd36 	bl	80113c8 <__hi0bits>
 801195c:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8011960:	e7e1      	b.n	8011926 <__d2b+0x62>

08011962 <__ratio>:
 8011962:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011966:	4688      	mov	r8, r1
 8011968:	4669      	mov	r1, sp
 801196a:	4681      	mov	r9, r0
 801196c:	f7ff ff5c 	bl	8011828 <__b2d>
 8011970:	a901      	add	r1, sp, #4
 8011972:	4640      	mov	r0, r8
 8011974:	ec57 6b10 	vmov	r6, r7, d0
 8011978:	f7ff ff56 	bl	8011828 <__b2d>
 801197c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8011980:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8011984:	eba3 0c02 	sub.w	ip, r3, r2
 8011988:	e9dd 3200 	ldrd	r3, r2, [sp]
 801198c:	1a9b      	subs	r3, r3, r2
 801198e:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8011992:	ec5b ab10 	vmov	sl, fp, d0
 8011996:	2b00      	cmp	r3, #0
 8011998:	bfce      	itee	gt
 801199a:	463a      	movgt	r2, r7
 801199c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80119a0:	465a      	movle	r2, fp
 80119a2:	4659      	mov	r1, fp
 80119a4:	463d      	mov	r5, r7
 80119a6:	bfd4      	ite	le
 80119a8:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80119ac:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80119b0:	4630      	mov	r0, r6
 80119b2:	ee10 2a10 	vmov	r2, s0
 80119b6:	460b      	mov	r3, r1
 80119b8:	4629      	mov	r1, r5
 80119ba:	f7ee ff67 	bl	800088c <__aeabi_ddiv>
 80119be:	ec41 0b10 	vmov	d0, r0, r1
 80119c2:	b003      	add	sp, #12
 80119c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080119c8 <__copybits>:
 80119c8:	3901      	subs	r1, #1
 80119ca:	b510      	push	{r4, lr}
 80119cc:	1149      	asrs	r1, r1, #5
 80119ce:	6914      	ldr	r4, [r2, #16]
 80119d0:	3101      	adds	r1, #1
 80119d2:	f102 0314 	add.w	r3, r2, #20
 80119d6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80119da:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80119de:	42a3      	cmp	r3, r4
 80119e0:	4602      	mov	r2, r0
 80119e2:	d303      	bcc.n	80119ec <__copybits+0x24>
 80119e4:	2300      	movs	r3, #0
 80119e6:	428a      	cmp	r2, r1
 80119e8:	d305      	bcc.n	80119f6 <__copybits+0x2e>
 80119ea:	bd10      	pop	{r4, pc}
 80119ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80119f0:	f840 2b04 	str.w	r2, [r0], #4
 80119f4:	e7f3      	b.n	80119de <__copybits+0x16>
 80119f6:	f842 3b04 	str.w	r3, [r2], #4
 80119fa:	e7f4      	b.n	80119e6 <__copybits+0x1e>

080119fc <__any_on>:
 80119fc:	f100 0214 	add.w	r2, r0, #20
 8011a00:	6900      	ldr	r0, [r0, #16]
 8011a02:	114b      	asrs	r3, r1, #5
 8011a04:	4298      	cmp	r0, r3
 8011a06:	b510      	push	{r4, lr}
 8011a08:	db11      	blt.n	8011a2e <__any_on+0x32>
 8011a0a:	dd0a      	ble.n	8011a22 <__any_on+0x26>
 8011a0c:	f011 011f 	ands.w	r1, r1, #31
 8011a10:	d007      	beq.n	8011a22 <__any_on+0x26>
 8011a12:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011a16:	fa24 f001 	lsr.w	r0, r4, r1
 8011a1a:	fa00 f101 	lsl.w	r1, r0, r1
 8011a1e:	428c      	cmp	r4, r1
 8011a20:	d10b      	bne.n	8011a3a <__any_on+0x3e>
 8011a22:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011a26:	4293      	cmp	r3, r2
 8011a28:	d803      	bhi.n	8011a32 <__any_on+0x36>
 8011a2a:	2000      	movs	r0, #0
 8011a2c:	bd10      	pop	{r4, pc}
 8011a2e:	4603      	mov	r3, r0
 8011a30:	e7f7      	b.n	8011a22 <__any_on+0x26>
 8011a32:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011a36:	2900      	cmp	r1, #0
 8011a38:	d0f5      	beq.n	8011a26 <__any_on+0x2a>
 8011a3a:	2001      	movs	r0, #1
 8011a3c:	e7f6      	b.n	8011a2c <__any_on+0x30>

08011a3e <_calloc_r>:
 8011a3e:	b538      	push	{r3, r4, r5, lr}
 8011a40:	fb02 f401 	mul.w	r4, r2, r1
 8011a44:	4621      	mov	r1, r4
 8011a46:	f000 f857 	bl	8011af8 <_malloc_r>
 8011a4a:	4605      	mov	r5, r0
 8011a4c:	b118      	cbz	r0, 8011a56 <_calloc_r+0x18>
 8011a4e:	4622      	mov	r2, r4
 8011a50:	2100      	movs	r1, #0
 8011a52:	f7fc fcea 	bl	800e42a <memset>
 8011a56:	4628      	mov	r0, r5
 8011a58:	bd38      	pop	{r3, r4, r5, pc}
	...

08011a5c <_free_r>:
 8011a5c:	b538      	push	{r3, r4, r5, lr}
 8011a5e:	4605      	mov	r5, r0
 8011a60:	2900      	cmp	r1, #0
 8011a62:	d045      	beq.n	8011af0 <_free_r+0x94>
 8011a64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011a68:	1f0c      	subs	r4, r1, #4
 8011a6a:	2b00      	cmp	r3, #0
 8011a6c:	bfb8      	it	lt
 8011a6e:	18e4      	addlt	r4, r4, r3
 8011a70:	f000 fa36 	bl	8011ee0 <__malloc_lock>
 8011a74:	4a1f      	ldr	r2, [pc, #124]	; (8011af4 <_free_r+0x98>)
 8011a76:	6813      	ldr	r3, [r2, #0]
 8011a78:	4610      	mov	r0, r2
 8011a7a:	b933      	cbnz	r3, 8011a8a <_free_r+0x2e>
 8011a7c:	6063      	str	r3, [r4, #4]
 8011a7e:	6014      	str	r4, [r2, #0]
 8011a80:	4628      	mov	r0, r5
 8011a82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011a86:	f000 ba2c 	b.w	8011ee2 <__malloc_unlock>
 8011a8a:	42a3      	cmp	r3, r4
 8011a8c:	d90c      	bls.n	8011aa8 <_free_r+0x4c>
 8011a8e:	6821      	ldr	r1, [r4, #0]
 8011a90:	1862      	adds	r2, r4, r1
 8011a92:	4293      	cmp	r3, r2
 8011a94:	bf04      	itt	eq
 8011a96:	681a      	ldreq	r2, [r3, #0]
 8011a98:	685b      	ldreq	r3, [r3, #4]
 8011a9a:	6063      	str	r3, [r4, #4]
 8011a9c:	bf04      	itt	eq
 8011a9e:	1852      	addeq	r2, r2, r1
 8011aa0:	6022      	streq	r2, [r4, #0]
 8011aa2:	6004      	str	r4, [r0, #0]
 8011aa4:	e7ec      	b.n	8011a80 <_free_r+0x24>
 8011aa6:	4613      	mov	r3, r2
 8011aa8:	685a      	ldr	r2, [r3, #4]
 8011aaa:	b10a      	cbz	r2, 8011ab0 <_free_r+0x54>
 8011aac:	42a2      	cmp	r2, r4
 8011aae:	d9fa      	bls.n	8011aa6 <_free_r+0x4a>
 8011ab0:	6819      	ldr	r1, [r3, #0]
 8011ab2:	1858      	adds	r0, r3, r1
 8011ab4:	42a0      	cmp	r0, r4
 8011ab6:	d10b      	bne.n	8011ad0 <_free_r+0x74>
 8011ab8:	6820      	ldr	r0, [r4, #0]
 8011aba:	4401      	add	r1, r0
 8011abc:	1858      	adds	r0, r3, r1
 8011abe:	4282      	cmp	r2, r0
 8011ac0:	6019      	str	r1, [r3, #0]
 8011ac2:	d1dd      	bne.n	8011a80 <_free_r+0x24>
 8011ac4:	6810      	ldr	r0, [r2, #0]
 8011ac6:	6852      	ldr	r2, [r2, #4]
 8011ac8:	605a      	str	r2, [r3, #4]
 8011aca:	4401      	add	r1, r0
 8011acc:	6019      	str	r1, [r3, #0]
 8011ace:	e7d7      	b.n	8011a80 <_free_r+0x24>
 8011ad0:	d902      	bls.n	8011ad8 <_free_r+0x7c>
 8011ad2:	230c      	movs	r3, #12
 8011ad4:	602b      	str	r3, [r5, #0]
 8011ad6:	e7d3      	b.n	8011a80 <_free_r+0x24>
 8011ad8:	6820      	ldr	r0, [r4, #0]
 8011ada:	1821      	adds	r1, r4, r0
 8011adc:	428a      	cmp	r2, r1
 8011ade:	bf04      	itt	eq
 8011ae0:	6811      	ldreq	r1, [r2, #0]
 8011ae2:	6852      	ldreq	r2, [r2, #4]
 8011ae4:	6062      	str	r2, [r4, #4]
 8011ae6:	bf04      	itt	eq
 8011ae8:	1809      	addeq	r1, r1, r0
 8011aea:	6021      	streq	r1, [r4, #0]
 8011aec:	605c      	str	r4, [r3, #4]
 8011aee:	e7c7      	b.n	8011a80 <_free_r+0x24>
 8011af0:	bd38      	pop	{r3, r4, r5, pc}
 8011af2:	bf00      	nop
 8011af4:	200004ec 	.word	0x200004ec

08011af8 <_malloc_r>:
 8011af8:	b570      	push	{r4, r5, r6, lr}
 8011afa:	1ccd      	adds	r5, r1, #3
 8011afc:	f025 0503 	bic.w	r5, r5, #3
 8011b00:	3508      	adds	r5, #8
 8011b02:	2d0c      	cmp	r5, #12
 8011b04:	bf38      	it	cc
 8011b06:	250c      	movcc	r5, #12
 8011b08:	2d00      	cmp	r5, #0
 8011b0a:	4606      	mov	r6, r0
 8011b0c:	db01      	blt.n	8011b12 <_malloc_r+0x1a>
 8011b0e:	42a9      	cmp	r1, r5
 8011b10:	d903      	bls.n	8011b1a <_malloc_r+0x22>
 8011b12:	230c      	movs	r3, #12
 8011b14:	6033      	str	r3, [r6, #0]
 8011b16:	2000      	movs	r0, #0
 8011b18:	bd70      	pop	{r4, r5, r6, pc}
 8011b1a:	f000 f9e1 	bl	8011ee0 <__malloc_lock>
 8011b1e:	4a21      	ldr	r2, [pc, #132]	; (8011ba4 <_malloc_r+0xac>)
 8011b20:	6814      	ldr	r4, [r2, #0]
 8011b22:	4621      	mov	r1, r4
 8011b24:	b991      	cbnz	r1, 8011b4c <_malloc_r+0x54>
 8011b26:	4c20      	ldr	r4, [pc, #128]	; (8011ba8 <_malloc_r+0xb0>)
 8011b28:	6823      	ldr	r3, [r4, #0]
 8011b2a:	b91b      	cbnz	r3, 8011b34 <_malloc_r+0x3c>
 8011b2c:	4630      	mov	r0, r6
 8011b2e:	f000 f98f 	bl	8011e50 <_sbrk_r>
 8011b32:	6020      	str	r0, [r4, #0]
 8011b34:	4629      	mov	r1, r5
 8011b36:	4630      	mov	r0, r6
 8011b38:	f000 f98a 	bl	8011e50 <_sbrk_r>
 8011b3c:	1c43      	adds	r3, r0, #1
 8011b3e:	d124      	bne.n	8011b8a <_malloc_r+0x92>
 8011b40:	230c      	movs	r3, #12
 8011b42:	6033      	str	r3, [r6, #0]
 8011b44:	4630      	mov	r0, r6
 8011b46:	f000 f9cc 	bl	8011ee2 <__malloc_unlock>
 8011b4a:	e7e4      	b.n	8011b16 <_malloc_r+0x1e>
 8011b4c:	680b      	ldr	r3, [r1, #0]
 8011b4e:	1b5b      	subs	r3, r3, r5
 8011b50:	d418      	bmi.n	8011b84 <_malloc_r+0x8c>
 8011b52:	2b0b      	cmp	r3, #11
 8011b54:	d90f      	bls.n	8011b76 <_malloc_r+0x7e>
 8011b56:	600b      	str	r3, [r1, #0]
 8011b58:	50cd      	str	r5, [r1, r3]
 8011b5a:	18cc      	adds	r4, r1, r3
 8011b5c:	4630      	mov	r0, r6
 8011b5e:	f000 f9c0 	bl	8011ee2 <__malloc_unlock>
 8011b62:	f104 000b 	add.w	r0, r4, #11
 8011b66:	1d23      	adds	r3, r4, #4
 8011b68:	f020 0007 	bic.w	r0, r0, #7
 8011b6c:	1ac3      	subs	r3, r0, r3
 8011b6e:	d0d3      	beq.n	8011b18 <_malloc_r+0x20>
 8011b70:	425a      	negs	r2, r3
 8011b72:	50e2      	str	r2, [r4, r3]
 8011b74:	e7d0      	b.n	8011b18 <_malloc_r+0x20>
 8011b76:	428c      	cmp	r4, r1
 8011b78:	684b      	ldr	r3, [r1, #4]
 8011b7a:	bf16      	itet	ne
 8011b7c:	6063      	strne	r3, [r4, #4]
 8011b7e:	6013      	streq	r3, [r2, #0]
 8011b80:	460c      	movne	r4, r1
 8011b82:	e7eb      	b.n	8011b5c <_malloc_r+0x64>
 8011b84:	460c      	mov	r4, r1
 8011b86:	6849      	ldr	r1, [r1, #4]
 8011b88:	e7cc      	b.n	8011b24 <_malloc_r+0x2c>
 8011b8a:	1cc4      	adds	r4, r0, #3
 8011b8c:	f024 0403 	bic.w	r4, r4, #3
 8011b90:	42a0      	cmp	r0, r4
 8011b92:	d005      	beq.n	8011ba0 <_malloc_r+0xa8>
 8011b94:	1a21      	subs	r1, r4, r0
 8011b96:	4630      	mov	r0, r6
 8011b98:	f000 f95a 	bl	8011e50 <_sbrk_r>
 8011b9c:	3001      	adds	r0, #1
 8011b9e:	d0cf      	beq.n	8011b40 <_malloc_r+0x48>
 8011ba0:	6025      	str	r5, [r4, #0]
 8011ba2:	e7db      	b.n	8011b5c <_malloc_r+0x64>
 8011ba4:	200004ec 	.word	0x200004ec
 8011ba8:	200004f0 	.word	0x200004f0

08011bac <__ssputs_r>:
 8011bac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011bb0:	688e      	ldr	r6, [r1, #8]
 8011bb2:	429e      	cmp	r6, r3
 8011bb4:	4682      	mov	sl, r0
 8011bb6:	460c      	mov	r4, r1
 8011bb8:	4690      	mov	r8, r2
 8011bba:	4699      	mov	r9, r3
 8011bbc:	d837      	bhi.n	8011c2e <__ssputs_r+0x82>
 8011bbe:	898a      	ldrh	r2, [r1, #12]
 8011bc0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011bc4:	d031      	beq.n	8011c2a <__ssputs_r+0x7e>
 8011bc6:	6825      	ldr	r5, [r4, #0]
 8011bc8:	6909      	ldr	r1, [r1, #16]
 8011bca:	1a6f      	subs	r7, r5, r1
 8011bcc:	6965      	ldr	r5, [r4, #20]
 8011bce:	2302      	movs	r3, #2
 8011bd0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011bd4:	fb95 f5f3 	sdiv	r5, r5, r3
 8011bd8:	f109 0301 	add.w	r3, r9, #1
 8011bdc:	443b      	add	r3, r7
 8011bde:	429d      	cmp	r5, r3
 8011be0:	bf38      	it	cc
 8011be2:	461d      	movcc	r5, r3
 8011be4:	0553      	lsls	r3, r2, #21
 8011be6:	d530      	bpl.n	8011c4a <__ssputs_r+0x9e>
 8011be8:	4629      	mov	r1, r5
 8011bea:	f7ff ff85 	bl	8011af8 <_malloc_r>
 8011bee:	4606      	mov	r6, r0
 8011bf0:	b950      	cbnz	r0, 8011c08 <__ssputs_r+0x5c>
 8011bf2:	230c      	movs	r3, #12
 8011bf4:	f8ca 3000 	str.w	r3, [sl]
 8011bf8:	89a3      	ldrh	r3, [r4, #12]
 8011bfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011bfe:	81a3      	strh	r3, [r4, #12]
 8011c00:	f04f 30ff 	mov.w	r0, #4294967295
 8011c04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c08:	463a      	mov	r2, r7
 8011c0a:	6921      	ldr	r1, [r4, #16]
 8011c0c:	f7fc fc02 	bl	800e414 <memcpy>
 8011c10:	89a3      	ldrh	r3, [r4, #12]
 8011c12:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011c16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011c1a:	81a3      	strh	r3, [r4, #12]
 8011c1c:	6126      	str	r6, [r4, #16]
 8011c1e:	6165      	str	r5, [r4, #20]
 8011c20:	443e      	add	r6, r7
 8011c22:	1bed      	subs	r5, r5, r7
 8011c24:	6026      	str	r6, [r4, #0]
 8011c26:	60a5      	str	r5, [r4, #8]
 8011c28:	464e      	mov	r6, r9
 8011c2a:	454e      	cmp	r6, r9
 8011c2c:	d900      	bls.n	8011c30 <__ssputs_r+0x84>
 8011c2e:	464e      	mov	r6, r9
 8011c30:	4632      	mov	r2, r6
 8011c32:	4641      	mov	r1, r8
 8011c34:	6820      	ldr	r0, [r4, #0]
 8011c36:	f000 f93a 	bl	8011eae <memmove>
 8011c3a:	68a3      	ldr	r3, [r4, #8]
 8011c3c:	1b9b      	subs	r3, r3, r6
 8011c3e:	60a3      	str	r3, [r4, #8]
 8011c40:	6823      	ldr	r3, [r4, #0]
 8011c42:	441e      	add	r6, r3
 8011c44:	6026      	str	r6, [r4, #0]
 8011c46:	2000      	movs	r0, #0
 8011c48:	e7dc      	b.n	8011c04 <__ssputs_r+0x58>
 8011c4a:	462a      	mov	r2, r5
 8011c4c:	f000 f94a 	bl	8011ee4 <_realloc_r>
 8011c50:	4606      	mov	r6, r0
 8011c52:	2800      	cmp	r0, #0
 8011c54:	d1e2      	bne.n	8011c1c <__ssputs_r+0x70>
 8011c56:	6921      	ldr	r1, [r4, #16]
 8011c58:	4650      	mov	r0, sl
 8011c5a:	f7ff feff 	bl	8011a5c <_free_r>
 8011c5e:	e7c8      	b.n	8011bf2 <__ssputs_r+0x46>

08011c60 <_svfiprintf_r>:
 8011c60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c64:	461d      	mov	r5, r3
 8011c66:	898b      	ldrh	r3, [r1, #12]
 8011c68:	061f      	lsls	r7, r3, #24
 8011c6a:	b09d      	sub	sp, #116	; 0x74
 8011c6c:	4680      	mov	r8, r0
 8011c6e:	460c      	mov	r4, r1
 8011c70:	4616      	mov	r6, r2
 8011c72:	d50f      	bpl.n	8011c94 <_svfiprintf_r+0x34>
 8011c74:	690b      	ldr	r3, [r1, #16]
 8011c76:	b96b      	cbnz	r3, 8011c94 <_svfiprintf_r+0x34>
 8011c78:	2140      	movs	r1, #64	; 0x40
 8011c7a:	f7ff ff3d 	bl	8011af8 <_malloc_r>
 8011c7e:	6020      	str	r0, [r4, #0]
 8011c80:	6120      	str	r0, [r4, #16]
 8011c82:	b928      	cbnz	r0, 8011c90 <_svfiprintf_r+0x30>
 8011c84:	230c      	movs	r3, #12
 8011c86:	f8c8 3000 	str.w	r3, [r8]
 8011c8a:	f04f 30ff 	mov.w	r0, #4294967295
 8011c8e:	e0c8      	b.n	8011e22 <_svfiprintf_r+0x1c2>
 8011c90:	2340      	movs	r3, #64	; 0x40
 8011c92:	6163      	str	r3, [r4, #20]
 8011c94:	2300      	movs	r3, #0
 8011c96:	9309      	str	r3, [sp, #36]	; 0x24
 8011c98:	2320      	movs	r3, #32
 8011c9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011c9e:	2330      	movs	r3, #48	; 0x30
 8011ca0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011ca4:	9503      	str	r5, [sp, #12]
 8011ca6:	f04f 0b01 	mov.w	fp, #1
 8011caa:	4637      	mov	r7, r6
 8011cac:	463d      	mov	r5, r7
 8011cae:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011cb2:	b10b      	cbz	r3, 8011cb8 <_svfiprintf_r+0x58>
 8011cb4:	2b25      	cmp	r3, #37	; 0x25
 8011cb6:	d13e      	bne.n	8011d36 <_svfiprintf_r+0xd6>
 8011cb8:	ebb7 0a06 	subs.w	sl, r7, r6
 8011cbc:	d00b      	beq.n	8011cd6 <_svfiprintf_r+0x76>
 8011cbe:	4653      	mov	r3, sl
 8011cc0:	4632      	mov	r2, r6
 8011cc2:	4621      	mov	r1, r4
 8011cc4:	4640      	mov	r0, r8
 8011cc6:	f7ff ff71 	bl	8011bac <__ssputs_r>
 8011cca:	3001      	adds	r0, #1
 8011ccc:	f000 80a4 	beq.w	8011e18 <_svfiprintf_r+0x1b8>
 8011cd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011cd2:	4453      	add	r3, sl
 8011cd4:	9309      	str	r3, [sp, #36]	; 0x24
 8011cd6:	783b      	ldrb	r3, [r7, #0]
 8011cd8:	2b00      	cmp	r3, #0
 8011cda:	f000 809d 	beq.w	8011e18 <_svfiprintf_r+0x1b8>
 8011cde:	2300      	movs	r3, #0
 8011ce0:	f04f 32ff 	mov.w	r2, #4294967295
 8011ce4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011ce8:	9304      	str	r3, [sp, #16]
 8011cea:	9307      	str	r3, [sp, #28]
 8011cec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011cf0:	931a      	str	r3, [sp, #104]	; 0x68
 8011cf2:	462f      	mov	r7, r5
 8011cf4:	2205      	movs	r2, #5
 8011cf6:	f817 1b01 	ldrb.w	r1, [r7], #1
 8011cfa:	4850      	ldr	r0, [pc, #320]	; (8011e3c <_svfiprintf_r+0x1dc>)
 8011cfc:	f7ee fa90 	bl	8000220 <memchr>
 8011d00:	9b04      	ldr	r3, [sp, #16]
 8011d02:	b9d0      	cbnz	r0, 8011d3a <_svfiprintf_r+0xda>
 8011d04:	06d9      	lsls	r1, r3, #27
 8011d06:	bf44      	itt	mi
 8011d08:	2220      	movmi	r2, #32
 8011d0a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011d0e:	071a      	lsls	r2, r3, #28
 8011d10:	bf44      	itt	mi
 8011d12:	222b      	movmi	r2, #43	; 0x2b
 8011d14:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011d18:	782a      	ldrb	r2, [r5, #0]
 8011d1a:	2a2a      	cmp	r2, #42	; 0x2a
 8011d1c:	d015      	beq.n	8011d4a <_svfiprintf_r+0xea>
 8011d1e:	9a07      	ldr	r2, [sp, #28]
 8011d20:	462f      	mov	r7, r5
 8011d22:	2000      	movs	r0, #0
 8011d24:	250a      	movs	r5, #10
 8011d26:	4639      	mov	r1, r7
 8011d28:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011d2c:	3b30      	subs	r3, #48	; 0x30
 8011d2e:	2b09      	cmp	r3, #9
 8011d30:	d94d      	bls.n	8011dce <_svfiprintf_r+0x16e>
 8011d32:	b1b8      	cbz	r0, 8011d64 <_svfiprintf_r+0x104>
 8011d34:	e00f      	b.n	8011d56 <_svfiprintf_r+0xf6>
 8011d36:	462f      	mov	r7, r5
 8011d38:	e7b8      	b.n	8011cac <_svfiprintf_r+0x4c>
 8011d3a:	4a40      	ldr	r2, [pc, #256]	; (8011e3c <_svfiprintf_r+0x1dc>)
 8011d3c:	1a80      	subs	r0, r0, r2
 8011d3e:	fa0b f000 	lsl.w	r0, fp, r0
 8011d42:	4318      	orrs	r0, r3
 8011d44:	9004      	str	r0, [sp, #16]
 8011d46:	463d      	mov	r5, r7
 8011d48:	e7d3      	b.n	8011cf2 <_svfiprintf_r+0x92>
 8011d4a:	9a03      	ldr	r2, [sp, #12]
 8011d4c:	1d11      	adds	r1, r2, #4
 8011d4e:	6812      	ldr	r2, [r2, #0]
 8011d50:	9103      	str	r1, [sp, #12]
 8011d52:	2a00      	cmp	r2, #0
 8011d54:	db01      	blt.n	8011d5a <_svfiprintf_r+0xfa>
 8011d56:	9207      	str	r2, [sp, #28]
 8011d58:	e004      	b.n	8011d64 <_svfiprintf_r+0x104>
 8011d5a:	4252      	negs	r2, r2
 8011d5c:	f043 0302 	orr.w	r3, r3, #2
 8011d60:	9207      	str	r2, [sp, #28]
 8011d62:	9304      	str	r3, [sp, #16]
 8011d64:	783b      	ldrb	r3, [r7, #0]
 8011d66:	2b2e      	cmp	r3, #46	; 0x2e
 8011d68:	d10c      	bne.n	8011d84 <_svfiprintf_r+0x124>
 8011d6a:	787b      	ldrb	r3, [r7, #1]
 8011d6c:	2b2a      	cmp	r3, #42	; 0x2a
 8011d6e:	d133      	bne.n	8011dd8 <_svfiprintf_r+0x178>
 8011d70:	9b03      	ldr	r3, [sp, #12]
 8011d72:	1d1a      	adds	r2, r3, #4
 8011d74:	681b      	ldr	r3, [r3, #0]
 8011d76:	9203      	str	r2, [sp, #12]
 8011d78:	2b00      	cmp	r3, #0
 8011d7a:	bfb8      	it	lt
 8011d7c:	f04f 33ff 	movlt.w	r3, #4294967295
 8011d80:	3702      	adds	r7, #2
 8011d82:	9305      	str	r3, [sp, #20]
 8011d84:	4d2e      	ldr	r5, [pc, #184]	; (8011e40 <_svfiprintf_r+0x1e0>)
 8011d86:	7839      	ldrb	r1, [r7, #0]
 8011d88:	2203      	movs	r2, #3
 8011d8a:	4628      	mov	r0, r5
 8011d8c:	f7ee fa48 	bl	8000220 <memchr>
 8011d90:	b138      	cbz	r0, 8011da2 <_svfiprintf_r+0x142>
 8011d92:	2340      	movs	r3, #64	; 0x40
 8011d94:	1b40      	subs	r0, r0, r5
 8011d96:	fa03 f000 	lsl.w	r0, r3, r0
 8011d9a:	9b04      	ldr	r3, [sp, #16]
 8011d9c:	4303      	orrs	r3, r0
 8011d9e:	3701      	adds	r7, #1
 8011da0:	9304      	str	r3, [sp, #16]
 8011da2:	7839      	ldrb	r1, [r7, #0]
 8011da4:	4827      	ldr	r0, [pc, #156]	; (8011e44 <_svfiprintf_r+0x1e4>)
 8011da6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011daa:	2206      	movs	r2, #6
 8011dac:	1c7e      	adds	r6, r7, #1
 8011dae:	f7ee fa37 	bl	8000220 <memchr>
 8011db2:	2800      	cmp	r0, #0
 8011db4:	d038      	beq.n	8011e28 <_svfiprintf_r+0x1c8>
 8011db6:	4b24      	ldr	r3, [pc, #144]	; (8011e48 <_svfiprintf_r+0x1e8>)
 8011db8:	bb13      	cbnz	r3, 8011e00 <_svfiprintf_r+0x1a0>
 8011dba:	9b03      	ldr	r3, [sp, #12]
 8011dbc:	3307      	adds	r3, #7
 8011dbe:	f023 0307 	bic.w	r3, r3, #7
 8011dc2:	3308      	adds	r3, #8
 8011dc4:	9303      	str	r3, [sp, #12]
 8011dc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011dc8:	444b      	add	r3, r9
 8011dca:	9309      	str	r3, [sp, #36]	; 0x24
 8011dcc:	e76d      	b.n	8011caa <_svfiprintf_r+0x4a>
 8011dce:	fb05 3202 	mla	r2, r5, r2, r3
 8011dd2:	2001      	movs	r0, #1
 8011dd4:	460f      	mov	r7, r1
 8011dd6:	e7a6      	b.n	8011d26 <_svfiprintf_r+0xc6>
 8011dd8:	2300      	movs	r3, #0
 8011dda:	3701      	adds	r7, #1
 8011ddc:	9305      	str	r3, [sp, #20]
 8011dde:	4619      	mov	r1, r3
 8011de0:	250a      	movs	r5, #10
 8011de2:	4638      	mov	r0, r7
 8011de4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011de8:	3a30      	subs	r2, #48	; 0x30
 8011dea:	2a09      	cmp	r2, #9
 8011dec:	d903      	bls.n	8011df6 <_svfiprintf_r+0x196>
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d0c8      	beq.n	8011d84 <_svfiprintf_r+0x124>
 8011df2:	9105      	str	r1, [sp, #20]
 8011df4:	e7c6      	b.n	8011d84 <_svfiprintf_r+0x124>
 8011df6:	fb05 2101 	mla	r1, r5, r1, r2
 8011dfa:	2301      	movs	r3, #1
 8011dfc:	4607      	mov	r7, r0
 8011dfe:	e7f0      	b.n	8011de2 <_svfiprintf_r+0x182>
 8011e00:	ab03      	add	r3, sp, #12
 8011e02:	9300      	str	r3, [sp, #0]
 8011e04:	4622      	mov	r2, r4
 8011e06:	4b11      	ldr	r3, [pc, #68]	; (8011e4c <_svfiprintf_r+0x1ec>)
 8011e08:	a904      	add	r1, sp, #16
 8011e0a:	4640      	mov	r0, r8
 8011e0c:	f7fc fbaa 	bl	800e564 <_printf_float>
 8011e10:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011e14:	4681      	mov	r9, r0
 8011e16:	d1d6      	bne.n	8011dc6 <_svfiprintf_r+0x166>
 8011e18:	89a3      	ldrh	r3, [r4, #12]
 8011e1a:	065b      	lsls	r3, r3, #25
 8011e1c:	f53f af35 	bmi.w	8011c8a <_svfiprintf_r+0x2a>
 8011e20:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011e22:	b01d      	add	sp, #116	; 0x74
 8011e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e28:	ab03      	add	r3, sp, #12
 8011e2a:	9300      	str	r3, [sp, #0]
 8011e2c:	4622      	mov	r2, r4
 8011e2e:	4b07      	ldr	r3, [pc, #28]	; (8011e4c <_svfiprintf_r+0x1ec>)
 8011e30:	a904      	add	r1, sp, #16
 8011e32:	4640      	mov	r0, r8
 8011e34:	f7fc fe4c 	bl	800ead0 <_printf_i>
 8011e38:	e7ea      	b.n	8011e10 <_svfiprintf_r+0x1b0>
 8011e3a:	bf00      	nop
 8011e3c:	08012c2c 	.word	0x08012c2c
 8011e40:	08012c32 	.word	0x08012c32
 8011e44:	08012c36 	.word	0x08012c36
 8011e48:	0800e565 	.word	0x0800e565
 8011e4c:	08011bad 	.word	0x08011bad

08011e50 <_sbrk_r>:
 8011e50:	b538      	push	{r3, r4, r5, lr}
 8011e52:	4c06      	ldr	r4, [pc, #24]	; (8011e6c <_sbrk_r+0x1c>)
 8011e54:	2300      	movs	r3, #0
 8011e56:	4605      	mov	r5, r0
 8011e58:	4608      	mov	r0, r1
 8011e5a:	6023      	str	r3, [r4, #0]
 8011e5c:	f7f2 fffa 	bl	8004e54 <_sbrk>
 8011e60:	1c43      	adds	r3, r0, #1
 8011e62:	d102      	bne.n	8011e6a <_sbrk_r+0x1a>
 8011e64:	6823      	ldr	r3, [r4, #0]
 8011e66:	b103      	cbz	r3, 8011e6a <_sbrk_r+0x1a>
 8011e68:	602b      	str	r3, [r5, #0]
 8011e6a:	bd38      	pop	{r3, r4, r5, pc}
 8011e6c:	20009134 	.word	0x20009134

08011e70 <strncmp>:
 8011e70:	b510      	push	{r4, lr}
 8011e72:	b16a      	cbz	r2, 8011e90 <strncmp+0x20>
 8011e74:	3901      	subs	r1, #1
 8011e76:	1884      	adds	r4, r0, r2
 8011e78:	f810 3b01 	ldrb.w	r3, [r0], #1
 8011e7c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8011e80:	4293      	cmp	r3, r2
 8011e82:	d103      	bne.n	8011e8c <strncmp+0x1c>
 8011e84:	42a0      	cmp	r0, r4
 8011e86:	d001      	beq.n	8011e8c <strncmp+0x1c>
 8011e88:	2b00      	cmp	r3, #0
 8011e8a:	d1f5      	bne.n	8011e78 <strncmp+0x8>
 8011e8c:	1a98      	subs	r0, r3, r2
 8011e8e:	bd10      	pop	{r4, pc}
 8011e90:	4610      	mov	r0, r2
 8011e92:	e7fc      	b.n	8011e8e <strncmp+0x1e>

08011e94 <__ascii_wctomb>:
 8011e94:	b149      	cbz	r1, 8011eaa <__ascii_wctomb+0x16>
 8011e96:	2aff      	cmp	r2, #255	; 0xff
 8011e98:	bf85      	ittet	hi
 8011e9a:	238a      	movhi	r3, #138	; 0x8a
 8011e9c:	6003      	strhi	r3, [r0, #0]
 8011e9e:	700a      	strbls	r2, [r1, #0]
 8011ea0:	f04f 30ff 	movhi.w	r0, #4294967295
 8011ea4:	bf98      	it	ls
 8011ea6:	2001      	movls	r0, #1
 8011ea8:	4770      	bx	lr
 8011eaa:	4608      	mov	r0, r1
 8011eac:	4770      	bx	lr

08011eae <memmove>:
 8011eae:	4288      	cmp	r0, r1
 8011eb0:	b510      	push	{r4, lr}
 8011eb2:	eb01 0302 	add.w	r3, r1, r2
 8011eb6:	d807      	bhi.n	8011ec8 <memmove+0x1a>
 8011eb8:	1e42      	subs	r2, r0, #1
 8011eba:	4299      	cmp	r1, r3
 8011ebc:	d00a      	beq.n	8011ed4 <memmove+0x26>
 8011ebe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011ec2:	f802 4f01 	strb.w	r4, [r2, #1]!
 8011ec6:	e7f8      	b.n	8011eba <memmove+0xc>
 8011ec8:	4283      	cmp	r3, r0
 8011eca:	d9f5      	bls.n	8011eb8 <memmove+0xa>
 8011ecc:	1881      	adds	r1, r0, r2
 8011ece:	1ad2      	subs	r2, r2, r3
 8011ed0:	42d3      	cmn	r3, r2
 8011ed2:	d100      	bne.n	8011ed6 <memmove+0x28>
 8011ed4:	bd10      	pop	{r4, pc}
 8011ed6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011eda:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8011ede:	e7f7      	b.n	8011ed0 <memmove+0x22>

08011ee0 <__malloc_lock>:
 8011ee0:	4770      	bx	lr

08011ee2 <__malloc_unlock>:
 8011ee2:	4770      	bx	lr

08011ee4 <_realloc_r>:
 8011ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011ee6:	4607      	mov	r7, r0
 8011ee8:	4614      	mov	r4, r2
 8011eea:	460e      	mov	r6, r1
 8011eec:	b921      	cbnz	r1, 8011ef8 <_realloc_r+0x14>
 8011eee:	4611      	mov	r1, r2
 8011ef0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8011ef4:	f7ff be00 	b.w	8011af8 <_malloc_r>
 8011ef8:	b922      	cbnz	r2, 8011f04 <_realloc_r+0x20>
 8011efa:	f7ff fdaf 	bl	8011a5c <_free_r>
 8011efe:	4625      	mov	r5, r4
 8011f00:	4628      	mov	r0, r5
 8011f02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011f04:	f000 f814 	bl	8011f30 <_malloc_usable_size_r>
 8011f08:	42a0      	cmp	r0, r4
 8011f0a:	d20f      	bcs.n	8011f2c <_realloc_r+0x48>
 8011f0c:	4621      	mov	r1, r4
 8011f0e:	4638      	mov	r0, r7
 8011f10:	f7ff fdf2 	bl	8011af8 <_malloc_r>
 8011f14:	4605      	mov	r5, r0
 8011f16:	2800      	cmp	r0, #0
 8011f18:	d0f2      	beq.n	8011f00 <_realloc_r+0x1c>
 8011f1a:	4631      	mov	r1, r6
 8011f1c:	4622      	mov	r2, r4
 8011f1e:	f7fc fa79 	bl	800e414 <memcpy>
 8011f22:	4631      	mov	r1, r6
 8011f24:	4638      	mov	r0, r7
 8011f26:	f7ff fd99 	bl	8011a5c <_free_r>
 8011f2a:	e7e9      	b.n	8011f00 <_realloc_r+0x1c>
 8011f2c:	4635      	mov	r5, r6
 8011f2e:	e7e7      	b.n	8011f00 <_realloc_r+0x1c>

08011f30 <_malloc_usable_size_r>:
 8011f30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011f34:	1f18      	subs	r0, r3, #4
 8011f36:	2b00      	cmp	r3, #0
 8011f38:	bfbc      	itt	lt
 8011f3a:	580b      	ldrlt	r3, [r1, r0]
 8011f3c:	18c0      	addlt	r0, r0, r3
 8011f3e:	4770      	bx	lr

08011f40 <fmod>:
 8011f40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011f44:	ed2d 8b02 	vpush	{d8}
 8011f48:	b08b      	sub	sp, #44	; 0x2c
 8011f4a:	ec55 4b10 	vmov	r4, r5, d0
 8011f4e:	ec57 6b11 	vmov	r6, r7, d1
 8011f52:	f000 f859 	bl	8012008 <__ieee754_fmod>
 8011f56:	4b2a      	ldr	r3, [pc, #168]	; (8012000 <fmod+0xc0>)
 8011f58:	eeb0 8a40 	vmov.f32	s16, s0
 8011f5c:	eef0 8a60 	vmov.f32	s17, s1
 8011f60:	f993 8000 	ldrsb.w	r8, [r3]
 8011f64:	f1b8 3fff 	cmp.w	r8, #4294967295
 8011f68:	d030      	beq.n	8011fcc <fmod+0x8c>
 8011f6a:	4632      	mov	r2, r6
 8011f6c:	463b      	mov	r3, r7
 8011f6e:	4630      	mov	r0, r6
 8011f70:	4639      	mov	r1, r7
 8011f72:	f7ee fdfb 	bl	8000b6c <__aeabi_dcmpun>
 8011f76:	bb48      	cbnz	r0, 8011fcc <fmod+0x8c>
 8011f78:	4622      	mov	r2, r4
 8011f7a:	462b      	mov	r3, r5
 8011f7c:	4620      	mov	r0, r4
 8011f7e:	4629      	mov	r1, r5
 8011f80:	f7ee fdf4 	bl	8000b6c <__aeabi_dcmpun>
 8011f84:	4681      	mov	r9, r0
 8011f86:	bb08      	cbnz	r0, 8011fcc <fmod+0x8c>
 8011f88:	2200      	movs	r2, #0
 8011f8a:	2300      	movs	r3, #0
 8011f8c:	4630      	mov	r0, r6
 8011f8e:	4639      	mov	r1, r7
 8011f90:	f7ee fdba 	bl	8000b08 <__aeabi_dcmpeq>
 8011f94:	b1d0      	cbz	r0, 8011fcc <fmod+0x8c>
 8011f96:	2301      	movs	r3, #1
 8011f98:	9300      	str	r3, [sp, #0]
 8011f9a:	4b1a      	ldr	r3, [pc, #104]	; (8012004 <fmod+0xc4>)
 8011f9c:	9301      	str	r3, [sp, #4]
 8011f9e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8011fa2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8011fa6:	f8cd 9020 	str.w	r9, [sp, #32]
 8011faa:	f1b8 0f00 	cmp.w	r8, #0
 8011fae:	d116      	bne.n	8011fde <fmod+0x9e>
 8011fb0:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8011fb4:	4668      	mov	r0, sp
 8011fb6:	f000 f939 	bl	801222c <matherr>
 8011fba:	b1d8      	cbz	r0, 8011ff4 <fmod+0xb4>
 8011fbc:	9b08      	ldr	r3, [sp, #32]
 8011fbe:	b11b      	cbz	r3, 8011fc8 <fmod+0x88>
 8011fc0:	f7fc f9fe 	bl	800e3c0 <__errno>
 8011fc4:	9b08      	ldr	r3, [sp, #32]
 8011fc6:	6003      	str	r3, [r0, #0]
 8011fc8:	ed9d 8b06 	vldr	d8, [sp, #24]
 8011fcc:	eeb0 0a48 	vmov.f32	s0, s16
 8011fd0:	eef0 0a68 	vmov.f32	s1, s17
 8011fd4:	b00b      	add	sp, #44	; 0x2c
 8011fd6:	ecbd 8b02 	vpop	{d8}
 8011fda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011fde:	2200      	movs	r2, #0
 8011fe0:	2300      	movs	r3, #0
 8011fe2:	4610      	mov	r0, r2
 8011fe4:	4619      	mov	r1, r3
 8011fe6:	f7ee fc51 	bl	800088c <__aeabi_ddiv>
 8011fea:	f1b8 0f02 	cmp.w	r8, #2
 8011fee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8011ff2:	d1df      	bne.n	8011fb4 <fmod+0x74>
 8011ff4:	f7fc f9e4 	bl	800e3c0 <__errno>
 8011ff8:	2321      	movs	r3, #33	; 0x21
 8011ffa:	6003      	str	r3, [r0, #0]
 8011ffc:	e7de      	b.n	8011fbc <fmod+0x7c>
 8011ffe:	bf00      	nop
 8012000:	20000234 	.word	0x20000234
 8012004:	08012d3e 	.word	0x08012d3e

08012008 <__ieee754_fmod>:
 8012008:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801200c:	ec53 2b11 	vmov	r2, r3, d1
 8012010:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 8012014:	ea5e 0402 	orrs.w	r4, lr, r2
 8012018:	ec51 0b10 	vmov	r0, r1, d0
 801201c:	461e      	mov	r6, r3
 801201e:	ee11 5a10 	vmov	r5, s2
 8012022:	4694      	mov	ip, r2
 8012024:	d00c      	beq.n	8012040 <__ieee754_fmod+0x38>
 8012026:	4c7a      	ldr	r4, [pc, #488]	; (8012210 <__ieee754_fmod+0x208>)
 8012028:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 801202c:	45a0      	cmp	r8, r4
 801202e:	4689      	mov	r9, r1
 8012030:	dc06      	bgt.n	8012040 <__ieee754_fmod+0x38>
 8012032:	4254      	negs	r4, r2
 8012034:	4314      	orrs	r4, r2
 8012036:	4f77      	ldr	r7, [pc, #476]	; (8012214 <__ieee754_fmod+0x20c>)
 8012038:	ea4e 74d4 	orr.w	r4, lr, r4, lsr #31
 801203c:	42bc      	cmp	r4, r7
 801203e:	d909      	bls.n	8012054 <__ieee754_fmod+0x4c>
 8012040:	f7ee fafa 	bl	8000638 <__aeabi_dmul>
 8012044:	4602      	mov	r2, r0
 8012046:	460b      	mov	r3, r1
 8012048:	f7ee fc20 	bl	800088c <__aeabi_ddiv>
 801204c:	ec41 0b10 	vmov	d0, r0, r1
 8012050:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012054:	45f0      	cmp	r8, lr
 8012056:	ee10 2a10 	vmov	r2, s0
 801205a:	4607      	mov	r7, r0
 801205c:	f001 4400 	and.w	r4, r1, #2147483648	; 0x80000000
 8012060:	dc0a      	bgt.n	8012078 <__ieee754_fmod+0x70>
 8012062:	dbf3      	blt.n	801204c <__ieee754_fmod+0x44>
 8012064:	42a8      	cmp	r0, r5
 8012066:	d3f1      	bcc.n	801204c <__ieee754_fmod+0x44>
 8012068:	d106      	bne.n	8012078 <__ieee754_fmod+0x70>
 801206a:	496b      	ldr	r1, [pc, #428]	; (8012218 <__ieee754_fmod+0x210>)
 801206c:	0fe4      	lsrs	r4, r4, #31
 801206e:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 8012072:	e9d4 0100 	ldrd	r0, r1, [r4]
 8012076:	e7e9      	b.n	801204c <__ieee754_fmod+0x44>
 8012078:	4b68      	ldr	r3, [pc, #416]	; (801221c <__ieee754_fmod+0x214>)
 801207a:	4598      	cmp	r8, r3
 801207c:	dc49      	bgt.n	8012112 <__ieee754_fmod+0x10a>
 801207e:	f1b8 0f00 	cmp.w	r8, #0
 8012082:	d13d      	bne.n	8012100 <__ieee754_fmod+0xf8>
 8012084:	4866      	ldr	r0, [pc, #408]	; (8012220 <__ieee754_fmod+0x218>)
 8012086:	4611      	mov	r1, r2
 8012088:	2900      	cmp	r1, #0
 801208a:	dc36      	bgt.n	80120fa <__ieee754_fmod+0xf2>
 801208c:	459e      	cmp	lr, r3
 801208e:	dc51      	bgt.n	8012134 <__ieee754_fmod+0x12c>
 8012090:	f1be 0f00 	cmp.w	lr, #0
 8012094:	d145      	bne.n	8012122 <__ieee754_fmod+0x11a>
 8012096:	4b62      	ldr	r3, [pc, #392]	; (8012220 <__ieee754_fmod+0x218>)
 8012098:	4629      	mov	r1, r5
 801209a:	2900      	cmp	r1, #0
 801209c:	dc3e      	bgt.n	801211c <__ieee754_fmod+0x114>
 801209e:	4961      	ldr	r1, [pc, #388]	; (8012224 <__ieee754_fmod+0x21c>)
 80120a0:	4288      	cmp	r0, r1
 80120a2:	db4c      	blt.n	801213e <__ieee754_fmod+0x136>
 80120a4:	f3c9 0113 	ubfx	r1, r9, #0, #20
 80120a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80120ac:	4a5d      	ldr	r2, [pc, #372]	; (8012224 <__ieee754_fmod+0x21c>)
 80120ae:	4293      	cmp	r3, r2
 80120b0:	db59      	blt.n	8012166 <__ieee754_fmod+0x15e>
 80120b2:	f3c6 0613 	ubfx	r6, r6, #0, #20
 80120b6:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 80120ba:	1ac0      	subs	r0, r0, r3
 80120bc:	1b8a      	subs	r2, r1, r6
 80120be:	eba7 050c 	sub.w	r5, r7, ip
 80120c2:	2800      	cmp	r0, #0
 80120c4:	d166      	bne.n	8012194 <__ieee754_fmod+0x18c>
 80120c6:	4567      	cmp	r7, ip
 80120c8:	bf38      	it	cc
 80120ca:	f102 32ff 	addcc.w	r2, r2, #4294967295
 80120ce:	2a00      	cmp	r2, #0
 80120d0:	bfbc      	itt	lt
 80120d2:	463d      	movlt	r5, r7
 80120d4:	460a      	movlt	r2, r1
 80120d6:	ea52 0105 	orrs.w	r1, r2, r5
 80120da:	d0c6      	beq.n	801206a <__ieee754_fmod+0x62>
 80120dc:	494f      	ldr	r1, [pc, #316]	; (801221c <__ieee754_fmod+0x214>)
 80120de:	428a      	cmp	r2, r1
 80120e0:	dd6d      	ble.n	80121be <__ieee754_fmod+0x1b6>
 80120e2:	4950      	ldr	r1, [pc, #320]	; (8012224 <__ieee754_fmod+0x21c>)
 80120e4:	428b      	cmp	r3, r1
 80120e6:	db70      	blt.n	80121ca <__ieee754_fmod+0x1c2>
 80120e8:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
 80120ec:	f203 33ff 	addw	r3, r3, #1023	; 0x3ff
 80120f0:	4314      	orrs	r4, r2
 80120f2:	ea44 5103 	orr.w	r1, r4, r3, lsl #20
 80120f6:	4628      	mov	r0, r5
 80120f8:	e7a8      	b.n	801204c <__ieee754_fmod+0x44>
 80120fa:	3801      	subs	r0, #1
 80120fc:	0049      	lsls	r1, r1, #1
 80120fe:	e7c3      	b.n	8012088 <__ieee754_fmod+0x80>
 8012100:	4848      	ldr	r0, [pc, #288]	; (8012224 <__ieee754_fmod+0x21c>)
 8012102:	ea4f 21c8 	mov.w	r1, r8, lsl #11
 8012106:	0049      	lsls	r1, r1, #1
 8012108:	2900      	cmp	r1, #0
 801210a:	f100 30ff 	add.w	r0, r0, #4294967295
 801210e:	dcfa      	bgt.n	8012106 <__ieee754_fmod+0xfe>
 8012110:	e7bc      	b.n	801208c <__ieee754_fmod+0x84>
 8012112:	ea4f 5028 	mov.w	r0, r8, asr #20
 8012116:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 801211a:	e7b7      	b.n	801208c <__ieee754_fmod+0x84>
 801211c:	3b01      	subs	r3, #1
 801211e:	0049      	lsls	r1, r1, #1
 8012120:	e7bb      	b.n	801209a <__ieee754_fmod+0x92>
 8012122:	4b40      	ldr	r3, [pc, #256]	; (8012224 <__ieee754_fmod+0x21c>)
 8012124:	ea4f 21ce 	mov.w	r1, lr, lsl #11
 8012128:	0049      	lsls	r1, r1, #1
 801212a:	2900      	cmp	r1, #0
 801212c:	f103 33ff 	add.w	r3, r3, #4294967295
 8012130:	dcfa      	bgt.n	8012128 <__ieee754_fmod+0x120>
 8012132:	e7b4      	b.n	801209e <__ieee754_fmod+0x96>
 8012134:	ea4f 532e 	mov.w	r3, lr, asr #20
 8012138:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801213c:	e7af      	b.n	801209e <__ieee754_fmod+0x96>
 801213e:	1a0f      	subs	r7, r1, r0
 8012140:	2f1f      	cmp	r7, #31
 8012142:	dc0a      	bgt.n	801215a <__ieee754_fmod+0x152>
 8012144:	f200 411e 	addw	r1, r0, #1054	; 0x41e
 8012148:	fa08 f807 	lsl.w	r8, r8, r7
 801214c:	fa22 f101 	lsr.w	r1, r2, r1
 8012150:	ea41 0108 	orr.w	r1, r1, r8
 8012154:	fa02 f707 	lsl.w	r7, r2, r7
 8012158:	e7a8      	b.n	80120ac <__ieee754_fmod+0xa4>
 801215a:	4933      	ldr	r1, [pc, #204]	; (8012228 <__ieee754_fmod+0x220>)
 801215c:	1a09      	subs	r1, r1, r0
 801215e:	fa02 f101 	lsl.w	r1, r2, r1
 8012162:	2700      	movs	r7, #0
 8012164:	e7a2      	b.n	80120ac <__ieee754_fmod+0xa4>
 8012166:	eba2 0c03 	sub.w	ip, r2, r3
 801216a:	f1bc 0f1f 	cmp.w	ip, #31
 801216e:	dc0a      	bgt.n	8012186 <__ieee754_fmod+0x17e>
 8012170:	f203 461e 	addw	r6, r3, #1054	; 0x41e
 8012174:	fa0e fe0c 	lsl.w	lr, lr, ip
 8012178:	fa25 f606 	lsr.w	r6, r5, r6
 801217c:	ea46 060e 	orr.w	r6, r6, lr
 8012180:	fa05 fc0c 	lsl.w	ip, r5, ip
 8012184:	e799      	b.n	80120ba <__ieee754_fmod+0xb2>
 8012186:	4e28      	ldr	r6, [pc, #160]	; (8012228 <__ieee754_fmod+0x220>)
 8012188:	1af6      	subs	r6, r6, r3
 801218a:	fa05 f606 	lsl.w	r6, r5, r6
 801218e:	f04f 0c00 	mov.w	ip, #0
 8012192:	e792      	b.n	80120ba <__ieee754_fmod+0xb2>
 8012194:	4567      	cmp	r7, ip
 8012196:	bf38      	it	cc
 8012198:	f102 32ff 	addcc.w	r2, r2, #4294967295
 801219c:	2a00      	cmp	r2, #0
 801219e:	da05      	bge.n	80121ac <__ieee754_fmod+0x1a4>
 80121a0:	0ffa      	lsrs	r2, r7, #31
 80121a2:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80121a6:	007f      	lsls	r7, r7, #1
 80121a8:	3801      	subs	r0, #1
 80121aa:	e787      	b.n	80120bc <__ieee754_fmod+0xb4>
 80121ac:	ea52 0105 	orrs.w	r1, r2, r5
 80121b0:	f43f af5b 	beq.w	801206a <__ieee754_fmod+0x62>
 80121b4:	0fe9      	lsrs	r1, r5, #31
 80121b6:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 80121ba:	006f      	lsls	r7, r5, #1
 80121bc:	e7f4      	b.n	80121a8 <__ieee754_fmod+0x1a0>
 80121be:	0fe8      	lsrs	r0, r5, #31
 80121c0:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 80121c4:	006d      	lsls	r5, r5, #1
 80121c6:	3b01      	subs	r3, #1
 80121c8:	e789      	b.n	80120de <__ieee754_fmod+0xd6>
 80121ca:	1ac9      	subs	r1, r1, r3
 80121cc:	2914      	cmp	r1, #20
 80121ce:	dc0a      	bgt.n	80121e6 <__ieee754_fmod+0x1de>
 80121d0:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 80121d4:	fa02 f303 	lsl.w	r3, r2, r3
 80121d8:	40cd      	lsrs	r5, r1
 80121da:	432b      	orrs	r3, r5
 80121dc:	410a      	asrs	r2, r1
 80121de:	ea42 0104 	orr.w	r1, r2, r4
 80121e2:	4618      	mov	r0, r3
 80121e4:	e732      	b.n	801204c <__ieee754_fmod+0x44>
 80121e6:	291f      	cmp	r1, #31
 80121e8:	dc07      	bgt.n	80121fa <__ieee754_fmod+0x1f2>
 80121ea:	f203 431e 	addw	r3, r3, #1054	; 0x41e
 80121ee:	40cd      	lsrs	r5, r1
 80121f0:	fa02 f303 	lsl.w	r3, r2, r3
 80121f4:	432b      	orrs	r3, r5
 80121f6:	4622      	mov	r2, r4
 80121f8:	e7f1      	b.n	80121de <__ieee754_fmod+0x1d6>
 80121fa:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 80121fe:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8012202:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8012206:	33e2      	adds	r3, #226	; 0xe2
 8012208:	fa42 f303 	asr.w	r3, r2, r3
 801220c:	e7f3      	b.n	80121f6 <__ieee754_fmod+0x1ee>
 801220e:	bf00      	nop
 8012210:	7fefffff 	.word	0x7fefffff
 8012214:	7ff00000 	.word	0x7ff00000
 8012218:	08012d48 	.word	0x08012d48
 801221c:	000fffff 	.word	0x000fffff
 8012220:	fffffbed 	.word	0xfffffbed
 8012224:	fffffc02 	.word	0xfffffc02
 8012228:	fffffbe2 	.word	0xfffffbe2

0801222c <matherr>:
 801222c:	2000      	movs	r0, #0
 801222e:	4770      	bx	lr

08012230 <_init>:
 8012230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012232:	bf00      	nop
 8012234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012236:	bc08      	pop	{r3}
 8012238:	469e      	mov	lr, r3
 801223a:	4770      	bx	lr

0801223c <_fini>:
 801223c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801223e:	bf00      	nop
 8012240:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012242:	bc08      	pop	{r3}
 8012244:	469e      	mov	lr, r3
 8012246:	4770      	bx	lr
