{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683386890561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683386890562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 20:58:10 2023 " "Processing started: Sat May 06 20:58:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683386890562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386890562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reg_read -c reg_read " "Command: quartus_map --read_settings_files=on --write_settings_files=off reg_read -c reg_read" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386890562 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683386890853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683386890853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_read.vhd 12 6 " "Found 12 design units, including 6 entities, in source file reg_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-regf " "Found design unit 1: register_file-regf" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683386898997 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sign_extend_6-Extend " "Found design unit 2: sign_extend_6-Extend" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 114 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683386898997 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sign_extend_9-Extend " "Found design unit 3: sign_extend_9-Extend" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683386898997 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 CMP-complement " "Found design unit 4: CMP-complement" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683386898997 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 shifter-shift " "Found design unit 5: shifter-shift" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 183 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683386898997 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 reg_read-behav " "Found design unit 6: reg_read-behav" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683386898997 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683386898997 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_extend_6 " "Found entity 2: sign_extend_6" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683386898997 ""} { "Info" "ISGN_ENTITY_NAME" "3 sign_extend_9 " "Found entity 3: sign_extend_9" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683386898997 ""} { "Info" "ISGN_ENTITY_NAME" "4 CMP " "Found entity 4: CMP" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683386898997 ""} { "Info" "ISGN_ENTITY_NAME" "5 shifter " "Found entity 5: shifter" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683386898997 ""} { "Info" "ISGN_ENTITY_NAME" "6 reg_read " "Found entity 6: reg_read" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683386898997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386898997 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg_read " "Elaborating entity \"reg_read\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683386899022 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux4_control reg_read.vhd(308) " "VHDL Process Statement warning at reg_read.vhd(308): signal \"mux4_control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683386899025 "|reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux4_control reg_read.vhd(310) " "VHDL Process Statement warning at reg_read.vhd(310): signal \"mux4_control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 310 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683386899025 "|reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux4_control reg_read.vhd(312) " "VHDL Process Statement warning at reg_read.vhd(312): signal \"mux4_control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683386899025 "|reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux4_control reg_read.vhd(314) " "VHDL Process Statement warning at reg_read.vhd(314): signal \"mux4_control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683386899025 "|reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux5_control reg_read.vhd(328) " "VHDL Process Statement warning at reg_read.vhd(328): signal \"mux5_control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683386899025 "|reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux5_control reg_read.vhd(330) " "VHDL Process Statement warning at reg_read.vhd(330): signal \"mux5_control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683386899026 "|reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux5_control reg_read.vhd(332) " "VHDL Process Statement warning at reg_read.vhd(332): signal \"mux5_control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 332 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683386899026 "|reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux5_control reg_read.vhd(334) " "VHDL Process Statement warning at reg_read.vhd(334): signal \"mux5_control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 334 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683386899026 "|reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux5_control reg_read.vhd(336) " "VHDL Process Statement warning at reg_read.vhd(336): signal \"mux5_control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683386899026 "|reg_read"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux5_control reg_read.vhd(338) " "VHDL Process Statement warning at reg_read.vhd(338): signal \"mux5_control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 338 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683386899026 "|reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_a3_pipe reg_read.vhd(281) " "VHDL Process Statement warning at reg_read.vhd(281): inferring latch(es) for signal or variable \"rf_a3_pipe\", which holds its previous value in one or more paths through the process" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683386899026 "|reg_read"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux7_out reg_read.vhd(281) " "VHDL Process Statement warning at reg_read.vhd(281): inferring latch(es) for signal or variable \"mux7_out\", which holds its previous value in one or more paths through the process" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683386899026 "|reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux7_out\[0\] reg_read.vhd(281) " "Inferred latch for \"mux7_out\[0\]\" at reg_read.vhd(281)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899027 "|reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux7_out\[1\] reg_read.vhd(281) " "Inferred latch for \"mux7_out\[1\]\" at reg_read.vhd(281)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899027 "|reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux7_out\[2\] reg_read.vhd(281) " "Inferred latch for \"mux7_out\[2\]\" at reg_read.vhd(281)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899027 "|reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux7_out\[3\] reg_read.vhd(281) " "Inferred latch for \"mux7_out\[3\]\" at reg_read.vhd(281)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899027 "|reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux7_out\[4\] reg_read.vhd(281) " "Inferred latch for \"mux7_out\[4\]\" at reg_read.vhd(281)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899027 "|reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux7_out\[5\] reg_read.vhd(281) " "Inferred latch for \"mux7_out\[5\]\" at reg_read.vhd(281)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899027 "|reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux7_out\[6\] reg_read.vhd(281) " "Inferred latch for \"mux7_out\[6\]\" at reg_read.vhd(281)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899027 "|reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux7_out\[7\] reg_read.vhd(281) " "Inferred latch for \"mux7_out\[7\]\" at reg_read.vhd(281)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899027 "|reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux7_out\[8\] reg_read.vhd(281) " "Inferred latch for \"mux7_out\[8\]\" at reg_read.vhd(281)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899027 "|reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux7_out\[9\] reg_read.vhd(281) " "Inferred latch for \"mux7_out\[9\]\" at reg_read.vhd(281)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899028 "|reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux7_out\[10\] reg_read.vhd(281) " "Inferred latch for \"mux7_out\[10\]\" at reg_read.vhd(281)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899028 "|reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux7_out\[11\] reg_read.vhd(281) " "Inferred latch for \"mux7_out\[11\]\" at reg_read.vhd(281)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899028 "|reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux7_out\[12\] reg_read.vhd(281) " "Inferred latch for \"mux7_out\[12\]\" at reg_read.vhd(281)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899028 "|reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux7_out\[13\] reg_read.vhd(281) " "Inferred latch for \"mux7_out\[13\]\" at reg_read.vhd(281)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899028 "|reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux7_out\[14\] reg_read.vhd(281) " "Inferred latch for \"mux7_out\[14\]\" at reg_read.vhd(281)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899028 "|reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux7_out\[15\] reg_read.vhd(281) " "Inferred latch for \"mux7_out\[15\]\" at reg_read.vhd(281)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899028 "|reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3_pipe\[0\] reg_read.vhd(281) " "Inferred latch for \"rf_a3_pipe\[0\]\" at reg_read.vhd(281)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899028 "|reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3_pipe\[1\] reg_read.vhd(281) " "Inferred latch for \"rf_a3_pipe\[1\]\" at reg_read.vhd(281)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899028 "|reg_read"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3_pipe\[2\] reg_read.vhd(281) " "Inferred latch for \"rf_a3_pipe\[2\]\" at reg_read.vhd(281)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899028 "|reg_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"register_file:reg_file\"" {  } { { "reg_read.vhd" "reg_file" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683386899035 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_D1 reg_read.vhd(53) " "VHDL Process Statement warning at reg_read.vhd(53): inferring latch(es) for signal or variable \"RF_D1\", which holds its previous value in one or more paths through the process" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683386899037 "|reg_read|register_file:reg_file"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_D2 reg_read.vhd(53) " "VHDL Process Statement warning at reg_read.vhd(53): inferring latch(es) for signal or variable \"RF_D2\", which holds its previous value in one or more paths through the process" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683386899037 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[0\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[0\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899038 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[1\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[1\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899038 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[2\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[2\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899038 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[3\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[3\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899038 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[4\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[4\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899038 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[5\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[5\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899038 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[6\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[6\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899038 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[7\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[7\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899038 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[8\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[8\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899038 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[9\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[9\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899039 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[10\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[10\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899039 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[11\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[11\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899039 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[12\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[12\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899039 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[13\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[13\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899039 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[14\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[14\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899039 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D2\[15\] reg_read.vhd(53) " "Inferred latch for \"RF_D2\[15\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899039 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[0\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[0\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899039 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[1\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[1\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899039 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[2\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[2\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899039 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[3\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[3\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899039 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[4\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[4\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899039 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[5\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[5\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899039 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[6\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[6\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899039 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[7\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[7\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899039 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[8\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[8\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899039 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[9\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[9\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899039 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[10\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[10\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899039 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[11\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[11\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899039 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[12\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[12\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899039 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[13\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[13\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899040 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[14\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[14\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899040 "|reg_read|register_file:reg_file"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_D1\[15\] reg_read.vhd(53) " "Inferred latch for \"RF_D1\[15\]\" at reg_read.vhd(53)" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386899040 "|reg_read|register_file:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:S1_1 " "Elaborating entity \"shifter\" for hierarchy \"shifter:S1_1\"" {  } { { "reg_read.vhd" "S1_1" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683386899055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMP CMP:complement " "Elaborating entity \"CMP\" for hierarchy \"CMP:complement\"" {  } { { "reg_read.vhd" "complement" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683386899058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend_6 sign_extend_6:SE6 " "Elaborating entity \"sign_extend_6\" for hierarchy \"sign_extend_6:SE6\"" {  } { { "reg_read.vhd" "SE6" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683386899062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend_9 sign_extend_9:SE9 " "Elaborating entity \"sign_extend_9\" for hierarchy \"sign_extend_9:SE9\"" {  } { { "reg_read.vhd" "SE9" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683386899066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux7_out\[0\] " "Latch mux7_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux7\[0\] " "Ports D and ENA on the latch are fed by the same signal mux7\[0\]" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 210 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683386899430 ""}  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683386899430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux7_out\[1\] " "Latch mux7_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux7\[0\] " "Ports D and ENA on the latch are fed by the same signal mux7\[0\]" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 210 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683386899430 ""}  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683386899430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux7_out\[2\] " "Latch mux7_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux7\[0\] " "Ports D and ENA on the latch are fed by the same signal mux7\[0\]" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 210 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683386899430 ""}  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683386899430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux7_out\[3\] " "Latch mux7_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux7\[0\] " "Ports D and ENA on the latch are fed by the same signal mux7\[0\]" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 210 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683386899430 ""}  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683386899430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux7_out\[4\] " "Latch mux7_out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux7\[0\] " "Ports D and ENA on the latch are fed by the same signal mux7\[0\]" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 210 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683386899430 ""}  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683386899430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux7_out\[5\] " "Latch mux7_out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux7\[0\] " "Ports D and ENA on the latch are fed by the same signal mux7\[0\]" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 210 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683386899430 ""}  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683386899430 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux7_out\[6\] " "Latch mux7_out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux7\[0\] " "Ports D and ENA on the latch are fed by the same signal mux7\[0\]" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 210 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683386899431 ""}  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683386899431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux7_out\[7\] " "Latch mux7_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux7\[0\] " "Ports D and ENA on the latch are fed by the same signal mux7\[0\]" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 210 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683386899431 ""}  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683386899431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux7_out\[8\] " "Latch mux7_out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA mux7\[0\] " "Ports D and ENA on the latch are fed by the same signal mux7\[0\]" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 210 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1683386899431 ""}  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 281 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1683386899431 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "shifter_out_2\[10\] GND " "Pin \"shifter_out_2\[10\]\" is stuck at GND" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683386899462 "|reg_read|shifter_out_2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "shifter_out_2\[11\] GND " "Pin \"shifter_out_2\[11\]\" is stuck at GND" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683386899462 "|reg_read|shifter_out_2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "shifter_out_2\[12\] GND " "Pin \"shifter_out_2\[12\]\" is stuck at GND" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683386899462 "|reg_read|shifter_out_2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "shifter_out_2\[13\] GND " "Pin \"shifter_out_2\[13\]\" is stuck at GND" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683386899462 "|reg_read|shifter_out_2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "shifter_out_2\[14\] GND " "Pin \"shifter_out_2\[14\]\" is stuck at GND" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683386899462 "|reg_read|shifter_out_2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "shifter_out_2\[15\] GND " "Pin \"shifter_out_2\[15\]\" is stuck at GND" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683386899462 "|reg_read|shifter_out_2[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683386899462 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683386899516 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683386899980 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683386899980 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "62 " "Design contains 62 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EX_fwd\[0\] " "No output dependent on input pin \"EX_fwd\[0\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|EX_fwd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EX_fwd\[1\] " "No output dependent on input pin \"EX_fwd\[1\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|EX_fwd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EX_fwd\[2\] " "No output dependent on input pin \"EX_fwd\[2\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|EX_fwd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EX_fwd\[3\] " "No output dependent on input pin \"EX_fwd\[3\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|EX_fwd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EX_fwd\[4\] " "No output dependent on input pin \"EX_fwd\[4\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|EX_fwd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EX_fwd\[5\] " "No output dependent on input pin \"EX_fwd\[5\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|EX_fwd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EX_fwd\[6\] " "No output dependent on input pin \"EX_fwd\[6\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|EX_fwd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EX_fwd\[7\] " "No output dependent on input pin \"EX_fwd\[7\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|EX_fwd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EX_fwd\[8\] " "No output dependent on input pin \"EX_fwd\[8\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|EX_fwd[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EX_fwd\[9\] " "No output dependent on input pin \"EX_fwd\[9\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|EX_fwd[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EX_fwd\[10\] " "No output dependent on input pin \"EX_fwd\[10\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|EX_fwd[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EX_fwd\[11\] " "No output dependent on input pin \"EX_fwd\[11\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|EX_fwd[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EX_fwd\[12\] " "No output dependent on input pin \"EX_fwd\[12\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|EX_fwd[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EX_fwd\[13\] " "No output dependent on input pin \"EX_fwd\[13\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|EX_fwd[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EX_fwd\[14\] " "No output dependent on input pin \"EX_fwd\[14\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|EX_fwd[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EX_fwd\[15\] " "No output dependent on input pin \"EX_fwd\[15\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|EX_fwd[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MA_fwd\[0\] " "No output dependent on input pin \"MA_fwd\[0\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|MA_fwd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MA_fwd\[1\] " "No output dependent on input pin \"MA_fwd\[1\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|MA_fwd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MA_fwd\[2\] " "No output dependent on input pin \"MA_fwd\[2\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|MA_fwd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MA_fwd\[3\] " "No output dependent on input pin \"MA_fwd\[3\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|MA_fwd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MA_fwd\[4\] " "No output dependent on input pin \"MA_fwd\[4\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|MA_fwd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MA_fwd\[5\] " "No output dependent on input pin \"MA_fwd\[5\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|MA_fwd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MA_fwd\[6\] " "No output dependent on input pin \"MA_fwd\[6\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|MA_fwd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MA_fwd\[7\] " "No output dependent on input pin \"MA_fwd\[7\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|MA_fwd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MA_fwd\[8\] " "No output dependent on input pin \"MA_fwd\[8\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|MA_fwd[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MA_fwd\[9\] " "No output dependent on input pin \"MA_fwd\[9\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|MA_fwd[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MA_fwd\[10\] " "No output dependent on input pin \"MA_fwd\[10\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|MA_fwd[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MA_fwd\[11\] " "No output dependent on input pin \"MA_fwd\[11\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|MA_fwd[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MA_fwd\[12\] " "No output dependent on input pin \"MA_fwd\[12\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|MA_fwd[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MA_fwd\[13\] " "No output dependent on input pin \"MA_fwd\[13\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|MA_fwd[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MA_fwd\[14\] " "No output dependent on input pin \"MA_fwd\[14\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|MA_fwd[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MA_fwd\[15\] " "No output dependent on input pin \"MA_fwd\[15\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|MA_fwd[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WB_fwd\[0\] " "No output dependent on input pin \"WB_fwd\[0\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|WB_fwd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WB_fwd\[1\] " "No output dependent on input pin \"WB_fwd\[1\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|WB_fwd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WB_fwd\[2\] " "No output dependent on input pin \"WB_fwd\[2\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|WB_fwd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WB_fwd\[3\] " "No output dependent on input pin \"WB_fwd\[3\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|WB_fwd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WB_fwd\[4\] " "No output dependent on input pin \"WB_fwd\[4\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|WB_fwd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WB_fwd\[5\] " "No output dependent on input pin \"WB_fwd\[5\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|WB_fwd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WB_fwd\[6\] " "No output dependent on input pin \"WB_fwd\[6\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|WB_fwd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WB_fwd\[7\] " "No output dependent on input pin \"WB_fwd\[7\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|WB_fwd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WB_fwd\[8\] " "No output dependent on input pin \"WB_fwd\[8\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|WB_fwd[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WB_fwd\[9\] " "No output dependent on input pin \"WB_fwd\[9\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|WB_fwd[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WB_fwd\[10\] " "No output dependent on input pin \"WB_fwd\[10\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|WB_fwd[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WB_fwd\[11\] " "No output dependent on input pin \"WB_fwd\[11\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|WB_fwd[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WB_fwd\[12\] " "No output dependent on input pin \"WB_fwd\[12\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|WB_fwd[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WB_fwd\[13\] " "No output dependent on input pin \"WB_fwd\[13\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|WB_fwd[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WB_fwd\[14\] " "No output dependent on input pin \"WB_fwd\[14\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|WB_fwd[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WB_fwd\[15\] " "No output dependent on input pin \"WB_fwd\[15\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 206 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|WB_fwd[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EX_hzd_4 " "No output dependent on input pin \"EX_hzd_4\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 207 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|EX_hzd_4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MA_hzd_4 " "No output dependent on input pin \"MA_hzd_4\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 207 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|MA_hzd_4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WB_hzd_4 " "No output dependent on input pin \"WB_hzd_4\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 207 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|WB_hzd_4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EX_hzd_5 " "No output dependent on input pin \"EX_hzd_5\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 208 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|EX_hzd_5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MA_hzd_5 " "No output dependent on input pin \"MA_hzd_5\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 208 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|MA_hzd_5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WB_hzd_5 " "No output dependent on input pin \"WB_hzd_5\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 208 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|WB_hzd_5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux1 " "No output dependent on input pin \"mux1\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 209 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|mux1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux4 " "No output dependent on input pin \"mux4\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 209 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|mux4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux5\[0\] " "No output dependent on input pin \"mux5\[0\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 210 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|mux5[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mux5\[1\] " "No output dependent on input pin \"mux5\[1\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 210 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|mux5[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 211 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem1_data_5_3\[0\] " "No output dependent on input pin \"mem1_data_5_3\[0\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 212 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|mem1_data_5_3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem1_data_5_3\[1\] " "No output dependent on input pin \"mem1_data_5_3\[1\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 212 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|mem1_data_5_3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem1_data_5_3\[2\] " "No output dependent on input pin \"mem1_data_5_3\[2\]\"" {  } { { "reg_read.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Reg_Read/reg_read.vhd" 212 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386900029 "|reg_read|mem1_data_5_3[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683386900029 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "515 " "Implemented 515 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "145 " "Implemented 145 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683386900031 ""} { "Info" "ICUT_CUT_TM_OPINS" "99 " "Implemented 99 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683386900031 ""} { "Info" "ICUT_CUT_TM_LCELLS" "271 " "Implemented 271 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683386900031 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683386900031 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683386900050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 20:58:20 2023 " "Processing ended: Sat May 06 20:58:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683386900050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683386900050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683386900050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386900050 ""}
