
---------- Begin Simulation Statistics ----------
final_tick                               1774418952000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  22745                       # Simulator instruction rate (inst/s)
host_mem_usage                                 886788                       # Number of bytes of host memory used
host_op_rate                                    42873                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   439.65                       # Real time elapsed on the host
host_tick_rate                               49575882                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000010                       # Number of instructions simulated
sim_ops                                      18849211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021796                       # Number of seconds simulated
sim_ticks                                 21796093250                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            15                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           3                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               19                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         19                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     11                       # Number of float alu accesses
system.cpu.num_fp_insts                            11                       # number of float instructions
system.cpu.num_fp_register_reads                   19                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  11                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     7                       # Number of integer alu accesses
system.cpu.num_int_insts                            7                       # number of integer instructions
system.cpu.num_int_register_reads                  15                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  4                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         6     40.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     40.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       1      6.67%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     46.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     13.33%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  3     20.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     80.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     20.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         15                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       247267                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        499884                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3684247                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7437                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4033130                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3155716                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3684247                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       528531                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5026711                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          493157                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         1796                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          14440349                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         14511252                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7526                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1162057                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1545279                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls        23852                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     33171140                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       18849196                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     39257446                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.480143                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.690766                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     35258776     89.81%     89.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       793844      2.02%     91.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       373395      0.95%     92.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       561297      1.43%     94.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       444523      1.13%     95.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       201648      0.51%     95.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        74681      0.19%     96.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4003      0.01%     96.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1545279      3.94%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     39257446                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            7755697                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls       133713                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          14669480                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3342337                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3302      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     10301514     54.65%     54.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       106274      0.56%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     55.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       637733      3.38%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          216      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     58.62% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       216430      1.15%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     59.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         2916      0.02%     59.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc       269023      1.43%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     61.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd       956439      5.07%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     66.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       159408      0.85%     67.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        53135      0.28%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     67.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult       850169      4.51%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     71.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1115630      5.92%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       842245      4.47%     82.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      2226707     11.81%     94.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      1108055      5.88%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     18849196                       # Class of committed instruction
system.switch_cpus.commit.refs                5292637                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18849196                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.359216                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.359216                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      30226223                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       64785522                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3607519                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8520925                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         389460                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        820272                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            12376475                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  2071                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            10606352                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2004                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5026711                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           6314942                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              36603107                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         46609                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               35720340                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           89                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          711                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          778920                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.115312                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      6571041                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3648873                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.819421                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     43564408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.772558                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.046805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         30886137     70.90%     70.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           701850      1.61%     72.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           737778      1.69%     74.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           987331      2.27%     76.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1260376      2.89%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           779656      1.79%     81.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           901647      2.07%     83.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           745678      1.71%     84.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          6563955     15.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     43564408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          16038072                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         12334982                       # number of floating regfile writes
system.switch_cpus.idleCycles                   27758                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        10044                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3500082                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.313939                       # Inst execution rate
system.switch_cpus.iew.exec_refs             23365067                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           10606352                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7333543                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      12601614                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          185                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     13734129                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     61094862                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      12758715                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       424330                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      57277467                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          30096                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1432855                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         389460                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       1349646                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        24846                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       322189                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          331                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      9259261                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores     11783828                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          331                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         3502                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         6542                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          42224223                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              52851752                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.719015                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          30359868                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.212414                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56277168                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76789244                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        26465262                       # number of integer regfile writes
system.switch_cpus.ipc                       0.229399                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.229399                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      3292887      5.71%      5.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27631154     47.89%     53.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       106274      0.18%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     53.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       639130      1.11%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     54.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          226      0.00%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     54.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       216740      0.38%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         2991      0.01%     55.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       269124      0.47%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd       956439      1.66%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       159408      0.28%     57.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        53135      0.09%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult       850169      1.47%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3657349      6.34%     65.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3731190      6.47%     72.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      9259490     16.05%     88.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6876096     11.92%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57701802                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22799977                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     43416654                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     19503342                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     38365511                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3099361                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.053713                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          182018      5.87%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      5.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            431      0.01%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      5.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           322      0.01%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      5.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         202907      6.55%     12.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        473068     15.26%     27.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1664620     53.71%     81.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       575995     18.58%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       34708299                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    118711541                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     33348410                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     64975283                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           60808603                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57701802                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded       286259                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     42245602                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        60827                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       262407                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     16679313                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     43564408                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.324517                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.374927                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     30912345     70.96%     70.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1201608      2.76%     73.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1660780      3.81%     77.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1270803      2.92%     80.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2015343      4.63%     85.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1815467      4.17%     89.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2173511      4.99%     94.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       929956      2.13%     96.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1584595      3.64%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     43564408                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.323674                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             6315062                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   160                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        14378                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3383627                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     12601614                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     13734129                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31197716                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 43592166                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         8766414                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20372182                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         141797                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4024764                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         471456                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents          2988                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     155539073                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       62316462                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     56539236                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8765862                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       21105993                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         389460                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      21617899                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         36166956                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     18821442                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     86166637                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           5623234                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             84771287                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           108347812                       # The number of ROB writes
system.switch_cpus.timesIdled                     434                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       252381                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       241534                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       506148                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         241534                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1774418952000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             126678                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       122984                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124283                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125939                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125939                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        126678                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       752501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       752501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 752501                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24038464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24038464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24038464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            252617                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  252617    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              252617                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1018612000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1316265250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  21796093250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774418952000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774418952000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1774418952000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            127824                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       248529                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          615                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          371784                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          125942                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           976                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       126849                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2567                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       757347                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                759914                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       101824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24213376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               24315200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          368547                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7871040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           622314                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.388122                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.487323                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 380780     61.19%     61.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 241534     38.81%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             622314                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          379231000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         379182000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1461000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1774418952000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          572                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data          578                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1150                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          572                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data          578                       # number of overall hits
system.l2.overall_hits::total                    1150                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          402                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       252211                       # number of demand (read+write) misses
system.l2.demand_misses::total                 252617                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          402                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       252211                       # number of overall misses
system.l2.overall_misses::total                252617                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     33462500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  20268081000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20301543500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     33462500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  20268081000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20301543500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          974                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       252789                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               253767                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          974                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       252789                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              253767                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.412731                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.997714                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.995468                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.412731                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.997714                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.995468                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83240.049751                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80361.605957                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80364.914079                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83240.049751                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80361.605957                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80364.914079                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              122985                       # number of writebacks
system.l2.writebacks::total                    122985                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          402                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       252211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            252613                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          402                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       252211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           252613                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     29442500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  17745971000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17775413500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     29442500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  17745971000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17775413500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.412731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.997714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.995453                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.412731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.997714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.995453                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73240.049751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70361.605957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70366.186617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73240.049751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70361.605957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70366.186617                       # average overall mshr miss latency
system.l2.replacements                         368547                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           125544                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       125544                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          615                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              615                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          615                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          615                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       120255                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        120255                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       125939                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              125939                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   9932412000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9932412000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            125942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 78866.848236                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78866.848236                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         125939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   8673022000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8673022000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 68866.848236                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68866.848236                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          572                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                572                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          402                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              404                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     33462500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33462500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          974                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            976                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.412731                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.413934                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83240.049751                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82827.970297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          402                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          402                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     29442500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29442500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.412731                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.411885                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73240.049751                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73240.049751                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data          575                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               575                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       126272                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          126274                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  10335669000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10335669000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       126847                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        126849                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.995467                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.995467                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81852.421756                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81851.125331                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       126272                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       126272                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   9072949000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9072949000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.995467                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.995451                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 71852.421756                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71852.421756                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1774418952000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4043.876895                       # Cycle average of tags in use
system.l2.tags.total_refs                      378128                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    368547                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.025997                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1752622859500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     845.059663                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.047113                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.051433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    13.465711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3185.252974                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.206313                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.777650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987275                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          440                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          459                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2821                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          262                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4421827                       # Number of tag accesses
system.l2.tags.data_accesses                  4421827                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1774418952000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        25728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16141504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16167488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        25728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         25856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7870976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7870976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          402                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       252211                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              252617                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       122984                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             122984                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              5873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              5873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      1180395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    740568680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             741760820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         5873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      1180395                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1186268                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      361118661                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            361118661                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      361118661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             5873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             5873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      1180395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    740568680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1102879480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    122984.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    252211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000209001000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7172                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7172                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              609952                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             116079                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      252613                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     122984                       # Number of write requests accepted
system.mem_ctrls.readBursts                    252613                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   122984                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7735                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7488                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2685474000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1263065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7421967750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10630.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29380.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   228497                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  106232                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                252613                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               122984                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  179807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   25165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   23973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        40841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    588.495678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   360.951503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   419.621469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        10448     25.58%     25.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3017      7.39%     32.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3493      8.55%     41.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1166      2.85%     44.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1326      3.25%     47.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1653      4.05%     51.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1415      3.46%     55.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2953      7.23%     62.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15370     37.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        40841                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.219604                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.298962                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     58.234188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7163     99.87%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.11%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7172                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.144451                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.088411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.417087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3838     53.51%     53.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              536      7.47%     60.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1409     19.65%     80.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              845     11.78%     92.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              414      5.77%     98.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              117      1.63%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7172                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16167232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7869440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16167232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7870976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       741.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       361.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    741.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    361.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21795970500                       # Total gap between requests
system.mem_ctrls.avgGap                      58030.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        25728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16141504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7869440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 1180395.023314556573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 740568679.664645910263                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 361048189.220790743828                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          402                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       252211                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       122984                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     12900750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   7409067000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 513070214750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32091.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     29376.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4171845.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            144049500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             76560330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           897091020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          319808520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1720377360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8780812380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        975305760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12914004870                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        592.491724                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2425503750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    727740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  18642839500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            147576660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             78431265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           906565800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          322042680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1720377360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8853607080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        914004480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12942605325                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        593.803907                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2267236250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    727740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  18801107000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    21796083250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1774418952000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6313848                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6313858                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6313848                       # number of overall hits
system.cpu.icache.overall_hits::total         6313858                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1094                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1096                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1094                       # number of overall misses
system.cpu.icache.overall_misses::total          1096                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     47751000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47751000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     47751000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47751000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6314942                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6314954                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6314942                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6314954                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000173                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000174                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000173                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000174                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 43648.080439                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43568.430657                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 43648.080439                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43568.430657                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          615                       # number of writebacks
system.cpu.icache.writebacks::total               615                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          120                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          120                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          120                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          120                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          974                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          974                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          974                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          974                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     40945500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40945500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     40945500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40945500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000154                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000154                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000154                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000154                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 42038.501027                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42038.501027                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 42038.501027                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42038.501027                       # average overall mshr miss latency
system.cpu.icache.replacements                    615                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6313848                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6313858                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1094                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1096                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     47751000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47751000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6314942                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6314954                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000173                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000174                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 43648.080439                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43568.430657                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          120                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          974                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          974                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     40945500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40945500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000154                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 42038.501027                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42038.501027                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1774418952000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             3.831630                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              486673                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               615                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            791.338211                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002246                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.829384                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.007479                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.007484                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          361                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          336                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.705078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          12630884                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         12630884                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1774418952000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774418952000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774418952000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1774418952000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1774418952000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1774418952000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1774418952000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     11840677                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         11840678                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     13311467                       # number of overall hits
system.cpu.dcache.overall_hits::total        13311468                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       549738                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         549740                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       643596                       # number of overall misses
system.cpu.dcache.overall_misses::total        643598                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  41526906468                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41526906468                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  41526906468                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41526906468                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     12390415                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     12390418                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13955063                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13955066                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.044368                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044368                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.046119                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.046119                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 75539.450553                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75539.175734                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 64523.251338                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64523.050830                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3504535                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        25235                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             24392                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             469                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   143.675590                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    53.805970                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       125544                       # number of writebacks
system.cpu.dcache.writebacks::total            125544                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       344711                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       344711                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       344711                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       344711                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       205027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       205027                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       252790                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       252790                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16350936468                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16350936468                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  20665291468                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20665291468                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.016547                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016547                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018115                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018115                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79750.162018                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79750.162018                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81748.848720                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81748.848720                       # average overall mshr miss latency
system.cpu.dcache.replacements                 251766                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10016329                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10016330                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       423795                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        423797                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  31279584000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  31279584000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     10440124                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10440127                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.040593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 73808.289385                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73807.941066                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       344711                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       344711                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79084                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79084                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6229556000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6229556000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007575                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007575                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78771.382328                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78771.382328                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1824348                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       125943                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10247322468                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10247322468                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1950291                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 81364.763965                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81364.763965                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       125943                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10121380468                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10121380468                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 80364.771905                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80364.771905                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1470790                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1470790                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        93858                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        93858                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1564648                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1564648                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.059987                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.059987                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        47763                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        47763                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   4314355000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4314355000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.030526                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.030526                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 90328.392270                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90328.392270                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1774418952000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            12.542840                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12380694                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            251766                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             49.175401                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002268                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    12.540571                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.012247                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.012249                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          908                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28162922                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28162922                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1804507467000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59703                       # Simulator instruction rate (inst/s)
host_mem_usage                                 911200                       # Number of bytes of host memory used
host_op_rate                                   127129                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   669.99                       # Real time elapsed on the host
host_tick_rate                               44909055                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000008                       # Number of instructions simulated
sim_ops                                      85175109                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.030089                       # Number of seconds simulated
sim_ticks                                 30088515000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       366888                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        733273                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1380035                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           46                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        19100                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1407416                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1136966                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1380035                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       243069                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1633416                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          118390                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         7636                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           5404393                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          5178843                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        19356                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             650644                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4562818                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         5947                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      8771943                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999998                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66325898                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     58865782                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.126731                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.411896                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     44589656     75.75%     75.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2470715      4.20%     79.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2363779      4.02%     83.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1060581      1.80%     85.76% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1635151      2.78%     88.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       733981      1.25%     89.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       910878      1.55%     91.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       538223      0.91%     92.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4562818      7.75%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     58865782                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           59045064                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        24661                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          32951062                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21173191                       # Number of loads committed
system.switch_cpus.commit.membars                  20                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11693      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     12270773     18.50%     18.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14667      0.02%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          378      0.00%     18.54% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       266898      0.40%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          910      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     18.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       138509      0.21%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     19.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         5704      0.01%     19.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        73431      0.11%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           56      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     19.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     14575714     21.98%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     41.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.39%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           18      0.00%     41.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        30403      0.05%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     10663046     16.08%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2060038      3.11%     60.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       284012      0.43%     61.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19113153     28.82%     90.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6560495      9.89%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66325898                       # Class of committed instruction
system.switch_cpus.commit.refs               28017698                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999998                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66325898                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.005901                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.005901                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      46538571                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       78425502                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2735172                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           8547945                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         114458                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2077499                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23512011                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5618                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             8996906                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2909                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1633416                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4237815                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              55484076                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          8418                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          164                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               37276230                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          284                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1816                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          228916                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.027144                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4412847                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1255356                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.619443                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     60013645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.364688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.838298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         47372547     78.94%     78.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           435027      0.72%     79.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           766304      1.28%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           923818      1.54%     82.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           824057      1.37%     83.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           571739      0.95%     84.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           790624      1.32%     86.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           374106      0.62%     86.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7955423     13.26%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     60013645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          99739826                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         53987742                       # number of floating regfile writes
system.switch_cpus.idleCycles                  163385                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        29454                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1213372                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.271264                       # Inst execution rate
system.switch_cpus.iew.exec_refs             32975432                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            8996901                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2187171                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23582218                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           97                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          952                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      9806896                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     77268314                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23978531                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       143233                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      76500910                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          16823                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      13747500                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         114458                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      13751408                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        84687                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1584280                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          163                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          874                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           32                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2409037                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2962386                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          874                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        12348                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        17106                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          88057014                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              75021829                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.622459                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          54811865                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.246685                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               75862732                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         76249295                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        10852988                       # number of integer regfile writes
system.switch_cpus.ipc                       0.498529                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.498529                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       818872      1.07%      1.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16745791     21.85%     22.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14816      0.02%     22.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           416      0.00%     22.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       291583      0.38%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          957      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     23.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       139933      0.18%     23.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     23.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         6106      0.01%     23.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        74448      0.10%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           96      0.00%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     23.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     14576348     19.02%     42.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     42.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.33%     42.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           22      0.00%     42.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        30403      0.04%     43.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     43.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     10663350     13.91%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2922978      3.81%     60.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1009498      1.32%     62.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21102393     27.53%     89.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      7990130     10.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       76644140                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        65465465                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    127981601                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61951801                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     66682519                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3432734                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044788                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           64366      1.88%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            776      0.02%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             29      0.00%      1.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           389      0.01%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       326788      9.52%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.43% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       702098     20.45%     31.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     31.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     31.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     31.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     31.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     31.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     31.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     31.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     31.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     31.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     31.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     31.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     31.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     31.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         273219      7.96%     39.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        133959      3.90%     43.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1666737     48.55%     92.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       264373      7.70%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       13792537                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     88769923                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     13070028                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     21529099                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           77197170                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          76644140                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        71144                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     10942462                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        16862                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        65197                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4783419                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     60013645                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.277112                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.287291                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     41791240     69.64%     69.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2784735      4.64%     74.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2395348      3.99%     78.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1966030      3.28%     81.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2922082      4.87%     86.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2395835      3.99%     90.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2534626      4.22%     94.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1494632      2.49%     97.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1729117      2.88%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     60013645                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.273644                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4238115                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   412                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        70144                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       980226                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23582218                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      9806896                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        36052697                       # number of misc regfile reads
system.switch_cpus.numCycles                 60177030                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        17652890                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61448336                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         364839                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3693668                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        5490968                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        124797                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     221598844                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       77749661                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71268845                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           9597385                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       22700376                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         114458                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      28954901                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9820586                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    100574642                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     78401154                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          343                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           49                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12882312                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           51                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            128171941                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           151344086                       # The number of ROB writes
system.switch_cpus.timesIdled                    1993                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       443513                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       345286                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       887184                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         345291                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  30088515000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             221622                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       147446                       # Transaction distribution
system.membus.trans_dist::CleanEvict           219433                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq            144768                       # Transaction distribution
system.membus.trans_dist::ReadExResp           144768                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        221622                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1099663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1099663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1099663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     32885504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     32885504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                32885504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            366394                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  366394    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              366394                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1384136500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1989817500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  30088515000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  30088515000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  30088515000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  30088515000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            280791                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       360714                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3488                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          587300                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           162877                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          162877                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3643                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277147                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1320082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1330852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       456128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     41810816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               42266944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          507993                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9436736                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           951660                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.362853                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.480834                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 606352     63.72%     63.72% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 345303     36.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             951660                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          660349000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         660039999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5464500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  30088515000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1606                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        75667                       # number of demand (read+write) hits
system.l2.demand_hits::total                    77273                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1606                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        75667                       # number of overall hits
system.l2.overall_hits::total                   77273                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         2033                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       364357                       # number of demand (read+write) misses
system.l2.demand_misses::total                 366390                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         2033                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       364357                       # number of overall misses
system.l2.overall_misses::total                366390                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    171399000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  34062698500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      34234097500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    171399000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  34062698500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     34234097500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3639                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       440024                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               443663                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3639                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       440024                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              443663                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.558670                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.828039                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.825830                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.558670                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.828039                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.825830                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84308.411215                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 93487.152710                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93436.222331                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84308.411215                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 93487.152710                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93436.222331                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              147445                       # number of writebacks
system.l2.writebacks::total                    147445                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         2033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       364357                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            366390                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         2033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       364357                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           366390                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    151069000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  30419128500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  30570197500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    151069000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  30419128500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  30570197500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.558670                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.828039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.825830                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.558670                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.828039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.825830                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74308.411215                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 83487.152710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83436.222331                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74308.411215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 83487.152710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83436.222331                       # average overall mshr miss latency
system.l2.replacements                         507989                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       213269                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           213269                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       213269                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       213269                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3483                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3483                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3483                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3483                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       204179                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        204179                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.switch_cpus.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                4                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        81000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        81000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        20250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20250                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        18109                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18109                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       144768                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              144768                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  12843016500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12843016500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       162877                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            162877                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.888818                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.888818                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88714.470739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88714.470739                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       144768                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         144768                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  11395336500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11395336500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.888818                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.888818                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 78714.470739                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78714.470739                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1606                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1606                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         2033                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2033                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    171399000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    171399000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3639                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3639                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.558670                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.558670                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84308.411215                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84308.411215                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         2033                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2033                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    151069000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    151069000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.558670                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.558670                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74308.411215                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74308.411215                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        57558                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             57558                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       219589                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          219589                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  21219682000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  21219682000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       277147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.792320                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.792320                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 96633.629189                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96633.629189                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       219589                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       219589                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  19023792000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19023792000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.792320                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.792320                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86633.629189                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86633.629189                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  30088515000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      690753                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    512085                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.348903                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     864.606770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    40.370305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3191.022925                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.211086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.009856                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.779058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          563                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1564                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1492                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7605357                       # Number of tag accesses
system.l2.tags.data_accesses                  7605357                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  30088515000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       130112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     23318848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23448960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       130112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        130112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      9436544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9436544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         2033                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       364357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              366390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       147446                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             147446                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4324308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    775008271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             779332579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4324308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4324308                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      313626113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            313626113                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      313626113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4324308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    775008271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1092958692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    147431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      2033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    364280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000264182750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8947                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8947                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              813963                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             138693                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      366390                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     147446                       # Number of write requests accepted
system.mem_ctrls.readBursts                    366390                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   147446                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     77                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             22629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             20257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             23466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             22514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             22539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             23979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            25000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            23544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            22318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9329                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8586169750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1831565000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15454538500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     23439.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                42189.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   152984                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  116472                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 41.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                366390                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               147446                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  227184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   43207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   29138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       244283                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    134.601393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.356686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   208.778048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       195069     79.85%     79.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        22490      9.21%     89.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9147      3.74%     92.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3462      1.42%     94.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1629      0.67%     94.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1065      0.44%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          788      0.32%     95.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1087      0.44%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9546      3.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       244283                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8947                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.944339                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.559770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.670835                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           7742     86.53%     86.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1132     12.65%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           23      0.26%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            7      0.08%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.01%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.01%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.02%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            3      0.03%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            6      0.07%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            4      0.04%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            5      0.06%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            7      0.08%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            4      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            3      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8947                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8947                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.478708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.450631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.997240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7090     79.24%     79.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              174      1.94%     81.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1080     12.07%     93.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              485      5.42%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               97      1.08%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               20      0.22%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8947                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               23444032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9435840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                23448960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9436544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       779.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       313.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    779.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    313.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   30088568500                       # Total gap between requests
system.mem_ctrls.avgGap                      58556.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       130112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     23313920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      9435840                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4324307.796513054520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 774844488.004808545113                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 313602715.188835322857                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         2033                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       364357                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       147446                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     67342750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  15387195750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 735320549250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     33124.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     42231.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4987049.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            892557120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            474393975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1339642500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          390001860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2374968960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12828959790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        750655200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        19051179405                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        633.171142                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1821719000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1004640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27262156000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            851687760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            452660010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1275832320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          379608840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2374968960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12813683220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        763519680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        18911960790                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        628.544173                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1857216250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1004640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27226658750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 1752622858750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    51884598250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1804507467000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10547404                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10547414                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10547404                       # number of overall hits
system.cpu.icache.overall_hits::total        10547414                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         5352                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         5352                       # number of overall misses
system.cpu.icache.overall_misses::total          5354                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    275363499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    275363499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    275363499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    275363499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10552756                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10552768                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10552756                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10552768                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000507                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000507                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000507                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000507                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 51450.579036                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51431.359544                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 51450.579036                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51431.359544                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1024                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.521739                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4103                       # number of writebacks
system.cpu.icache.writebacks::total              4103                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          735                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          735                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          735                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          735                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         4617                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4617                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         4617                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4617                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    234804999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    234804999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    234804999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    234804999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000438                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000438                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000438                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000438                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 50856.616634                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50856.616634                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 50856.616634                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50856.616634                       # average overall mshr miss latency
system.cpu.icache.replacements                   4103                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10547404                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10547414                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         5352                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5354                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    275363499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    275363499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10552756                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10552768                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000507                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000507                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 51450.579036                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51431.359544                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          735                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          735                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         4617                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4617                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    234804999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    234804999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000438                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000438                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 50856.616634                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50856.616634                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1804507467000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            11.631888                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10552033                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4619                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2284.484304                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1752622859500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.002208                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    11.629680                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.022714                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.022719                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21110155                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21110155                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1804507467000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1804507467000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1804507467000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1804507467000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1804507467000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1804507467000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1804507467000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     39365555                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         39365556                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     41184402                       # number of overall hits
system.cpu.dcache.overall_hits::total        41184403                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1408487                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1408489                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1531686                       # number of overall misses
system.cpu.dcache.overall_misses::total       1531688                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 103963780560                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 103963780560                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 103963780560                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 103963780560                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     40774042                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40774045                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     42716088                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     42716091                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.666667                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.034544                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034544                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.666667                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.035857                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035857                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 73812.382053                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73812.277242                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67875.387357                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67875.298729                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9429125                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        34528                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            110486                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             655                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    85.342261                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    52.714504                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       338813                       # number of writebacks
system.cpu.dcache.writebacks::total            338813                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       777184                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       777184                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       777184                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       777184                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       631303                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       631303                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       692817                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       692817                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  50670955560                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  50670955560                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  56205321060                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  56205321060                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.015483                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015483                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.016219                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016219                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80264.081685                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80264.081685                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 81125.782220                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81125.782220                       # average overall mshr miss latency
system.cpu.dcache.replacements                 691791                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     30859664                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        30859665                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1119594                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1119596                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  80271272000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  80271272000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     31979258                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     31979261                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.666667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.035010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 71696.768650                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71696.640574                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       777112                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       777112                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       342482                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       342482                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  27268453500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  27268453500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010710                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010710                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 79620.107042                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79620.107042                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8505891                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8505891                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       288893                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       288893                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  23692508560                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23692508560                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8794784                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8794784                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.032848                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032848                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82011.362546                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82011.362546                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           72                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           72                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       288821                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       288821                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  23402502060                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23402502060                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032840                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032840                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81027.702487                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81027.702487                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1818847                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1818847                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data       123199                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       123199                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1942046                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1942046                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.063438                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.063438                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        61514                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        61514                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data   5534365500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   5534365500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.031675                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031675                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 89969.202133                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 89969.202133                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1804507467000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            29.407965                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            41877222                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            692815                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             60.445028                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      1752622860500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.002231                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    29.405734                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.028717                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.028719                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          764                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          86124997                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         86124997                       # Number of data accesses

---------- End Simulation Statistics   ----------
