/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] _00_;
  reg [7:0] _01_;
  reg [4:0] _02_;
  wire [6:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [19:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [24:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_43z = ~celloutsig_0_31z[0];
  assign celloutsig_0_5z = ~celloutsig_0_1z;
  assign celloutsig_1_10z = ~celloutsig_1_7z;
  assign celloutsig_1_7z = celloutsig_1_2z | ~(celloutsig_1_5z);
  reg [3:0] _08_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _08_ <= 4'h0;
    else _08_ <= { celloutsig_0_43z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_36z };
  assign out_data[3:0] = _08_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _01_ <= 8'h00;
    else _01_ <= { in_data[167:161], celloutsig_1_3z };
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _02_ <= 5'h00;
    else _02_ <= { celloutsig_0_3z[0], celloutsig_0_1z, celloutsig_0_7z };
  reg [6:0] _11_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _11_ <= 7'h00;
    else _11_ <= { celloutsig_0_6z[8], _02_, celloutsig_0_5z };
  assign { _03_[6:4], _00_[3:1], _03_[0] } = _11_;
  assign celloutsig_0_0z = in_data[60:53] <= in_data[50:43];
  assign celloutsig_1_3z = { in_data[179:178], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z } <= { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_5z = { in_data[122:114], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z } <= { in_data[107:97], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_10z = { celloutsig_0_3z[1], celloutsig_0_7z } <= { celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_30z = { celloutsig_0_27z[1:0], celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_12z } && { celloutsig_0_4z[6:0], celloutsig_0_2z };
  assign celloutsig_0_11z = in_data[50] & ~(celloutsig_0_3z[2]);
  assign celloutsig_0_6z = { celloutsig_0_4z[7:0], celloutsig_0_2z } * { in_data[59:54], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z } * in_data[143:135];
  assign celloutsig_1_15z = { celloutsig_1_4z[5], celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_7z } * { celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_3z };
  assign celloutsig_0_36z = { celloutsig_0_9z[9:2], celloutsig_0_30z, celloutsig_0_22z } != { celloutsig_0_33z, celloutsig_0_1z, celloutsig_0_26z, celloutsig_0_13z };
  assign celloutsig_1_12z = { _01_[7:2], celloutsig_1_9z } != { celloutsig_1_4z[6:1], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_0_14z = { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_12z } != { celloutsig_0_9z[14:11], celloutsig_0_1z };
  assign celloutsig_0_7z = - { celloutsig_0_3z[2], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_13z = - { celloutsig_0_6z[6:2], celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_31z = - { celloutsig_0_6z[8], _03_[6:4], _00_[3:1], _03_[0] };
  assign celloutsig_0_4z = celloutsig_0_3z | { in_data[17:12], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_11z = { celloutsig_1_8z[5], celloutsig_1_9z } | { celloutsig_1_7z, _01_, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_1_19z = { celloutsig_1_11z[6:1], celloutsig_1_11z, celloutsig_1_16z, celloutsig_1_13z } | in_data[129:105];
  assign celloutsig_1_18z = | { celloutsig_1_15z[16:15], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_13z };
  assign celloutsig_0_8z = | { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_22z = | { _03_[4], celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_24z = | { celloutsig_0_13z[5], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_26z = | celloutsig_0_4z[6:1];
  assign celloutsig_0_33z = | { celloutsig_0_13z[5:4], celloutsig_0_11z, celloutsig_0_27z, celloutsig_0_14z, celloutsig_0_7z };
  assign celloutsig_0_52z = | celloutsig_0_9z[9:7];
  assign celloutsig_1_16z = | { celloutsig_1_15z[11:9], celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_12z = | { celloutsig_0_5z, celloutsig_0_3z[9:2], celloutsig_0_0z };
  assign celloutsig_0_1z = | in_data[20:12];
  assign celloutsig_0_2z = | { in_data[20:12], celloutsig_0_0z };
  assign celloutsig_1_1z = ~^ { in_data[134:104], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = ~^ { in_data[98:96], celloutsig_1_0z };
  assign celloutsig_1_0z = ^ in_data[177:171];
  assign celloutsig_0_18z = celloutsig_0_3z[6:3] >> celloutsig_0_6z[3:0];
  assign celloutsig_0_27z = { in_data[8:6], celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_12z } >> { celloutsig_0_8z, celloutsig_0_22z, _02_, celloutsig_0_8z, celloutsig_0_24z };
  assign celloutsig_1_8z = { _01_[2], celloutsig_1_4z, celloutsig_1_3z } >> { in_data[184:175], celloutsig_1_7z };
  assign celloutsig_0_3z = { in_data[10:6], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z } >> { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_9z = { _01_[3:2], _01_, celloutsig_1_5z } <<< { celloutsig_1_4z[7:1], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_13z = { celloutsig_1_9z[8:5], celloutsig_1_7z, celloutsig_1_0z } <<< { celloutsig_1_9z[5:2], celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_9z = { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } <<< { in_data[89:86], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z };
  assign _03_[3:1] = _00_[3:1];
  assign { out_data[128], out_data[120:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z };
endmodule
