// Seed: 1898925872
module module_0 (
    input  tri  id_0,
    output tri0 id_1,
    input  wand id_2,
    output wire id_3
);
  wire id_5;
  ;
endmodule
module module_1 #(
    parameter id_3 = 32'd10,
    parameter id_5 = 32'd39,
    parameter id_7 = 32'd91,
    parameter id_8 = 32'd12,
    parameter id_9 = 32'd97
) (
    output tri1 id_0,
    output wor id_1,
    input tri0 id_2,
    input supply0 _id_3,
    output tri0 id_4,
    input supply1 _id_5,
    input uwire id_6,
    input wand _id_7,
    input tri1 _id_8,
    input tri _id_9
);
  reg id_11;
  assign id_4 = -1;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1
  );
  assign modCall_1.id_3 = 0;
  wire [{  (  {  id_3  ,  id_5  <  id_7  }  )  ,  (  id_9  )  } : -  id_8] id_12;
  assign id_11 = 1 ? -1 : id_3;
  always @(posedge -1) id_11 = #1 id_8;
  string id_13 = "";
endmodule
