;redcode
;assert 1
	SPL 0, <-902
	SUB @121, 106
	SUB @121, 106
	SPL 0, <-902
	SUB @81, 2
	SUB @1, 2
	ADD 30, 9
	SUB @121, 103
	SPL 0, <402
	ADD 30, 9
	ADD 210, 30
	SPL 0, <402
	ADD 210, 30
	MOV -816, <-20
	ADD -130, 9
	MOV -1, <-20
	ADD 210, 30
	SUB -1, <-120
	SUB -207, <-120
	SLT @19, 101
	SUB 261, 60
	SPL 0, <402
	JMZ -7, @-20
	SUB @1, 2
	SUB @1, 2
	SLT -9, @261
	SUB @-127, 100
	SPL 0, <402
	SUB <0, @2
	ADD 30, 9
	ADD 261, 60
	SUB #0, -26
	ADD 261, 60
	SPL 0, <-902
	CMP -9, @261
	SUB @0, @2
	ADD 210, 60
	ADD -1, <-120
	SPL 0, <402
	DAT #0, <402
	SUB @121, 106
	SUB @1, 2
	ADD 210, 30
	JMP @12, #200
	ADD 300, -983
	SPL @300, 90
	JMP @12, #200
	JMP @12, #200
	SPL 0, <-902
	ADD 30, 9
	SUB @121, 106
