Searching for patents by inventor: Theodros Yigzaw assigned to: Intel Corporation
Searching USPTO PatentsView API...
âœ“ Exact match found: Theodros Yigzaw - Utilization of non-volatile random access memory for information storage in response to error conditions
âœ“ Exact match found: Theodros Yigzaw - Apparatus and method for system physical address to memory module address translation
âœ“ Exact match found: Theodros Yigzaw - Handling of error prone cache line slots of memory side cache of multi-level system memory
âœ“ Exact match found: Theodros Yigzaw - Apparatus and method for detecting and recovering from data fetch errors
âœ“ Exact match found: Theodros Yigzaw - Read from memory instructions, processors, methods, and systems, that do not take exception on defective data
âœ“ Exact match found: Theodros Yigzaw - Enabling error status and reporting in a machine check architecture
âœ“ Exact match found: Theodros Yigzaw - Hardware apparatuses and methods to check data storage devices for transient faults
âœ“ Exact match found: Theodros Yigzaw - System and method to increase availability in a multi-level memory configuration
âœ“ Exact match found: Theodros Yigzaw - Delayed error processing
âœ“ Exact match found: Theodros Yigzaw - Apparatus and method for detecting and recovering from data fetch errors
âœ“ Exact match found: Theodros Yigzaw - Read from memory instructions, processors, methods, and systems, that do not take exception on defective data
âœ“ Exact match found: Theodros Yigzaw - System, apparatus and method for memory mirroring in a buffered memory architecture
âœ“ Exact match found: Theodros Yigzaw - Hardware unit for reverse translation in a processor
âœ“ Exact match found: Theodros Yigzaw - Device, system, and method to concurrently store multiple PMON counts in a single register
âœ“ Exact match found: Theodros Yigzaw - Cloud scale server reliability management
âœ“ Exact match found: Theodros Yigzaw - Apparatus and method for detecting and recovering from data fetch errors
âœ“ Exact match found: Theodros Yigzaw - Adaptive error correction to improve system memory reliability, availability, and serviceability (RAS)
âœ“ Exact match found: Theodros Yigzaw - Performance prioritization in multi-threaded processors
âœ“ Exact match found: Theodros Yigzaw - Injecting a data error into a writeback path to memory
âœ“ Exact match found: Theodros Yigzaw - Mechanism for advanced server machine check recovery and associated system software enhancements
âœ“ Exact match found: Theodros Yigzaw - Machine check summary register
âœ“ Exact match found: Theodros Yigzaw - Secure error handling
âœ“ Exact match found: Theodros Yigzaw - Apparatus and method for implement a multi-level memory hierarchy
âœ“ Exact match found: Theodros Yigzaw - Hardware apparatuses and methods to check data storage devices for transient faults
âœ“ Exact match found: Theodros Yigzaw - Recovery from multiple data errors
âœ“ Exact match found: Theodros Yigzaw - Method to increase cloud availability and silicon isolation using secure enclaves
âœ“ Exact match found: Theodros Yigzaw - Clearing poison status on read accesses to volatile memory regions allocated in non-volatile memory
âœ“ Exact match found: Theodros Yigzaw - Instruction and logic for machine checking communication
âœ“ Exact match found: Theodros Yigzaw - Interfacing with block-based storage in a processor
Searching Google Patents...
Searching: https://patents.google.com/?q=inventor%3A%22Theodros+Yigzaw%22+assignee%3A%22Intel+Corporation%22
No matching patents found. Manual search: https://patents.google.com/?q=inventor%3A%22Theodros+Yigzaw%22+assignee%3A%22Intel+Corporation%22

=== Found 29 Patents (Detailed View) ===

================================================================================
Patent 1 of 29
================================================================================
ðŸ“„ Title: Utilization of non-volatile random access memory for information storage in response to error conditions
ðŸ”¢ Patent Number: US10157005
ðŸ‘¥ Inventors: Robert C. Swanson, Theodros Yigzaw, Chris Ackles, Celeste M. Brown, Tony S. Baker
ðŸ”— URL: https://patents.google.com/patent/US10157005
ðŸ“‹ Abstract: Methods, apparatus, systems and articles of manufacture (e.g.,
            physical storage media) to utilize non-volatile random access
            memory for information storage in response to error conditions
            are disclosed. Example methods disclosed herein include
            accessing, with a power control unit associated with a
            processor, first information describing available capacities of
            respective reserved regions of a plurality of non-volatile
            memory modules, the respective reserved regions of the non-
            volatile memory modules being separate from respective host-
            visible regions of the non-volatile memory modules. Disclosed
            example methods also include configuring, with the power
            control unit, an information storage architecture based on the
            first information. Disclosed example methods further include
            storing, with the power control unit, second information in one
            or more of the respective reserved regions of the non-volatile
            memory modules in accordance with the information storage
            architecture.
ðŸ“… Issue Date: 2018-12-18

================================================================================
Patent 2 of 29
================================================================================
ðŸ“„ Title: Apparatus and method for system physical address to memory module address translation
ðŸ”¢ Patent Number: US10162761
ðŸ‘¥ Inventors: Mohan J. Kumar, Sarathy Jayakumar, Ashok Raj, Theodros Yigzaw, Ronald N. Story, Sreenivas Mandava
ðŸ”— URL: https://patents.google.com/patent/US10162761
ðŸ“‹ Abstract: An apparatus and method are described for system physical
            address to memory module address translation. For example, one
            embodiment of an apparatus comprises: a fetch circuit of a core
            to fetch a system physical address (SPA) translate instruction
            from memory; a decode circuit of the core to decode the SPA
            translate instruction; a first register to store an SPA
            associated with the SPA translate instruction; a memory
            controller comprising one or more channel controllers to
            initiate a translation using the SPA, the memory controller to
            transmit a translation request to a first channel controller;
            the first channel controller to synthesize a response including
            dual in-line memory module (DIMM) address information; and a
            second register to store the DIMM address information to be
            used to identify the DIMM during subsequent memory
            transactions.
ðŸ“… Issue Date: 2018-12-25

================================================================================
Patent 3 of 29
================================================================================
ðŸ“„ Title: Handling of error prone cache line slots of memory side cache of multi-level system memory
ðŸ”¢ Patent Number: US10185619
ðŸ‘¥ Inventors: Mohan J. Kumar, Robert C. Swanson, Ashok Raj, Theodros Yigzaw
ðŸ”— URL: https://patents.google.com/patent/US10185619
ðŸ“‹ Abstract: An apparatus is described that includes memory controller logic
            circuitry to interface with a memory side cache of a multi-
            level system memory. The memory controller logic circuitry
            includes error tracking circuitry to track errors of cache line
            slots in the memory side cache. The memory controller logic
            circuitry also comprises faulty list circuitry to store
            identifiers of faulty cache line slots that are deemed to be
            excessively error prone. The memory controller logic circuitry
            is to declare a miss in the memory side cache for requests that
            map to cache line slots identified in the faulty list.
ðŸ“… Issue Date: 2019-01-22

================================================================================
Patent 4 of 29
================================================================================
ðŸ“„ Title: Apparatus and method for detecting and recovering from data fetch errors
ðŸ”¢ Patent Number: US10223204
ðŸ‘¥ Inventors: Hisham Shafi, Mohan J. Kumar, Shlomo Raikin, Ganapati Srinivasa, Ehud Cohen, Zeev Sperber, Jose A. Vargas, Michael Mishaeli, Theodros Yigzaw, Julius Mandelblat, Geeyarpuram N. Santhanakrishnan
ðŸ”— URL: https://patents.google.com/patent/US10223204
ðŸ“‹ Abstract: An apparatus and method are described for detecting and
            correcting data fetch errors within a processor core. For
            example, one embodiment of an instruction processing apparatus
            for detecting and recovering from data fetch errors comprises:
            at least one processor core having a plurality of instruction
            processing stages including a data fetch stage and a retirement
            stage; and error processing logic in communication with the
            processing stages to perform the operations of: detecting an
            error associated with data in response to a data fetch
            operation performed by the data fetch stage; and responsively
            performing one or more operations to ensure that the error does
            not corrupt an architectural state of the processor core within
            the retirement stage.
ðŸ“… Issue Date: 2019-03-05

================================================================================
Patent 5 of 29
================================================================================
ðŸ“„ Title: Read from memory instructions, processors, methods, and systems, that do not take exception on defective data
ðŸ”¢ Patent Number: US10296416
ðŸ‘¥ Inventors: Hisham Shafi, Mohan J. Kumar, Sarathy Jayakumar, Ron Gabor, Sergiu D. Ghetie, Ashok Raj, Theodros Yigzaw, Neeraj Upasani
ðŸ”— URL: https://patents.google.com/patent/US10296416
ðŸ“‹ Abstract: A processor of an aspect includes a decode unit to decode a
            read from memory instruction. The read from memory instruction
            is to indicate a source memory operand and a destination
            storage location. The processor also includes an execution unit
            coupled with the decode unit. The execution unit, in response
            to the read from memory instruction, is to read data from the
            source memory operand, store an indication of defective data in
            an architecturally visible storage location, when the data is
            defective, and complete execution of the read from memory
            instruction without causing an exceptional condition, when the
            data is defective. Other processors, methods, systems, and
            instructions are disclosed.
ðŸ“… Issue Date: 2019-05-21

================================================================================
Patent 6 of 29
================================================================================
ðŸ“„ Title: Enabling error status and reporting in a machine check architecture
ðŸ”¢ Patent Number: US10318368
ðŸ‘¥ Inventors: Ashok Raj, Theodros Yigzaw
ðŸ”— URL: https://patents.google.com/patent/US10318368
ðŸ“‹ Abstract: In accordance with implementations disclosed herein, there is
            provided systems and methods for enabling error status and
            reporting in a machine check environment. A processing device
            includes an error status register and an error status component
            communicably coupled to the error status register. The error
            status component determines that a machine check error (MCE) is
            a first correctable error (CE) and sets a first error status
            corresponding to the first CE in the error status register
            based on a threshold value. The threshold value is based on a
            type of the first CE.
ðŸ“… Issue Date: 2019-06-11

================================================================================
Patent 7 of 29
================================================================================
ðŸ“„ Title: Hardware apparatuses and methods to check data storage devices for transient faults
ðŸ”¢ Patent Number: US10319458
ðŸ‘¥ Inventors: Hisham Shafi, Mohan J. Kumar, Ron Gabor, Ashok Raj, Theodros Yigzaw
ðŸ”— URL: https://patents.google.com/patent/US10319458
ðŸ“‹ Abstract: Methods and apparatuses relating to a hardware memory test unit
            to check a section of a data storage device for a transient
            fault before the data is stored in and/or loaded from the
            section of the data storage device are described. In one
            embodiment, an integrated circuit includes a hardware processor
            to operate on data in a section of a data storage device, and a
            memory test unit to check the section of the data storage
            device for a transient fault before the data is stored in the
            section of the data storage device, wherein the transient fault
            is to cause a machine check exception if accessed by the
            hardware processor.
ðŸ“… Issue Date: 2019-06-11

================================================================================
Patent 8 of 29
================================================================================
ðŸ“„ Title: System and method to increase availability in a multi-level memory configuration
ðŸ”¢ Patent Number: US10324852
ðŸ‘¥ Inventors: Mohan J. Kumar, Robert C. Swanson, Ashok Raj, Theodros Yigzaw
ðŸ”— URL: https://patents.google.com/patent/US10324852
ðŸ“‹ Abstract: One embodiment provides for a data processing system comprising
            a multi-level system memory including a first memory level of
            volatile memory and a second memory level that is larger and
            slower in comparison with the first memory level. The second
            memory level includes non-volatile memory and can additionally
            include volatile memory. The multi-level system memory includes
            a multi-level memory controller including logic to manage a
            list of faulty addresses within the multi-level system memory.
            The multi-level memory controller can manage a list of faulty
            addresses. The multi-level memory controller is configured to
            satisfy a request for data stored in the first memory level
            from the second memory level when the data is stored in an
            address on the list of faulty addresses.
ðŸ“… Issue Date: 2019-06-18

================================================================================
Patent 9 of 29
================================================================================
ðŸ“„ Title: Delayed error processing
ðŸ”¢ Patent Number: US10929232
ðŸ‘¥ Inventors: Sarathy Jayakumar, Gaurav Porwal, Subhankar Panda, Theodros Yigzaw
ðŸ”— URL: https://patents.google.com/patent/US10929232
ðŸ“‹ Abstract: A computing apparatus, including: a hardware platform including
            a processor and memory; and a system management interrupt (SMI)
            handler; first logic configured to provide a first container
            and a second container via the hardware platform; and second
            logic configured to: detect an uncorrectable error in the first
            container; responsive to the detecting, generate a degraded
            system state; provide a degraded state message to the SMI
            handler; instruct the second container to seek a recoverable
            state; determine that the second container has entered a
            recoverable state; and initiate a recovery operation.
ðŸ“… Issue Date: 2021-02-23

================================================================================
Patent 10 of 29
================================================================================
ðŸ“„ Title: Apparatus and method for detecting and recovering from data fetch errors
ðŸ”¢ Patent Number: US11048587
ðŸ‘¥ Inventors: Hisham Shafi, Mohan J. Kumar, Shlomo Raikin, Ganapati Srinivasa, Ehud Cohen, Zeev Sperber, Jose A. Vargas, Michael Mishaeli, Theodros Yigzaw, Julius Mandelblat, Geeyarpuram N. Santhanakrishnan
ðŸ”— URL: https://patents.google.com/patent/US11048587
ðŸ“‹ Abstract: An apparatus and method are described for detecting and
            correcting data fetch errors within a processor core. For
            example, one embodiment of an instruction processing apparatus
            for detecting and recovering from data fetch errors comprises:
            at least one processor core having a plurality of instruction
            processing stages including a data fetch stage and a retirement
            stage; and error processing logic in communication with the
            processing stages to perform the operations of: detecting an
            error associated with data in response to a data fetch
            operation performed by the data fetch stage; and responsively
            performing one or more operations to ensure that the error does
            not corrupt an architectural state of the processor core within
            the retirement stage.
ðŸ“… Issue Date: 2021-06-29

================================================================================
Patent 11 of 29
================================================================================
ðŸ“„ Title: Read from memory instructions, processors, methods, and systems, that do not take exception on defective data
ðŸ”¢ Patent Number: US11068339
ðŸ‘¥ Inventors: Hisham Shafi, Mohan J. Kumar, Sarathy Jayakumar, Ron Gabor, Sergiu D. Ghetie, Ashok Raj, Theodros Yigzaw, Neeraj Upasani
ðŸ”— URL: https://patents.google.com/patent/US11068339
ðŸ“‹ Abstract: A processor of an aspect includes a decode unit to decode a
            read from memory instruction. The read from memory instruction
            is to indicate a source memory operand and a destination
            storage location. The processor also includes an execution unit
            coupled with the decode unit. The execution unit, in response
            to the read from memory instruction, is to read data from the
            source memory operand, store an indication of defective data in
            an architecturally visible storage location, when the data is
            defective, and complete execution of the read from memory
            instruction without causing an exceptional condition, when the
            data is defective. Other processors, methods, systems, and
            instructions are disclosed.
ðŸ“… Issue Date: 2021-07-20

================================================================================
Patent 12 of 29
================================================================================
ðŸ“„ Title: System, apparatus and method for memory mirroring in a buffered memory architecture
ðŸ”¢ Patent Number: US11182313
ðŸ‘¥ Inventors: Ishwar Agarwal, Theodros Yigzaw
ðŸ”— URL: https://patents.google.com/patent/US11182313
ðŸ“‹ Abstract: In one embodiment, an apparatus includes: a first memory
            controller to control access to a first memory, the first
            memory controller including a memory mirroring circuit, in
            response to a memory write request from a first processor
            socket for which the first memory comprises a primary memory
            region, to cause data associated with the memory write request
            to be written to the first memory and to send a shadow memory
            write request to a second memory to cause the second memory to
            write the data into a secondary memory region; and a shadow
            memory table including a plurality of entries each to store an
            association between a primary memory region and a secondary
            memory region. The memory mirroring circuit may access the
            shadow memory table to identify the secondary memory region.
            Other embodiments are described and claimed.
ðŸ“… Issue Date: 2021-11-23

================================================================================
Patent 13 of 29
================================================================================
ðŸ“„ Title: Hardware unit for reverse translation in a processor
ðŸ”¢ Patent Number: US11307996
ðŸ‘¥ Inventors: Sarathy Jayakumar, Wei-Pin Chen, Ashok Raj, Theodros Yigzaw, John G. Holm
ðŸ”— URL: https://patents.google.com/patent/US11307996
ðŸ“‹ Abstract: In an embodiment, a processor for reverse translation includes
            a plurality of processing engines (PEs) to execute threads and
            a reverse translation circuit. The reverse translation circuit
            is to: determine a target module address of a corrupt portion
            of a memory module; determine a plurality of system physical
            address (SPA) addresses associated with the memory module; and
            for each SPA address in the plurality of SPA addresses,
            translate the SPA address into a translated module address, and
            in response to a determination that the translated module
            address matches the target module address, log the SPA address
            as a result of a reverse translation of the target module
            address. Other embodiments are described and claimed.
ðŸ“… Issue Date: 2022-04-19

================================================================================
Patent 14 of 29
================================================================================
ðŸ“„ Title: Device, system, and method to concurrently store multiple PMON counts in a single register
ðŸ”¢ Patent Number: US12044730
ðŸ‘¥ Inventors: Gaurav Porwal, Subhankar Panda, Theodros Yigzaw, John G. Holm
ðŸ”— URL: https://patents.google.com/patent/US12044730
ðŸ“‹ Abstract: Techniques and mechanisms for providing performance monitoring
            information. In an embodiment, a performance monitor circuit
            receives a communication which indicates a format comprising
            multiple fields which are each to store a respective count of
            monitored events. A programming of the performance monitor
            circuit, based on the communication, designates first bits and
            second bits of the register to provide, respectively, a first
            first field and a second field according to the format.
            Performance monitoring subsequent to the programming
            successively tallies a first count of first events which occur
            during a first period of time, and a second count of second
            events which occur during a second period of time. In another
            embodiment, performance monitoring results in the register
            concurrently storing both the first count and the second count.
ðŸ“… Issue Date: 2024-07-23

================================================================================
Patent 15 of 29
================================================================================
ðŸ“„ Title: Cloud scale server reliability management
ðŸ”¢ Patent Number: US12189468
ðŸ‘¥ Inventors: Subhankar Panda, Theodros Yigzaw, John G. Holm, Guarav Porwal, Omar Avelar Suarez, Satyaprakash Nanda, Hugo Enrique Gonzalez Chavero
ðŸ”— URL: https://patents.google.com/patent/US12189468
ðŸ“‹ Abstract: An embodiment of an electronic apparatus may comprise one or
            more substrates, and a controller coupled to the one or more
            substrates, the controller including circuitry to provide
            management of a connected hardware subsystem with respect to
            one or more of reliability, availability and serviceability,
            and coordinate the management of the connected hardware
            subsystem with respect to one or more of reliability,
            availability and serviceability between the connected hardware
            subsystem and a host. Other embodiments are disclosed and
            claimed.
ðŸ“… Issue Date: 2025-01-07

================================================================================
Patent 16 of 29
================================================================================
ðŸ“„ Title: Apparatus and method for detecting and recovering from data fetch errors
ðŸ”¢ Patent Number: US12189479
ðŸ‘¥ Inventors: Hisham Shafi, Mohan J. Kumar, Shlomo Raikin, Ganapati Srinivasa, Ehud Cohen, Zeev Sperber, Jose A. Vargas, Michael Mishaeli, Theodros Yigzaw, Julius Mandelblat, Geeyarpuram N. Santhanakrishnan
ðŸ”— URL: https://patents.google.com/patent/US12189479
ðŸ“‹ Abstract: An apparatus and method are described for detecting and
            correcting data fetch errors within a processor core. For
            example, one embodiment of an instruction processing apparatus
            for detecting and recovering from data fetch errors comprises:
            at least one processor core having a plurality of instruction
            processing stages including a data fetch stage and a retirement
            stage; and error processing logic in communication with the
            processing stages to perform the operations of: detecting an
            error associated with data in response to a data fetch
            operation performed by the data fetch stage; and responsively
            performing one or more operations to ensure that the error does
            not corrupt an architectural state of the processor core within
            the retirement stage.
ðŸ“… Issue Date: 2025-01-07

================================================================================
Patent 17 of 29
================================================================================
ðŸ“„ Title: Adaptive error correction to improve system memory reliability, availability, and serviceability (RAS)
ðŸ”¢ Patent Number: US12235720
ðŸ‘¥ Inventors: Kuljit S. Bains, Jing Ling, Wei-Pin Chen, Wei Wu, Rajat Agarwal, Vaibhav Singh, Andrew M. Rudoff, Deep Buch, Theodros Yigzaw, John G. Holm, Kjersten E. Criss, Sreenivas Mandava, Hsing-Min Chen
ðŸ”— URL: https://patents.google.com/patent/US12235720
ðŸ“‹ Abstract: A memory subsystem includes memory devices with space
            dynamically allocated for improvement of reliability,
            availability, and serviceability (RAS) in the system. Error
            checking and correction (ECC) logic detects an error in all or
            a portion of a memory device. In response to error detection,
            the system can dynamically perform one or more of: allocate
            active memory device space for sparing to spare a failed memory
            segment; write a poison pattern into a failed cacheline to mark
            it as failed; perform permanent fault detection (PFD) and
            adjust application of ECC based on PFD detection; or, spare
            only a portion of a device and leave another portion active,
            including adjusting ECC based on the spared portion. The error
            detection can be based on bits of an ECC device, and error
            correction based on those bits and additional bits stored on
            the data devices.
ðŸ“… Issue Date: 2025-02-25

================================================================================
Patent 18 of 29
================================================================================
ðŸ“„ Title: Performance prioritization in multi-threaded processors
ðŸ”¢ Patent Number: US8275942
ðŸ‘¥ Inventors: Ganapati Srinivasa, Mark Rowland, Theodros Yigzaw, Geeyarpuram N. Santhanakrishnan
ðŸ”— URL: https://patents.google.com/patent/US8275942
ðŸ“‹ Abstract: According to one embodiment of the invention, a method is
            disclosed for selecting a first subset of a plurality of cache
            ways in a cache for storing hardware threads identified as high
            priority hardware threads for processing by a multi-threaded
            processor in communication with the cache; assigning high
            priority hardware threads to the selected first subset;
            monitoring a cache usage of a high priority hardware thread
            assigned to the selected first subset of plurality of cache
            ways; and reassigning the assigned high priority hardware
            thread to any cache way of the plurality of cache ways if the
            cache usage of the high priority hardware thread exceeds a
            predetermined inactive cache usage threshold value based on the
            monitoring.
ðŸ“… Issue Date: 2012-09-25

================================================================================
Patent 19 of 29
================================================================================
ðŸ“„ Title: Injecting a data error into a writeback path to memory
ðŸ”¢ Patent Number: US8645797
ðŸ‘¥ Inventors: Mohan J. Kumar, Yen-Cheng Liu, Jose A. Vargas, Theodros Yigzaw
ðŸ”— URL: https://patents.google.com/patent/US8645797
ðŸ“‹ Abstract: In one embodiment, a processor includes error injection
            circuitry separate and independent of debug circuitry of the
            processor. This circuitry can be used by a software developer
            to seed errors into a write-back path to system memory to
            emulate errors for purposes of validation of error recovery
            code of the software. The circuitry can include a register to
            store an address within the system memory at which an error is
            to be injected, a detection logic to detect when an instruction
            associated with the address is issued, and injection logic to
            cause the error to be injected into the address within the
            system memory responsive to the detection of the instruction.
            Other embodiments are described and claimed.
ðŸ“… Issue Date: 2014-02-04

================================================================================
Patent 20 of 29
================================================================================
ðŸ“„ Title: Mechanism for advanced server machine check recovery and associated system software enhancements
ðŸ”¢ Patent Number: US8671309
ðŸ‘¥ Inventors: Mohan J. Kumar, Ashok Raj, Theodros Yigzaw, Narayan Ranganathan
ðŸ”— URL: https://patents.google.com/patent/US8671309
ðŸ“‹ Abstract: Embodiments of a hardware processor including a plurality of
            machine state registers (MSRs) are described. At least one of
            the MSRs includes an erroring logical processing (ELP) bit
            which when set, indicates that a particular thread executing on
            the hardware processor caused an error.
ðŸ“… Issue Date: 2014-03-11

================================================================================
Patent 21 of 29
================================================================================
ðŸ“„ Title: Machine check summary register
ðŸ”¢ Patent Number: US9317360
ðŸ‘¥ Inventors: Mohan J. Kumar, James B. Crossland, Murugasamy K. Nachimuthu, Jose A. Vargas, Theodros Yigzaw
ðŸ”— URL: https://patents.google.com/patent/US9317360
ðŸ“‹ Abstract: In some implementations, a processor may include a machine
            check architecture having a plurality of error reporting
            registers able to receive data for machine check errors. A
            summary register may include a plurality of settable locations
            that each represents at least one of the error reporting
            registers. One or more of the settable locations in the summary
            register may be set to indicate whether one or more of the
            error reporting registers maintain data for a machine check
            error. Accordingly, when a machine check error occurs, the
            summary register may be accessed to identify if any error
            reporting registers in a processor's view contain valid error
            data, rather than having to read each of the error reporting
            registers in the processor's view.
ðŸ“… Issue Date: 2016-04-19

================================================================================
Patent 22 of 29
================================================================================
ðŸ“„ Title: Secure error handling
ðŸ”¢ Patent Number: US9342394
ðŸ‘¥ Inventors: Mohan J. Kumar, Murugasamy K. Nachimuthu, Jose A. Vargas, Theodros Yigzaw, Rajender Kuramkote
ðŸ”— URL: https://patents.google.com/patent/US9342394
ðŸ“‹ Abstract: Various embodiments are described herein. Some embodiments
            include an Operating System and a platform. The platform
            includes a processor having an error register. The Operating
            System can write to the error register only via the platform in
            a secure manner (for example, using platform firmware). Other
            embodiments are described and claimed.
ðŸ“… Issue Date: 2016-05-17

================================================================================
Patent 23 of 29
================================================================================
ðŸ“„ Title: Apparatus and method for implement a multi-level memory hierarchy
ðŸ”¢ Patent Number: US9448879
ðŸ‘¥ Inventors: Hisham Shafi, Mohan J. Kumar, Larisa Novakovsky, Ganapati Srinivasa, Lihu Rappoport, Jose A. Vargas, Michael Mishaeli, Theodros Yigzaw, Julius Mandelblat, Oded Lempel, Chen Koren, Geeyarpuram N. Santhanakrishnan
ðŸ”— URL: https://patents.google.com/patent/US9448879
ðŸ“‹ Abstract: An apparatus and method are described for detecting and
            correcting instruction fetch errors within a processor core.
            For example, in one embodiment, an instruction processing
            apparatus for detecting and recovering from instruction fetch
            errors comprises, the instruction processing apparatus
            performing the operations of: detecting an error associated
            with an instruction in response to an instruction fetch
            operation; and determining if the instruction is from a
            speculative access, wherein if the instruction is not from a
            speculative access, then responsively performing one or more
            operations to ensure that the error does not corrupt an
            architectural state of the processor core.
ðŸ“… Issue Date: 2016-09-20

================================================================================
Patent 24 of 29
================================================================================
ðŸ“„ Title: Hardware apparatuses and methods to check data storage devices for transient faults
ðŸ”¢ Patent Number: US9595349
ðŸ‘¥ Inventors: Hisham Shafi, Mohan J. Kumar, Ron Gabor, Ashok Raj, Theodros Yigzaw
ðŸ”— URL: https://patents.google.com/patent/US9595349
ðŸ“‹ Abstract: Methods and apparatuses relating to a hardware memory test unit
            to check a section of a data storage device for a transient
            fault before the data is stored in and/or loaded from the
            section of the data storage device are described. In one
            embodiment, an integrated circuit includes a hardware processor
            to operate on data in a section of a data storage device, and a
            memory test unit to check the section of the data storage
            device for a transient fault before the data is stored in the
            section of the data storage device, wherein the transient fault
            is to cause a machine check exception if accessed by the
            hardware processor.
ðŸ“… Issue Date: 2017-03-14

================================================================================
Patent 25 of 29
================================================================================
ðŸ“„ Title: Recovery from multiple data errors
ðŸ”¢ Patent Number: US9690640
ðŸ‘¥ Inventors: Stanislav Shwartsman, Raanan Sade, Ron Gabor, Deep Buch, Theodros Yigzaw
ðŸ”— URL: https://patents.google.com/patent/US9690640
ðŸ“‹ Abstract: Mechanisms for handling multiple data errors that occur
            simultaneously are provided. A processing device may determine
            whether multiple data errors occur in memory locations that are
            within a range of memory locations. If the multiple memory
            locations are within the range of memory locations, the
            processing device may continue with a recovery process. If one
            of the multiple memory locations is outside of the range of
            memory locations, the processing device may halt the recovery
            process.
ðŸ“… Issue Date: 2017-06-27

================================================================================
Patent 26 of 29
================================================================================
ðŸ“„ Title: Method to increase cloud availability and silicon isolation using secure enclaves
ðŸ”¢ Patent Number: US9798641
ðŸ‘¥ Inventors: Vincent J. Zimmer, Raghunandan Makaram, Robert C. Swanson, Eswaramoorthi Nallusamy, Theodros Yigzaw
ðŸ”— URL: https://patents.google.com/patent/US9798641
ðŸ“‹ Abstract: Methods and apparatus to increase cloud availability and
            silicon isolation using secure enclaves. A compute platform is
            configured to host a compute domain in which a plurality of
            secure enclaves are implemented. In conjunction with creating
            and deploying secure enclaves, mapping information is generated
            that maps the secure enclaves to platform/CPU resources, such
            as Intellectual Property blocks (IP) belong to the secure
            enclaves. In response to platform error events caused by errant
            platform/CPU resources, the secure enclave(s) belonging to the
            errant platform/CPU are identified via the mapping information,
            and an interrupt is directed to that/those secure enclave(s).
            In response to the interrupt, a secure enclave may be
            configured to one or more of handle the error, pass information
            to another secure enclave, and teardown the enclave. The secure
            enclave may execute an interrupt service routine that causes
            the errant platform/CPU resource to reset without resetting the
            entire platform or CPU, as applicable.
ðŸ“… Issue Date: 2017-10-24

================================================================================
Patent 27 of 29
================================================================================
ðŸ“„ Title: Clearing poison status on read accesses to volatile memory regions allocated in non-volatile memory
ðŸ”¢ Patent Number: US9817738
ðŸ‘¥ Inventors: Raj K. Ramanujan, Richard P. Mangold, Camille C. Raad, Theodros Yigzaw
ðŸ”— URL: https://patents.google.com/patent/US9817738
ðŸ“‹ Abstract: Systems and methods may provide for detecting that a read
            operation is directed to a memory region while the memory
            region is in a poisoned state and clearing the poisoned state
            if volatile data stored in the memory region does not
            correspond to a known data pattern. Additionally, the memory
            region may be maintained in the poisoned state if the volatile
            data stored in the memory region corresponds to the known data
            pattern. In one example, an error may be detected, wherein the
            error is associated with a write operation directed to the
            memory region. In such a case, the poisoned state may be set
            for the volatile data in response to the error and the known
            data pattern may be written to the memory region.
ðŸ“… Issue Date: 2017-11-14

================================================================================
Patent 28 of 29
================================================================================
ðŸ“„ Title: Instruction and logic for machine checking communication
ðŸ”¢ Patent Number: US9842015
ðŸ‘¥ Inventors: Mohan J. Kumar, James B. Crossland, Ashok Raj, Jose A. Vargas, Theodros Yigzaw, William G. Auld, Cameron McNairy, Anthony Luck
ðŸ”— URL: https://patents.google.com/patent/US9842015
ðŸ“‹ Abstract: A processor includes a logic to determine an error condition
            reported in an error bank. The error bank is communicatively
            coupled to the processor and is associated with logical
            processors of the processor. The processor includes another
            logic to generate an interrupt indicating the error condition.
            The processor includes yet another logic to selectively send
            the interrupt to a single one of the logical processors
            associated with the error bank.
ðŸ“… Issue Date: 2017-12-12

================================================================================
Patent 29 of 29
================================================================================
ðŸ“„ Title: Interfacing with block-based storage in a processor
ðŸ”¢ Patent Number: US9904586
ðŸ‘¥ Inventors: Hisham Shafi, Mohan J. Kumar, Ron Gabor, Ashok Raj, Theodros Yigzaw
ðŸ”— URL: https://patents.google.com/patent/US9904586
ðŸ“‹ Abstract: In one embodiment, a processor includes a core having a fetch
            unit to fetch instructions, a decode unit to decode the
            instructions, and one or more execution units to execute the
            instructions. The core may further include: a first pair of
            block address range registers to store a start location and an
            end location of a block range within a non-volatile block
            storage coupled to the processor; and a block status storage to
            store an error indicator responsive to an occurrence of an
            error within the block range during a block operation. Other
            embodiments are described and claimed.
ðŸ“… Issue Date: 2018-02-27

================================================================================
Total: 29 patents

ðŸ“Š Patent Portfolio Summary:
â€¢ **29 total patents**
â€¢ Patent timeline: **2012 - 2025** (14 years)
â€¢ Patent numbers range: **8275942** to **12235720**
â€¢ Key technology areas:
  - **Memory & Cache Management** (14 patents)
  - **Virtualization & I/O** (1 patents)
  - **Error Handling & Machine Check** (10 patents)
  - **Processor Performance & Interrupts** (1 patents)
  - **System Management** (2 patents)
â€¢ Average innovation rate: **2.1 patents/year**
