verilog xil_defaultlib --include "../../../../test_6_pipeline.gen/sources_1/bd/design_1/ipshared/30ef" --include "../../../../test_6_pipeline.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test_6_pipeline.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../test_6_pipeline.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../test_6_pipeline.gen/sources_1/bd/design_1/ipshared/affe/hdl/verilog" --include "../../../../test_6_pipeline.gen/sources_1/bd/design_1/ipshared/20d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_test_6_0_0/src/floating_point_0_1/sim/floating_point_0.v" \
"../../../bd/design_1/ip/design_1_test_6_0_0/src/floating_point_1_1/sim/floating_point_1.v" \
"../../../bd/design_1/ipshared/7987/hdl/test_6_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/7987/src/DMM_3SAT_test_pipeline.v" \
"../../../bd/design_1/ipshared/7987/src/my_list_of_functions_32.v" \
"../../../bd/design_1/ipshared/7987/src/euler_integrator_v.v" \
"../../../bd/design_1/ipshared/7987/hdl/test_6_v1_0.v" \
"../../../bd/design_1/ip/design_1_test_6_0_0/sim/design_1_test_6_0_0.v" \
"../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_1_bram_0/sim/design_1_axi_bram_ctrl_1_bram_0.v" \
"../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
