--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml ex2.twx ex2.ncd -o ex2.twr ex2.pcf -ucf constraint2.ucf

Design file:              ex2.ncd
Physical constraint file: ex2.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    2.871(R)|      SLOW  |   -1.118(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN0         |         9.318(R)|      SLOW  |         4.882(R)|      FAST  |clk_BUFGP         |   0.000|
AN1         |         9.351(R)|      SLOW  |         4.898(R)|      FAST  |clk_BUFGP         |   0.000|
AN2         |         8.967(R)|      SLOW  |         4.699(R)|      FAST  |clk_BUFGP         |   0.000|
AN3         |         9.009(R)|      SLOW  |         4.724(R)|      FAST  |clk_BUFGP         |   0.000|
CA          |         9.494(R)|      SLOW  |         5.083(R)|      FAST  |clk_BUFGP         |   0.000|
CC          |         9.744(R)|      SLOW  |         5.222(R)|      FAST  |clk_BUFGP         |   0.000|
CD          |         9.916(R)|      SLOW  |         5.332(R)|      FAST  |clk_BUFGP         |   0.000|
CE          |         9.201(R)|      SLOW  |         4.976(R)|      FAST  |clk_BUFGP         |   0.000|
CF          |         9.966(R)|      SLOW  |         5.299(R)|      FAST  |clk_BUFGP         |   0.000|
CG          |         9.836(R)|      SLOW  |         5.320(R)|      FAST  |clk_BUFGP         |   0.000|
DP          |         9.847(R)|      SLOW  |         5.313(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.411|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Mar 27 14:55:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 248 MB



