+incdir $VCS_HOME/etc/uvm-1.2/src
+incdir+$VIPDIR/vip/axi_vip/include/verilog
+incdir+$VIPDIR/vip/axi_vip/include/sverilog
+incdir+$VIPDIR/vip/axi_vip/src/verilog/vcs
+incdir+$VIPDIR/vip/axi_vip/src/sverilog/vcs
+incdir+$VIPDIR/vip/pcie_vip/include/verilog
+incdir+$VIPDIR/vip/pcie_vip/include/sverilog
+incdir+$VIPDIR/vip/pcie_vip/src/verilog/vcs
+incdir+$VIPDIR/vip/pcie_vip/src/sverilog/vcs
+incdir+$VERDIR/verification/tests/sequences/vip_seq
+incdir+$VERDIR/verification/tests/sequences
+incdir+$VERDIR/verification/tests
+incdir+$VERDIR/verification/testbench
+incdir+$VERDIR/verification/testbench/tb_ethernet
+incdir+$VERDIR/verification/testbench/ral
+incdir+$VERDIR/verification/testbench/tb_pcie
+incdir+$VERDIR/verification/testbench/tb_pcie/src/verilog/vcs
-y $VIPDIR/vip/pcie_vip/src/verilog/vcs
-y $VIPDIR/vip/pcie_vip/src/sverilog/vcs
$VCS_HOME/etc/uvm-1.2/src/uvm_pkg.sv
$VIPDIR/vip/axi_vip/include/sverilog/svt.uvm.pkg
$VIPDIR/vip/axi_vip/include/sverilog/svt_axi.uvm.pkg
$VIPDIR/vip/pcie_vip/include/sverilog/svt_pcie.uvm.pkg
$VIPDIR/vip/pcie_vip/src/verilog/vcs/svc_util_parms.v
$VIPDIR/vip/pcie_vip/src/verilog/vcs/pciesvc_parms.v
$VIPDIR/vip/pcie_vip/include/sverilog/svt_pcie_common_defines.svi
$VIPDIR/vip/pcie_vip/include/sverilog/svt_pcie_defines.svi
$VIPDIR/vip/pcie_vip/src/sverilog/vcs/svt_pcie_device_configuration.sv
$VIPDIR/vip/pcie_vip/src/sverilog/vcs/svt_pcie_device_agent.sv
$VIPDIR/vip/axi_vip/include/sverilog/svt_axi_if.svi
$VIPDIR/vip/axi_vip/include/sverilog/svt_axi_port_defines.svi
$VIPDIR/vip/axi_vip/src/sverilog/vcs/svt_env.sv
$VIPDIR/vip/axi_vip/src/sverilog/vcs/svt_axi_system_env.sv
$OFS_ROOTDIR/verification/testbench/axi_pkg.svh
$OFS_ROOTDIR/verification/testbench/pcie_pkg.svh

