Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  4 02:09:38 2019
| Host         : LAPTOP-MNQMD5TA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13286 register/latch pins with no clock driven by root clock pin: my_clk/clk_new_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 28360 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.299     -147.791                     29                  593        0.127        0.000                      0                  593        3.000        0.000                       0                   333  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                -6.014      -68.410                     12                  379        0.127        0.000                      0                  379        3.000        0.000                       0                   225  
  clk_out1_clk_wiz_0       -8.299      -79.381                     17                  214        0.164        0.000                      0                  214        4.130        0.000                       0                   105  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -4.831      -53.287                     12                   12        0.395        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           12  Failing Endpoints,  Worst Slack       -6.014ns,  Total Violation      -68.410ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.014ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.980ns  (logic 8.346ns (52.227%)  route 7.634ns (47.773%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.620     5.141    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  sound_converter/maxVol_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sound_converter/maxVol_reg[6]/Q
                         net (fo=3, routed)           0.624     6.221    sound_converter/Q[6]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     6.925 r  sound_converter/maxLedNum_reg[3]_i_20/O[2]
                         net (fo=67, routed)          0.787     7.712    sound_converter/maxLedNum_reg[3]_1[6]
    SLICE_X60Y23         LUT3 (Prop_lut3_I0_O)        0.302     8.014 r  sound_converter/percentage[7]_i_130/O
                         net (fo=2, routed)           0.718     8.732    sound_converter/percentage[7]_i_130_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.258 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.009     9.267    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.424 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.574     9.997    sound_converter/CO[0]
    SLICE_X63Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    10.782 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.692    11.474    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.082 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.481    12.563    sound_converter/percentage_reg[7]_1[0]
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.310    12.873 r  sound_converter/percentage[7]_i_75/O
                         net (fo=2, routed)           0.408    13.281    sound_converter/percentage[7]_i_75_n_0
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.124    13.405 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    13.405    sound_converter/percentage[7]_i_79_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.803 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.803    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.042 r  sound_converter/percentage_reg[7]_i_262/O[2]
                         net (fo=5, routed)           0.664    14.705    sound_converter/percentage_reg[7]_i_262_n_5
    SLICE_X63Y29         LUT5 (Prop_lut5_I3_O)        0.302    15.007 r  sound_converter/percentage[7]_i_204/O
                         net (fo=2, routed)           0.329    15.336    sound_converter/percentage[7]_i_204_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.460 r  sound_converter/percentage[7]_i_208/O
                         net (fo=1, routed)           0.000    15.460    sound_converter/percentage[7]_i_208_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.010 r  sound_converter/percentage_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.010    sound_converter/percentage_reg[7]_i_141_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.344 r  sound_converter/percentage_reg[7]_i_88/O[1]
                         net (fo=3, routed)           0.821    17.165    sound_converter/percentage_reg[7]_i_88_n_6
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.303    17.468 r  sound_converter/percentage[7]_i_140/O
                         net (fo=1, routed)           0.000    17.468    sound_converter/percentage[7]_i_140_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.981 r  sound_converter/percentage_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    17.981    sound_converter/percentage_reg[7]_i_83_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.304 r  sound_converter/percentage_reg[7]_i_32/O[1]
                         net (fo=3, routed)           1.027    19.332    sound_converter/percentage_reg[7]_i_32_n_6
    SLICE_X60Y30         LUT3 (Prop_lut3_I0_O)        0.306    19.638 r  sound_converter/percentage[7]_i_113/O
                         net (fo=1, routed)           0.000    19.638    sound_converter/percentage[7]_i_113_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.014 r  sound_converter/percentage_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.014    sound_converter/percentage_reg[7]_i_44_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.131 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.131    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.288 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.502    20.789    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.332    21.121 r  sound_converter/percentage[0]_i_1/O
                         net (fo=1, routed)           0.000    21.121    sound_converter/percentage[0]_i_1_n_0
    SLICE_X58Y33         FDRE                                         r  sound_converter/percentage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.511    14.852    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  sound_converter/percentage_reg[0]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X58Y33         FDRE (Setup_fdre_C_D)        0.031    15.108    sound_converter/percentage_reg[0]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -21.121    
  -------------------------------------------------------------------
                         slack                                 -6.014    

Slack (VIOLATED) :        -5.995ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.962ns  (logic 8.346ns (52.285%)  route 7.616ns (47.715%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.620     5.141    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  sound_converter/maxVol_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sound_converter/maxVol_reg[6]/Q
                         net (fo=3, routed)           0.624     6.221    sound_converter/Q[6]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     6.925 r  sound_converter/maxLedNum_reg[3]_i_20/O[2]
                         net (fo=67, routed)          0.787     7.712    sound_converter/maxLedNum_reg[3]_1[6]
    SLICE_X60Y23         LUT3 (Prop_lut3_I0_O)        0.302     8.014 r  sound_converter/percentage[7]_i_130/O
                         net (fo=2, routed)           0.718     8.732    sound_converter/percentage[7]_i_130_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.258 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.009     9.267    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.424 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.574     9.997    sound_converter/CO[0]
    SLICE_X63Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    10.782 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.692    11.474    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.082 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.481    12.563    sound_converter/percentage_reg[7]_1[0]
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.310    12.873 r  sound_converter/percentage[7]_i_75/O
                         net (fo=2, routed)           0.408    13.281    sound_converter/percentage[7]_i_75_n_0
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.124    13.405 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    13.405    sound_converter/percentage[7]_i_79_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.803 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.803    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.042 r  sound_converter/percentage_reg[7]_i_262/O[2]
                         net (fo=5, routed)           0.664    14.705    sound_converter/percentage_reg[7]_i_262_n_5
    SLICE_X63Y29         LUT5 (Prop_lut5_I3_O)        0.302    15.007 r  sound_converter/percentage[7]_i_204/O
                         net (fo=2, routed)           0.329    15.336    sound_converter/percentage[7]_i_204_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.460 r  sound_converter/percentage[7]_i_208/O
                         net (fo=1, routed)           0.000    15.460    sound_converter/percentage[7]_i_208_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.010 r  sound_converter/percentage_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.010    sound_converter/percentage_reg[7]_i_141_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.344 r  sound_converter/percentage_reg[7]_i_88/O[1]
                         net (fo=3, routed)           0.821    17.165    sound_converter/percentage_reg[7]_i_88_n_6
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.303    17.468 r  sound_converter/percentage[7]_i_140/O
                         net (fo=1, routed)           0.000    17.468    sound_converter/percentage[7]_i_140_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.981 r  sound_converter/percentage_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    17.981    sound_converter/percentage_reg[7]_i_83_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.304 r  sound_converter/percentage_reg[7]_i_32/O[1]
                         net (fo=3, routed)           1.027    19.332    sound_converter/percentage_reg[7]_i_32_n_6
    SLICE_X60Y30         LUT3 (Prop_lut3_I0_O)        0.306    19.638 r  sound_converter/percentage[7]_i_113/O
                         net (fo=1, routed)           0.000    19.638    sound_converter/percentage[7]_i_113_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.014 r  sound_converter/percentage_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.014    sound_converter/percentage_reg[7]_i_44_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.131 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.131    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.288 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.484    20.772    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X61Y34         LUT5 (Prop_lut5_I3_O)        0.332    21.104 r  sound_converter/percentage[6]_i_1/O
                         net (fo=1, routed)           0.000    21.104    sound_converter/percentage[6]_i_1_n_0
    SLICE_X61Y34         FDRE                                         r  sound_converter/percentage_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.512    14.853    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  sound_converter/percentage_reg[6]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X61Y34         FDRE (Setup_fdre_C_D)        0.031    15.109    sound_converter/percentage_reg[6]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -21.104    
  -------------------------------------------------------------------
                         slack                                 -5.995    

Slack (VIOLATED) :        -5.994ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.961ns  (logic 8.346ns (52.291%)  route 7.615ns (47.709%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.620     5.141    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  sound_converter/maxVol_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sound_converter/maxVol_reg[6]/Q
                         net (fo=3, routed)           0.624     6.221    sound_converter/Q[6]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     6.925 r  sound_converter/maxLedNum_reg[3]_i_20/O[2]
                         net (fo=67, routed)          0.787     7.712    sound_converter/maxLedNum_reg[3]_1[6]
    SLICE_X60Y23         LUT3 (Prop_lut3_I0_O)        0.302     8.014 r  sound_converter/percentage[7]_i_130/O
                         net (fo=2, routed)           0.718     8.732    sound_converter/percentage[7]_i_130_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.258 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.009     9.267    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.424 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.574     9.997    sound_converter/CO[0]
    SLICE_X63Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    10.782 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.692    11.474    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.082 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.481    12.563    sound_converter/percentage_reg[7]_1[0]
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.310    12.873 r  sound_converter/percentage[7]_i_75/O
                         net (fo=2, routed)           0.408    13.281    sound_converter/percentage[7]_i_75_n_0
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.124    13.405 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    13.405    sound_converter/percentage[7]_i_79_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.803 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.803    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.042 r  sound_converter/percentage_reg[7]_i_262/O[2]
                         net (fo=5, routed)           0.664    14.705    sound_converter/percentage_reg[7]_i_262_n_5
    SLICE_X63Y29         LUT5 (Prop_lut5_I3_O)        0.302    15.007 r  sound_converter/percentage[7]_i_204/O
                         net (fo=2, routed)           0.329    15.336    sound_converter/percentage[7]_i_204_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.460 r  sound_converter/percentage[7]_i_208/O
                         net (fo=1, routed)           0.000    15.460    sound_converter/percentage[7]_i_208_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.010 r  sound_converter/percentage_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.010    sound_converter/percentage_reg[7]_i_141_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.344 r  sound_converter/percentage_reg[7]_i_88/O[1]
                         net (fo=3, routed)           0.821    17.165    sound_converter/percentage_reg[7]_i_88_n_6
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.303    17.468 r  sound_converter/percentage[7]_i_140/O
                         net (fo=1, routed)           0.000    17.468    sound_converter/percentage[7]_i_140_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.981 r  sound_converter/percentage_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    17.981    sound_converter/percentage_reg[7]_i_83_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.304 r  sound_converter/percentage_reg[7]_i_32/O[1]
                         net (fo=3, routed)           1.027    19.332    sound_converter/percentage_reg[7]_i_32_n_6
    SLICE_X60Y30         LUT3 (Prop_lut3_I0_O)        0.306    19.638 r  sound_converter/percentage[7]_i_113/O
                         net (fo=1, routed)           0.000    19.638    sound_converter/percentage[7]_i_113_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.014 r  sound_converter/percentage_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.014    sound_converter/percentage_reg[7]_i_44_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.131 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.131    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.288 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.483    20.770    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X58Y33         LUT5 (Prop_lut5_I3_O)        0.332    21.102 r  sound_converter/percentage[5]_i_1/O
                         net (fo=1, routed)           0.000    21.102    sound_converter/percentage[5]_i_1_n_0
    SLICE_X58Y33         FDRE                                         r  sound_converter/percentage_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.511    14.852    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  sound_converter/percentage_reg[5]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X58Y33         FDRE (Setup_fdre_C_D)        0.031    15.108    sound_converter/percentage_reg[5]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -21.102    
  -------------------------------------------------------------------
                         slack                                 -5.994    

Slack (VIOLATED) :        -5.993ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.961ns  (logic 8.346ns (52.289%)  route 7.615ns (47.712%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.620     5.141    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  sound_converter/maxVol_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sound_converter/maxVol_reg[6]/Q
                         net (fo=3, routed)           0.624     6.221    sound_converter/Q[6]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     6.925 r  sound_converter/maxLedNum_reg[3]_i_20/O[2]
                         net (fo=67, routed)          0.787     7.712    sound_converter/maxLedNum_reg[3]_1[6]
    SLICE_X60Y23         LUT3 (Prop_lut3_I0_O)        0.302     8.014 r  sound_converter/percentage[7]_i_130/O
                         net (fo=2, routed)           0.718     8.732    sound_converter/percentage[7]_i_130_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.258 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.009     9.267    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.424 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.574     9.997    sound_converter/CO[0]
    SLICE_X63Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    10.782 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.692    11.474    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.082 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.481    12.563    sound_converter/percentage_reg[7]_1[0]
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.310    12.873 r  sound_converter/percentage[7]_i_75/O
                         net (fo=2, routed)           0.408    13.281    sound_converter/percentage[7]_i_75_n_0
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.124    13.405 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    13.405    sound_converter/percentage[7]_i_79_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.803 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.803    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.042 r  sound_converter/percentage_reg[7]_i_262/O[2]
                         net (fo=5, routed)           0.664    14.705    sound_converter/percentage_reg[7]_i_262_n_5
    SLICE_X63Y29         LUT5 (Prop_lut5_I3_O)        0.302    15.007 r  sound_converter/percentage[7]_i_204/O
                         net (fo=2, routed)           0.329    15.336    sound_converter/percentage[7]_i_204_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.460 r  sound_converter/percentage[7]_i_208/O
                         net (fo=1, routed)           0.000    15.460    sound_converter/percentage[7]_i_208_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.010 r  sound_converter/percentage_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.010    sound_converter/percentage_reg[7]_i_141_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.344 r  sound_converter/percentage_reg[7]_i_88/O[1]
                         net (fo=3, routed)           0.821    17.165    sound_converter/percentage_reg[7]_i_88_n_6
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.303    17.468 r  sound_converter/percentage[7]_i_140/O
                         net (fo=1, routed)           0.000    17.468    sound_converter/percentage[7]_i_140_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.981 r  sound_converter/percentage_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    17.981    sound_converter/percentage_reg[7]_i_83_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.304 r  sound_converter/percentage_reg[7]_i_32/O[1]
                         net (fo=3, routed)           1.027    19.332    sound_converter/percentage_reg[7]_i_32_n_6
    SLICE_X60Y30         LUT3 (Prop_lut3_I0_O)        0.306    19.638 r  sound_converter/percentage[7]_i_113/O
                         net (fo=1, routed)           0.000    19.638    sound_converter/percentage[7]_i_113_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.014 r  sound_converter/percentage_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.014    sound_converter/percentage_reg[7]_i_44_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.131 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.131    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.288 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.483    20.771    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X61Y34         LUT5 (Prop_lut5_I3_O)        0.332    21.103 r  sound_converter/percentage[4]_i_1/O
                         net (fo=1, routed)           0.000    21.103    sound_converter/percentage[4]_i_1_n_0
    SLICE_X61Y34         FDRE                                         r  sound_converter/percentage_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.512    14.853    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  sound_converter/percentage_reg[4]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X61Y34         FDRE (Setup_fdre_C_D)        0.032    15.110    sound_converter/percentage_reg[4]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -21.103    
  -------------------------------------------------------------------
                         slack                                 -5.993    

Slack (VIOLATED) :        -5.898ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.863ns  (logic 8.346ns (52.613%)  route 7.517ns (47.387%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.620     5.141    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  sound_converter/maxVol_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sound_converter/maxVol_reg[6]/Q
                         net (fo=3, routed)           0.624     6.221    sound_converter/Q[6]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     6.925 r  sound_converter/maxLedNum_reg[3]_i_20/O[2]
                         net (fo=67, routed)          0.787     7.712    sound_converter/maxLedNum_reg[3]_1[6]
    SLICE_X60Y23         LUT3 (Prop_lut3_I0_O)        0.302     8.014 r  sound_converter/percentage[7]_i_130/O
                         net (fo=2, routed)           0.718     8.732    sound_converter/percentage[7]_i_130_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.258 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.009     9.267    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.424 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.574     9.997    sound_converter/CO[0]
    SLICE_X63Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    10.782 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.692    11.474    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.082 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.481    12.563    sound_converter/percentage_reg[7]_1[0]
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.310    12.873 r  sound_converter/percentage[7]_i_75/O
                         net (fo=2, routed)           0.408    13.281    sound_converter/percentage[7]_i_75_n_0
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.124    13.405 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    13.405    sound_converter/percentage[7]_i_79_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.803 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.803    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.042 r  sound_converter/percentage_reg[7]_i_262/O[2]
                         net (fo=5, routed)           0.664    14.705    sound_converter/percentage_reg[7]_i_262_n_5
    SLICE_X63Y29         LUT5 (Prop_lut5_I3_O)        0.302    15.007 r  sound_converter/percentage[7]_i_204/O
                         net (fo=2, routed)           0.329    15.336    sound_converter/percentage[7]_i_204_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.460 r  sound_converter/percentage[7]_i_208/O
                         net (fo=1, routed)           0.000    15.460    sound_converter/percentage[7]_i_208_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.010 r  sound_converter/percentage_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.010    sound_converter/percentage_reg[7]_i_141_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.344 r  sound_converter/percentage_reg[7]_i_88/O[1]
                         net (fo=3, routed)           0.821    17.165    sound_converter/percentage_reg[7]_i_88_n_6
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.303    17.468 r  sound_converter/percentage[7]_i_140/O
                         net (fo=1, routed)           0.000    17.468    sound_converter/percentage[7]_i_140_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.981 r  sound_converter/percentage_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    17.981    sound_converter/percentage_reg[7]_i_83_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.304 r  sound_converter/percentage_reg[7]_i_32/O[1]
                         net (fo=3, routed)           1.027    19.332    sound_converter/percentage_reg[7]_i_32_n_6
    SLICE_X60Y30         LUT3 (Prop_lut3_I0_O)        0.306    19.638 r  sound_converter/percentage[7]_i_113/O
                         net (fo=1, routed)           0.000    19.638    sound_converter/percentage[7]_i_113_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.014 r  sound_converter/percentage_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.014    sound_converter/percentage_reg[7]_i_44_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.131 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.131    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.288 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.385    20.672    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X62Y32         LUT5 (Prop_lut5_I3_O)        0.332    21.004 r  sound_converter/percentage[7]_i_1/O
                         net (fo=1, routed)           0.000    21.004    sound_converter/percentage[7]_i_1_n_0
    SLICE_X62Y32         FDRE                                         r  sound_converter/percentage_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.511    14.852    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  sound_converter/percentage_reg[7]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X62Y32         FDRE (Setup_fdre_C_D)        0.029    15.106    sound_converter/percentage_reg[7]
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                         -21.004    
  -------------------------------------------------------------------
                         slack                                 -5.898    

Slack (VIOLATED) :        -5.893ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.860ns  (logic 8.346ns (52.624%)  route 7.514ns (47.376%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.620     5.141    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  sound_converter/maxVol_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sound_converter/maxVol_reg[6]/Q
                         net (fo=3, routed)           0.624     6.221    sound_converter/Q[6]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     6.925 r  sound_converter/maxLedNum_reg[3]_i_20/O[2]
                         net (fo=67, routed)          0.787     7.712    sound_converter/maxLedNum_reg[3]_1[6]
    SLICE_X60Y23         LUT3 (Prop_lut3_I0_O)        0.302     8.014 r  sound_converter/percentage[7]_i_130/O
                         net (fo=2, routed)           0.718     8.732    sound_converter/percentage[7]_i_130_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.258 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.009     9.267    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.424 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.574     9.997    sound_converter/CO[0]
    SLICE_X63Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    10.782 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.692    11.474    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.082 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.481    12.563    sound_converter/percentage_reg[7]_1[0]
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.310    12.873 r  sound_converter/percentage[7]_i_75/O
                         net (fo=2, routed)           0.408    13.281    sound_converter/percentage[7]_i_75_n_0
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.124    13.405 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    13.405    sound_converter/percentage[7]_i_79_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.803 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.803    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.042 r  sound_converter/percentage_reg[7]_i_262/O[2]
                         net (fo=5, routed)           0.664    14.705    sound_converter/percentage_reg[7]_i_262_n_5
    SLICE_X63Y29         LUT5 (Prop_lut5_I3_O)        0.302    15.007 r  sound_converter/percentage[7]_i_204/O
                         net (fo=2, routed)           0.329    15.336    sound_converter/percentage[7]_i_204_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.460 r  sound_converter/percentage[7]_i_208/O
                         net (fo=1, routed)           0.000    15.460    sound_converter/percentage[7]_i_208_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.010 r  sound_converter/percentage_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.010    sound_converter/percentage_reg[7]_i_141_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.344 r  sound_converter/percentage_reg[7]_i_88/O[1]
                         net (fo=3, routed)           0.821    17.165    sound_converter/percentage_reg[7]_i_88_n_6
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.303    17.468 r  sound_converter/percentage[7]_i_140/O
                         net (fo=1, routed)           0.000    17.468    sound_converter/percentage[7]_i_140_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.981 r  sound_converter/percentage_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    17.981    sound_converter/percentage_reg[7]_i_83_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.304 r  sound_converter/percentage_reg[7]_i_32/O[1]
                         net (fo=3, routed)           1.027    19.332    sound_converter/percentage_reg[7]_i_32_n_6
    SLICE_X60Y30         LUT3 (Prop_lut3_I0_O)        0.306    19.638 r  sound_converter/percentage[7]_i_113/O
                         net (fo=1, routed)           0.000    19.638    sound_converter/percentage[7]_i_113_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.014 r  sound_converter/percentage_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.014    sound_converter/percentage_reg[7]_i_44_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.131 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.131    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.288 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.381    20.669    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X62Y32         LUT5 (Prop_lut5_I3_O)        0.332    21.001 r  sound_converter/percentage[1]_i_1/O
                         net (fo=1, routed)           0.000    21.001    sound_converter/percentage[1]_i_1_n_0
    SLICE_X62Y32         FDRE                                         r  sound_converter/percentage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.511    14.852    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X62Y32         FDRE                                         r  sound_converter/percentage_reg[1]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X62Y32         FDRE (Setup_fdre_C_D)        0.031    15.108    sound_converter/percentage_reg[1]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -21.001    
  -------------------------------------------------------------------
                         slack                                 -5.893    

Slack (VIOLATED) :        -5.843ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.858ns  (logic 8.346ns (52.629%)  route 7.512ns (47.371%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.620     5.141    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  sound_converter/maxVol_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sound_converter/maxVol_reg[6]/Q
                         net (fo=3, routed)           0.624     6.221    sound_converter/Q[6]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     6.925 r  sound_converter/maxLedNum_reg[3]_i_20/O[2]
                         net (fo=67, routed)          0.787     7.712    sound_converter/maxLedNum_reg[3]_1[6]
    SLICE_X60Y23         LUT3 (Prop_lut3_I0_O)        0.302     8.014 r  sound_converter/percentage[7]_i_130/O
                         net (fo=2, routed)           0.718     8.732    sound_converter/percentage[7]_i_130_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.258 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.009     9.267    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.424 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.574     9.997    sound_converter/CO[0]
    SLICE_X63Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    10.782 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.692    11.474    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.082 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.481    12.563    sound_converter/percentage_reg[7]_1[0]
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.310    12.873 r  sound_converter/percentage[7]_i_75/O
                         net (fo=2, routed)           0.408    13.281    sound_converter/percentage[7]_i_75_n_0
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.124    13.405 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    13.405    sound_converter/percentage[7]_i_79_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.803 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.803    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.042 r  sound_converter/percentage_reg[7]_i_262/O[2]
                         net (fo=5, routed)           0.664    14.705    sound_converter/percentage_reg[7]_i_262_n_5
    SLICE_X63Y29         LUT5 (Prop_lut5_I3_O)        0.302    15.007 r  sound_converter/percentage[7]_i_204/O
                         net (fo=2, routed)           0.329    15.336    sound_converter/percentage[7]_i_204_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.460 r  sound_converter/percentage[7]_i_208/O
                         net (fo=1, routed)           0.000    15.460    sound_converter/percentage[7]_i_208_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.010 r  sound_converter/percentage_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.010    sound_converter/percentage_reg[7]_i_141_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.344 r  sound_converter/percentage_reg[7]_i_88/O[1]
                         net (fo=3, routed)           0.821    17.165    sound_converter/percentage_reg[7]_i_88_n_6
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.303    17.468 r  sound_converter/percentage[7]_i_140/O
                         net (fo=1, routed)           0.000    17.468    sound_converter/percentage[7]_i_140_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.981 r  sound_converter/percentage_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    17.981    sound_converter/percentage_reg[7]_i_83_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.304 r  sound_converter/percentage_reg[7]_i_32/O[1]
                         net (fo=3, routed)           1.027    19.332    sound_converter/percentage_reg[7]_i_32_n_6
    SLICE_X60Y30         LUT3 (Prop_lut3_I0_O)        0.306    19.638 r  sound_converter/percentage[7]_i_113/O
                         net (fo=1, routed)           0.000    19.638    sound_converter/percentage[7]_i_113_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.014 r  sound_converter/percentage_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.014    sound_converter/percentage_reg[7]_i_44_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.131 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.131    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.288 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.380    20.667    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X60Y33         LUT5 (Prop_lut5_I3_O)        0.332    20.999 r  sound_converter/percentage[3]_i_1/O
                         net (fo=1, routed)           0.000    20.999    sound_converter/percentage[3]_i_1_n_0
    SLICE_X60Y33         FDRE                                         r  sound_converter/percentage_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.511    14.852    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  sound_converter/percentage_reg[3]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X60Y33         FDRE (Setup_fdre_C_D)        0.079    15.156    sound_converter/percentage_reg[3]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -20.999    
  -------------------------------------------------------------------
                         slack                                 -5.843    

Slack (VIOLATED) :        -5.842ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.859ns  (logic 8.346ns (52.626%)  route 7.513ns (47.374%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT3=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.620     5.141    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  sound_converter/maxVol_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sound_converter/maxVol_reg[6]/Q
                         net (fo=3, routed)           0.624     6.221    sound_converter/Q[6]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.704     6.925 r  sound_converter/maxLedNum_reg[3]_i_20/O[2]
                         net (fo=67, routed)          0.787     7.712    sound_converter/maxLedNum_reg[3]_1[6]
    SLICE_X60Y23         LUT3 (Prop_lut3_I0_O)        0.302     8.014 r  sound_converter/percentage[7]_i_130/O
                         net (fo=2, routed)           0.718     8.732    sound_converter/percentage[7]_i_130_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.258 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.009     9.267    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.424 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.574     9.997    sound_converter/CO[0]
    SLICE_X63Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    10.782 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.692    11.474    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    12.082 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.481    12.563    sound_converter/percentage_reg[7]_1[0]
    SLICE_X63Y29         LUT3 (Prop_lut3_I0_O)        0.310    12.873 r  sound_converter/percentage[7]_i_75/O
                         net (fo=2, routed)           0.408    13.281    sound_converter/percentage[7]_i_75_n_0
    SLICE_X65Y29         LUT2 (Prop_lut2_I0_O)        0.124    13.405 r  sound_converter/percentage[7]_i_79/O
                         net (fo=1, routed)           0.000    13.405    sound_converter/percentage[7]_i_79_n_0
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.803 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    13.803    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.042 r  sound_converter/percentage_reg[7]_i_262/O[2]
                         net (fo=5, routed)           0.664    14.705    sound_converter/percentage_reg[7]_i_262_n_5
    SLICE_X63Y29         LUT5 (Prop_lut5_I3_O)        0.302    15.007 r  sound_converter/percentage[7]_i_204/O
                         net (fo=2, routed)           0.329    15.336    sound_converter/percentage[7]_i_204_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I0_O)        0.124    15.460 r  sound_converter/percentage[7]_i_208/O
                         net (fo=1, routed)           0.000    15.460    sound_converter/percentage[7]_i_208_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.010 r  sound_converter/percentage_reg[7]_i_141/CO[3]
                         net (fo=1, routed)           0.000    16.010    sound_converter/percentage_reg[7]_i_141_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.344 r  sound_converter/percentage_reg[7]_i_88/O[1]
                         net (fo=3, routed)           0.821    17.165    sound_converter/percentage_reg[7]_i_88_n_6
    SLICE_X60Y39         LUT2 (Prop_lut2_I0_O)        0.303    17.468 r  sound_converter/percentage[7]_i_140/O
                         net (fo=1, routed)           0.000    17.468    sound_converter/percentage[7]_i_140_n_0
    SLICE_X60Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.981 r  sound_converter/percentage_reg[7]_i_83/CO[3]
                         net (fo=1, routed)           0.000    17.981    sound_converter/percentage_reg[7]_i_83_n_0
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.304 r  sound_converter/percentage_reg[7]_i_32/O[1]
                         net (fo=3, routed)           1.027    19.332    sound_converter/percentage_reg[7]_i_32_n_6
    SLICE_X60Y30         LUT3 (Prop_lut3_I0_O)        0.306    19.638 r  sound_converter/percentage[7]_i_113/O
                         net (fo=1, routed)           0.000    19.638    sound_converter/percentage[7]_i_113_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    20.014 r  sound_converter/percentage_reg[7]_i_44/CO[3]
                         net (fo=1, routed)           0.000    20.014    sound_converter/percentage_reg[7]_i_44_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.131 r  sound_converter/percentage_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.131    sound_converter/percentage_reg[7]_i_16_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.288 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.381    20.668    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X60Y33         LUT5 (Prop_lut5_I3_O)        0.332    21.000 r  sound_converter/percentage[2]_i_1/O
                         net (fo=1, routed)           0.000    21.000    sound_converter/percentage[2]_i_1_n_0
    SLICE_X60Y33         FDRE                                         r  sound_converter/percentage_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.511    14.852    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X60Y33         FDRE                                         r  sound_converter/percentage_reg[2]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X60Y33         FDRE (Setup_fdre_C_D)        0.081    15.158    sound_converter/percentage_reg[2]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                         -21.000    
  -------------------------------------------------------------------
                         slack                                 -5.842    

Slack (VIOLATED) :        -5.311ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.205ns  (logic 7.214ns (47.446%)  route 7.991ns (52.554%))
  Logic Levels:           22  (CARRY4=14 LUT3=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.620     5.141    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  sound_converter/maxVol_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sound_converter/maxVol_reg[6]/Q
                         net (fo=3, routed)           0.624     6.221    sound_converter/Q[6]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.895 r  sound_converter/maxLedNum_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.895    sound_converter/maxLedNum_reg[3]_i_20_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.229 f  sound_converter/maxLedNum_reg[3]_i_4/O[1]
                         net (fo=73, routed)          1.025     8.254    sound_converter/maxLedNum_reg[3]_1[9]
    SLICE_X54Y23         LUT3 (Prop_lut3_I2_O)        0.303     8.557 r  sound_converter/maxLedNum[3]_i_192/O
                         net (fo=1, routed)           0.336     8.893    sound_converter/maxLedNum[3]_i_192_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.278 r  sound_converter/maxLedNum_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000     9.278    sound_converter/maxLedNum_reg[3]_i_154_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.392 r  sound_converter/maxLedNum_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.392    sound_converter/maxLedNum_reg[3]_i_113_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.506 r  sound_converter/maxLedNum_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.009     9.515    sound_converter/maxLedNum_reg[3]_i_76_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.743 r  sound_converter/maxLedNum_reg[3]_i_35/CO[2]
                         net (fo=22, routed)          0.429    10.171    sound_converter/maxLedNum_reg[3]_i_35_n_1
    SLICE_X57Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.940 f  sound_converter/maxLedNum_reg[3]_i_32/CO[3]
                         net (fo=10, routed)          1.064    12.004    sound_converter/maxLedNum_reg[3]_i_32_n_0
    SLICE_X56Y29         LUT3 (Prop_lut3_I0_O)        0.117    12.121 r  sound_converter/maxLedNum[3]_i_177/O
                         net (fo=12, routed)          0.735    12.857    sound_converter/maxLedNum[3]_i_177_n_0
    SLICE_X56Y29         LUT4 (Prop_lut4_I3_O)        0.348    13.205 r  sound_converter/maxLedNum[3]_i_180/O
                         net (fo=1, routed)           0.000    13.205    sound_converter/maxLedNum[3]_i_180_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.738 r  sound_converter/maxLedNum_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.738    sound_converter/maxLedNum_reg[3]_i_132_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  sound_converter/maxLedNum_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000    13.855    sound_converter/maxLedNum_reg[3]_i_89_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.178 r  sound_converter/maxLedNum_reg[3]_i_45/O[1]
                         net (fo=13, routed)          0.914    15.091    sound_converter_n_131
    SLICE_X56Y33         LUT3 (Prop_lut3_I0_O)        0.306    15.397 r  maxLedNum[3]_i_133/O
                         net (fo=2, routed)           0.702    16.099    maxLedNum[3]_i_133_n_0
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124    16.223 r  maxLedNum[3]_i_83/O
                         net (fo=2, routed)           0.515    16.738    maxLedNum[3]_i_83_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I0_O)        0.124    16.862 r  maxLedNum[3]_i_87/O
                         net (fo=1, routed)           0.000    16.862    sound_converter/maxVol_reg[11]_23[1]
    SLICE_X55Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.412 r  sound_converter/maxLedNum_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.412    sound_converter/maxLedNum_reg[3]_i_36_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.634 r  sound_converter/maxLedNum_reg[3]_i_15/O[0]
                         net (fo=3, routed)           0.792    18.426    sound_converter/maxLedNum_reg[3]_i_15_n_7
    SLICE_X54Y32         LUT3 (Prop_lut3_I2_O)        0.299    18.725 r  sound_converter/maxLedNum[3]_i_59/O
                         net (fo=1, routed)           0.000    18.725    sound_converter/maxLedNum[3]_i_59_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.258 r  sound_converter/maxLedNum_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.258    sound_converter/maxLedNum_reg[3]_i_22_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.375 r  sound_converter/maxLedNum_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           0.847    20.222    sound_converter/maxLedNum_reg[3]_i_5_n_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I3_O)        0.124    20.346 r  sound_converter/maxLedNum[0]_i_1/O
                         net (fo=1, routed)           0.000    20.346    sound_converter/maxLedNum[0]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  sound_converter/maxLedNum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.440    14.781    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  sound_converter/maxLedNum_reg[0]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.029    15.035    sound_converter/maxLedNum_reg[0]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -20.346    
  -------------------------------------------------------------------
                         slack                                 -5.311    

Slack (VIOLATED) :        -5.306ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.202ns  (logic 7.214ns (47.455%)  route 7.988ns (52.545%))
  Logic Levels:           22  (CARRY4=14 LUT3=4 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.620     5.141    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  sound_converter/maxVol_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  sound_converter/maxVol_reg[6]/Q
                         net (fo=3, routed)           0.624     6.221    sound_converter/Q[6]
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.895 r  sound_converter/maxLedNum_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.895    sound_converter/maxLedNum_reg[3]_i_20_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.229 f  sound_converter/maxLedNum_reg[3]_i_4/O[1]
                         net (fo=73, routed)          1.025     8.254    sound_converter/maxLedNum_reg[3]_1[9]
    SLICE_X54Y23         LUT3 (Prop_lut3_I2_O)        0.303     8.557 r  sound_converter/maxLedNum[3]_i_192/O
                         net (fo=1, routed)           0.336     8.893    sound_converter/maxLedNum[3]_i_192_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.278 r  sound_converter/maxLedNum_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000     9.278    sound_converter/maxLedNum_reg[3]_i_154_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.392 r  sound_converter/maxLedNum_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.392    sound_converter/maxLedNum_reg[3]_i_113_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.506 r  sound_converter/maxLedNum_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.009     9.515    sound_converter/maxLedNum_reg[3]_i_76_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.743 r  sound_converter/maxLedNum_reg[3]_i_35/CO[2]
                         net (fo=22, routed)          0.429    10.171    sound_converter/maxLedNum_reg[3]_i_35_n_1
    SLICE_X57Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    10.940 f  sound_converter/maxLedNum_reg[3]_i_32/CO[3]
                         net (fo=10, routed)          1.064    12.004    sound_converter/maxLedNum_reg[3]_i_32_n_0
    SLICE_X56Y29         LUT3 (Prop_lut3_I0_O)        0.117    12.121 r  sound_converter/maxLedNum[3]_i_177/O
                         net (fo=12, routed)          0.735    12.857    sound_converter/maxLedNum[3]_i_177_n_0
    SLICE_X56Y29         LUT4 (Prop_lut4_I3_O)        0.348    13.205 r  sound_converter/maxLedNum[3]_i_180/O
                         net (fo=1, routed)           0.000    13.205    sound_converter/maxLedNum[3]_i_180_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.738 r  sound_converter/maxLedNum_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.738    sound_converter/maxLedNum_reg[3]_i_132_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  sound_converter/maxLedNum_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000    13.855    sound_converter/maxLedNum_reg[3]_i_89_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.178 r  sound_converter/maxLedNum_reg[3]_i_45/O[1]
                         net (fo=13, routed)          0.914    15.091    sound_converter_n_131
    SLICE_X56Y33         LUT3 (Prop_lut3_I0_O)        0.306    15.397 r  maxLedNum[3]_i_133/O
                         net (fo=2, routed)           0.702    16.099    maxLedNum[3]_i_133_n_0
    SLICE_X56Y33         LUT5 (Prop_lut5_I4_O)        0.124    16.223 r  maxLedNum[3]_i_83/O
                         net (fo=2, routed)           0.515    16.738    maxLedNum[3]_i_83_n_0
    SLICE_X55Y32         LUT6 (Prop_lut6_I0_O)        0.124    16.862 r  maxLedNum[3]_i_87/O
                         net (fo=1, routed)           0.000    16.862    sound_converter/maxVol_reg[11]_23[1]
    SLICE_X55Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.412 r  sound_converter/maxLedNum_reg[3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.412    sound_converter/maxLedNum_reg[3]_i_36_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.634 r  sound_converter/maxLedNum_reg[3]_i_15/O[0]
                         net (fo=3, routed)           0.792    18.426    sound_converter/maxLedNum_reg[3]_i_15_n_7
    SLICE_X54Y32         LUT3 (Prop_lut3_I2_O)        0.299    18.725 r  sound_converter/maxLedNum[3]_i_59/O
                         net (fo=1, routed)           0.000    18.725    sound_converter/maxLedNum[3]_i_59_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.258 r  sound_converter/maxLedNum_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.258    sound_converter/maxLedNum_reg[3]_i_22_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.375 r  sound_converter/maxLedNum_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           0.844    20.219    sound_converter/maxLedNum_reg[3]_i_5_n_0
    SLICE_X53Y28         LUT5 (Prop_lut5_I3_O)        0.124    20.343 r  sound_converter/maxLedNum[2]_i_1/O
                         net (fo=1, routed)           0.000    20.343    sound_converter/maxLedNum[2]_i_1_n_0
    SLICE_X53Y28         FDRE                                         r  sound_converter/maxLedNum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.440    14.781    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X53Y28         FDRE                                         r  sound_converter/maxLedNum_reg[2]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y28         FDRE (Setup_fdre_C_D)        0.031    15.037    sound_converter/maxLedNum_reg[2]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -20.343    
  -------------------------------------------------------------------
                         slack                                 -5.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mode_s/seg_d/COUNTER_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/seg_d/COUNTER_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.588     1.471    mode_s/seg_d/CLOCK_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  mode_s/seg_d/COUNTER_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  mode_s/seg_d/COUNTER_reg[0]/Q
                         net (fo=2, routed)           0.056     1.668    mode_s/seg_d/COUNTER_reg[0]
    SLICE_X65Y18         FDRE                                         r  mode_s/seg_d/COUNTER_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.857     1.984    mode_s/seg_d/CLOCK_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  mode_s/seg_d/COUNTER_reg[0]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X65Y18         FDRE (Hold_fdre_C_D)         0.070     1.541    mode_s/seg_d/COUNTER_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mode_s/waveformprev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/waveformstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.554     1.437    mode_s/CLOCK_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  mode_s/waveformprev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  mode_s/waveformprev_reg[0]/Q
                         net (fo=2, routed)           0.109     1.687    mode_s/waveformprev_reg_n_0_[0]
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.045     1.732 r  mode_s/waveformstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.732    mode_s/waveformstate[0]_i_1_n_0
    SLICE_X44Y28         FDRE                                         r  mode_s/waveformstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.822     1.949    mode_s/CLOCK_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  mode_s/waveformstate_reg[0]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X44Y28         FDRE (Hold_fdre_C_D)         0.092     1.542    mode_s/waveformstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 sound_converter/percentage_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percent1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.072%)  route 0.146ns (43.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.590     1.473    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  sound_converter/percentage_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sound_converter/percentage_reg[4]/Q
                         net (fo=6, routed)           0.146     1.760    sound_converter/percentage[4]
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.805 r  sound_converter/percent1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.805    sound_converter/percent1[2]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  sound_converter/percent1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.860     1.987    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  sound_converter/percent1_reg[2]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X62Y34         FDRE (Hold_fdre_C_D)         0.092     1.601    sound_converter/percent1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 sound_converter/percentage_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percent1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.929%)  route 0.147ns (44.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.590     1.473    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  sound_converter/percentage_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sound_converter/percentage_reg[4]/Q
                         net (fo=6, routed)           0.147     1.761    sound_converter/percentage[4]
    SLICE_X62Y34         LUT6 (Prop_lut6_I4_O)        0.045     1.806 r  sound_converter/percent1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.806    sound_converter/percent1[3]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  sound_converter/percent1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.860     1.987    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  sound_converter/percent1_reg[3]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X62Y34         FDRE (Hold_fdre_C_D)         0.092     1.601    sound_converter/percent1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 mode_s/option_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/option_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.735%)  route 0.400ns (68.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.553     1.436    mode_s/CLOCK_IBUF_BUFG
    SLICE_X36Y22         FDRE                                         r  mode_s/option_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  mode_s/option_reg[3]/Q
                         net (fo=9, routed)           0.400     1.977    mode_s/right/dff2/option_reg[5]_0[3]
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.045     2.022 r  mode_s/right/dff2/option[5]_i_3/O
                         net (fo=1, routed)           0.000     2.022    mode_s/right_n_23
    SLICE_X34Y22         FDRE                                         r  mode_s/option_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.818     1.945    mode_s/CLOCK_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  mode_s/option_reg[5]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.121     1.817    mode_s/option_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 sound_converter/percentage_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percent1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.904%)  route 0.147ns (44.096%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.590     1.473    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X61Y34         FDRE                                         r  sound_converter/percentage_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  sound_converter/percentage_reg[4]/Q
                         net (fo=6, routed)           0.147     1.761    sound_converter/percentage[4]
    SLICE_X62Y34         LUT6 (Prop_lut6_I1_O)        0.045     1.806 r  sound_converter/percent1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.806    sound_converter/percent1[1]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  sound_converter/percent1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.860     1.987    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X62Y34         FDRE                                         r  sound_converter/percent1_reg[1]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X62Y34         FDRE (Hold_fdre_C_D)         0.091     1.600    sound_converter/percent1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 mode_s/option_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/option_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.627%)  route 0.402ns (68.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.553     1.436    mode_s/CLOCK_IBUF_BUFG
    SLICE_X36Y22         FDRE                                         r  mode_s/option_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  mode_s/option_reg[3]/Q
                         net (fo=9, routed)           0.402     1.979    mode_s/right/dff2/option_reg[5]_0[3]
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.045     2.024 r  mode_s/right/dff2/option[4]_i_1/O
                         net (fo=1, routed)           0.000     2.024    mode_s/right_n_24
    SLICE_X34Y22         FDRE                                         r  mode_s/option_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.818     1.945    mode_s/CLOCK_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  mode_s/option_reg[4]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.120     1.816    mode_s/option_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 sound_converter/sound1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/word3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.919%)  route 0.159ns (46.081%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.559     1.442    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X48Y18         FDRE                                         r  sound_converter/sound1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  sound_converter/sound1_reg[3]/Q
                         net (fo=2, routed)           0.159     1.742    mode_s/right/dff2/SEG_VOL1[2]
    SLICE_X51Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.787 r  mode_s/right/dff2/word3[3]_i_1/O
                         net (fo=1, routed)           0.000     1.787    mode_s/p_0_out[3]
    SLICE_X51Y19         FDRE                                         r  mode_s/word3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.827     1.954    mode_s/CLOCK_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  mode_s/word3_reg[3]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X51Y19         FDRE (Hold_fdre_C_D)         0.091     1.567    mode_s/word3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 mode_s/waveformprev_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/waveformstate_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.611%)  route 0.155ns (45.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.554     1.437    mode_s/CLOCK_IBUF_BUFG
    SLICE_X45Y28         FDRE                                         r  mode_s/waveformprev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y28         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  mode_s/waveformprev_reg[2]/Q
                         net (fo=2, routed)           0.155     1.733    mode_s/waveformprev_reg_n_0_[2]
    SLICE_X44Y28         LUT3 (Prop_lut3_I0_O)        0.045     1.778 r  mode_s/waveformstate[2]_i_1/O
                         net (fo=1, routed)           0.000     1.778    mode_s/waveformstate[2]_i_1_n_0
    SLICE_X44Y28         FDRE                                         r  mode_s/waveformstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.822     1.949    mode_s/CLOCK_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  mode_s/waveformstate_reg[2]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X44Y28         FDRE (Hold_fdre_C_D)         0.092     1.542    mode_s/waveformstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 mode_s/display1Hz_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mode_s/display1Hz_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.562     1.445    mode_s/CLOCK_IBUF_BUFG
    SLICE_X46Y11         FDRE                                         r  mode_s/display1Hz_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  mode_s/display1Hz_reg[6]/Q
                         net (fo=2, routed)           0.149     1.758    mode_s/up/dff1/Q[6]
    SLICE_X46Y11         LUT5 (Prop_lut5_I3_O)        0.045     1.803 r  mode_s/up/dff1/display1Hz[6]_i_1/O
                         net (fo=1, routed)           0.000     1.803    mode_s/up_n_25
    SLICE_X46Y11         FDRE                                         r  mode_s/display1Hz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.832     1.959    mode_s/CLOCK_IBUF_BUFG
    SLICE_X46Y11         FDRE                                         r  mode_s/display1Hz_reg[6]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X46Y11         FDRE (Hold_fdre_C_D)         0.121     1.566    mode_s/display1Hz_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X43Y26     mode_s/clrprev_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y25     mode_s/clrprev_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X43Y28     mode_s/clrprev_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X43Y27     mode_s/clrstate_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X43Y25     mode_s/clrstate_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X44Y28     mode_s/clrstate_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X33Y22     mode_s/ctr/dff1/Q_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X39Y24     mode_s/ctr/dff2/Q_reg/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y11     mode_s/display1Hz_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X48Y11     mode_s/display1Hz_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y34     sound_converter/maxLedNum_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X54Y34     sound_converter/maxLedNum_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y25     mode_s/clrprev_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y25     mode_s/clrprev_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y28     mode_s/clrprev_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y27     mode_s/clrstate_reg[0]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y26     mode_s/clrprev_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y26     mode_s/clrprev_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X43Y27     mode_s/clrstate_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X33Y22     mode_s/ctr/dff1/Q_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y15     mode_s/display1Hz_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y15     mode_s/display1Hz_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y15     mode_s/display1Hz_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y15     mode_s/display1Hz_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           17  Failing Endpoints,  Worst Slack       -8.299ns,  Total Violation      -79.381ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.299ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.411ns  (logic 10.652ns (61.180%)  route 6.759ns (38.820%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.051 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.555     5.076    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y52         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga/VGA_CONTROL/h_cntr_reg_reg[6]/Q
                         net (fo=188, routed)         1.163     6.695    vga/VGA_CONTROL/out[5]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.369 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.369    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_1/O[1]
                         net (fo=4, routed)           0.796     8.498    wave_c/h_cntr_reg_reg[11][10]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.215    12.713 r  wave_c/VGA_Red_waveform11__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.715    wave_c/VGA_Red_waveform11__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.233 r  wave_c/VGA_Red_waveform11__4/P[0]
                         net (fo=2, routed)           0.782    15.015    wave_c/VGA_Red_waveform11__4_n_105
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.139 r  wave_c/VGA_GREEN[3]_i_158/O
                         net (fo=1, routed)           0.000    15.139    wave_c/VGA_GREEN[3]_i_158_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.672 r  wave_c/VGA_GREEN_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    15.672    wave_c/VGA_GREEN_reg[3]_i_102_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.995 r  wave_c/VGA_GREEN_reg[3]_i_112/O[1]
                         net (fo=2, routed)           0.792    16.787    vga/VGA_Red_waveform11__4_1[1]
    SLICE_X54Y41         LUT2 (Prop_lut2_I0_O)        0.306    17.093 r  vga/VGA_GREEN[3]_i_115/O
                         net (fo=1, routed)           0.000    17.093    wave_c/VGA_Red_waveform11__4_1[1]
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.626 r  wave_c/VGA_GREEN_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    17.626    wave_c/VGA_GREEN_reg[3]_i_81_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.743 r  wave_c/VGA_RED_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.743    wave_c/VGA_RED_reg[3]_i_113_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.058 f  wave_c/VGA_GREEN_reg[3]_i_40/O[3]
                         net (fo=9, routed)           0.897    18.955    wave_c/p_0_in[31]
    SLICE_X53Y37         LUT2 (Prop_lut2_I0_O)        0.307    19.262 r  wave_c/VGA_RED[3]_i_150/O
                         net (fo=1, routed)           0.000    19.262    wave_c/VGA_RED[3]_i_150_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.663 r  wave_c/VGA_RED_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.891    20.553    wave_c/VGA_Red_waveform3
    SLICE_X50Y40         LUT6 (Prop_lut6_I5_O)        0.124    20.677 r  wave_c/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           0.661    21.339    wave_c/VGA_RED[3]_i_28_n_0
    SLICE_X50Y41         LUT5 (Prop_lut5_I2_O)        0.124    21.463 f  wave_c/VGA_RED[3]_i_15/O
                         net (fo=3, routed)           0.332    21.795    vga/VGA_CONTROL/h_cntr_reg_reg[10]_1
    SLICE_X48Y41         LUT6 (Prop_lut6_I3_O)        0.124    21.919 r  vga/VGA_CONTROL/VGA_RED[2]_i_4/O
                         net (fo=1, routed)           0.444    22.363    vga/VGA_CONTROL/VGA_Red_waveform[2]
    SLICE_X48Y41         LUT5 (Prop_lut5_I4_O)        0.124    22.487 r  vga/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    22.487    vga/VGA_RED_CHAN[2]
    SLICE_X48Y41         FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.450    14.051    vga/CLK_VGA
    SLICE_X48Y41         FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism              0.180    14.231    
                         clock uncertainty           -0.072    14.158    
    SLICE_X48Y41         FDRE (Setup_fdre_C_D)        0.029    14.187    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.187    
                         arrival time                         -22.487    
  -------------------------------------------------------------------
                         slack                                 -8.299    

Slack (VIOLATED) :        -8.159ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.272ns  (logic 10.652ns (61.672%)  route 6.620ns (38.328%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.051 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.555     5.076    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y52         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga/VGA_CONTROL/h_cntr_reg_reg[6]/Q
                         net (fo=188, routed)         1.163     6.695    vga/VGA_CONTROL/out[5]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.369 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.369    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_1/O[1]
                         net (fo=4, routed)           0.796     8.498    wave_c/h_cntr_reg_reg[11][10]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.215    12.713 r  wave_c/VGA_Red_waveform11__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.715    wave_c/VGA_Red_waveform11__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.233 r  wave_c/VGA_Red_waveform11__4/P[0]
                         net (fo=2, routed)           0.782    15.015    wave_c/VGA_Red_waveform11__4_n_105
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.139 r  wave_c/VGA_GREEN[3]_i_158/O
                         net (fo=1, routed)           0.000    15.139    wave_c/VGA_GREEN[3]_i_158_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.672 r  wave_c/VGA_GREEN_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    15.672    wave_c/VGA_GREEN_reg[3]_i_102_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.995 r  wave_c/VGA_GREEN_reg[3]_i_112/O[1]
                         net (fo=2, routed)           0.792    16.787    vga/VGA_Red_waveform11__4_1[1]
    SLICE_X54Y41         LUT2 (Prop_lut2_I0_O)        0.306    17.093 r  vga/VGA_GREEN[3]_i_115/O
                         net (fo=1, routed)           0.000    17.093    wave_c/VGA_Red_waveform11__4_1[1]
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.626 r  wave_c/VGA_GREEN_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    17.626    wave_c/VGA_GREEN_reg[3]_i_81_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.743 r  wave_c/VGA_RED_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.743    wave_c/VGA_RED_reg[3]_i_113_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.058 f  wave_c/VGA_GREEN_reg[3]_i_40/O[3]
                         net (fo=9, routed)           0.897    18.955    wave_c/p_0_in[31]
    SLICE_X53Y37         LUT2 (Prop_lut2_I0_O)        0.307    19.262 r  wave_c/VGA_RED[3]_i_150/O
                         net (fo=1, routed)           0.000    19.262    wave_c/VGA_RED[3]_i_150_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.663 r  wave_c/VGA_RED_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.891    20.553    wave_c/VGA_Red_waveform3
    SLICE_X50Y40         LUT6 (Prop_lut6_I5_O)        0.124    20.677 r  wave_c/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           0.661    21.339    wave_c/VGA_RED[3]_i_28_n_0
    SLICE_X50Y41         LUT5 (Prop_lut5_I2_O)        0.124    21.463 f  wave_c/VGA_RED[3]_i_15/O
                         net (fo=3, routed)           0.195    21.658    vga/VGA_CONTROL/h_cntr_reg_reg[10]_1
    SLICE_X50Y41         LUT5 (Prop_lut5_I4_O)        0.124    21.782 r  vga/VGA_CONTROL/VGA_RED[3]_i_6/O
                         net (fo=2, routed)           0.442    22.224    vga/VGA_CONTROL/VGA_RED[3]_i_6_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I4_O)        0.124    22.348 r  vga/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000    22.348    vga/VGA_RED_CHAN[0]
    SLICE_X48Y41         FDRE                                         r  vga/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.450    14.051    vga/CLK_VGA
    SLICE_X48Y41         FDRE                                         r  vga/VGA_RED_reg[0]/C
                         clock pessimism              0.180    14.231    
                         clock uncertainty           -0.072    14.158    
    SLICE_X48Y41         FDRE (Setup_fdre_C_D)        0.031    14.189    vga/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.189    
                         arrival time                         -22.348    
  -------------------------------------------------------------------
                         slack                                 -8.159    

Slack (VIOLATED) :        -8.090ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.252ns  (logic 10.652ns (61.744%)  route 6.600ns (38.256%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.051 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.555     5.076    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y52         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga/VGA_CONTROL/h_cntr_reg_reg[6]/Q
                         net (fo=188, routed)         1.163     6.695    vga/VGA_CONTROL/out[5]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.369 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.369    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_1/O[1]
                         net (fo=4, routed)           0.796     8.498    wave_c/h_cntr_reg_reg[11][10]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.215    12.713 r  wave_c/VGA_Red_waveform11__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.715    wave_c/VGA_Red_waveform11__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.233 r  wave_c/VGA_Red_waveform11__4/P[0]
                         net (fo=2, routed)           0.782    15.015    wave_c/VGA_Red_waveform11__4_n_105
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.139 r  wave_c/VGA_GREEN[3]_i_158/O
                         net (fo=1, routed)           0.000    15.139    wave_c/VGA_GREEN[3]_i_158_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.672 r  wave_c/VGA_GREEN_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    15.672    wave_c/VGA_GREEN_reg[3]_i_102_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.995 r  wave_c/VGA_GREEN_reg[3]_i_112/O[1]
                         net (fo=2, routed)           0.792    16.787    vga/VGA_Red_waveform11__4_1[1]
    SLICE_X54Y41         LUT2 (Prop_lut2_I0_O)        0.306    17.093 r  vga/VGA_GREEN[3]_i_115/O
                         net (fo=1, routed)           0.000    17.093    wave_c/VGA_Red_waveform11__4_1[1]
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.626 r  wave_c/VGA_GREEN_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    17.626    wave_c/VGA_GREEN_reg[3]_i_81_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.743 r  wave_c/VGA_RED_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.743    wave_c/VGA_RED_reg[3]_i_113_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.058 f  wave_c/VGA_GREEN_reg[3]_i_40/O[3]
                         net (fo=9, routed)           0.897    18.955    wave_c/p_0_in[31]
    SLICE_X53Y37         LUT2 (Prop_lut2_I0_O)        0.307    19.262 r  wave_c/VGA_RED[3]_i_150/O
                         net (fo=1, routed)           0.000    19.262    wave_c/VGA_RED[3]_i_150_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.663 r  wave_c/VGA_RED_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.891    20.553    wave_c/VGA_Red_waveform3
    SLICE_X50Y40         LUT6 (Prop_lut6_I5_O)        0.124    20.677 r  wave_c/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           0.661    21.339    wave_c/VGA_RED[3]_i_28_n_0
    SLICE_X50Y41         LUT5 (Prop_lut5_I2_O)        0.124    21.463 f  wave_c/VGA_RED[3]_i_15/O
                         net (fo=3, routed)           0.335    21.798    vga/VGA_CONTROL/h_cntr_reg_reg[10]_1
    SLICE_X50Y40         LUT5 (Prop_lut5_I4_O)        0.124    21.922 r  vga/VGA_CONTROL/VGA_RED[1]_i_3/O
                         net (fo=1, routed)           0.282    22.204    vga/VGA_CONTROL/VGA_RED[1]_i_3_n_0
    SLICE_X50Y40         LUT5 (Prop_lut5_I2_O)        0.124    22.328 r  vga/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    22.328    vga/VGA_RED_CHAN[1]
    SLICE_X50Y40         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.450    14.051    vga/CLK_VGA
    SLICE_X50Y40         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism              0.180    14.231    
                         clock uncertainty           -0.072    14.158    
    SLICE_X50Y40         FDRE (Setup_fdre_C_D)        0.079    14.237    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                         -22.328    
  -------------------------------------------------------------------
                         slack                                 -8.090    

Slack (VIOLATED) :        -7.961ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.124ns  (logic 10.652ns (62.205%)  route 6.472ns (37.795%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.052 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.555     5.076    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y52         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga/VGA_CONTROL/h_cntr_reg_reg[6]/Q
                         net (fo=188, routed)         1.163     6.695    vga/VGA_CONTROL/out[5]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.369 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.369    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_1/O[1]
                         net (fo=4, routed)           0.796     8.498    wave_c/h_cntr_reg_reg[11][10]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.215    12.713 r  wave_c/VGA_Red_waveform11__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.715    wave_c/VGA_Red_waveform11__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.233 r  wave_c/VGA_Red_waveform11__4/P[0]
                         net (fo=2, routed)           0.782    15.015    wave_c/VGA_Red_waveform11__4_n_105
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.139 r  wave_c/VGA_GREEN[3]_i_158/O
                         net (fo=1, routed)           0.000    15.139    wave_c/VGA_GREEN[3]_i_158_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.672 r  wave_c/VGA_GREEN_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    15.672    wave_c/VGA_GREEN_reg[3]_i_102_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.995 r  wave_c/VGA_GREEN_reg[3]_i_112/O[1]
                         net (fo=2, routed)           0.792    16.787    vga/VGA_Red_waveform11__4_1[1]
    SLICE_X54Y41         LUT2 (Prop_lut2_I0_O)        0.306    17.093 r  vga/VGA_GREEN[3]_i_115/O
                         net (fo=1, routed)           0.000    17.093    wave_c/VGA_Red_waveform11__4_1[1]
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.626 r  wave_c/VGA_GREEN_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    17.626    wave_c/VGA_GREEN_reg[3]_i_81_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.743 r  wave_c/VGA_RED_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000    17.743    wave_c/VGA_RED_reg[3]_i_113_n_0
    SLICE_X54Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.058 f  wave_c/VGA_GREEN_reg[3]_i_40/O[3]
                         net (fo=9, routed)           0.897    18.955    wave_c/p_0_in[31]
    SLICE_X53Y37         LUT2 (Prop_lut2_I0_O)        0.307    19.262 r  wave_c/VGA_RED[3]_i_150/O
                         net (fo=1, routed)           0.000    19.262    wave_c/VGA_RED[3]_i_150_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.663 r  wave_c/VGA_RED_reg[3]_i_72/CO[3]
                         net (fo=1, routed)           0.891    20.553    wave_c/VGA_Red_waveform3
    SLICE_X50Y40         LUT6 (Prop_lut6_I5_O)        0.124    20.677 r  wave_c/VGA_RED[3]_i_28/O
                         net (fo=1, routed)           0.661    21.339    wave_c/VGA_RED[3]_i_28_n_0
    SLICE_X50Y41         LUT5 (Prop_lut5_I2_O)        0.124    21.463 f  wave_c/VGA_RED[3]_i_15/O
                         net (fo=3, routed)           0.195    21.658    vga/VGA_CONTROL/h_cntr_reg_reg[10]_1
    SLICE_X50Y41         LUT5 (Prop_lut5_I4_O)        0.124    21.782 r  vga/VGA_CONTROL/VGA_RED[3]_i_6/O
                         net (fo=2, routed)           0.294    22.076    vga/VGA_CONTROL/VGA_RED[3]_i_6_n_0
    SLICE_X50Y41         LUT5 (Prop_lut5_I2_O)        0.124    22.200 r  vga/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000    22.200    vga/VGA_RED_CHAN[3]
    SLICE_X50Y41         FDRE                                         r  vga/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.451    14.052    vga/CLK_VGA
    SLICE_X50Y41         FDRE                                         r  vga/VGA_RED_reg[3]/C
                         clock pessimism              0.180    14.232    
                         clock uncertainty           -0.072    14.159    
    SLICE_X50Y41         FDRE (Setup_fdre_C_D)        0.079    14.238    vga/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                         -22.200    
  -------------------------------------------------------------------
                         slack                                 -7.961    

Slack (VIOLATED) :        -7.248ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.359ns  (logic 10.134ns (61.948%)  route 6.225ns (38.052%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.050 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.555     5.076    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y52         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga/VGA_CONTROL/h_cntr_reg_reg[6]/Q
                         net (fo=188, routed)         1.163     6.695    vga/VGA_CONTROL/out[5]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.369 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.369    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_1/O[1]
                         net (fo=4, routed)           0.796     8.498    wave_c/h_cntr_reg_reg[11][10]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.215    12.713 r  wave_c/VGA_Red_waveform11__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.715    wave_c/VGA_Red_waveform11__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.233 r  wave_c/VGA_Red_waveform11__4/P[0]
                         net (fo=2, routed)           0.782    15.015    wave_c/VGA_Red_waveform11__4_n_105
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.139 r  wave_c/VGA_GREEN[3]_i_158/O
                         net (fo=1, routed)           0.000    15.139    wave_c/VGA_GREEN[3]_i_158_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.672 r  wave_c/VGA_GREEN_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    15.672    wave_c/VGA_GREEN_reg[3]_i_102_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.995 r  wave_c/VGA_GREEN_reg[3]_i_112/O[1]
                         net (fo=2, routed)           0.792    16.787    vga/VGA_Red_waveform11__4_1[1]
    SLICE_X54Y41         LUT2 (Prop_lut2_I0_O)        0.306    17.093 r  vga/VGA_GREEN[3]_i_115/O
                         net (fo=1, routed)           0.000    17.093    wave_c/VGA_Red_waveform11__4_1[1]
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.626 r  wave_c/VGA_GREEN_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    17.626    wave_c/VGA_GREEN_reg[3]_i_81_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.941 f  wave_c/VGA_RED_reg[3]_i_113/O[3]
                         net (fo=9, routed)           0.709    18.651    wave_c/p_0_in[27]
    SLICE_X48Y42         LUT2 (Prop_lut2_I0_O)        0.307    18.958 r  wave_c/VGA_GREEN[3]_i_39/O
                         net (fo=1, routed)           0.667    19.625    wave_c/VGA_GREEN[3]_i_39_n_0
    SLICE_X48Y42         LUT6 (Prop_lut6_I1_O)        0.124    19.749 f  wave_c/VGA_GREEN[3]_i_15/O
                         net (fo=1, routed)           0.303    20.051    wave_c/VGA_GREEN[3]_i_15_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    20.175 r  wave_c/VGA_GREEN[3]_i_7/O
                         net (fo=2, routed)           0.313    20.489    wave_c/VGA_Green_circle[0]
    SLICE_X48Y39         LUT5 (Prop_lut5_I3_O)        0.124    20.613 r  wave_c/VGA_BLUE[3]_i_3/O
                         net (fo=3, routed)           0.698    21.311    vga/VGA_CONTROL/i_reg[1]
    SLICE_X48Y39         LUT6 (Prop_lut6_I3_O)        0.124    21.435 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000    21.435    vga/VGA_BLUE_CHAN[3]
    SLICE_X48Y39         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.449    14.050    vga/CLK_VGA
    SLICE_X48Y39         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism              0.180    14.230    
                         clock uncertainty           -0.072    14.157    
    SLICE_X48Y39         FDRE (Setup_fdre_C_D)        0.029    14.186    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.186    
                         arrival time                         -21.435    
  -------------------------------------------------------------------
                         slack                                 -7.248    

Slack (VIOLATED) :        -7.061ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.173ns  (logic 10.134ns (62.659%)  route 6.039ns (37.341%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.050 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.555     5.076    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y52         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga/VGA_CONTROL/h_cntr_reg_reg[6]/Q
                         net (fo=188, routed)         1.163     6.695    vga/VGA_CONTROL/out[5]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.369 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.369    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_1/O[1]
                         net (fo=4, routed)           0.796     8.498    wave_c/h_cntr_reg_reg[11][10]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.215    12.713 r  wave_c/VGA_Red_waveform11__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.715    wave_c/VGA_Red_waveform11__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.233 r  wave_c/VGA_Red_waveform11__4/P[0]
                         net (fo=2, routed)           0.782    15.015    wave_c/VGA_Red_waveform11__4_n_105
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.139 r  wave_c/VGA_GREEN[3]_i_158/O
                         net (fo=1, routed)           0.000    15.139    wave_c/VGA_GREEN[3]_i_158_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.672 r  wave_c/VGA_GREEN_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    15.672    wave_c/VGA_GREEN_reg[3]_i_102_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.995 r  wave_c/VGA_GREEN_reg[3]_i_112/O[1]
                         net (fo=2, routed)           0.792    16.787    vga/VGA_Red_waveform11__4_1[1]
    SLICE_X54Y41         LUT2 (Prop_lut2_I0_O)        0.306    17.093 r  vga/VGA_GREEN[3]_i_115/O
                         net (fo=1, routed)           0.000    17.093    wave_c/VGA_Red_waveform11__4_1[1]
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.626 r  wave_c/VGA_GREEN_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    17.626    wave_c/VGA_GREEN_reg[3]_i_81_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.941 f  wave_c/VGA_RED_reg[3]_i_113/O[3]
                         net (fo=9, routed)           0.709    18.651    wave_c/p_0_in[27]
    SLICE_X48Y42         LUT2 (Prop_lut2_I0_O)        0.307    18.958 r  wave_c/VGA_GREEN[3]_i_39/O
                         net (fo=1, routed)           0.667    19.625    wave_c/VGA_GREEN[3]_i_39_n_0
    SLICE_X48Y42         LUT6 (Prop_lut6_I1_O)        0.124    19.749 f  wave_c/VGA_GREEN[3]_i_15/O
                         net (fo=1, routed)           0.303    20.051    wave_c/VGA_GREEN[3]_i_15_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    20.175 r  wave_c/VGA_GREEN[3]_i_7/O
                         net (fo=2, routed)           0.313    20.489    wave_c/VGA_Green_circle[0]
    SLICE_X48Y39         LUT5 (Prop_lut5_I3_O)        0.124    20.613 r  wave_c/VGA_BLUE[3]_i_3/O
                         net (fo=3, routed)           0.513    21.125    cs/i_reg[1]
    SLICE_X48Y39         LUT5 (Prop_lut5_I2_O)        0.124    21.249 r  cs/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    21.249    vga/axes_reg[11]_0[1]
    SLICE_X48Y39         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.449    14.050    vga/CLK_VGA
    SLICE_X48Y39         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism              0.180    14.230    
                         clock uncertainty           -0.072    14.157    
    SLICE_X48Y39         FDRE (Setup_fdre_C_D)        0.031    14.188    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                         -21.249    
  -------------------------------------------------------------------
                         slack                                 -7.061    

Slack (VIOLATED) :        -6.957ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.120ns  (logic 10.134ns (62.864%)  route 5.986ns (37.136%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.051 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.555     5.076    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y52         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga/VGA_CONTROL/h_cntr_reg_reg[6]/Q
                         net (fo=188, routed)         1.163     6.695    vga/VGA_CONTROL/out[5]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.369 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.369    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_1/O[1]
                         net (fo=4, routed)           0.796     8.498    wave_c/h_cntr_reg_reg[11][10]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.215    12.713 r  wave_c/VGA_Red_waveform11__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.715    wave_c/VGA_Red_waveform11__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.233 r  wave_c/VGA_Red_waveform11__4/P[0]
                         net (fo=2, routed)           0.782    15.015    wave_c/VGA_Red_waveform11__4_n_105
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.139 r  wave_c/VGA_GREEN[3]_i_158/O
                         net (fo=1, routed)           0.000    15.139    wave_c/VGA_GREEN[3]_i_158_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.672 r  wave_c/VGA_GREEN_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    15.672    wave_c/VGA_GREEN_reg[3]_i_102_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.995 r  wave_c/VGA_GREEN_reg[3]_i_112/O[1]
                         net (fo=2, routed)           0.792    16.787    vga/VGA_Red_waveform11__4_1[1]
    SLICE_X54Y41         LUT2 (Prop_lut2_I0_O)        0.306    17.093 r  vga/VGA_GREEN[3]_i_115/O
                         net (fo=1, routed)           0.000    17.093    wave_c/VGA_Red_waveform11__4_1[1]
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.626 r  wave_c/VGA_GREEN_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    17.626    wave_c/VGA_GREEN_reg[3]_i_81_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.941 f  wave_c/VGA_RED_reg[3]_i_113/O[3]
                         net (fo=9, routed)           0.709    18.651    wave_c/p_0_in[27]
    SLICE_X48Y42         LUT2 (Prop_lut2_I0_O)        0.307    18.958 r  wave_c/VGA_GREEN[3]_i_39/O
                         net (fo=1, routed)           0.667    19.625    wave_c/VGA_GREEN[3]_i_39_n_0
    SLICE_X48Y42         LUT6 (Prop_lut6_I1_O)        0.124    19.749 f  wave_c/VGA_GREEN[3]_i_15/O
                         net (fo=1, routed)           0.303    20.051    wave_c/VGA_GREEN[3]_i_15_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    20.175 r  wave_c/VGA_GREEN[3]_i_7/O
                         net (fo=2, routed)           0.313    20.489    wave_c/VGA_Green_circle[0]
    SLICE_X48Y39         LUT5 (Prop_lut5_I3_O)        0.124    20.613 r  wave_c/VGA_BLUE[3]_i_3/O
                         net (fo=3, routed)           0.460    21.072    cs/i_reg[1]
    SLICE_X50Y40         LUT6 (Prop_lut6_I3_O)        0.124    21.196 r  cs/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    21.196    vga/axes_reg[11]_0[0]
    SLICE_X50Y40         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.450    14.051    vga/CLK_VGA
    SLICE_X50Y40         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism              0.180    14.231    
                         clock uncertainty           -0.072    14.158    
    SLICE_X50Y40         FDRE (Setup_fdre_C_D)        0.081    14.239    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                         -21.196    
  -------------------------------------------------------------------
                         slack                                 -6.957    

Slack (VIOLATED) :        -6.688ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.800ns  (logic 10.134ns (64.138%)  route 5.666ns (35.862%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.050 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.555     5.076    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y52         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga/VGA_CONTROL/h_cntr_reg_reg[6]/Q
                         net (fo=188, routed)         1.163     6.695    vga/VGA_CONTROL/out[5]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.369 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.369    vga/VGA_CONTROL/VGA_Red_waveform11__2_i_2_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.703 r  vga/VGA_CONTROL/VGA_Red_waveform11__2_i_1/O[1]
                         net (fo=4, routed)           0.796     8.498    wave_c/h_cntr_reg_reg[11][10]
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.215    12.713 r  wave_c/VGA_Red_waveform11__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.715    wave_c/VGA_Red_waveform11__3_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.233 r  wave_c/VGA_Red_waveform11__4/P[0]
                         net (fo=2, routed)           0.782    15.015    wave_c/VGA_Red_waveform11__4_n_105
    SLICE_X54Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.139 r  wave_c/VGA_GREEN[3]_i_158/O
                         net (fo=1, routed)           0.000    15.139    wave_c/VGA_GREEN[3]_i_158_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.672 r  wave_c/VGA_GREEN_reg[3]_i_102/CO[3]
                         net (fo=1, routed)           0.000    15.672    wave_c/VGA_GREEN_reg[3]_i_102_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.995 r  wave_c/VGA_GREEN_reg[3]_i_112/O[1]
                         net (fo=2, routed)           0.792    16.787    vga/VGA_Red_waveform11__4_1[1]
    SLICE_X54Y41         LUT2 (Prop_lut2_I0_O)        0.306    17.093 r  vga/VGA_GREEN[3]_i_115/O
                         net (fo=1, routed)           0.000    17.093    wave_c/VGA_Red_waveform11__4_1[1]
    SLICE_X54Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.626 r  wave_c/VGA_GREEN_reg[3]_i_81/CO[3]
                         net (fo=1, routed)           0.000    17.626    wave_c/VGA_GREEN_reg[3]_i_81_n_0
    SLICE_X54Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.941 f  wave_c/VGA_RED_reg[3]_i_113/O[3]
                         net (fo=9, routed)           0.709    18.651    wave_c/p_0_in[27]
    SLICE_X48Y42         LUT2 (Prop_lut2_I0_O)        0.307    18.958 r  wave_c/VGA_GREEN[3]_i_39/O
                         net (fo=1, routed)           0.667    19.625    wave_c/VGA_GREEN[3]_i_39_n_0
    SLICE_X48Y42         LUT6 (Prop_lut6_I1_O)        0.124    19.749 f  wave_c/VGA_GREEN[3]_i_15/O
                         net (fo=1, routed)           0.303    20.051    wave_c/VGA_GREEN[3]_i_15_n_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I1_O)        0.124    20.175 r  wave_c/VGA_GREEN[3]_i_7/O
                         net (fo=2, routed)           0.173    20.349    mode_s/VGA_Green_circle[0]
    SLICE_X48Y40         LUT5 (Prop_lut5_I1_O)        0.124    20.473 f  mode_s/VGA_GREEN[3]_i_4/O
                         net (fo=1, routed)           0.280    20.752    vga/VGA_CONTROL/waveform_reg[7]_1
    SLICE_X48Y40         LUT6 (Prop_lut6_I4_O)        0.124    20.876 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    20.876    vga/VGA_GREEN_CHAN[3]
    SLICE_X48Y40         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.449    14.050    vga/CLK_VGA
    SLICE_X48Y40         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism              0.180    14.230    
                         clock uncertainty           -0.072    14.157    
    SLICE_X48Y40         FDRE (Setup_fdre_C_D)        0.031    14.188    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                         -20.876    
  -------------------------------------------------------------------
                         slack                                 -6.688    

Slack (VIOLATED) :        -4.475ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.582ns  (logic 3.400ns (25.033%)  route 10.182ns (74.967%))
  Logic Levels:           13  (CARRY4=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.555     5.076    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y51         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=1030, routed)        2.586     8.117    wave_h/out[3]
    SLICE_X53Y90         MUXF8 (Prop_muxf8_S_O)       0.273     8.390 f  wave_h/VGA_RED_reg[3]_i_3147/O
                         net (fo=1, routed)           1.068     9.458    wave_h/VGA_RED_reg[3]_i_3147_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I1_O)        0.316     9.774 f  wave_h/VGA_RED[3]_i_1696/O
                         net (fo=1, routed)           0.000     9.774    wave_h/VGA_RED[3]_i_1696_n_0
    SLICE_X51Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     9.986 f  wave_h/VGA_RED_reg[3]_i_910/O
                         net (fo=1, routed)           0.000     9.986    wave_h/VGA_RED_reg[3]_i_910_n_0
    SLICE_X51Y84         MUXF8 (Prop_muxf8_I1_O)      0.094    10.080 f  wave_h/VGA_RED_reg[3]_i_589/O
                         net (fo=1, routed)           1.372    11.452    wave_h/VGA_RED_reg[3]_i_589_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I3_O)        0.316    11.768 f  wave_h/VGA_RED[3]_i_368/O
                         net (fo=1, routed)           0.000    11.768    wave_h/VGA_RED[3]_i_368_n_0
    SLICE_X47Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    11.985 f  wave_h/VGA_RED_reg[3]_i_208/O
                         net (fo=2, routed)           1.785    13.770    wave_h/Sample_Memory[4]
    SLICE_X45Y46         LUT6 (Prop_lut6_I0_O)        0.299    14.069 r  wave_h/VGA_RED[3]_i_194/O
                         net (fo=3, routed)           0.567    14.636    wave_h/VGA_RED[3]_i_194_n_0
    SLICE_X44Y44         LUT4 (Prop_lut4_I1_O)        0.118    14.754 r  wave_h/VGA_RED[3]_i_92/O
                         net (fo=1, routed)           0.661    15.415    vga/VGA_CONTROL/h_cntr_reg_reg[10]_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I3_O)        0.326    15.741 r  vga/VGA_CONTROL/VGA_RED[3]_i_39/O
                         net (fo=1, routed)           0.000    15.741    vga/VGA_CONTROL/VGA_RED[3]_i_39_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.142 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.728    16.871    vga/VGA_CONTROL/wave_h/VGA_Red_waveform2
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.124    16.995 r  vga/VGA_CONTROL/VGA_RED[3]_i_12/O
                         net (fo=9, routed)           0.698    17.693    mode_s/VGA_Red_hist[0]
    SLICE_X47Y36         LUT4 (Prop_lut4_I2_O)        0.124    17.817 f  mode_s/VGA_GREEN[1]_i_3/O
                         net (fo=1, routed)           0.717    18.534    vga/VGA_CONTROL/waveform_reg[5]
    SLICE_X47Y40         LUT6 (Prop_lut6_I4_O)        0.124    18.658 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    18.658    vga/VGA_GREEN_CHAN[1]
    SLICE_X47Y40         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.446    14.047    vga/CLK_VGA
    SLICE_X47Y40         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism              0.180    14.227    
                         clock uncertainty           -0.072    14.154    
    SLICE_X47Y40         FDRE (Setup_fdre_C_D)        0.029    14.183    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                         -18.658    
  -------------------------------------------------------------------
                         slack                                 -4.475    

Slack (VIOLATED) :        -4.463ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.619ns  (logic 3.400ns (24.966%)  route 10.219ns (75.034%))
  Logic Levels:           13  (CARRY4=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.555     5.076    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y51         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=1030, routed)        2.586     8.117    wave_h/out[3]
    SLICE_X53Y90         MUXF8 (Prop_muxf8_S_O)       0.273     8.390 f  wave_h/VGA_RED_reg[3]_i_3147/O
                         net (fo=1, routed)           1.068     9.458    wave_h/VGA_RED_reg[3]_i_3147_n_0
    SLICE_X51Y84         LUT6 (Prop_lut6_I1_O)        0.316     9.774 f  wave_h/VGA_RED[3]_i_1696/O
                         net (fo=1, routed)           0.000     9.774    wave_h/VGA_RED[3]_i_1696_n_0
    SLICE_X51Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     9.986 f  wave_h/VGA_RED_reg[3]_i_910/O
                         net (fo=1, routed)           0.000     9.986    wave_h/VGA_RED_reg[3]_i_910_n_0
    SLICE_X51Y84         MUXF8 (Prop_muxf8_I1_O)      0.094    10.080 f  wave_h/VGA_RED_reg[3]_i_589/O
                         net (fo=1, routed)           1.372    11.452    wave_h/VGA_RED_reg[3]_i_589_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I3_O)        0.316    11.768 f  wave_h/VGA_RED[3]_i_368/O
                         net (fo=1, routed)           0.000    11.768    wave_h/VGA_RED[3]_i_368_n_0
    SLICE_X47Y68         MUXF7 (Prop_muxf7_I1_O)      0.217    11.985 f  wave_h/VGA_RED_reg[3]_i_208/O
                         net (fo=2, routed)           1.785    13.770    wave_h/Sample_Memory[4]
    SLICE_X45Y46         LUT6 (Prop_lut6_I0_O)        0.299    14.069 r  wave_h/VGA_RED[3]_i_194/O
                         net (fo=3, routed)           0.567    14.636    wave_h/VGA_RED[3]_i_194_n_0
    SLICE_X44Y44         LUT4 (Prop_lut4_I1_O)        0.118    14.754 r  wave_h/VGA_RED[3]_i_92/O
                         net (fo=1, routed)           0.661    15.415    vga/VGA_CONTROL/h_cntr_reg_reg[10]_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I3_O)        0.326    15.741 r  vga/VGA_CONTROL/VGA_RED[3]_i_39/O
                         net (fo=1, routed)           0.000    15.741    vga/VGA_CONTROL/VGA_RED[3]_i_39_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.142 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_19/CO[3]
                         net (fo=1, routed)           0.728    16.871    vga/VGA_CONTROL/wave_h/VGA_Red_waveform2
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.124    16.995 r  vga/VGA_CONTROL/VGA_RED[3]_i_12/O
                         net (fo=9, routed)           1.035    18.030    mode_s/VGA_Red_hist[0]
    SLICE_X46Y40         LUT4 (Prop_lut4_I2_O)        0.124    18.154 f  mode_s/VGA_GREEN[2]_i_4/O
                         net (fo=1, routed)           0.416    18.570    vga/VGA_CONTROL/waveform_reg[6]
    SLICE_X46Y39         LUT6 (Prop_lut6_I4_O)        0.124    18.694 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    18.694    vga/VGA_GREEN_CHAN[2]
    SLICE_X46Y39         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.446    14.047    vga/CLK_VGA
    SLICE_X46Y39         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism              0.180    14.227    
                         clock uncertainty           -0.072    14.154    
    SLICE_X46Y39         FDRE (Setup_fdre_C_D)        0.077    14.231    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                         -18.694    
  -------------------------------------------------------------------
                         slack                                 -4.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.788%)  route 0.126ns (47.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.555     1.438    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y30         FDRE                                         r  vga/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  vga/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.126     1.705    vga/h_sync_reg
    SLICE_X36Y30         FDRE                                         r  vga/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.822     1.949    vga/CLK_VGA
    SLICE_X36Y30         FDRE                                         r  vga/VGA_HS_reg/C
                         clock pessimism             -0.478     1.471    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.070     1.541    vga/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.546%)  route 0.279ns (66.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.558     1.441    vga/VGA_CONTROL/clk_out1
    SLICE_X41Y33         FDRE                                         r  vga/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  vga/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.279     1.861    vga/v_sync_reg
    SLICE_X36Y30         FDRE                                         r  vga/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.822     1.949    vga/CLK_VGA
    SLICE_X36Y30         FDRE                                         r  vga/VGA_VS_reg/C
                         clock pessimism             -0.478     1.471    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.066     1.537    vga/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.256ns (56.444%)  route 0.198ns (43.556%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.562     1.445    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y51         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  vga/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1286, routed)        0.198     1.784    vga/VGA_CONTROL/out[0]
    SLICE_X43Y51         LUT1 (Prop_lut1_I0_O)        0.045     1.829 r  vga/VGA_CONTROL/h_cntr_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     1.829    vga/VGA_CONTROL/h_cntr_reg[0]_i_5_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.899 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=16, routed)          0.000     1.899    vga/VGA_CONTROL/h_cntr_reg_reg[0]_i_2_n_7
    SLICE_X43Y51         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.832     1.959    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y51         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.102     1.547    vga/VGA_CONTROL/h_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.251ns (53.307%)  route 0.220ns (46.693%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.558     1.441    vga/VGA_CONTROL/clk_out1
    SLICE_X51Y30         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=26, routed)          0.220     1.802    vga/VGA_CONTROL/VGA_VERT_COORD[1]
    SLICE_X51Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.912 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.912    vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_6
    SLICE_X51Y30         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.827     1.954    vga/VGA_CONTROL/clk_out1
    SLICE_X51Y30         FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X51Y30         FDRE (Hold_fdre_C_D)         0.105     1.546    vga/VGA_CONTROL/v_cntr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[5]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.291ns (58.957%)  route 0.203ns (41.043%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.562     1.445    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y51         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.128     1.573 r  vga/VGA_CONTROL/h_cntr_reg_reg[5]_rep/Q
                         net (fo=110, routed)         0.203     1.776    vga/VGA_CONTROL/S[1]
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.163     1.939 r  vga/VGA_CONTROL/h_cntr_reg_reg[4]_i_1/O[1]
                         net (fo=4, routed)           0.000     1.939    vga/VGA_CONTROL/h_cntr_reg_reg[4]_i_1_n_6
    SLICE_X43Y52         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.832     1.959    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y52         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[5]/C
                         clock pessimism             -0.498     1.461    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.102     1.563    vga/VGA_CONTROL/h_cntr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.292ns (59.647%)  route 0.198ns (40.353%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.562     1.445    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y51         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  vga/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1286, routed)        0.198     1.784    vga/VGA_CONTROL/out[0]
    SLICE_X43Y51         LUT1 (Prop_lut1_I0_O)        0.045     1.829 r  vga/VGA_CONTROL/h_cntr_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     1.829    vga/VGA_CONTROL/h_cntr_reg[0]_i_5_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.935 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_i_2/O[1]
                         net (fo=28, routed)          0.000     1.935    vga/VGA_CONTROL/h_cntr_reg_reg[0]_i_2_n_6
    SLICE_X43Y51         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.832     1.959    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y51         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.102     1.547    vga/VGA_CONTROL/h_cntr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__10/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.252ns (31.816%)  route 0.540ns (68.184%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.565     1.448    vga/VGA_CONTROL/clk_out1
    SLICE_X53Y42         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y42         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__10/Q
                         net (fo=123, routed)         0.540     2.129    vga/VGA_CONTROL/VGA_Red_waveform11__2_0[1]
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.240 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=15, routed)          0.000     2.240    vga/VGA_CONTROL/h_cntr_reg_reg[0]_i_2_n_5
    SLICE_X43Y51         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.832     1.959    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y51         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.102     1.817    vga/VGA_CONTROL/h_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.256ns (36.435%)  route 0.447ns (63.565%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.562     1.445    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y51         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  vga/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1286, routed)        0.198     1.784    vga/VGA_CONTROL/out[0]
    SLICE_X43Y51         LUT1 (Prop_lut1_I0_O)        0.045     1.829 r  vga/VGA_CONTROL/h_cntr_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     1.829    vga/VGA_CONTROL/h_cntr_reg[0]_i_5_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.899 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=16, routed)          0.249     2.148    vga/VGA_CONTROL/h_cntr_reg_reg[0]_i_2_n_7
    SLICE_X33Y50         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.830     1.958    vga/VGA_CONTROL/clk_out1
    SLICE_X33Y50         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
                         clock pessimism             -0.249     1.709    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.010     1.719    vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.252ns (46.901%)  route 0.285ns (53.099%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.562     1.445    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y52         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/VGA_CONTROL/h_cntr_reg_reg[6]/Q
                         net (fo=188, routed)         0.285     1.872    vga/VGA_CONTROL/out[5]
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.983 r  vga/VGA_CONTROL/h_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.983    vga/VGA_CONTROL/h_cntr_reg_reg[4]_i_1_n_5
    SLICE_X43Y52         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.832     1.959    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y52         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[6]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.105     1.550    vga/VGA_CONTROL/h_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.352ns (64.053%)  route 0.198ns (35.947%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.562     1.445    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y51         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  vga/VGA_CONTROL/h_cntr_reg_reg[0]/Q
                         net (fo=1286, routed)        0.198     1.784    vga/VGA_CONTROL/out[0]
    SLICE_X43Y51         LUT1 (Prop_lut1_I0_O)        0.045     1.829 r  vga/VGA_CONTROL/h_cntr_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     1.829    vga/VGA_CONTROL/h_cntr_reg[0]_i_5_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     1.995 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.995    vga/VGA_CONTROL/h_cntr_reg_reg[0]_i_2_n_4
    SLICE_X43Y51         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.832     1.959    vga/VGA_CONTROL/clk_out1
    SLICE_X43Y51         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.105     1.550    vga/VGA_CONTROL/h_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.445    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    vga/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X45Y39     vga/VGA_BLUE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X50Y40     vga/VGA_BLUE_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X48Y39     vga/VGA_BLUE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X48Y39     vga/VGA_BLUE_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X43Y51     vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X57Y73     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X33Y50     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X12Y68     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y39     vga/VGA_BLUE_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y39     vga/VGA_BLUE_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X57Y73     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y69     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X53Y73     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X55Y76     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y40     vga/VGA_GREEN_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y39     vga/VGA_BLUE_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y39     vga/VGA_BLUE_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X12Y68     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X50Y40     vga/VGA_BLUE_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X43Y51     vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y50     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X12Y68     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y83     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y83     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y65     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X33Y56     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X45Y58     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_5/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y69     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_4/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    vga/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -4.831ns,  Total Violation      -53.287ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.395ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.831ns  (required time - arrival time)
  Source:                 mode_s/mode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        4.962ns  (logic 1.076ns (21.684%)  route 3.886ns (78.316%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 125.161 - 120.370 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 125.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.549   125.070    mode_s/CLOCK_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  mode_s/mode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456   125.526 f  mode_s/mode_reg[4]/Q
                         net (fo=18, routed)          1.467   126.994    mode_s/MODE[4]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124   127.118 r  mode_s/VGA_RED[3]_i_37/O
                         net (fo=1, routed)           0.158   127.276    vga/VGA_CONTROL/mode_reg[3]
    SLICE_X48Y31         LUT5 (Prop_lut5_I0_O)        0.124   127.400 r  vga/VGA_CONTROL/VGA_RED[3]_i_17/O
                         net (fo=2, routed)           0.678   128.078    vga/VGA_CONTROL/wave/p_12_in
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.202 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_8/O
                         net (fo=4, routed)           0.804   129.006    cs/VGA_Green_waveform1
    SLICE_X48Y39         LUT3 (Prop_lut3_I1_O)        0.124   129.130 f  cs/VGA_GREEN[3]_i_5/O
                         net (fo=2, routed)           0.778   129.908    vga/VGA_CONTROL/waveform_reg[7]_0
    SLICE_X48Y40         LUT6 (Prop_lut6_I5_O)        0.124   130.032 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000   130.032    vga/VGA_GREEN_CHAN[3]
    SLICE_X48Y40         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.449   125.161    vga/CLK_VGA
    SLICE_X48Y40         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism              0.180   125.341    
                         clock uncertainty           -0.170   125.171    
    SLICE_X48Y40         FDRE (Setup_fdre_C_D)        0.031   125.202    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                        125.202    
                         arrival time                        -130.032    
  -------------------------------------------------------------------
                         slack                                 -4.831    

Slack (VIOLATED) :        -4.822ns  (required time - arrival time)
  Source:                 mode_s/waveformstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        4.949ns  (logic 1.211ns (24.472%)  route 3.738ns (75.528%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 125.162 - 120.370 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 125.074 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553   125.074    mode_s/CLOCK_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  mode_s/waveformstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.419   125.493 r  mode_s/waveformstate_reg[1]/Q
                         net (fo=33, routed)          1.242   126.735    mode_s/WAVEFORMSTATE[1]
    SLICE_X46Y33         LUT3 (Prop_lut3_I0_O)        0.296   127.031 r  mode_s/VGA_RED[3]_i_35/O
                         net (fo=2, routed)           0.680   127.711    vga/VGA_CONTROL/p_0_in__0__0
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.124   127.835 r  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=1, routed)           0.568   128.404    vga/VGA_CONTROL/wave/VGA_Red_waveform2
    SLICE_X49Y33         LUT2 (Prop_lut2_I0_O)        0.124   128.528 r  vga/VGA_CONTROL/VGA_RED[3]_i_7/O
                         net (fo=4, routed)           0.803   129.331    vga/VGA_CONTROL/VGA_Red_wave[2]
    SLICE_X48Y41         LUT6 (Prop_lut6_I0_O)        0.124   129.455 r  vga/VGA_CONTROL/VGA_RED[2]_i_4/O
                         net (fo=1, routed)           0.444   129.899    vga/VGA_CONTROL/VGA_Red_waveform[2]
    SLICE_X48Y41         LUT5 (Prop_lut5_I4_O)        0.124   130.023 r  vga/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000   130.023    vga/VGA_RED_CHAN[2]
    SLICE_X48Y41         FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.450   125.162    vga/CLK_VGA
    SLICE_X48Y41         FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism              0.180   125.342    
                         clock uncertainty           -0.170   125.172    
    SLICE_X48Y41         FDRE (Setup_fdre_C_D)        0.029   125.201    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                        125.201    
                         arrival time                        -130.023    
  -------------------------------------------------------------------
                         slack                                 -4.822    

Slack (VIOLATED) :        -4.764ns  (required time - arrival time)
  Source:                 mode_s/mode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        4.946ns  (logic 1.076ns (21.753%)  route 3.870ns (78.247%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 125.162 - 120.370 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 125.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.549   125.070    mode_s/CLOCK_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  mode_s/mode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456   125.526 f  mode_s/mode_reg[4]/Q
                         net (fo=18, routed)          1.467   126.994    mode_s/MODE[4]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124   127.118 r  mode_s/VGA_RED[3]_i_37/O
                         net (fo=1, routed)           0.158   127.276    vga/VGA_CONTROL/mode_reg[3]
    SLICE_X48Y31         LUT5 (Prop_lut5_I0_O)        0.124   127.400 r  vga/VGA_CONTROL/VGA_RED[3]_i_17/O
                         net (fo=2, routed)           0.678   128.078    vga/VGA_CONTROL/wave/p_12_in
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.202 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_8/O
                         net (fo=4, routed)           0.461   128.663    cs/VGA_Green_waveform1
    SLICE_X47Y36         LUT3 (Prop_lut3_I1_O)        0.124   128.787 f  cs/VGA_GREEN[1]_i_4/O
                         net (fo=2, routed)           1.105   129.893    cs/VGA_BLUE_reg[1]
    SLICE_X50Y40         LUT6 (Prop_lut6_I5_O)        0.124   130.017 r  cs/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000   130.017    vga/axes_reg[11]_0[0]
    SLICE_X50Y40         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.450   125.162    vga/CLK_VGA
    SLICE_X50Y40         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism              0.180   125.342    
                         clock uncertainty           -0.170   125.172    
    SLICE_X50Y40         FDRE (Setup_fdre_C_D)        0.081   125.253    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                        125.253    
                         arrival time                        -130.017    
  -------------------------------------------------------------------
                         slack                                 -4.764    

Slack (VIOLATED) :        -4.691ns  (required time - arrival time)
  Source:                 mode_s/waveformstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        4.819ns  (logic 1.211ns (25.128%)  route 3.608ns (74.872%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 125.162 - 120.370 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 125.074 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.553   125.074    mode_s/CLOCK_IBUF_BUFG
    SLICE_X44Y28         FDRE                                         r  mode_s/waveformstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.419   125.493 r  mode_s/waveformstate_reg[1]/Q
                         net (fo=33, routed)          1.242   126.735    mode_s/WAVEFORMSTATE[1]
    SLICE_X46Y33         LUT3 (Prop_lut3_I0_O)        0.296   127.031 r  mode_s/VGA_RED[3]_i_35/O
                         net (fo=2, routed)           0.680   127.711    vga/VGA_CONTROL/p_0_in__0__0
    SLICE_X46Y33         LUT6 (Prop_lut6_I4_O)        0.124   127.835 r  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=1, routed)           0.568   128.404    vga/VGA_CONTROL/wave/VGA_Red_waveform2
    SLICE_X49Y33         LUT2 (Prop_lut2_I0_O)        0.124   128.528 r  vga/VGA_CONTROL/VGA_RED[3]_i_7/O
                         net (fo=4, routed)           0.539   129.067    vga/VGA_CONTROL/VGA_Red_wave[2]
    SLICE_X48Y40         LUT2 (Prop_lut2_I0_O)        0.124   129.191 r  vga/VGA_CONTROL/VGA_RED[0]_i_4/O
                         net (fo=1, routed)           0.579   129.770    vga/VGA_CONTROL/VGA_Red_wave[3]
    SLICE_X48Y41         LUT6 (Prop_lut6_I5_O)        0.124   129.894 r  vga/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000   129.894    vga/VGA_RED_CHAN[0]
    SLICE_X48Y41         FDRE                                         r  vga/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.450   125.162    vga/CLK_VGA
    SLICE_X48Y41         FDRE                                         r  vga/VGA_RED_reg[0]/C
                         clock pessimism              0.180   125.342    
                         clock uncertainty           -0.170   125.172    
    SLICE_X48Y41         FDRE (Setup_fdre_C_D)        0.031   125.203    vga/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                        125.203    
                         arrival time                        -129.894    
  -------------------------------------------------------------------
                         slack                                 -4.691    

Slack (VIOLATED) :        -4.579ns  (required time - arrival time)
  Source:                 mode_s/mode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        4.711ns  (logic 1.076ns (22.842%)  route 3.635ns (77.158%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 125.161 - 120.370 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 125.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.549   125.070    mode_s/CLOCK_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  mode_s/mode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456   125.526 f  mode_s/mode_reg[4]/Q
                         net (fo=18, routed)          1.467   126.994    mode_s/MODE[4]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124   127.118 r  mode_s/VGA_RED[3]_i_37/O
                         net (fo=1, routed)           0.158   127.276    vga/VGA_CONTROL/mode_reg[3]
    SLICE_X48Y31         LUT5 (Prop_lut5_I0_O)        0.124   127.400 r  vga/VGA_CONTROL/VGA_RED[3]_i_17/O
                         net (fo=2, routed)           0.678   128.078    vga/VGA_CONTROL/wave/p_12_in
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.202 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_8/O
                         net (fo=4, routed)           0.522   128.724    cs/VGA_Green_waveform1
    SLICE_X44Y39         LUT3 (Prop_lut3_I1_O)        0.124   128.848 f  cs/VGA_GREEN[2]_i_5/O
                         net (fo=2, routed)           0.809   129.657    cs/VGA_BLUE_reg[2]
    SLICE_X48Y39         LUT5 (Prop_lut5_I4_O)        0.124   129.781 r  cs/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000   129.781    vga/axes_reg[11]_0[1]
    SLICE_X48Y39         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.449   125.161    vga/CLK_VGA
    SLICE_X48Y39         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism              0.180   125.341    
                         clock uncertainty           -0.170   125.171    
    SLICE_X48Y39         FDRE (Setup_fdre_C_D)        0.031   125.202    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                        125.202    
                         arrival time                        -129.781    
  -------------------------------------------------------------------
                         slack                                 -4.579    

Slack (VIOLATED) :        -4.433ns  (required time - arrival time)
  Source:                 mode_s/mode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        4.557ns  (logic 0.828ns (18.169%)  route 3.729ns (81.831%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 125.161 - 120.370 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 125.075 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.554   125.075    mode_s/CLOCK_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  mode_s/mode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.456   125.531 f  mode_s/mode_reg[5]/Q
                         net (fo=19, routed)          1.257   126.788    mode_s/MODE[5]
    SLICE_X48Y31         LUT6 (Prop_lut6_I3_O)        0.124   126.912 r  mode_s/VGA_RED[3]_i_13/O
                         net (fo=10, routed)          1.408   128.321    cs/mode_reg[2]
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.124   128.445 r  cs/VGA_BLUE[3]_i_4/O
                         net (fo=2, routed)           1.064   129.508    vga/VGA_CONTROL/waveform_reg[7]
    SLICE_X48Y39         LUT6 (Prop_lut6_I4_O)        0.124   129.632 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000   129.632    vga/VGA_BLUE_CHAN[3]
    SLICE_X48Y39         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.449   125.161    vga/CLK_VGA
    SLICE_X48Y39         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism              0.180   125.341    
                         clock uncertainty           -0.170   125.171    
    SLICE_X48Y39         FDRE (Setup_fdre_C_D)        0.029   125.200    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                        125.200    
                         arrival time                        -129.632    
  -------------------------------------------------------------------
                         slack                                 -4.433    

Slack (VIOLATED) :        -4.375ns  (required time - arrival time)
  Source:                 mode_s/mode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        4.501ns  (logic 1.076ns (23.903%)  route 3.425ns (76.097%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 125.158 - 120.370 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 125.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.549   125.070    mode_s/CLOCK_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  mode_s/mode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456   125.526 f  mode_s/mode_reg[4]/Q
                         net (fo=18, routed)          1.467   126.994    mode_s/MODE[4]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124   127.118 r  mode_s/VGA_RED[3]_i_37/O
                         net (fo=1, routed)           0.158   127.276    vga/VGA_CONTROL/mode_reg[3]
    SLICE_X48Y31         LUT5 (Prop_lut5_I0_O)        0.124   127.400 r  vga/VGA_CONTROL/VGA_RED[3]_i_17/O
                         net (fo=2, routed)           0.678   128.078    vga/VGA_CONTROL/wave/p_12_in
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.202 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_8/O
                         net (fo=4, routed)           0.461   128.663    cs/VGA_Green_waveform1
    SLICE_X47Y36         LUT3 (Prop_lut3_I1_O)        0.124   128.787 f  cs/VGA_GREEN[1]_i_4/O
                         net (fo=2, routed)           0.661   129.448    vga/VGA_CONTROL/waveform_reg[5]_0
    SLICE_X47Y40         LUT6 (Prop_lut6_I5_O)        0.124   129.572 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000   129.572    vga/VGA_GREEN_CHAN[1]
    SLICE_X47Y40         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.446   125.158    vga/CLK_VGA
    SLICE_X47Y40         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism              0.180   125.338    
                         clock uncertainty           -0.170   125.168    
    SLICE_X47Y40         FDRE (Setup_fdre_C_D)        0.029   125.197    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                        125.197    
                         arrival time                        -129.572    
  -------------------------------------------------------------------
                         slack                                 -4.375    

Slack (VIOLATED) :        -4.212ns  (required time - arrival time)
  Source:                 mode_s/mode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        4.339ns  (logic 1.076ns (24.799%)  route 3.263ns (75.201%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 125.158 - 120.370 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 125.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.549   125.070    mode_s/CLOCK_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  mode_s/mode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456   125.526 f  mode_s/mode_reg[4]/Q
                         net (fo=18, routed)          1.467   126.994    mode_s/MODE[4]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124   127.118 r  mode_s/VGA_RED[3]_i_37/O
                         net (fo=1, routed)           0.158   127.276    vga/VGA_CONTROL/mode_reg[3]
    SLICE_X48Y31         LUT5 (Prop_lut5_I0_O)        0.124   127.400 r  vga/VGA_CONTROL/VGA_RED[3]_i_17/O
                         net (fo=2, routed)           0.678   128.078    vga/VGA_CONTROL/wave/p_12_in
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.202 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_8/O
                         net (fo=4, routed)           0.794   128.996    cs/VGA_Green_waveform1
    SLICE_X45Y39         LUT4 (Prop_lut4_I0_O)        0.124   129.120 r  cs/VGA_GREEN[0]_i_4/O
                         net (fo=2, routed)           0.166   129.285    vga/VGA_CONTROL/VGA_Green_waveform[0]
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.124   129.409 r  vga/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000   129.409    vga/VGA_BLUE_CHAN[0]
    SLICE_X45Y39         FDRE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.446   125.158    vga/CLK_VGA
    SLICE_X45Y39         FDRE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism              0.180   125.338    
                         clock uncertainty           -0.170   125.168    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)        0.029   125.197    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                        125.197    
                         arrival time                        -129.409    
  -------------------------------------------------------------------
                         slack                                 -4.212    

Slack (VIOLATED) :        -4.207ns  (required time - arrival time)
  Source:                 mode_s/mode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        4.336ns  (logic 1.076ns (24.816%)  route 3.260ns (75.184%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 125.158 - 120.370 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 125.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.549   125.070    mode_s/CLOCK_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  mode_s/mode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456   125.526 f  mode_s/mode_reg[4]/Q
                         net (fo=18, routed)          1.467   126.994    mode_s/MODE[4]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124   127.118 r  mode_s/VGA_RED[3]_i_37/O
                         net (fo=1, routed)           0.158   127.276    vga/VGA_CONTROL/mode_reg[3]
    SLICE_X48Y31         LUT5 (Prop_lut5_I0_O)        0.124   127.400 r  vga/VGA_CONTROL/VGA_RED[3]_i_17/O
                         net (fo=2, routed)           0.678   128.078    vga/VGA_CONTROL/wave/p_12_in
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.202 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_8/O
                         net (fo=4, routed)           0.794   128.996    cs/VGA_Green_waveform1
    SLICE_X45Y39         LUT4 (Prop_lut4_I0_O)        0.124   129.120 r  cs/VGA_GREEN[0]_i_4/O
                         net (fo=2, routed)           0.163   129.282    vga/VGA_CONTROL/VGA_Green_waveform[0]
    SLICE_X45Y39         LUT5 (Prop_lut5_I4_O)        0.124   129.406 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000   129.406    vga/VGA_GREEN_CHAN[0]
    SLICE_X45Y39         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.446   125.158    vga/CLK_VGA
    SLICE_X45Y39         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism              0.180   125.338    
                         clock uncertainty           -0.170   125.168    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)        0.031   125.199    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                        125.199    
                         arrival time                        -129.406    
  -------------------------------------------------------------------
                         slack                                 -4.207    

Slack (VIOLATED) :        -4.195ns  (required time - arrival time)
  Source:                 mode_s/mode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        4.369ns  (logic 1.076ns (24.626%)  route 3.293ns (75.374%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 125.158 - 120.370 ) 
    Source Clock Delay      (SCD):    5.070ns = ( 125.070 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.549   125.070    mode_s/CLOCK_IBUF_BUFG
    SLICE_X45Y26         FDRE                                         r  mode_s/mode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y26         FDRE (Prop_fdre_C_Q)         0.456   125.526 f  mode_s/mode_reg[4]/Q
                         net (fo=18, routed)          1.467   126.994    mode_s/MODE[4]
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124   127.118 r  mode_s/VGA_RED[3]_i_37/O
                         net (fo=1, routed)           0.158   127.276    vga/VGA_CONTROL/mode_reg[3]
    SLICE_X48Y31         LUT5 (Prop_lut5_I0_O)        0.124   127.400 r  vga/VGA_CONTROL/VGA_RED[3]_i_17/O
                         net (fo=2, routed)           0.678   128.078    vga/VGA_CONTROL/wave/p_12_in
    SLICE_X47Y33         LUT6 (Prop_lut6_I5_O)        0.124   128.202 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_8/O
                         net (fo=4, routed)           0.522   128.724    cs/VGA_Green_waveform1
    SLICE_X44Y39         LUT3 (Prop_lut3_I1_O)        0.124   128.848 f  cs/VGA_GREEN[2]_i_5/O
                         net (fo=2, routed)           0.468   129.316    vga/VGA_CONTROL/waveform_reg[6]_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I5_O)        0.124   129.440 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000   129.440    vga/VGA_GREEN_CHAN[2]
    SLICE_X46Y39         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         1.446   125.158    vga/CLK_VGA
    SLICE_X46Y39         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism              0.180   125.338    
                         clock uncertainty           -0.170   125.168    
    SLICE_X46Y39         FDRE (Setup_fdre_C_D)        0.077   125.245    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                        125.245    
                         arrival time                        -129.440    
  -------------------------------------------------------------------
                         slack                                 -4.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 mode_s/mode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.934ns  (logic 0.276ns (29.566%)  route 0.658ns (70.434%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.555     1.438    mode_s/CLOCK_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  mode_s/mode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  mode_s/mode_reg[5]/Q
                         net (fo=19, routed)          0.297     1.876    mode_s/MODE[5]
    SLICE_X41Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.921 r  mode_s/VGA_RED[3]_i_5/O
                         net (fo=14, routed)          0.299     2.220    cs/mode_reg[1]
    SLICE_X45Y39         LUT4 (Prop_lut4_I3_O)        0.045     2.265 r  cs/VGA_GREEN[0]_i_4/O
                         net (fo=2, routed)           0.062     2.327    vga/VGA_CONTROL/VGA_Green_waveform[0]
    SLICE_X45Y39         LUT5 (Prop_lut5_I4_O)        0.045     2.372 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     2.372    vga/VGA_GREEN_CHAN[0]
    SLICE_X45Y39         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.832     1.959    vga/CLK_VGA
    SLICE_X45Y39         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.170     1.885    
    SLICE_X45Y39         FDRE (Hold_fdre_C_D)         0.092     1.977    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 mode_s/mode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.276ns (29.534%)  route 0.659ns (70.466%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.555     1.438    mode_s/CLOCK_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  mode_s/mode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  mode_s/mode_reg[5]/Q
                         net (fo=19, routed)          0.297     1.876    mode_s/MODE[5]
    SLICE_X41Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.921 r  mode_s/VGA_RED[3]_i_5/O
                         net (fo=14, routed)          0.299     2.220    cs/mode_reg[1]
    SLICE_X45Y39         LUT4 (Prop_lut4_I3_O)        0.045     2.265 r  cs/VGA_GREEN[0]_i_4/O
                         net (fo=2, routed)           0.063     2.328    vga/VGA_CONTROL/VGA_Green_waveform[0]
    SLICE_X45Y39         LUT6 (Prop_lut6_I5_O)        0.045     2.373 r  vga/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.373    vga/VGA_BLUE_CHAN[0]
    SLICE_X45Y39         FDRE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.832     1.959    vga/CLK_VGA
    SLICE_X45Y39         FDRE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.170     1.885    
    SLICE_X45Y39         FDRE (Hold_fdre_C_D)         0.091     1.976    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 mode_s/mode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.321ns (29.747%)  route 0.758ns (70.253%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.558     1.441    mode_s/CLOCK_IBUF_BUFG
    SLICE_X48Y30         FDRE                                         r  mode_s/mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  mode_s/mode_reg[3]/Q
                         net (fo=19, routed)          0.203     1.786    mode_s/MODE[3]
    SLICE_X48Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.831 r  mode_s/VGA_RED[3]_i_37/O
                         net (fo=1, routed)           0.058     1.889    vga/VGA_CONTROL/mode_reg[3]
    SLICE_X48Y31         LUT5 (Prop_lut5_I0_O)        0.045     1.934 r  vga/VGA_CONTROL/VGA_RED[3]_i_17/O
                         net (fo=2, routed)           0.236     2.169    vga/VGA_CONTROL/wave/p_12_in
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.214 r  vga/VGA_CONTROL/VGA_RED[3]_i_7/O
                         net (fo=4, routed)           0.261     2.475    vga/VGA_CONTROL/VGA_Red_wave[2]
    SLICE_X50Y40         LUT5 (Prop_lut5_I4_O)        0.045     2.520 r  vga/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000     2.520    vga/VGA_RED_CHAN[1]
    SLICE_X50Y40         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.836     1.963    vga/CLK_VGA
    SLICE_X50Y40         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism             -0.244     1.719    
                         clock uncertainty            0.170     1.889    
    SLICE_X50Y40         FDRE (Hold_fdre_C_D)         0.121     2.010    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 mode_s/mode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.321ns (28.927%)  route 0.789ns (71.073%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.558     1.441    mode_s/CLOCK_IBUF_BUFG
    SLICE_X48Y30         FDRE                                         r  mode_s/mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  mode_s/mode_reg[3]/Q
                         net (fo=19, routed)          0.203     1.786    mode_s/MODE[3]
    SLICE_X48Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.831 r  mode_s/VGA_RED[3]_i_37/O
                         net (fo=1, routed)           0.058     1.889    vga/VGA_CONTROL/mode_reg[3]
    SLICE_X48Y31         LUT5 (Prop_lut5_I0_O)        0.045     1.934 r  vga/VGA_CONTROL/VGA_RED[3]_i_17/O
                         net (fo=2, routed)           0.236     2.169    vga/VGA_CONTROL/wave/p_12_in
    SLICE_X49Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.214 r  vga/VGA_CONTROL/VGA_RED[3]_i_7/O
                         net (fo=4, routed)           0.291     2.506    vga/VGA_CONTROL/VGA_Red_wave[2]
    SLICE_X50Y41         LUT5 (Prop_lut5_I4_O)        0.045     2.551 r  vga/VGA_CONTROL/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000     2.551    vga/VGA_RED_CHAN[3]
    SLICE_X50Y41         FDRE                                         r  vga/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.836     1.963    vga/CLK_VGA
    SLICE_X50Y41         FDRE                                         r  vga/VGA_RED_reg[3]/C
                         clock pessimism             -0.244     1.719    
                         clock uncertainty            0.170     1.889    
    SLICE_X50Y41         FDRE (Hold_fdre_C_D)         0.121     2.010    vga/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 mode_s/mode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.276ns (24.657%)  route 0.843ns (75.343%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.555     1.438    mode_s/CLOCK_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  mode_s/mode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  mode_s/mode_reg[5]/Q
                         net (fo=19, routed)          0.297     1.876    mode_s/MODE[5]
    SLICE_X41Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.921 f  mode_s/VGA_RED[3]_i_5/O
                         net (fo=14, routed)          0.405     2.326    mode_s/VGA_RED_reg[1]_2
    SLICE_X46Y40         LUT4 (Prop_lut4_I0_O)        0.045     2.371 f  mode_s/VGA_GREEN[2]_i_4/O
                         net (fo=1, routed)           0.141     2.513    vga/VGA_CONTROL/waveform_reg[6]
    SLICE_X46Y39         LUT6 (Prop_lut6_I4_O)        0.045     2.558 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     2.558    vga/VGA_GREEN_CHAN[2]
    SLICE_X46Y39         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.832     1.959    vga/CLK_VGA
    SLICE_X46Y39         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.170     1.885    
    SLICE_X46Y39         FDRE (Hold_fdre_C_D)         0.120     2.005    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 mode_s/mode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.276ns (24.508%)  route 0.850ns (75.492%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.558     1.441    mode_s/CLOCK_IBUF_BUFG
    SLICE_X48Y30         FDRE                                         r  mode_s/mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  mode_s/mode_reg[3]/Q
                         net (fo=19, routed)          0.275     1.857    mode_s/MODE[3]
    SLICE_X48Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.902 f  mode_s/VGA_RED[3]_i_13/O
                         net (fo=10, routed)          0.399     2.300    wave_c/mode_reg[2]
    SLICE_X48Y39         LUT5 (Prop_lut5_I4_O)        0.045     2.345 r  wave_c/VGA_BLUE[3]_i_3/O
                         net (fo=3, routed)           0.177     2.522    cs/i_reg[1]
    SLICE_X50Y40         LUT6 (Prop_lut6_I3_O)        0.045     2.567 r  cs/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.567    vga/axes_reg[11]_0[0]
    SLICE_X50Y40         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.836     1.963    vga/CLK_VGA
    SLICE_X50Y40         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism             -0.244     1.719    
                         clock uncertainty            0.170     1.889    
    SLICE_X50Y40         FDRE (Hold_fdre_C_D)         0.121     2.010    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 mode_s/mode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.276ns (24.560%)  route 0.848ns (75.440%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.555     1.438    mode_s/CLOCK_IBUF_BUFG
    SLICE_X43Y30         FDRE                                         r  mode_s/mode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  mode_s/mode_reg[5]/Q
                         net (fo=19, routed)          0.297     1.876    mode_s/MODE[5]
    SLICE_X41Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.921 f  mode_s/VGA_RED[3]_i_5/O
                         net (fo=14, routed)          0.296     2.217    mode_s/VGA_RED_reg[1]_2
    SLICE_X47Y36         LUT4 (Prop_lut4_I0_O)        0.045     2.262 f  mode_s/VGA_GREEN[1]_i_3/O
                         net (fo=1, routed)           0.255     2.517    vga/VGA_CONTROL/waveform_reg[5]
    SLICE_X47Y40         LUT6 (Prop_lut6_I4_O)        0.045     2.562 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000     2.562    vga/VGA_GREEN_CHAN[1]
    SLICE_X47Y40         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.833     1.960    vga/CLK_VGA
    SLICE_X47Y40         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism             -0.244     1.716    
                         clock uncertainty            0.170     1.886    
    SLICE_X47Y40         FDRE (Hold_fdre_C_D)         0.091     1.977    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.562    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 mode_s/mode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.276ns (24.084%)  route 0.870ns (75.916%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.558     1.441    mode_s/CLOCK_IBUF_BUFG
    SLICE_X48Y30         FDRE                                         r  mode_s/mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  mode_s/mode_reg[3]/Q
                         net (fo=19, routed)          0.275     1.857    mode_s/MODE[3]
    SLICE_X48Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.902 f  mode_s/VGA_RED[3]_i_13/O
                         net (fo=10, routed)          0.399     2.300    wave_c/mode_reg[2]
    SLICE_X48Y39         LUT5 (Prop_lut5_I4_O)        0.045     2.345 r  wave_c/VGA_BLUE[3]_i_3/O
                         net (fo=3, routed)           0.197     2.542    cs/i_reg[1]
    SLICE_X48Y39         LUT5 (Prop_lut5_I2_O)        0.045     2.587 r  cs/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.587    vga/axes_reg[11]_0[1]
    SLICE_X48Y39         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.834     1.961    vga/CLK_VGA
    SLICE_X48Y39         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism             -0.244     1.717    
                         clock uncertainty            0.170     1.887    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.092     1.979    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.667ns  (arrival time - required time)
  Source:                 mode_s/mode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.276ns (22.934%)  route 0.927ns (77.066%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.558     1.441    mode_s/CLOCK_IBUF_BUFG
    SLICE_X48Y30         FDRE                                         r  mode_s/mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  mode_s/mode_reg[3]/Q
                         net (fo=19, routed)          0.275     1.857    mode_s/MODE[3]
    SLICE_X48Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.902 f  mode_s/VGA_RED[3]_i_13/O
                         net (fo=10, routed)          0.399     2.300    wave_c/mode_reg[2]
    SLICE_X48Y39         LUT5 (Prop_lut5_I4_O)        0.045     2.345 r  wave_c/VGA_BLUE[3]_i_3/O
                         net (fo=3, routed)           0.254     2.600    vga/VGA_CONTROL/i_reg[1]
    SLICE_X48Y39         LUT6 (Prop_lut6_I3_O)        0.045     2.645 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000     2.645    vga/VGA_BLUE_CHAN[3]
    SLICE_X48Y39         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.834     1.961    vga/CLK_VGA
    SLICE_X48Y39         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism             -0.244     1.717    
                         clock uncertainty            0.170     1.887    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.091     1.978    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 mode_s/mode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.276ns (22.639%)  route 0.943ns (77.361%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.558     1.441    mode_s/CLOCK_IBUF_BUFG
    SLICE_X48Y30         FDRE                                         r  mode_s/mode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  mode_s/mode_reg[3]/Q
                         net (fo=19, routed)          0.275     1.857    mode_s/MODE[3]
    SLICE_X48Y31         LUT6 (Prop_lut6_I5_O)        0.045     1.902 r  mode_s/VGA_RED[3]_i_13/O
                         net (fo=10, routed)          0.496     2.398    vga/VGA_CONTROL/mode_reg[2]
    SLICE_X50Y41         LUT5 (Prop_lut5_I1_O)        0.045     2.443 r  vga/VGA_CONTROL/VGA_RED[3]_i_6/O
                         net (fo=2, routed)           0.172     2.615    vga/VGA_CONTROL/VGA_RED[3]_i_6_n_0
    SLICE_X48Y41         LUT6 (Prop_lut6_I4_O)        0.045     2.660 r  vga/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000     2.660    vga/VGA_RED_CHAN[0]
    SLICE_X48Y41         FDRE                                         r  vga/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=224, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=103, routed)         0.835     1.962    vga/CLK_VGA
    SLICE_X48Y41         FDRE                                         r  vga/VGA_RED_reg[0]/C
                         clock pessimism             -0.244     1.718    
                         clock uncertainty            0.170     1.888    
    SLICE_X48Y41         FDRE (Hold_fdre_C_D)         0.092     1.980    vga/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.680    





