Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:25:55 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/merge26lo/post_route_timing.rpt
| Design       : merge26lo
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
in2[8]                         out[10]                        inf           
in2[9]                         out[11]                        inf           
in2[10]                        out[12]                        inf           
in2[11]                        out[13]                        inf           
in2[12]                        out[14]                        inf           
in2[13]                        out[15]                        inf           
in2[14]                        out[16]                        inf           
in2[15]                        out[17]                        inf           
in2[16]                        out[18]                        inf           
in2[17]                        out[19]                        inf           
in2[18]                        out[20]                        inf           
in2[19]                        out[21]                        inf           
in2[20]                        out[22]                        inf           
in2[21]                        out[23]                        inf           
in2[22]                        out[24]                        inf           
in2[23]                        out[25]                        inf           
in2[24]                        out[26]                        inf           
in2[25]                        out[27]                        inf           
in1[28]                        out[28]                        inf           
in1[29]                        out[29]                        inf           
in2[0]                         out[2]                         inf           
in1[30]                        out[30]                        inf           
in1[31]                        out[31]                        inf           
in2[1]                         out[3]                         inf           
in2[2]                         out[4]                         inf           
in2[3]                         out[5]                         inf           
in2[4]                         out[6]                         inf           
in2[5]                         out[7]                         inf           
in2[6]                         out[8]                         inf           
in2[7]                         out[9]                         inf           



