#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f83d3c92600 .scope module, "dual_port_ram_sync" "dual_port_ram_sync" 2 29;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 6 "addr_a"
    .port_info 3 /INPUT 6 "addr_b"
    .port_info 4 /INPUT 8 "din_a"
    .port_info 5 /OUTPUT 8 "dout_a"
    .port_info 6 /OUTPUT 8 "dout_b"
P_0x7f83d3c928d0 .param/l "ADDR_WIDTH" 0 2 31, +C4<00000000000000000000000000000110>;
P_0x7f83d3c92910 .param/l "DATA_WIDTH" 0 2 32, +C4<00000000000000000000000000001000>;
L_0x7f83d3d7e9b0 .functor BUFZ 8, L_0x7f83d3d7e770, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f83d3d7eca0 .functor BUFZ 8, L_0x7f83d3d7ea60, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7f83d3c4dda0_0 .net *"_s0", 7 0, L_0x7f83d3d7e770;  1 drivers
v0x7f83d3d268e0_0 .net *"_s10", 7 0, L_0x7f83d3d7eb40;  1 drivers
L_0x10bc8c050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d272e0_0 .net *"_s13", 1 0, L_0x10bc8c050;  1 drivers
v0x7f83d3d27ca0_0 .net *"_s2", 7 0, L_0x7f83d3d7e850;  1 drivers
L_0x10bc8c008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d2de10_0 .net *"_s5", 1 0, L_0x10bc8c008;  1 drivers
v0x7f83d3d1eea0_0 .net *"_s8", 7 0, L_0x7f83d3d7ea60;  1 drivers
o0x10bc5b128 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7f83d3d21d40_0 .net "addr_a", 5 0, o0x10bc5b128;  0 drivers
o0x10bc5b158 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x7f83d3d20b20_0 .net "addr_b", 5 0, o0x10bc5b158;  0 drivers
o0x10bc5b188 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f83d3d21480_0 .net "clk", 0 0, o0x10bc5b188;  0 drivers
o0x10bc5b1b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7f83d3d291f0_0 .net "din_a", 7 0, o0x10bc5b1b8;  0 drivers
v0x7f83d3d2c710_0 .net "dout_a", 7 0, L_0x7f83d3d7e9b0;  1 drivers
v0x7f83d3d1aaa0_0 .net "dout_b", 7 0, L_0x7f83d3d7eca0;  1 drivers
v0x7f83d3d565d0_0 .var "q_addr_a", 5 0;
v0x7f83d3d53980_0 .var "q_addr_b", 5 0;
v0x7f83d3d53a50 .array "ram", 0 63, 7 0;
o0x10bc5b2a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f83d3d53470_0 .net "we", 0 0, o0x10bc5b2a8;  0 drivers
E_0x7f83d3c4f9c0 .event posedge, v0x7f83d3d21480_0;
L_0x7f83d3d7e770 .array/port v0x7f83d3d53a50, L_0x7f83d3d7e850;
L_0x7f83d3d7e850 .concat [ 6 2 0 0], v0x7f83d3d565d0_0, L_0x10bc8c008;
L_0x7f83d3d7ea60 .array/port v0x7f83d3d53a50, L_0x7f83d3d7eb40;
L_0x7f83d3d7eb40 .concat [ 6 2 0 0], v0x7f83d3d53980_0, L_0x10bc8c050;
S_0x7f83d3c4da00 .scope module, "testbench" "testbench" 3 7;
 .timescale -9 -12;
v0x7f83d3d7e620_0 .var "clk", 0 0;
v0x7f83d3d7e6e0_0 .var "rst", 0 0;
S_0x7f83d3d67da0 .scope module, "top" "riscv_top" 3 12, 4 8 0, S_0x7f83d3c4da00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EXCLK"
    .port_info 1 /INPUT 1 "btnC"
    .port_info 2 /OUTPUT 1 "Tx"
    .port_info 3 /INPUT 1 "Rx"
    .port_info 4 /OUTPUT 1 "led"
P_0x7f83d3d64d50 .param/l "RAM_ADDR_WIDTH" 1 4 22, +C4<00000000000000000000000000010001>;
P_0x7f83d3d64d90 .param/l "SIM" 0 4 10, +C4<00000000000000000000000000000001>;
P_0x7f83d3d64dd0 .param/l "SYS_CLK_FREQ" 1 4 20, +C4<00000101111101011110000100000000>;
P_0x7f83d3d64e10 .param/l "UART_BAUD_RATE" 1 4 21, +C4<00000000000000011100001000000000>;
L_0x7f83d3d7ed50 .functor BUFZ 1, v0x7f83d3d7e620_0, C4<0>, C4<0>, C4<0>;
L_0x7f83d3d7f480 .functor NOT 1, L_0x7f83d3d870c0, C4<0>, C4<0>, C4<0>;
L_0x7f83d3d86780 .functor BUFZ 1, L_0x7f83d3d870c0, C4<0>, C4<0>, C4<0>;
L_0x7f83d3d86830 .functor BUFZ 8, L_0x7f83d3d87160, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x10bc8ca70 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x7f83d3d86a50 .functor AND 32, L_0x7f83d3d868e0, L_0x10bc8ca70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7f83d3d86be0 .functor BUFZ 1, L_0x7f83d3d86b00, C4<0>, C4<0>, C4<0>;
L_0x7f83d3d86f50 .functor BUFZ 8, L_0x7f83d3d7f360, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7f83d3d7c480_0 .net "EXCLK", 0 0, v0x7f83d3d7e620_0;  1 drivers
o0x10bc5c3b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f83d3d7c510_0 .net "Rx", 0 0, o0x10bc5c3b8;  0 drivers
v0x7f83d3d7c5a0_0 .net "Tx", 0 0, L_0x7f83d3d826d0;  1 drivers
L_0x10bc8c1b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d7c630_0 .net/2u *"_s10", 0 0, L_0x10bc8c1b8;  1 drivers
L_0x10bc8c200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d7c6c0_0 .net/2u *"_s12", 0 0, L_0x10bc8c200;  1 drivers
v0x7f83d3d7c790_0 .net *"_s21", 1 0, L_0x7f83d3d863a0;  1 drivers
L_0x10bc8c950 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d7c820_0 .net/2u *"_s22", 1 0, L_0x10bc8c950;  1 drivers
v0x7f83d3d7c8b0_0 .net *"_s24", 0 0, L_0x7f83d3d864c0;  1 drivers
L_0x10bc8c998 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d7c940_0 .net/2u *"_s26", 0 0, L_0x10bc8c998;  1 drivers
L_0x10bc8c9e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d7ca50_0 .net/2u *"_s28", 0 0, L_0x10bc8c9e0;  1 drivers
v0x7f83d3d7cae0_0 .net *"_s36", 31 0, L_0x7f83d3d868e0;  1 drivers
L_0x10bc8ca28 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d7cb70_0 .net *"_s39", 30 0, L_0x10bc8ca28;  1 drivers
v0x7f83d3d7cc00_0 .net/2u *"_s40", 31 0, L_0x10bc8ca70;  1 drivers
v0x7f83d3d7cc90_0 .net *"_s42", 31 0, L_0x7f83d3d86a50;  1 drivers
L_0x10bc8cab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d7cd20_0 .net/2u *"_s48", 0 0, L_0x10bc8cab8;  1 drivers
v0x7f83d3d7cdb0_0 .net *"_s5", 1 0, L_0x7f83d3d7f530;  1 drivers
L_0x10bc8cb00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d7ce60_0 .net/2u *"_s50", 0 0, L_0x10bc8cb00;  1 drivers
v0x7f83d3d7cff0_0 .net *"_s54", 31 0, L_0x7f83d3d86dd0;  1 drivers
L_0x10bc8cb48 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d7d080_0 .net *"_s57", 14 0, L_0x10bc8cb48;  1 drivers
L_0x10bc8c170 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d7d130_0 .net/2u *"_s6", 1 0, L_0x10bc8c170;  1 drivers
v0x7f83d3d7d1e0_0 .net *"_s8", 0 0, L_0x7f83d3d7f5d0;  1 drivers
v0x7f83d3d7d280_0 .net "btnC", 0 0, v0x7f83d3d7e6e0_0;  1 drivers
v0x7f83d3d7d320_0 .net "clk", 0 0, L_0x7f83d3d7ed50;  1 drivers
o0x10bc5dee8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f83d3d7d3b0_0 .net "cpu_dbgreg_dout", 31 0, o0x10bc5dee8;  0 drivers
RS_0x10bc5ff28 .resolv tri, v0x7f83d3d777a0_0, L_0x7f83d3d7f970;
v0x7f83d3d7d470_0 .net8 "cpu_ram_a", 31 0, RS_0x10bc5ff28;  2 drivers
v0x7f83d3d7d500_0 .net "cpu_ram_din", 7 0, L_0x7f83d3d87300;  1 drivers
v0x7f83d3d7d5d0_0 .net "cpu_ram_dout", 7 0, v0x7f83d3d77b30_0;  1 drivers
v0x7f83d3d7d6a0_0 .net "cpu_ram_wr", 0 0, v0x7f83d3d77ee0_0;  1 drivers
v0x7f83d3d7d770_0 .net "cpu_rdy", 0 0, L_0x7f83d3d86c90;  1 drivers
v0x7f83d3d7d800_0 .net "cpumc_a", 31 0, L_0x7f83d3d86eb0;  1 drivers
v0x7f83d3d7d890_0 .net "cpumc_din", 7 0, L_0x7f83d3d87160;  1 drivers
v0x7f83d3d7d960_0 .net "cpumc_wr", 0 0, L_0x7f83d3d870c0;  1 drivers
v0x7f83d3d7d9f0_0 .net "hci_active", 0 0, L_0x7f83d3d86b00;  1 drivers
v0x7f83d3d7cef0_0 .net "hci_active_out", 0 0, L_0x7f83d3d81e80;  1 drivers
v0x7f83d3d7dc80_0 .net "hci_io_din", 7 0, L_0x7f83d3d86830;  1 drivers
v0x7f83d3d7dd10_0 .net "hci_io_dout", 7 0, v0x7f83d3d6ff80_0;  1 drivers
v0x7f83d3d7dda0_0 .net "hci_io_en", 0 0, L_0x7f83d3d865e0;  1 drivers
v0x7f83d3d7de30_0 .net "hci_io_sel", 2 0, L_0x7f83d3d862c0;  1 drivers
v0x7f83d3d7dec0_0 .net "hci_io_wr", 0 0, L_0x7f83d3d86780;  1 drivers
v0x7f83d3d7df70_0 .net "hci_ram_a", 16 0, v0x7f83d3d706b0_0;  1 drivers
v0x7f83d3d7e020_0 .net "hci_ram_din", 7 0, L_0x7f83d3d86f50;  1 drivers
v0x7f83d3d7e0d0_0 .net "hci_ram_dout", 7 0, L_0x7f83d3d86120;  1 drivers
v0x7f83d3d7e180_0 .net "hci_ram_wr", 0 0, v0x7f83d3d71090_0;  1 drivers
v0x7f83d3d7e230_0 .net "led", 0 0, L_0x7f83d3d86be0;  1 drivers
v0x7f83d3d7e2c0_0 .net "ram_a", 16 0, L_0x7f83d3d7f890;  1 drivers
v0x7f83d3d7e390_0 .net "ram_dout", 7 0, L_0x7f83d3d7f360;  1 drivers
v0x7f83d3d7e420_0 .net "ram_en", 0 0, L_0x7f83d3d7f6f0;  1 drivers
v0x7f83d3d7e4d0_0 .var "rst", 0 0;
v0x7f83d3d7e560_0 .var "rst_delay", 0 0;
E_0x7f83d3d266f0 .event posedge, v0x7f83d3d7d280_0, v0x7f83d3d2f7e0_0;
L_0x7f83d3d7f530 .part L_0x7f83d3d86eb0, 16, 2;
L_0x7f83d3d7f5d0 .cmp/eq 2, L_0x7f83d3d7f530, L_0x10bc8c170;
L_0x7f83d3d7f6f0 .functor MUXZ 1, L_0x10bc8c200, L_0x10bc8c1b8, L_0x7f83d3d7f5d0, C4<>;
L_0x7f83d3d7f890 .part L_0x7f83d3d86eb0, 0, 17;
L_0x7f83d3d862c0 .part L_0x7f83d3d86eb0, 0, 3;
L_0x7f83d3d863a0 .part L_0x7f83d3d86eb0, 16, 2;
L_0x7f83d3d864c0 .cmp/eq 2, L_0x7f83d3d863a0, L_0x10bc8c950;
L_0x7f83d3d865e0 .functor MUXZ 1, L_0x10bc8c9e0, L_0x10bc8c998, L_0x7f83d3d864c0, C4<>;
L_0x7f83d3d868e0 .concat [ 1 31 0 0], L_0x7f83d3d81e80, L_0x10bc8ca28;
L_0x7f83d3d86b00 .part L_0x7f83d3d86a50, 0, 1;
L_0x7f83d3d86c90 .functor MUXZ 1, L_0x10bc8cb00, L_0x10bc8cab8, L_0x7f83d3d86b00, C4<>;
L_0x7f83d3d86dd0 .concat [ 17 15 0 0], v0x7f83d3d706b0_0, L_0x10bc8cb48;
L_0x7f83d3d86eb0 .functor MUXZ 32, RS_0x10bc5ff28, L_0x7f83d3d86dd0, L_0x7f83d3d86b00, C4<>;
L_0x7f83d3d870c0 .functor MUXZ 1, v0x7f83d3d77ee0_0, v0x7f83d3d71090_0, L_0x7f83d3d86b00, C4<>;
L_0x7f83d3d87160 .functor MUXZ 8, v0x7f83d3d77b30_0, L_0x7f83d3d86120, L_0x7f83d3d86b00, C4<>;
L_0x7f83d3d87300 .functor MUXZ 8, L_0x7f83d3d7f360, v0x7f83d3d6ff80_0, L_0x7f83d3d865e0, C4<>;
S_0x7f83d3d65a90 .scope module, "hci0" "hci" 4 122, 5 33 0, S_0x7f83d3d67da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "tx"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 1 "active"
    .port_info 5 /OUTPUT 1 "ram_wr"
    .port_info 6 /OUTPUT 17 "ram_a"
    .port_info 7 /INPUT 8 "ram_din"
    .port_info 8 /OUTPUT 8 "ram_dout"
    .port_info 9 /INPUT 3 "io_sel"
    .port_info 10 /INPUT 1 "io_en"
    .port_info 11 /INPUT 8 "io_din"
    .port_info 12 /OUTPUT 8 "io_dout"
    .port_info 13 /INPUT 1 "io_wr"
    .port_info 14 /INPUT 32 "cpu_dbgreg_din"
P_0x7f83d5000000 .param/l "BAUD_RATE" 0 5 37, +C4<00000000000000011100001000000000>;
P_0x7f83d5000040 .param/l "DBG_UART_PARITY_ERR" 1 5 72, +C4<00000000000000000000000000000000>;
P_0x7f83d5000080 .param/l "DBG_UNKNOWN_OPCODE" 1 5 73, +C4<00000000000000000000000000000001>;
P_0x7f83d50000c0 .param/l "IO_IN_BUF_WIDTH" 1 5 109, +C4<00000000000000000000000000001010>;
P_0x7f83d5000100 .param/l "OP_CPU_REG_RD" 1 5 60, C4<00000001>;
P_0x7f83d5000140 .param/l "OP_CPU_REG_WR" 1 5 61, C4<00000010>;
P_0x7f83d5000180 .param/l "OP_DBG_BRK" 1 5 62, C4<00000011>;
P_0x7f83d50001c0 .param/l "OP_DBG_RUN" 1 5 63, C4<00000100>;
P_0x7f83d5000200 .param/l "OP_DISABLE" 1 5 69, C4<00001011>;
P_0x7f83d5000240 .param/l "OP_ECHO" 1 5 59, C4<00000000>;
P_0x7f83d5000280 .param/l "OP_IO_IN" 1 5 64, C4<00000101>;
P_0x7f83d50002c0 .param/l "OP_MEM_RD" 1 5 67, C4<00001001>;
P_0x7f83d5000300 .param/l "OP_MEM_WR" 1 5 68, C4<00001010>;
P_0x7f83d5000340 .param/l "OP_QUERY_DBG_BRK" 1 5 65, C4<00000111>;
P_0x7f83d5000380 .param/l "OP_QUERY_ERR_CODE" 1 5 66, C4<00001000>;
P_0x7f83d50003c0 .param/l "RAM_ADDR_WIDTH" 0 5 36, +C4<00000000000000000000000000010001>;
P_0x7f83d5000400 .param/l "SYS_CLK_FREQ" 0 5 35, +C4<00000101111101011110000100000000>;
P_0x7f83d5000440 .param/l "S_CPU_REG_RD_STG0" 1 5 82, C4<00110>;
P_0x7f83d5000480 .param/l "S_CPU_REG_RD_STG1" 1 5 83, C4<00111>;
P_0x7f83d50004c0 .param/l "S_DECODE" 1 5 77, C4<00001>;
P_0x7f83d5000500 .param/l "S_DISABLE" 1 5 89, C4<10000>;
P_0x7f83d5000540 .param/l "S_DISABLED" 1 5 76, C4<00000>;
P_0x7f83d5000580 .param/l "S_ECHO_STG_0" 1 5 78, C4<00010>;
P_0x7f83d50005c0 .param/l "S_ECHO_STG_1" 1 5 79, C4<00011>;
P_0x7f83d5000600 .param/l "S_IO_IN_STG_0" 1 5 80, C4<00100>;
P_0x7f83d5000640 .param/l "S_IO_IN_STG_1" 1 5 81, C4<00101>;
P_0x7f83d5000680 .param/l "S_MEM_RD_STG_0" 1 5 85, C4<01001>;
P_0x7f83d50006c0 .param/l "S_MEM_RD_STG_1" 1 5 86, C4<01010>;
P_0x7f83d5000700 .param/l "S_MEM_WR_STG_0" 1 5 87, C4<01011>;
P_0x7f83d5000740 .param/l "S_MEM_WR_STG_1" 1 5 88, C4<01100>;
P_0x7f83d5000780 .param/l "S_QUERY_ERR_CODE" 1 5 84, C4<01000>;
L_0x7f83d3d86120 .functor BUFZ 8, L_0x7f83d3d83ea0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x10bc8c3b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d6f570_0 .net/2u *"_s12", 31 0, L_0x10bc8c3b0;  1 drivers
v0x7f83d3d6f600_0 .net *"_s14", 31 0, L_0x7f83d3d81880;  1 drivers
L_0x10bc8c908 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d6f690_0 .net/2u *"_s18", 4 0, L_0x10bc8c908;  1 drivers
v0x7f83d3d6f720_0 .net "active", 0 0, L_0x7f83d3d81e80;  alias, 1 drivers
v0x7f83d3d6f7b0_0 .net "clk", 0 0, L_0x7f83d3d7ed50;  alias, 1 drivers
v0x7f83d3d6f840_0 .net "cpu_dbgreg_din", 31 0, o0x10bc5dee8;  alias, 0 drivers
v0x7f83d3d6f8d0 .array "cpu_dbgreg_seg", 0 3;
v0x7f83d3d6f8d0_0 .net v0x7f83d3d6f8d0 0, 7 0, L_0x7f83d3d817e0; 1 drivers
v0x7f83d3d6f8d0_1 .net v0x7f83d3d6f8d0 1, 7 0, L_0x7f83d3d816c0; 1 drivers
v0x7f83d3d6f8d0_2 .net v0x7f83d3d6f8d0 2, 7 0, L_0x7f83d3d81620; 1 drivers
v0x7f83d3d6f8d0_3 .net v0x7f83d3d6f8d0 3, 7 0, L_0x7f83d3d81580; 1 drivers
v0x7f83d3d6f960_0 .var "d_addr", 16 0;
v0x7f83d3d6f9f0_0 .net "d_cpu_cycle_cnt", 31 0, L_0x7f83d3d81980;  1 drivers
v0x7f83d3d6fb00_0 .var "d_decode_cnt", 2 0;
v0x7f83d3d6fb90_0 .var "d_err_code", 1 0;
v0x7f83d3d6fc20_0 .var "d_execute_cnt", 16 0;
v0x7f83d3d6fcb0_0 .var "d_io_dout", 7 0;
v0x7f83d3d6fd40_0 .var "d_io_in_wr_data", 7 0;
v0x7f83d3d6fdd0_0 .var "d_io_in_wr_en", 0 0;
v0x7f83d3d6fe60_0 .var "d_state", 4 0;
v0x7f83d3d6fef0_0 .var "d_tx_data", 7 0;
v0x7f83d3d70080_0 .var "d_wr_en", 0 0;
v0x7f83d3d70110_0 .net "io_din", 7 0, L_0x7f83d3d86830;  alias, 1 drivers
v0x7f83d3d701a0_0 .net "io_dout", 7 0, v0x7f83d3d6ff80_0;  alias, 1 drivers
v0x7f83d3d70230_0 .net "io_en", 0 0, L_0x7f83d3d865e0;  alias, 1 drivers
v0x7f83d3d702c0_0 .net "io_in_empty", 0 0, L_0x7f83d3d81470;  1 drivers
v0x7f83d3d70350_0 .net "io_in_full", 0 0, L_0x7f83d3d81400;  1 drivers
v0x7f83d3d703e0_0 .net "io_in_rd_data", 7 0, L_0x7f83d3d80f30;  1 drivers
v0x7f83d3d70470_0 .var "io_in_rd_en", 0 0;
v0x7f83d3d70500_0 .net "io_sel", 2 0, L_0x7f83d3d862c0;  alias, 1 drivers
v0x7f83d3d70590_0 .net "io_wr", 0 0, L_0x7f83d3d86780;  alias, 1 drivers
v0x7f83d3d70620_0 .net "parity_err", 0 0, L_0x7f83d3d81ae0;  1 drivers
v0x7f83d3d706b0_0 .var "q_addr", 16 0;
v0x7f83d3d70740_0 .var "q_cpu_cycle_cnt", 31 0;
v0x7f83d3d707d0_0 .var "q_decode_cnt", 2 0;
v0x7f83d3d70860_0 .var "q_err_code", 1 0;
v0x7f83d3d708f0_0 .var "q_execute_cnt", 16 0;
v0x7f83d3d6ff80_0 .var "q_io_dout", 7 0;
v0x7f83d3d70b80_0 .var "q_io_en", 0 0;
v0x7f83d3d70c10_0 .var "q_io_in_wr_data", 7 0;
v0x7f83d3d70ca0_0 .var "q_io_in_wr_en", 0 0;
v0x7f83d3d70d30_0 .var "q_state", 4 0;
v0x7f83d3d70dc0_0 .var "q_tx_data", 7 0;
v0x7f83d3d70e50_0 .var "q_wr_en", 0 0;
v0x7f83d3d70ee0_0 .net "ram_a", 16 0, v0x7f83d3d706b0_0;  alias, 1 drivers
v0x7f83d3d70f70_0 .net "ram_din", 7 0, L_0x7f83d3d86f50;  alias, 1 drivers
v0x7f83d3d71000_0 .net "ram_dout", 7 0, L_0x7f83d3d86120;  alias, 1 drivers
v0x7f83d3d71090_0 .var "ram_wr", 0 0;
v0x7f83d3d71120_0 .net "rd_data", 7 0, L_0x7f83d3d83ea0;  1 drivers
v0x7f83d3d711b0_0 .var "rd_en", 0 0;
v0x7f83d3d71240_0 .net "rst", 0 0, v0x7f83d3d7e4d0_0;  1 drivers
v0x7f83d3d712d0_0 .net "rx", 0 0, o0x10bc5c3b8;  alias, 0 drivers
v0x7f83d3d71360_0 .net "rx_empty", 0 0, L_0x7f83d3d843a0;  1 drivers
v0x7f83d3d71430_0 .net "tx", 0 0, L_0x7f83d3d826d0;  alias, 1 drivers
v0x7f83d3d71500_0 .net "tx_full", 0 0, L_0x7f83d3d85d70;  1 drivers
E_0x7f83d3d069a0/0 .event edge, v0x7f83d3d70d30_0, v0x7f83d3d707d0_0, v0x7f83d3d708f0_0, v0x7f83d3d706b0_0;
E_0x7f83d3d069a0/1 .event edge, v0x7f83d3d70860_0, v0x7f83d3d6ea80_0, v0x7f83d3d70b80_0, v0x7f83d3d70230_0;
E_0x7f83d3d069a0/2 .event edge, v0x7f83d3d70590_0, v0x7f83d3d70500_0, v0x7f83d3d6e010_0, v0x7f83d3d70110_0;
E_0x7f83d3d069a0/3 .event edge, v0x7f83d3d1c8a0_0, v0x7f83d3d6af60_0, v0x7f83d3d54010_0, v0x7f83d3d6b4c0_0;
E_0x7f83d3d069a0/4 .event edge, v0x7f83d3d6fc20_0, v0x7f83d3d6f8d0_0, v0x7f83d3d6f8d0_1, v0x7f83d3d6f8d0_2;
E_0x7f83d3d069a0/5 .event edge, v0x7f83d3d6f8d0_3, v0x7f83d3d70f70_0;
E_0x7f83d3d069a0 .event/or E_0x7f83d3d069a0/0, E_0x7f83d3d069a0/1, E_0x7f83d3d069a0/2, E_0x7f83d3d069a0/3, E_0x7f83d3d069a0/4, E_0x7f83d3d069a0/5;
E_0x7f83d3d068d0/0 .event edge, v0x7f83d3d70230_0, v0x7f83d3d70590_0, v0x7f83d3d70500_0, v0x7f83d3d45210_0;
E_0x7f83d3d068d0/1 .event edge, v0x7f83d3d70740_0;
E_0x7f83d3d068d0 .event/or E_0x7f83d3d068d0/0, E_0x7f83d3d068d0/1;
L_0x7f83d3d81580 .part o0x10bc5dee8, 24, 8;
L_0x7f83d3d81620 .part o0x10bc5dee8, 16, 8;
L_0x7f83d3d816c0 .part o0x10bc5dee8, 8, 8;
L_0x7f83d3d817e0 .part o0x10bc5dee8, 0, 8;
L_0x7f83d3d81880 .arith/sum 32, v0x7f83d3d70740_0, L_0x10bc8c3b0;
L_0x7f83d3d81980 .functor MUXZ 32, L_0x7f83d3d81880, v0x7f83d3d70740_0, L_0x7f83d3d81e80, C4<>;
L_0x7f83d3d81e80 .cmp/ne 5, v0x7f83d3d70d30_0, L_0x10bc8c908;
S_0x7f83d3d1daf0 .scope module, "io_in_fifo" "fifo" 5 121, 6 27 0, S_0x7f83d3d65a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x7f83d3d4b6b0 .param/l "ADDR_BITS" 0 6 30, +C4<00000000000000000000000000001010>;
P_0x7f83d3d4b6f0 .param/l "DATA_BITS" 0 6 29, +C4<00000000000000000000000000001000>;
L_0x7f83d3d7fa80 .functor AND 1, v0x7f83d3d70470_0, L_0x7f83d3d7f9e0, C4<1>, C4<1>;
L_0x7f83d3d7fc10 .functor AND 1, v0x7f83d3d70ca0_0, L_0x7f83d3d7fb70, C4<1>, C4<1>;
L_0x7f83d3d80670 .functor AND 1, v0x7f83d3d34db0_0, L_0x7f83d3d80550, C4<1>, C4<1>;
L_0x7f83d3d80940 .functor AND 1, L_0x7f83d3d808a0, L_0x7f83d3d7fa80, C4<1>, C4<1>;
L_0x7f83d3d809f0 .functor OR 1, L_0x7f83d3d80670, L_0x7f83d3d80940, C4<0>, C4<0>;
L_0x7f83d3d80ca0 .functor AND 1, v0x7f83d3d34e40_0, L_0x7f83d3d80b10, C4<1>, C4<1>;
L_0x7f83d3d80c30 .functor AND 1, L_0x7f83d3d80e90, L_0x7f83d3d7fc10, C4<1>, C4<1>;
L_0x7f83d3d80ff0 .functor OR 1, L_0x7f83d3d80ca0, L_0x7f83d3d80c30, C4<0>, C4<0>;
L_0x7f83d3d80f30 .functor BUFZ 8, L_0x7f83d3d810e0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f83d3d81400 .functor BUFZ 1, v0x7f83d3d34e40_0, C4<0>, C4<0>, C4<0>;
L_0x7f83d3d81470 .functor BUFZ 1, v0x7f83d3d34db0_0, C4<0>, C4<0>, C4<0>;
v0x7f83d3d3c210_0 .net *"_s1", 0 0, L_0x7f83d3d7f9e0;  1 drivers
v0x7f83d3d404c0_0 .net *"_s10", 9 0, L_0x7f83d3d7fda0;  1 drivers
v0x7f83d3d1e380_0 .net *"_s14", 7 0, L_0x7f83d3d80000;  1 drivers
v0x7f83d3d35760_0 .net *"_s16", 11 0, L_0x7f83d3d800a0;  1 drivers
L_0x10bc8c290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d352b0_0 .net *"_s19", 1 0, L_0x10bc8c290;  1 drivers
L_0x10bc8c2d8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d35c10_0 .net/2u *"_s22", 9 0, L_0x10bc8c2d8;  1 drivers
v0x7f83d3d1bc30_0 .net *"_s24", 9 0, L_0x7f83d3d802e0;  1 drivers
v0x7f83d3d1bcc0_0 .net *"_s31", 0 0, L_0x7f83d3d80550;  1 drivers
v0x7f83d3d68810_0 .net *"_s32", 0 0, L_0x7f83d3d80670;  1 drivers
v0x7f83d3d688a0_0 .net *"_s34", 9 0, L_0x7f83d3d80720;  1 drivers
v0x7f83d3d364e0_0 .net *"_s36", 0 0, L_0x7f83d3d808a0;  1 drivers
v0x7f83d3d36570_0 .net *"_s38", 0 0, L_0x7f83d3d80940;  1 drivers
v0x7f83d3d4e740_0 .net *"_s43", 0 0, L_0x7f83d3d80b10;  1 drivers
v0x7f83d3d4e7d0_0 .net *"_s44", 0 0, L_0x7f83d3d80ca0;  1 drivers
v0x7f83d3d4ce90_0 .net *"_s46", 9 0, L_0x7f83d3d80d10;  1 drivers
v0x7f83d3d4cf20_0 .net *"_s48", 0 0, L_0x7f83d3d80e90;  1 drivers
v0x7f83d3d469f0_0 .net *"_s5", 0 0, L_0x7f83d3d7fb70;  1 drivers
v0x7f83d3d46a80_0 .net *"_s50", 0 0, L_0x7f83d3d80c30;  1 drivers
v0x7f83d3d38940_0 .net *"_s54", 7 0, L_0x7f83d3d810e0;  1 drivers
v0x7f83d3d389d0_0 .net *"_s56", 11 0, L_0x7f83d3d81180;  1 drivers
L_0x10bc8c368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d31000_0 .net *"_s59", 1 0, L_0x10bc8c368;  1 drivers
L_0x10bc8c248 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d31090_0 .net/2u *"_s8", 9 0, L_0x10bc8c248;  1 drivers
L_0x10bc8c320 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d2f750_0 .net "addr_bits_wide_1", 9 0, L_0x10bc8c320;  1 drivers
v0x7f83d3d2f7e0_0 .net "clk", 0 0, L_0x7f83d3d7ed50;  alias, 1 drivers
v0x7f83d3d693e0_0 .net "d_data", 7 0, L_0x7f83d3d801c0;  1 drivers
v0x7f83d3d69470_0 .net "d_empty", 0 0, L_0x7f83d3d809f0;  1 drivers
v0x7f83d3d68ff0_0 .net "d_full", 0 0, L_0x7f83d3d80ff0;  1 drivers
v0x7f83d3d69080_0 .net "d_rd_ptr", 9 0, L_0x7f83d3d803e0;  1 drivers
v0x7f83d3d1c810_0 .net "d_wr_ptr", 9 0, L_0x7f83d3d7fea0;  1 drivers
v0x7f83d3d1c8a0_0 .net "empty", 0 0, L_0x7f83d3d81470;  alias, 1 drivers
v0x7f83d3d54010_0 .net "full", 0 0, L_0x7f83d3d81400;  alias, 1 drivers
v0x7f83d3d540a0 .array "q_data_array", 0 1023, 7 0;
v0x7f83d3d34db0_0 .var "q_empty", 0 0;
v0x7f83d3d34e40_0 .var "q_full", 0 0;
v0x7f83d3d03480_0 .var "q_rd_ptr", 9 0;
v0x7f83d3d45180_0 .var "q_wr_ptr", 9 0;
v0x7f83d3d45210_0 .net "rd_data", 7 0, L_0x7f83d3d80f30;  alias, 1 drivers
v0x7f83d3d43ba0_0 .net "rd_en", 0 0, v0x7f83d3d70470_0;  1 drivers
v0x7f83d3d43c30_0 .net "rd_en_prot", 0 0, L_0x7f83d3d7fa80;  1 drivers
v0x7f83d3d36c60_0 .net "reset", 0 0, v0x7f83d3d7e4d0_0;  alias, 1 drivers
v0x7f83d3d36cf0_0 .net "wr_data", 7 0, v0x7f83d3d70c10_0;  1 drivers
v0x7f83d3d4ea80_0 .net "wr_en", 0 0, v0x7f83d3d70ca0_0;  1 drivers
v0x7f83d3d4eb10_0 .net "wr_en_prot", 0 0, L_0x7f83d3d7fc10;  1 drivers
E_0x7f83d3d07020 .event posedge, v0x7f83d3d2f7e0_0;
L_0x7f83d3d7f9e0 .reduce/nor v0x7f83d3d34db0_0;
L_0x7f83d3d7fb70 .reduce/nor v0x7f83d3d34e40_0;
L_0x7f83d3d7fda0 .arith/sum 10, v0x7f83d3d45180_0, L_0x10bc8c248;
L_0x7f83d3d7fea0 .functor MUXZ 10, v0x7f83d3d45180_0, L_0x7f83d3d7fda0, L_0x7f83d3d7fc10, C4<>;
L_0x7f83d3d80000 .array/port v0x7f83d3d540a0, L_0x7f83d3d800a0;
L_0x7f83d3d800a0 .concat [ 10 2 0 0], v0x7f83d3d45180_0, L_0x10bc8c290;
L_0x7f83d3d801c0 .functor MUXZ 8, L_0x7f83d3d80000, v0x7f83d3d70c10_0, L_0x7f83d3d7fc10, C4<>;
L_0x7f83d3d802e0 .arith/sum 10, v0x7f83d3d03480_0, L_0x10bc8c2d8;
L_0x7f83d3d803e0 .functor MUXZ 10, v0x7f83d3d03480_0, L_0x7f83d3d802e0, L_0x7f83d3d7fa80, C4<>;
L_0x7f83d3d80550 .reduce/nor L_0x7f83d3d7fc10;
L_0x7f83d3d80720 .arith/sub 10, v0x7f83d3d45180_0, v0x7f83d3d03480_0;
L_0x7f83d3d808a0 .cmp/eq 10, L_0x7f83d3d80720, L_0x10bc8c320;
L_0x7f83d3d80b10 .reduce/nor L_0x7f83d3d7fa80;
L_0x7f83d3d80d10 .arith/sub 10, v0x7f83d3d03480_0, v0x7f83d3d45180_0;
L_0x7f83d3d80e90 .cmp/eq 10, L_0x7f83d3d80d10, L_0x10bc8c320;
L_0x7f83d3d810e0 .array/port v0x7f83d3d540a0, L_0x7f83d3d81180;
L_0x7f83d3d81180 .concat [ 10 2 0 0], v0x7f83d3d03480_0, L_0x10bc8c368;
S_0x7f83d3d1c3b0 .scope module, "uart_blk" "uart" 5 186, 7 32 0, S_0x7f83d3d65a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rx"
    .port_info 3 /INPUT 8 "tx_data"
    .port_info 4 /INPUT 1 "rd_en"
    .port_info 5 /INPUT 1 "wr_en"
    .port_info 6 /OUTPUT 1 "tx"
    .port_info 7 /OUTPUT 8 "rx_data"
    .port_info 8 /OUTPUT 1 "rx_empty"
    .port_info 9 /OUTPUT 1 "tx_full"
    .port_info 10 /OUTPUT 1 "parity_err"
P_0x7f83d3d1dfb0 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 1 7 54, +C4<00000000000000000000000000010000>;
P_0x7f83d3d1dff0 .param/l "BAUD_RATE" 0 7 35, +C4<00000000000000011100001000000000>;
P_0x7f83d3d1e030 .param/l "DATA_BITS" 0 7 36, +C4<00000000000000000000000000001000>;
P_0x7f83d3d1e070 .param/l "PARITY_MODE" 0 7 38, +C4<00000000000000000000000000000001>;
P_0x7f83d3d1e0b0 .param/l "STOP_BITS" 0 7 37, +C4<00000000000000000000000000000001>;
P_0x7f83d3d1e0f0 .param/l "SYS_CLK_FREQ" 0 7 34, +C4<00000101111101011110000100000000>;
L_0x7f83d3d81ae0 .functor BUFZ 1, v0x7f83d3d6eb10_0, C4<0>, C4<0>, C4<0>;
L_0x7f83d3d81b90 .functor OR 1, v0x7f83d3d6eb10_0, v0x7f83d3d66260_0, C4<0>, C4<0>;
L_0x7f83d3d82850 .functor NOT 1, L_0x7f83d3d85de0, C4<0>, C4<0>, C4<0>;
v0x7f83d3d6e8d0_0 .net "baud_clk_tick", 0 0, L_0x7f83d3d823c0;  1 drivers
v0x7f83d3d6e960_0 .net "clk", 0 0, L_0x7f83d3d7ed50;  alias, 1 drivers
v0x7f83d3d6e9f0_0 .net "d_rx_parity_err", 0 0, L_0x7f83d3d81b90;  1 drivers
v0x7f83d3d6ea80_0 .net "parity_err", 0 0, L_0x7f83d3d81ae0;  alias, 1 drivers
v0x7f83d3d6eb10_0 .var "q_rx_parity_err", 0 0;
v0x7f83d3d6eba0_0 .net "rd_en", 0 0, v0x7f83d3d711b0_0;  1 drivers
v0x7f83d3d6ec30_0 .net "reset", 0 0, v0x7f83d3d7e4d0_0;  alias, 1 drivers
v0x7f83d3d6ecc0_0 .net "rx", 0 0, o0x10bc5c3b8;  alias, 0 drivers
v0x7f83d3d6ed50_0 .net "rx_data", 7 0, L_0x7f83d3d83ea0;  alias, 1 drivers
v0x7f83d3d6ede0_0 .net "rx_done_tick", 0 0, v0x7f83d3d675c0_0;  1 drivers
v0x7f83d3d6ee70_0 .net "rx_empty", 0 0, L_0x7f83d3d843a0;  alias, 1 drivers
v0x7f83d3d6ef00_0 .net "rx_fifo_wr_data", 7 0, v0x7f83d3d30480_0;  1 drivers
v0x7f83d3d6ef90_0 .net "rx_parity_err", 0 0, v0x7f83d3d66260_0;  1 drivers
v0x7f83d3d6f020_0 .net "tx", 0 0, L_0x7f83d3d826d0;  alias, 1 drivers
v0x7f83d3d6f0b0_0 .net "tx_data", 7 0, v0x7f83d3d70dc0_0;  1 drivers
v0x7f83d3d6f140_0 .net "tx_done_tick", 0 0, v0x7f83d3d6c630_0;  1 drivers
v0x7f83d3d6f1d0_0 .net "tx_fifo_empty", 0 0, L_0x7f83d3d85de0;  1 drivers
v0x7f83d3d6f360_0 .net "tx_fifo_rd_data", 7 0, L_0x7f83d3d858e0;  1 drivers
v0x7f83d3d6f3f0_0 .net "tx_full", 0 0, L_0x7f83d3d85d70;  alias, 1 drivers
v0x7f83d3d6f480_0 .net "wr_en", 0 0, v0x7f83d3d70e50_0;  1 drivers
S_0x7f83d3d4db40 .scope module, "uart_baud_clk_blk" "uart_baud_clk" 7 84, 8 29 0, S_0x7f83d3d1c3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "baud_clk_tick"
P_0x7f83d3d3f210 .param/l "BAUD" 0 8 32, +C4<00000000000000011100001000000000>;
P_0x7f83d3d3f250 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 8 33, +C4<00000000000000000000000000010000>;
P_0x7f83d3d3f290 .param/l "CLKS_PER_OVERSAMPLE_TICK" 1 8 41, C4<0000000000110110>;
P_0x7f83d3d3f2d0 .param/l "SYS_CLK_FREQ" 0 8 31, +C4<00000101111101011110000100000000>;
v0x7f83d3d43f40_0 .net *"_s0", 31 0, L_0x7f83d3d81c80;  1 drivers
L_0x10bc8c4d0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d43fd0_0 .net/2u *"_s10", 15 0, L_0x10bc8c4d0;  1 drivers
v0x7f83d3d2eb90_0 .net *"_s12", 15 0, L_0x7f83d3d81f80;  1 drivers
v0x7f83d3d2ec20_0 .net *"_s16", 31 0, L_0x7f83d3d821c0;  1 drivers
L_0x10bc8c518 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d31340_0 .net *"_s19", 15 0, L_0x10bc8c518;  1 drivers
L_0x10bc8c560 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d313d0_0 .net/2u *"_s20", 31 0, L_0x10bc8c560;  1 drivers
v0x7f83d3d2e550_0 .net *"_s22", 0 0, L_0x7f83d3d822a0;  1 drivers
L_0x10bc8c5a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d2e5e0_0 .net/2u *"_s24", 0 0, L_0x10bc8c5a8;  1 drivers
L_0x10bc8c5f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d4c2c0_0 .net/2u *"_s26", 0 0, L_0x10bc8c5f0;  1 drivers
L_0x10bc8c3f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d4c350_0 .net *"_s3", 15 0, L_0x10bc8c3f8;  1 drivers
L_0x10bc8c440 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d514e0_0 .net/2u *"_s4", 31 0, L_0x10bc8c440;  1 drivers
v0x7f83d3d51570_0 .net *"_s6", 0 0, L_0x7f83d3d81d60;  1 drivers
L_0x10bc8c488 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d4ffd0_0 .net/2u *"_s8", 15 0, L_0x10bc8c488;  1 drivers
v0x7f83d3d50060_0 .net "baud_clk_tick", 0 0, L_0x7f83d3d823c0;  alias, 1 drivers
v0x7f83d3d445f0_0 .net "clk", 0 0, L_0x7f83d3d7ed50;  alias, 1 drivers
v0x7f83d3d44680_0 .net "d_cnt", 15 0, L_0x7f83d3d82060;  1 drivers
v0x7f83d3d49750_0 .var "q_cnt", 15 0;
v0x7f83d3d497e0_0 .net "reset", 0 0, v0x7f83d3d7e4d0_0;  alias, 1 drivers
E_0x7f83d3d4bd10 .event posedge, v0x7f83d3d36c60_0, v0x7f83d3d2f7e0_0;
L_0x7f83d3d81c80 .concat [ 16 16 0 0], v0x7f83d3d49750_0, L_0x10bc8c3f8;
L_0x7f83d3d81d60 .cmp/eq 32, L_0x7f83d3d81c80, L_0x10bc8c440;
L_0x7f83d3d81f80 .arith/sum 16, v0x7f83d3d49750_0, L_0x10bc8c4d0;
L_0x7f83d3d82060 .functor MUXZ 16, L_0x7f83d3d81f80, L_0x10bc8c488, L_0x7f83d3d81d60, C4<>;
L_0x7f83d3d821c0 .concat [ 16 16 0 0], v0x7f83d3d49750_0, L_0x10bc8c518;
L_0x7f83d3d822a0 .cmp/eq 32, L_0x7f83d3d821c0, L_0x10bc8c560;
L_0x7f83d3d823c0 .functor MUXZ 1, L_0x10bc8c5f0, L_0x10bc8c5a8, L_0x7f83d3d822a0, C4<>;
S_0x7f83d3d45e30 .scope module, "uart_rx_blk" "uart_rx" 7 95, 9 28 0, S_0x7f83d3d1c3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "baud_clk_tick"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 8 "rx_data"
    .port_info 5 /OUTPUT 1 "rx_done_tick"
    .port_info 6 /OUTPUT 1 "parity_err"
P_0x7f83d3d6ac50 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 9 33, +C4<00000000000000000000000000010000>;
P_0x7f83d3d6ac90 .param/l "DATA_BITS" 0 9 30, +C4<00000000000000000000000000001000>;
P_0x7f83d3d6acd0 .param/l "PARITY_MODE" 0 9 32, +C4<00000000000000000000000000000001>;
P_0x7f83d3d6ad10 .param/l "STOP_BITS" 0 9 31, +C4<00000000000000000000000000000001>;
P_0x7f83d3d6ad50 .param/l "STOP_OVERSAMPLE_TICKS" 1 9 45, C4<010000>;
P_0x7f83d3d6ad90 .param/l "S_DATA" 1 9 50, C4<00100>;
P_0x7f83d3d6add0 .param/l "S_IDLE" 1 9 48, C4<00001>;
P_0x7f83d3d6ae10 .param/l "S_PARITY" 1 9 51, C4<01000>;
P_0x7f83d3d6ae50 .param/l "S_START" 1 9 49, C4<00010>;
P_0x7f83d3d6ae90 .param/l "S_STOP" 1 9 52, C4<10000>;
v0x7f83d3d46db0_0 .net "baud_clk_tick", 0 0, L_0x7f83d3d823c0;  alias, 1 drivers
v0x7f83d3d33da0_0 .net "clk", 0 0, L_0x7f83d3d7ed50;  alias, 1 drivers
v0x7f83d3d33e30_0 .var "d_data", 7 0;
v0x7f83d3d32890_0 .var "d_data_bit_idx", 2 0;
v0x7f83d3d32920_0 .var "d_done_tick", 0 0;
v0x7f83d3d03660_0 .var "d_oversample_tick_cnt", 3 0;
v0x7f83d3d036f0_0 .var "d_parity_err", 0 0;
v0x7f83d3d3a050_0 .var "d_state", 4 0;
v0x7f83d3d3a0e0_0 .net "parity_err", 0 0, v0x7f83d3d66260_0;  alias, 1 drivers
v0x7f83d3d30480_0 .var "q_data", 7 0;
v0x7f83d3d67530_0 .var "q_data_bit_idx", 2 0;
v0x7f83d3d675c0_0 .var "q_done_tick", 0 0;
v0x7f83d3d661d0_0 .var "q_oversample_tick_cnt", 3 0;
v0x7f83d3d66260_0 .var "q_parity_err", 0 0;
v0x7f83d3d65ee0_0 .var "q_rx", 0 0;
v0x7f83d3d65f70_0 .var "q_state", 4 0;
v0x7f83d3d54800_0 .net "reset", 0 0, v0x7f83d3d7e4d0_0;  alias, 1 drivers
v0x7f83d3d54890_0 .net "rx", 0 0, o0x10bc5c3b8;  alias, 0 drivers
v0x7f83d3d524b0_0 .net "rx_data", 7 0, v0x7f83d3d30480_0;  alias, 1 drivers
v0x7f83d3d52540_0 .net "rx_done_tick", 0 0, v0x7f83d3d675c0_0;  alias, 1 drivers
E_0x7f83d3d06c20/0 .event edge, v0x7f83d3d65f70_0, v0x7f83d3d30480_0, v0x7f83d3d67530_0, v0x7f83d3d50060_0;
E_0x7f83d3d06c20/1 .event edge, v0x7f83d3d661d0_0, v0x7f83d3d65ee0_0;
E_0x7f83d3d06c20 .event/or E_0x7f83d3d06c20/0, E_0x7f83d3d06c20/1;
S_0x7f83d3d3f4d0 .scope module, "uart_rx_fifo" "fifo" 7 123, 6 27 0, S_0x7f83d3d1c3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x7f83d3d30400 .param/l "ADDR_BITS" 0 6 30, +C4<00000000000000000000000000000011>;
P_0x7f83d3d30440 .param/l "DATA_BITS" 0 6 29, +C4<00000000000000000000000000001000>;
L_0x7f83d3d829e0 .functor AND 1, v0x7f83d3d711b0_0, L_0x7f83d3d82900, C4<1>, C4<1>;
L_0x7f83d3d82b90 .functor AND 1, v0x7f83d3d675c0_0, L_0x7f83d3d82ad0, C4<1>, C4<1>;
L_0x7f83d3d83610 .functor AND 1, v0x7f83d3d6b110_0, L_0x7f83d3d834f0, C4<1>, C4<1>;
L_0x7f83d3d838e0 .functor AND 1, L_0x7f83d3d83840, L_0x7f83d3d829e0, C4<1>, C4<1>;
L_0x7f83d3d83990 .functor OR 1, L_0x7f83d3d83610, L_0x7f83d3d838e0, C4<0>, C4<0>;
L_0x7f83d3d83c10 .functor AND 1, v0x7f83d3d52180_0, L_0x7f83d3d83a80, C4<1>, C4<1>;
L_0x7f83d3d83ba0 .functor AND 1, L_0x7f83d3d83e00, L_0x7f83d3d82b90, C4<1>, C4<1>;
L_0x7f83d3d83f60 .functor OR 1, L_0x7f83d3d83c10, L_0x7f83d3d83ba0, C4<0>, C4<0>;
L_0x7f83d3d83ea0 .functor BUFZ 8, L_0x7f83d3d84050, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f83d3d84330 .functor BUFZ 1, v0x7f83d3d52180_0, C4<0>, C4<0>, C4<0>;
L_0x7f83d3d843a0 .functor BUFZ 1, v0x7f83d3d6b110_0, C4<0>, C4<0>, C4<0>;
v0x7f83d3d4aaf0_0 .net *"_s1", 0 0, L_0x7f83d3d82900;  1 drivers
v0x7f83d3d4a720_0 .net *"_s10", 2 0, L_0x7f83d3d82cc0;  1 drivers
v0x7f83d3d4a7b0_0 .net *"_s14", 7 0, L_0x7f83d3d82f40;  1 drivers
v0x7f83d3d3ab20_0 .net *"_s16", 4 0, L_0x7f83d3d83010;  1 drivers
L_0x10bc8c680 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d3abb0_0 .net *"_s19", 1 0, L_0x10bc8c680;  1 drivers
L_0x10bc8c6c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d67200_0 .net/2u *"_s22", 2 0, L_0x10bc8c6c8;  1 drivers
v0x7f83d3d67290_0 .net *"_s24", 2 0, L_0x7f83d3d832d0;  1 drivers
v0x7f83d3d197a0_0 .net *"_s31", 0 0, L_0x7f83d3d834f0;  1 drivers
v0x7f83d3d19830_0 .net *"_s32", 0 0, L_0x7f83d3d83610;  1 drivers
v0x7f83d3d1a480_0 .net *"_s34", 2 0, L_0x7f83d3d836c0;  1 drivers
v0x7f83d3d1a510_0 .net *"_s36", 0 0, L_0x7f83d3d83840;  1 drivers
v0x7f83d3d54b40_0 .net *"_s38", 0 0, L_0x7f83d3d838e0;  1 drivers
v0x7f83d3d54bd0_0 .net *"_s43", 0 0, L_0x7f83d3d83a80;  1 drivers
v0x7f83d3d544d0_0 .net *"_s44", 0 0, L_0x7f83d3d83c10;  1 drivers
v0x7f83d3d54560_0 .net *"_s46", 2 0, L_0x7f83d3d83c80;  1 drivers
v0x7f83d3d36990_0 .net *"_s48", 0 0, L_0x7f83d3d83e00;  1 drivers
v0x7f83d3d36a20_0 .net *"_s5", 0 0, L_0x7f83d3d82ad0;  1 drivers
v0x7f83d3d52280_0 .net *"_s50", 0 0, L_0x7f83d3d83ba0;  1 drivers
v0x7f83d3d4a3f0_0 .net *"_s54", 7 0, L_0x7f83d3d84050;  1 drivers
v0x7f83d3d4a480_0 .net *"_s56", 4 0, L_0x7f83d3d840f0;  1 drivers
L_0x10bc8c758 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d3b1c0_0 .net *"_s59", 1 0, L_0x10bc8c758;  1 drivers
L_0x10bc8c638 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d3b250_0 .net/2u *"_s8", 2 0, L_0x10bc8c638;  1 drivers
L_0x10bc8c710 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d3ae60_0 .net "addr_bits_wide_1", 2 0, L_0x10bc8c710;  1 drivers
v0x7f83d3d3aef0_0 .net "clk", 0 0, L_0x7f83d3d7ed50;  alias, 1 drivers
v0x7f83d3d18210_0 .net "d_data", 7 0, L_0x7f83d3d83130;  1 drivers
v0x7f83d3d182a0_0 .net "d_empty", 0 0, L_0x7f83d3d83990;  1 drivers
v0x7f83d3d18e70_0 .net "d_full", 0 0, L_0x7f83d3d83f60;  1 drivers
v0x7f83d3d18f00_0 .net "d_rd_ptr", 2 0, L_0x7f83d3d833d0;  1 drivers
v0x7f83d3d6aed0_0 .net "d_wr_ptr", 2 0, L_0x7f83d3d82de0;  1 drivers
v0x7f83d3d6af60_0 .net "empty", 0 0, L_0x7f83d3d843a0;  alias, 1 drivers
v0x7f83d3d6aff0_0 .net "full", 0 0, L_0x7f83d3d84330;  1 drivers
v0x7f83d3d6b080 .array "q_data_array", 0 7, 7 0;
v0x7f83d3d6b110_0 .var "q_empty", 0 0;
v0x7f83d3d52180_0 .var "q_full", 0 0;
v0x7f83d3d6b3a0_0 .var "q_rd_ptr", 2 0;
v0x7f83d3d6b430_0 .var "q_wr_ptr", 2 0;
v0x7f83d3d6b4c0_0 .net "rd_data", 7 0, L_0x7f83d3d83ea0;  alias, 1 drivers
v0x7f83d3d6b550_0 .net "rd_en", 0 0, v0x7f83d3d711b0_0;  alias, 1 drivers
v0x7f83d3d6b5e0_0 .net "rd_en_prot", 0 0, L_0x7f83d3d829e0;  1 drivers
v0x7f83d3d6b670_0 .net "reset", 0 0, v0x7f83d3d7e4d0_0;  alias, 1 drivers
v0x7f83d3d6b700_0 .net "wr_data", 7 0, v0x7f83d3d30480_0;  alias, 1 drivers
v0x7f83d3d6b790_0 .net "wr_en", 0 0, v0x7f83d3d675c0_0;  alias, 1 drivers
v0x7f83d3d6b820_0 .net "wr_en_prot", 0 0, L_0x7f83d3d82b90;  1 drivers
L_0x7f83d3d82900 .reduce/nor v0x7f83d3d6b110_0;
L_0x7f83d3d82ad0 .reduce/nor v0x7f83d3d52180_0;
L_0x7f83d3d82cc0 .arith/sum 3, v0x7f83d3d6b430_0, L_0x10bc8c638;
L_0x7f83d3d82de0 .functor MUXZ 3, v0x7f83d3d6b430_0, L_0x7f83d3d82cc0, L_0x7f83d3d82b90, C4<>;
L_0x7f83d3d82f40 .array/port v0x7f83d3d6b080, L_0x7f83d3d83010;
L_0x7f83d3d83010 .concat [ 3 2 0 0], v0x7f83d3d6b430_0, L_0x10bc8c680;
L_0x7f83d3d83130 .functor MUXZ 8, L_0x7f83d3d82f40, v0x7f83d3d30480_0, L_0x7f83d3d82b90, C4<>;
L_0x7f83d3d832d0 .arith/sum 3, v0x7f83d3d6b3a0_0, L_0x10bc8c6c8;
L_0x7f83d3d833d0 .functor MUXZ 3, v0x7f83d3d6b3a0_0, L_0x7f83d3d832d0, L_0x7f83d3d829e0, C4<>;
L_0x7f83d3d834f0 .reduce/nor L_0x7f83d3d82b90;
L_0x7f83d3d836c0 .arith/sub 3, v0x7f83d3d6b430_0, v0x7f83d3d6b3a0_0;
L_0x7f83d3d83840 .cmp/eq 3, L_0x7f83d3d836c0, L_0x10bc8c710;
L_0x7f83d3d83a80 .reduce/nor L_0x7f83d3d829e0;
L_0x7f83d3d83c80 .arith/sub 3, v0x7f83d3d6b3a0_0, v0x7f83d3d6b430_0;
L_0x7f83d3d83e00 .cmp/eq 3, L_0x7f83d3d83c80, L_0x10bc8c710;
L_0x7f83d3d84050 .array/port v0x7f83d3d6b080, L_0x7f83d3d840f0;
L_0x7f83d3d840f0 .concat [ 3 2 0 0], v0x7f83d3d6b3a0_0, L_0x10bc8c758;
S_0x7f83d3d6b8b0 .scope module, "uart_tx_blk" "uart_tx" 7 110, 10 28 0, S_0x7f83d3d1c3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "baud_clk_tick"
    .port_info 3 /INPUT 1 "tx_start"
    .port_info 4 /INPUT 8 "tx_data"
    .port_info 5 /OUTPUT 1 "tx_done_tick"
    .port_info 6 /OUTPUT 1 "tx"
P_0x7f83d3d6ba10 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 10 33, +C4<00000000000000000000000000010000>;
P_0x7f83d3d6ba50 .param/l "DATA_BITS" 0 10 30, +C4<00000000000000000000000000001000>;
P_0x7f83d3d6ba90 .param/l "PARITY_MODE" 0 10 32, +C4<00000000000000000000000000000001>;
P_0x7f83d3d6bad0 .param/l "STOP_BITS" 0 10 31, +C4<00000000000000000000000000000001>;
P_0x7f83d3d6bb10 .param/l "STOP_OVERSAMPLE_TICKS" 1 10 45, C4<010000>;
P_0x7f83d3d6bb50 .param/l "S_DATA" 1 10 50, C4<00100>;
P_0x7f83d3d6bb90 .param/l "S_IDLE" 1 10 48, C4<00001>;
P_0x7f83d3d6bbd0 .param/l "S_PARITY" 1 10 51, C4<01000>;
P_0x7f83d3d6bc10 .param/l "S_START" 1 10 49, C4<00010>;
P_0x7f83d3d6bc50 .param/l "S_STOP" 1 10 52, C4<10000>;
L_0x7f83d3d826d0 .functor BUFZ 1, v0x7f83d3d6c5a0_0, C4<0>, C4<0>, C4<0>;
v0x7f83d3d6bd40_0 .net "baud_clk_tick", 0 0, L_0x7f83d3d823c0;  alias, 1 drivers
v0x7f83d3d6bdd0_0 .net "clk", 0 0, L_0x7f83d3d7ed50;  alias, 1 drivers
v0x7f83d3d6be60_0 .var "d_baud_clk_tick_cnt", 3 0;
v0x7f83d3d6bef0_0 .var "d_data", 7 0;
v0x7f83d3d6bf80_0 .var "d_data_bit_idx", 2 0;
v0x7f83d3d6c010_0 .var "d_parity_bit", 0 0;
v0x7f83d3d6c0a0_0 .var "d_state", 4 0;
v0x7f83d3d6c130_0 .var "d_tx", 0 0;
v0x7f83d3d6c1c0_0 .var "d_tx_done_tick", 0 0;
v0x7f83d3d6c2d0_0 .var "q_baud_clk_tick_cnt", 3 0;
v0x7f83d3d6c360_0 .var "q_data", 7 0;
v0x7f83d3d6c3f0_0 .var "q_data_bit_idx", 2 0;
v0x7f83d3d6c480_0 .var "q_parity_bit", 0 0;
v0x7f83d3d6c510_0 .var "q_state", 4 0;
v0x7f83d3d6c5a0_0 .var "q_tx", 0 0;
v0x7f83d3d6c630_0 .var "q_tx_done_tick", 0 0;
v0x7f83d3d6c6c0_0 .net "reset", 0 0, v0x7f83d3d7e4d0_0;  alias, 1 drivers
v0x7f83d3d6c850_0 .net "tx", 0 0, L_0x7f83d3d826d0;  alias, 1 drivers
v0x7f83d3d6c8e0_0 .net "tx_data", 7 0, L_0x7f83d3d858e0;  alias, 1 drivers
v0x7f83d3d6c970_0 .net "tx_done_tick", 0 0, v0x7f83d3d6c630_0;  alias, 1 drivers
v0x7f83d3d6ca00_0 .net "tx_start", 0 0, L_0x7f83d3d82850;  1 drivers
E_0x7f83d3d54630/0 .event edge, v0x7f83d3d6c510_0, v0x7f83d3d6c360_0, v0x7f83d3d6c3f0_0, v0x7f83d3d6c480_0;
E_0x7f83d3d54630/1 .event edge, v0x7f83d3d50060_0, v0x7f83d3d6c2d0_0, v0x7f83d3d6ca00_0, v0x7f83d3d6c630_0;
E_0x7f83d3d54630/2 .event edge, v0x7f83d3d6c8e0_0;
E_0x7f83d3d54630 .event/or E_0x7f83d3d54630/0, E_0x7f83d3d54630/1, E_0x7f83d3d54630/2;
S_0x7f83d3d6ca90 .scope module, "uart_tx_fifo" "fifo" 7 137, 6 27 0, S_0x7f83d3d1c3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x7f83d3d6cbf0 .param/l "ADDR_BITS" 0 6 30, +C4<00000000000000000000000000001010>;
P_0x7f83d3d6cc30 .param/l "DATA_BITS" 0 6 29, +C4<00000000000000000000000000001000>;
L_0x7f83d3d84510 .functor AND 1, v0x7f83d3d6c630_0, L_0x7f83d3d84470, C4<1>, C4<1>;
L_0x7f83d3d846a0 .functor AND 1, v0x7f83d3d70e50_0, L_0x7f83d3d84600, C4<1>, C4<1>;
L_0x7f83d3d85050 .functor AND 1, v0x7f83d3d6e130_0, L_0x7f83d3d84f30, C4<1>, C4<1>;
L_0x7f83d3d85320 .functor AND 1, L_0x7f83d3d85280, L_0x7f83d3d84510, C4<1>, C4<1>;
L_0x7f83d3d853d0 .functor OR 1, L_0x7f83d3d85050, L_0x7f83d3d85320, C4<0>, C4<0>;
L_0x7f83d3d85650 .functor AND 1, v0x7f83d3d6d7c0_0, L_0x7f83d3d854c0, C4<1>, C4<1>;
L_0x7f83d3d855e0 .functor AND 1, L_0x7f83d3d85840, L_0x7f83d3d846a0, C4<1>, C4<1>;
L_0x7f83d3d859a0 .functor OR 1, L_0x7f83d3d85650, L_0x7f83d3d855e0, C4<0>, C4<0>;
L_0x7f83d3d858e0 .functor BUFZ 8, L_0x7f83d3d85a90, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f83d3d85d70 .functor BUFZ 1, v0x7f83d3d6d7c0_0, C4<0>, C4<0>, C4<0>;
L_0x7f83d3d85de0 .functor BUFZ 1, v0x7f83d3d6e130_0, C4<0>, C4<0>, C4<0>;
v0x7f83d3d6cdb0_0 .net *"_s1", 0 0, L_0x7f83d3d84470;  1 drivers
v0x7f83d3d6ce40_0 .net *"_s10", 9 0, L_0x7f83d3d84750;  1 drivers
v0x7f83d3d6ced0_0 .net *"_s14", 7 0, L_0x7f83d3d849b0;  1 drivers
v0x7f83d3d6cf60_0 .net *"_s16", 11 0, L_0x7f83d3d84a80;  1 drivers
L_0x10bc8c7e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d6cff0_0 .net *"_s19", 1 0, L_0x10bc8c7e8;  1 drivers
L_0x10bc8c830 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d6d080_0 .net/2u *"_s22", 9 0, L_0x10bc8c830;  1 drivers
v0x7f83d3d6d110_0 .net *"_s24", 9 0, L_0x7f83d3d84cc0;  1 drivers
v0x7f83d3d6d1a0_0 .net *"_s31", 0 0, L_0x7f83d3d84f30;  1 drivers
v0x7f83d3d6d230_0 .net *"_s32", 0 0, L_0x7f83d3d85050;  1 drivers
v0x7f83d3d6d340_0 .net *"_s34", 9 0, L_0x7f83d3d85100;  1 drivers
v0x7f83d3d6d3d0_0 .net *"_s36", 0 0, L_0x7f83d3d85280;  1 drivers
v0x7f83d3d6d460_0 .net *"_s38", 0 0, L_0x7f83d3d85320;  1 drivers
v0x7f83d3d6d4f0_0 .net *"_s43", 0 0, L_0x7f83d3d854c0;  1 drivers
v0x7f83d3d6d580_0 .net *"_s44", 0 0, L_0x7f83d3d85650;  1 drivers
v0x7f83d3d6d610_0 .net *"_s46", 9 0, L_0x7f83d3d856c0;  1 drivers
v0x7f83d3d6d6a0_0 .net *"_s48", 0 0, L_0x7f83d3d85840;  1 drivers
v0x7f83d3d6d730_0 .net *"_s5", 0 0, L_0x7f83d3d84600;  1 drivers
v0x7f83d3d6d8c0_0 .net *"_s50", 0 0, L_0x7f83d3d855e0;  1 drivers
v0x7f83d3d6d950_0 .net *"_s54", 7 0, L_0x7f83d3d85a90;  1 drivers
v0x7f83d3d6d9e0_0 .net *"_s56", 11 0, L_0x7f83d3d85b30;  1 drivers
L_0x10bc8c8c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d6da70_0 .net *"_s59", 1 0, L_0x10bc8c8c0;  1 drivers
L_0x10bc8c7a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d6db00_0 .net/2u *"_s8", 9 0, L_0x10bc8c7a0;  1 drivers
L_0x10bc8c878 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d6db90_0 .net "addr_bits_wide_1", 9 0, L_0x10bc8c878;  1 drivers
v0x7f83d3d6dc20_0 .net "clk", 0 0, L_0x7f83d3d7ed50;  alias, 1 drivers
v0x7f83d3d6dcb0_0 .net "d_data", 7 0, L_0x7f83d3d84ba0;  1 drivers
v0x7f83d3d6dd40_0 .net "d_empty", 0 0, L_0x7f83d3d853d0;  1 drivers
v0x7f83d3d6ddd0_0 .net "d_full", 0 0, L_0x7f83d3d859a0;  1 drivers
v0x7f83d3d6de60_0 .net "d_rd_ptr", 9 0, L_0x7f83d3d84dc0;  1 drivers
v0x7f83d3d6def0_0 .net "d_wr_ptr", 9 0, L_0x7f83d3d84850;  1 drivers
v0x7f83d3d6df80_0 .net "empty", 0 0, L_0x7f83d3d85de0;  alias, 1 drivers
v0x7f83d3d6e010_0 .net "full", 0 0, L_0x7f83d3d85d70;  alias, 1 drivers
v0x7f83d3d6e0a0 .array "q_data_array", 0 1023, 7 0;
v0x7f83d3d6e130_0 .var "q_empty", 0 0;
v0x7f83d3d6d7c0_0 .var "q_full", 0 0;
v0x7f83d3d6e3c0_0 .var "q_rd_ptr", 9 0;
v0x7f83d3d6e450_0 .var "q_wr_ptr", 9 0;
v0x7f83d3d6e4e0_0 .net "rd_data", 7 0, L_0x7f83d3d858e0;  alias, 1 drivers
v0x7f83d3d6e570_0 .net "rd_en", 0 0, v0x7f83d3d6c630_0;  alias, 1 drivers
v0x7f83d3d6e600_0 .net "rd_en_prot", 0 0, L_0x7f83d3d84510;  1 drivers
v0x7f83d3d6e690_0 .net "reset", 0 0, v0x7f83d3d7e4d0_0;  alias, 1 drivers
v0x7f83d3d6e720_0 .net "wr_data", 7 0, v0x7f83d3d70dc0_0;  alias, 1 drivers
v0x7f83d3d6e7b0_0 .net "wr_en", 0 0, v0x7f83d3d70e50_0;  alias, 1 drivers
v0x7f83d3d6e840_0 .net "wr_en_prot", 0 0, L_0x7f83d3d846a0;  1 drivers
L_0x7f83d3d84470 .reduce/nor v0x7f83d3d6e130_0;
L_0x7f83d3d84600 .reduce/nor v0x7f83d3d6d7c0_0;
L_0x7f83d3d84750 .arith/sum 10, v0x7f83d3d6e450_0, L_0x10bc8c7a0;
L_0x7f83d3d84850 .functor MUXZ 10, v0x7f83d3d6e450_0, L_0x7f83d3d84750, L_0x7f83d3d846a0, C4<>;
L_0x7f83d3d849b0 .array/port v0x7f83d3d6e0a0, L_0x7f83d3d84a80;
L_0x7f83d3d84a80 .concat [ 10 2 0 0], v0x7f83d3d6e450_0, L_0x10bc8c7e8;
L_0x7f83d3d84ba0 .functor MUXZ 8, L_0x7f83d3d849b0, v0x7f83d3d70dc0_0, L_0x7f83d3d846a0, C4<>;
L_0x7f83d3d84cc0 .arith/sum 10, v0x7f83d3d6e3c0_0, L_0x10bc8c830;
L_0x7f83d3d84dc0 .functor MUXZ 10, v0x7f83d3d6e3c0_0, L_0x7f83d3d84cc0, L_0x7f83d3d84510, C4<>;
L_0x7f83d3d84f30 .reduce/nor L_0x7f83d3d846a0;
L_0x7f83d3d85100 .arith/sub 10, v0x7f83d3d6e450_0, v0x7f83d3d6e3c0_0;
L_0x7f83d3d85280 .cmp/eq 10, L_0x7f83d3d85100, L_0x10bc8c878;
L_0x7f83d3d854c0 .reduce/nor L_0x7f83d3d84510;
L_0x7f83d3d856c0 .arith/sub 10, v0x7f83d3d6e3c0_0, v0x7f83d3d6e450_0;
L_0x7f83d3d85840 .cmp/eq 10, L_0x7f83d3d856c0, L_0x10bc8c878;
L_0x7f83d3d85a90 .array/port v0x7f83d3d6e0a0, L_0x7f83d3d85b30;
L_0x7f83d3d85b30 .concat [ 10 2 0 0], v0x7f83d3d6e3c0_0, L_0x10bc8c8c0;
S_0x7f83d3d71650 .scope module, "ram0" "ram" 4 60, 11 5 0, S_0x7f83d3d67da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "en_in"
    .port_info 2 /INPUT 1 "r_nw_in"
    .port_info 3 /INPUT 17 "a_in"
    .port_info 4 /INPUT 8 "d_in"
    .port_info 5 /OUTPUT 8 "d_out"
P_0x7f83d3d405c0 .param/l "ADDR_WIDTH" 0 11 7, +C4<00000000000000000000000000010001>;
L_0x7f83d3d7f0f0 .functor NOT 1, L_0x7f83d3d7f480, C4<0>, C4<0>, C4<0>;
v0x7f83d3d72380_0 .net *"_s0", 0 0, L_0x7f83d3d7f0f0;  1 drivers
L_0x10bc8c0e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d72410_0 .net/2u *"_s2", 0 0, L_0x10bc8c0e0;  1 drivers
L_0x10bc8c128 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d724a0_0 .net/2u *"_s6", 7 0, L_0x10bc8c128;  1 drivers
v0x7f83d3d72540_0 .net "a_in", 16 0, L_0x7f83d3d7f890;  alias, 1 drivers
v0x7f83d3d72600_0 .net "clk_in", 0 0, L_0x7f83d3d7ed50;  alias, 1 drivers
v0x7f83d3d726d0_0 .net "d_in", 7 0, L_0x7f83d3d87160;  alias, 1 drivers
v0x7f83d3d72760_0 .net "d_out", 7 0, L_0x7f83d3d7f360;  alias, 1 drivers
v0x7f83d3d72800_0 .net "en_in", 0 0, L_0x7f83d3d7f6f0;  alias, 1 drivers
v0x7f83d3d728a0_0 .net "r_nw_in", 0 0, L_0x7f83d3d7f480;  1 drivers
v0x7f83d3d729c0_0 .net "ram_bram_dout", 7 0, L_0x7f83d3d7f000;  1 drivers
v0x7f83d3d72a80_0 .net "ram_bram_we", 0 0, L_0x7f83d3d7f180;  1 drivers
L_0x7f83d3d7f180 .functor MUXZ 1, L_0x10bc8c0e0, L_0x7f83d3d7f0f0, L_0x7f83d3d7f6f0, C4<>;
L_0x7f83d3d7f360 .functor MUXZ 8, L_0x10bc8c128, L_0x7f83d3d7f000, L_0x7f83d3d7f6f0, C4<>;
S_0x7f83d3d71910 .scope module, "ram_bram" "single_port_ram_sync" 11 22, 2 62 0, S_0x7f83d3d71650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 17 "addr_a"
    .port_info 3 /INPUT 8 "din_a"
    .port_info 4 /OUTPUT 8 "dout_a"
P_0x7f83d3d71800 .param/l "ADDR_WIDTH" 0 2 64, +C4<00000000000000000000000000010001>;
P_0x7f83d3d71840 .param/l "DATA_WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
L_0x7f83d3d7f000 .functor BUFZ 8, L_0x7f83d3d7ee00, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7f83d3d71bc0_0 .net *"_s0", 7 0, L_0x7f83d3d7ee00;  1 drivers
v0x7f83d3d71c50_0 .net *"_s2", 18 0, L_0x7f83d3d7eea0;  1 drivers
L_0x10bc8c098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f83d3d71ce0_0 .net *"_s5", 1 0, L_0x10bc8c098;  1 drivers
v0x7f83d3d71d70_0 .net "addr_a", 16 0, L_0x7f83d3d7f890;  alias, 1 drivers
v0x7f83d3d71e00_0 .net "clk", 0 0, L_0x7f83d3d7ed50;  alias, 1 drivers
v0x7f83d3d71fd0_0 .net "din_a", 7 0, L_0x7f83d3d87160;  alias, 1 drivers
v0x7f83d3d72060_0 .net "dout_a", 7 0, L_0x7f83d3d7f000;  alias, 1 drivers
v0x7f83d3d720f0_0 .var/i "i", 31 0;
v0x7f83d3d72180_0 .var "q_addr_a", 16 0;
v0x7f83d3d72210 .array "ram", 0 131071, 7 0;
v0x7f83d3d722a0_0 .net "we", 0 0, L_0x7f83d3d7f180;  alias, 1 drivers
L_0x7f83d3d7ee00 .array/port v0x7f83d3d72210, L_0x7f83d3d7eea0;
L_0x7f83d3d7eea0 .concat [ 17 2 0 0], v0x7f83d3d72180_0, L_0x10bc8c098;
S_0x7f83d3d72b60 .scope module, "risc0" "risc" 4 97, 12 13 0, S_0x7f83d3d67da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 8 "rom_rn"
    .port_info 3 /OUTPUT 8 "rom_wn"
    .port_info 4 /OUTPUT 32 "rom_a"
    .port_info 5 /OUTPUT 1 "rom_wr"
L_0x7f83d3d7f970 .functor BUFZ 32, v0x7f83d3d76bb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f83d3d7a010_0 .net "clk", 0 0, L_0x7f83d3d7ed50;  alias, 1 drivers
v0x7f83d3d7a0b0_0 .net "ex_n1", 31 0, v0x7f83d3d75b10_0;  1 drivers
v0x7f83d3d7a150_0 .net "ex_n2", 31 0, v0x7f83d3d75bd0_0;  1 drivers
v0x7f83d3d7a220_0 .net "ex_sst", 0 0, v0x7f83d3d75ca0_0;  1 drivers
v0x7f83d3d7a2f0_0 .net "ex_st", 2 0, v0x7f83d3d75d50_0;  1 drivers
v0x7f83d3d7a400_0 .net "ex_t", 6 0, v0x7f83d3d75e20_0;  1 drivers
v0x7f83d3d7a4d0_0 .net "ex_wa", 4 0, v0x7f83d3d75eb0_0;  1 drivers
v0x7f83d3d7a560_0 .net "ex_wa_o", 4 0, v0x7f83d3d738f0_0;  1 drivers
v0x7f83d3d7a630_0 .net "ex_we", 0 0, v0x7f83d3d75f60_0;  1 drivers
v0x7f83d3d7a740_0 .net "ex_we_o", 0 0, v0x7f83d3d73a40_0;  1 drivers
v0x7f83d3d7a810_0 .net "ex_wn_o", 31 0, v0x7f83d3d73ae0_0;  1 drivers
v0x7f83d3d7a8e0_0 .net "id_is", 31 0, v0x7f83d3d77090_0;  1 drivers
v0x7f83d3d7a9b0_0 .net "id_n1", 31 0, v0x7f83d3d74ae0_0;  1 drivers
v0x7f83d3d7aa80_0 .net "id_n2", 31 0, v0x7f83d3d74ba0_0;  1 drivers
v0x7f83d3d7ab50_0 .net "id_pc", 31 0, v0x7f83d3d77140_0;  1 drivers
v0x7f83d3d7ac20_0 .net "id_sst", 0 0, v0x7f83d3d75230_0;  1 drivers
v0x7f83d3d7acf0_0 .net "id_st", 2 0, v0x7f83d3d752d0_0;  1 drivers
v0x7f83d3d7ae80_0 .net "id_t", 6 0, v0x7f83d3d75380_0;  1 drivers
v0x7f83d3d7af10_0 .net "id_wa", 4 0, v0x7f83d3d75430_0;  1 drivers
v0x7f83d3d7afa0_0 .net "id_we", 0 0, v0x7f83d3d754e0_0;  1 drivers
v0x7f83d3d7b070_0 .net "if_is", 31 0, v0x7f83d3d76a90_0;  1 drivers
v0x7f83d3d7b140_0 .net "if_pc", 31 0, v0x7f83d3d76bb0_0;  1 drivers
v0x7f83d3d7b210_0 .net "mct_ok", 0 0, v0x7f83d3d77a60_0;  1 drivers
v0x7f83d3d7b2e0_0 .net "mct_rn", 31 0, v0x7f83d3d77bd0_0;  1 drivers
o0x10bc5ffe8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f83d3d7b3b0_0 .net "mct_wn", 31 0, o0x10bc5ffe8;  0 drivers
o0x10bc60018 .functor BUFZ 1, C4<z>; HiZ drive
v0x7f83d3d7b440_0 .net "mct_wr", 0 0, o0x10bc60018;  0 drivers
v0x7f83d3d7b4d0_0 .net "mm_wa", 4 0, v0x7f83d3d741a0_0;  1 drivers
v0x7f83d3d7b5a0_0 .net "mm_wa_o", 4 0, v0x7f83d3d78620_0;  1 drivers
v0x7f83d3d7b670_0 .net "mm_we", 0 0, v0x7f83d3d74270_0;  1 drivers
v0x7f83d3d7b740_0 .net "mm_we_o", 0 0, v0x7f83d3d78780_0;  1 drivers
v0x7f83d3d7b810_0 .net "mm_wn", 31 0, v0x7f83d3d74300_0;  1 drivers
v0x7f83d3d7b8a0_0 .net "mm_wn_o", 31 0, v0x7f83d3d788c0_0;  1 drivers
v0x7f83d3d7b970_0 .net "ra1", 4 0, v0x7f83d3d74d40_0;  1 drivers
v0x7f83d3d7adc0_0 .net "ra2", 4 0, v0x7f83d3d74df0_0;  1 drivers
v0x7f83d3d7bc40_0 .net "re1", 0 0, v0x7f83d3d74ea0_0;  1 drivers
v0x7f83d3d7bd10_0 .net "re2", 0 0, v0x7f83d3d74f40_0;  1 drivers
v0x7f83d3d7bde0_0 .net "rn1", 31 0, v0x7f83d3d79b00_0;  1 drivers
v0x7f83d3d7be70_0 .net "rn2", 31 0, v0x7f83d3d79bb0_0;  1 drivers
v0x7f83d3d7bf40_0 .net8 "rom_a", 31 0, RS_0x10bc5ff28;  alias, 2 drivers
v0x7f83d3d7bfd0_0 .net "rom_rn", 7 0, L_0x7f83d3d87300;  alias, 1 drivers
v0x7f83d3d7c060_0 .net "rom_wn", 7 0, v0x7f83d3d77b30_0;  alias, 1 drivers
v0x7f83d3d7c0f0_0 .net "rom_wr", 0 0, v0x7f83d3d77ee0_0;  alias, 1 drivers
v0x7f83d3d7c180_0 .net "rst", 0 0, v0x7f83d3d7e4d0_0;  alias, 1 drivers
v0x7f83d3d7c210_0 .net "wb_wa", 4 0, v0x7f83d3d73550_0;  1 drivers
v0x7f83d3d7c2e0_0 .net "wb_we", 0 0, v0x7f83d3d79270_0;  1 drivers
v0x7f83d3d7c3b0_0 .net "wb_wn", 31 0, v0x7f83d3d79300_0;  1 drivers
S_0x7f83d3d72dc0 .scope module, "ex0" "ex" 12 133, 13 1 0, S_0x7f83d3d72b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 7 "t"
    .port_info 3 /INPUT 3 "st"
    .port_info 4 /INPUT 1 "sst"
    .port_info 5 /INPUT 32 "n1"
    .port_info 6 /INPUT 32 "n2"
    .port_info 7 /INPUT 5 "wa"
    .port_info 8 /INPUT 1 "we"
    .port_info 9 /OUTPUT 5 "wa_o"
    .port_info 10 /OUTPUT 1 "we_o"
    .port_info 11 /OUTPUT 32 "wn_o"
v0x7f83d3d731c0_0 .net "clk", 0 0, L_0x7f83d3d7ed50;  alias, 1 drivers
v0x7f83d3d73260_0 .net "n1", 31 0, v0x7f83d3d75b10_0;  alias, 1 drivers
v0x7f83d3d73310_0 .net "n2", 31 0, v0x7f83d3d75bd0_0;  alias, 1 drivers
v0x7f83d3d733d0_0 .var "res", 31 0;
v0x7f83d3d73480_0 .net "rst", 0 0, v0x7f83d3d7e4d0_0;  alias, 1 drivers
v0x7f83d3d73650_0 .net "sst", 0 0, v0x7f83d3d75ca0_0;  alias, 1 drivers
v0x7f83d3d736e0_0 .net "st", 2 0, v0x7f83d3d75d50_0;  alias, 1 drivers
v0x7f83d3d73790_0 .net "t", 6 0, v0x7f83d3d75e20_0;  alias, 1 drivers
v0x7f83d3d73840_0 .net "wa", 4 0, v0x7f83d3d75eb0_0;  alias, 1 drivers
v0x7f83d3d738f0_0 .var "wa_o", 4 0;
v0x7f83d3d739a0_0 .net "we", 0 0, v0x7f83d3d75f60_0;  alias, 1 drivers
v0x7f83d3d73a40_0 .var "we_o", 0 0;
v0x7f83d3d73ae0_0 .var "wn_o", 31 0;
E_0x7f83d3d730f0 .event edge, v0x7f83d3d733d0_0, v0x7f83d3d73840_0, v0x7f83d3d739a0_0, v0x7f83d3d73790_0;
E_0x7f83d3d73150/0 .event edge, v0x7f83d3d36c60_0, v0x7f83d3d73790_0, v0x7f83d3d736e0_0, v0x7f83d3d73650_0;
E_0x7f83d3d73150/1 .event edge, v0x7f83d3d73260_0, v0x7f83d3d73310_0, v0x7f83d3d733d0_0;
E_0x7f83d3d73150 .event/or E_0x7f83d3d73150/0, E_0x7f83d3d73150/1;
S_0x7f83d3d73cb0 .scope module, "ex_mm0" "ex_mm" 12 142, 14 1 0, S_0x7f83d3d72b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "ex_wa"
    .port_info 3 /INPUT 1 "ex_we"
    .port_info 4 /INPUT 32 "ex_wn"
    .port_info 5 /OUTPUT 5 "mm_wa"
    .port_info 6 /OUTPUT 1 "mm_we"
    .port_info 7 /OUTPUT 32 "mm_wn"
v0x7f83d3d73f20_0 .net "clk", 0 0, L_0x7f83d3d7ed50;  alias, 1 drivers
v0x7f83d3d73fb0_0 .net "ex_wa", 4 0, v0x7f83d3d738f0_0;  alias, 1 drivers
v0x7f83d3d74040_0 .net "ex_we", 0 0, v0x7f83d3d73a40_0;  alias, 1 drivers
v0x7f83d3d74110_0 .net "ex_wn", 31 0, v0x7f83d3d73ae0_0;  alias, 1 drivers
v0x7f83d3d741a0_0 .var "mm_wa", 4 0;
v0x7f83d3d74270_0 .var "mm_we", 0 0;
v0x7f83d3d74300_0 .var "mm_wn", 31 0;
v0x7f83d3d743b0_0 .net "rst", 0 0, v0x7f83d3d7e4d0_0;  alias, 1 drivers
S_0x7f83d3d74500 .scope module, "id0" "id" 12 102, 15 1 0, S_0x7f83d3d72b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /INPUT 32 "is"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 32 "rn1"
    .port_info 4 /INPUT 32 "rn2"
    .port_info 5 /OUTPUT 1 "re1"
    .port_info 6 /OUTPUT 1 "re2"
    .port_info 7 /OUTPUT 5 "ra1"
    .port_info 8 /OUTPUT 5 "ra2"
    .port_info 9 /OUTPUT 7 "t"
    .port_info 10 /OUTPUT 3 "st"
    .port_info 11 /OUTPUT 1 "sst"
    .port_info 12 /OUTPUT 32 "out1"
    .port_info 13 /OUTPUT 32 "out2"
    .port_info 14 /OUTPUT 5 "wa"
    .port_info 15 /OUTPUT 1 "we"
v0x7f83d3d74990_0 .var "imm", 31 0;
v0x7f83d3d74a30_0 .net "is", 31 0, v0x7f83d3d77090_0;  alias, 1 drivers
v0x7f83d3d74ae0_0 .var "out1", 31 0;
v0x7f83d3d74ba0_0 .var "out2", 31 0;
v0x7f83d3d74c50_0 .net "pc", 31 0, v0x7f83d3d77140_0;  alias, 1 drivers
v0x7f83d3d74d40_0 .var "ra1", 4 0;
v0x7f83d3d74df0_0 .var "ra2", 4 0;
v0x7f83d3d74ea0_0 .var "re1", 0 0;
v0x7f83d3d74f40_0 .var "re2", 0 0;
v0x7f83d3d75050_0 .net "rn1", 31 0, v0x7f83d3d79b00_0;  alias, 1 drivers
v0x7f83d3d750f0_0 .net "rn2", 31 0, v0x7f83d3d79bb0_0;  alias, 1 drivers
v0x7f83d3d751a0_0 .net "rst", 0 0, v0x7f83d3d7e4d0_0;  alias, 1 drivers
v0x7f83d3d75230_0 .var "sst", 0 0;
v0x7f83d3d752d0_0 .var "st", 2 0;
v0x7f83d3d75380_0 .var "t", 6 0;
v0x7f83d3d75430_0 .var "wa", 4 0;
v0x7f83d3d754e0_0 .var "we", 0 0;
E_0x7f83d3d72f70 .event edge, v0x7f83d3d36c60_0, v0x7f83d3d74f40_0, v0x7f83d3d75050_0, v0x7f83d3d74990_0;
E_0x7f83d3d748d0 .event edge, v0x7f83d3d36c60_0, v0x7f83d3d74ea0_0, v0x7f83d3d75050_0, v0x7f83d3d74990_0;
E_0x7f83d3d74920 .event edge, v0x7f83d3d36c60_0, v0x7f83d3d74a30_0, v0x7f83d3d75380_0, v0x7f83d3d752d0_0;
S_0x7f83d3d75740 .scope module, "id_ex0" "id_ex" 12 123, 16 1 0, S_0x7f83d3d72b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 7 "id_t"
    .port_info 3 /INPUT 3 "id_st"
    .port_info 4 /INPUT 1 "id_sst"
    .port_info 5 /INPUT 32 "id_n1"
    .port_info 6 /INPUT 32 "id_n2"
    .port_info 7 /INPUT 5 "id_wa"
    .port_info 8 /INPUT 1 "id_we"
    .port_info 9 /OUTPUT 7 "ex_t"
    .port_info 10 /OUTPUT 3 "ex_st"
    .port_info 11 /OUTPUT 1 "ex_sst"
    .port_info 12 /OUTPUT 32 "ex_n1"
    .port_info 13 /OUTPUT 32 "ex_n2"
    .port_info 14 /OUTPUT 5 "ex_wa"
    .port_info 15 /OUTPUT 1 "ex_we"
v0x7f83d3d75a70_0 .net "clk", 0 0, L_0x7f83d3d7ed50;  alias, 1 drivers
v0x7f83d3d75b10_0 .var "ex_n1", 31 0;
v0x7f83d3d75bd0_0 .var "ex_n2", 31 0;
v0x7f83d3d75ca0_0 .var "ex_sst", 0 0;
v0x7f83d3d75d50_0 .var "ex_st", 2 0;
v0x7f83d3d75e20_0 .var "ex_t", 6 0;
v0x7f83d3d75eb0_0 .var "ex_wa", 4 0;
v0x7f83d3d75f60_0 .var "ex_we", 0 0;
v0x7f83d3d76010_0 .net "id_n1", 31 0, v0x7f83d3d74ae0_0;  alias, 1 drivers
v0x7f83d3d76140_0 .net "id_n2", 31 0, v0x7f83d3d74ba0_0;  alias, 1 drivers
v0x7f83d3d761d0_0 .net "id_sst", 0 0, v0x7f83d3d75230_0;  alias, 1 drivers
v0x7f83d3d76260_0 .net "id_st", 2 0, v0x7f83d3d752d0_0;  alias, 1 drivers
v0x7f83d3d76310_0 .net "id_t", 6 0, v0x7f83d3d75380_0;  alias, 1 drivers
v0x7f83d3d763c0_0 .net "id_wa", 4 0, v0x7f83d3d75430_0;  alias, 1 drivers
v0x7f83d3d76470_0 .net "id_we", 0 0, v0x7f83d3d754e0_0;  alias, 1 drivers
v0x7f83d3d76520_0 .net "rst", 0 0, v0x7f83d3d7e4d0_0;  alias, 1 drivers
S_0x7f83d3d766f0 .scope module, "if0" "inf" 12 86, 17 1 0, S_0x7f83d3d72b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "ok"
    .port_info 3 /INPUT 32 "dt"
    .port_info 4 /OUTPUT 32 "pc"
    .port_info 5 /OUTPUT 32 "is"
v0x7f83d3d76970_0 .net "clk", 0 0, L_0x7f83d3d7ed50;  alias, 1 drivers
v0x7f83d3d76a00_0 .net "dt", 31 0, v0x7f83d3d77bd0_0;  alias, 1 drivers
v0x7f83d3d76a90_0 .var "is", 31 0;
v0x7f83d3d76b20_0 .net "ok", 0 0, v0x7f83d3d77a60_0;  alias, 1 drivers
v0x7f83d3d76bb0_0 .var "pc", 31 0;
v0x7f83d3d76ca0_0 .net "rst", 0 0, v0x7f83d3d7e4d0_0;  alias, 1 drivers
S_0x7f83d3d76dc0 .scope module, "if_id0" "if_id" 12 94, 18 1 0, S_0x7f83d3d72b60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_pc"
    .port_info 1 /INPUT 32 "if_is"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /OUTPUT 32 "id_pc"
    .port_info 5 /OUTPUT 32 "id_is"
v0x7f83d3d77000_0 .net "clk", 0 0, L_0x7f83d3d7ed50;  alias, 1 drivers
v0x7f83d3d77090_0 .var "id_is", 31 0;
v0x7f83d3d77140_0 .var "id_pc", 31 0;
v0x7f83d3d77210_0 .net "if_is", 31 0, v0x7f83d3d76a90_0;  alias, 1 drivers
v0x7f83d3d772c0_0 .net "if_pc", 31 0, v0x7f83d3d76bb0_0;  alias, 1 drivers
v0x7f83d3d77390_0 .net "rst", 0 0, v0x7f83d3d7e4d0_0;  alias, 1 drivers
S_0x7f83d3d77490 .scope module, "mct0" "mct" 12 76, 19 1 0, S_0x7f83d3d72b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "wr"
    .port_info 3 /INPUT 32 "wn_i"
    .port_info 4 /INPUT 8 "in"
    .port_info 5 /OUTPUT 1 "ok"
    .port_info 6 /OUTPUT 8 "out"
    .port_info 7 /OUTPUT 32 "rn_o"
    .port_info 8 /OUTPUT 32 "ad_o"
    .port_info 9 /OUTPUT 1 "wr_o"
v0x7f83d3d777a0_0 .var "ad_o", 31 0;
v0x7f83d3d77860_0 .net "clk", 0 0, L_0x7f83d3d7ed50;  alias, 1 drivers
v0x7f83d3d77900_0 .var "cu", 1 0;
v0x7f83d3d779b0_0 .net "in", 7 0, L_0x7f83d3d87300;  alias, 1 drivers
v0x7f83d3d77a60_0 .var "ok", 0 0;
v0x7f83d3d77b30_0 .var "out", 7 0;
v0x7f83d3d77bd0_0 .var "rn_o", 31 0;
v0x7f83d3d77c90_0 .net "rst", 0 0, v0x7f83d3d7e4d0_0;  alias, 1 drivers
v0x7f83d3d77d20_0 .net "wn_i", 31 0, o0x10bc5ffe8;  alias, 0 drivers
v0x7f83d3d77e40_0 .net "wr", 0 0, o0x10bc60018;  alias, 0 drivers
v0x7f83d3d77ee0_0 .var "wr_o", 0 0;
E_0x7f83d3d746b0 .event negedge, v0x7f83d3d2f7e0_0;
S_0x7f83d3d78070 .scope module, "mm0" "mm" 12 149, 20 1 0, S_0x7f83d3d72b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "we"
    .port_info 3 /INPUT 5 "wa"
    .port_info 4 /INPUT 32 "wn"
    .port_info 5 /OUTPUT 1 "we_o"
    .port_info 6 /OUTPUT 5 "wa_o"
    .port_info 7 /OUTPUT 32 "wn_o"
v0x7f83d3d782f0_0 .net "clk", 0 0, L_0x7f83d3d7ed50;  alias, 1 drivers
v0x7f83d3d71ed0_0 .net "rst", 0 0, v0x7f83d3d7e4d0_0;  alias, 1 drivers
v0x7f83d3d78590_0 .net "wa", 4 0, v0x7f83d3d741a0_0;  alias, 1 drivers
v0x7f83d3d78620_0 .var "wa_o", 4 0;
v0x7f83d3d786b0_0 .net "we", 0 0, v0x7f83d3d74270_0;  alias, 1 drivers
v0x7f83d3d78780_0 .var "we_o", 0 0;
v0x7f83d3d78810_0 .net "wn", 31 0, v0x7f83d3d74300_0;  alias, 1 drivers
v0x7f83d3d788c0_0 .var "wn_o", 31 0;
E_0x7f83d3d78290 .event edge, v0x7f83d3d36c60_0, v0x7f83d3d74270_0, v0x7f83d3d741a0_0, v0x7f83d3d74300_0;
S_0x7f83d3d78a10 .scope module, "mm_wb0" "mm_wb" 12 156, 21 1 0, S_0x7f83d3d72b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "mm_we"
    .port_info 3 /INPUT 5 "mm_wa"
    .port_info 4 /INPUT 32 "mm_wn"
    .port_info 5 /OUTPUT 1 "wb_we"
    .port_info 6 /OUTPUT 5 "wb_wa"
    .port_info 7 /OUTPUT 32 "wb_wn"
v0x7f83d3d78d00_0 .net "clk", 0 0, L_0x7f83d3d7ed50;  alias, 1 drivers
v0x7f83d3d78d90_0 .net "mm_wa", 4 0, v0x7f83d3d78620_0;  alias, 1 drivers
v0x7f83d3d78e20_0 .net "mm_we", 0 0, v0x7f83d3d78780_0;  alias, 1 drivers
v0x7f83d3d78ef0_0 .net "mm_wn", 31 0, v0x7f83d3d788c0_0;  alias, 1 drivers
v0x7f83d3d78fa0_0 .net "rst", 0 0, v0x7f83d3d7e4d0_0;  alias, 1 drivers
v0x7f83d3d73550_0 .var "wb_wa", 4 0;
v0x7f83d3d79270_0 .var "wb_we", 0 0;
v0x7f83d3d79300_0 .var "wb_wn", 31 0;
S_0x7f83d3d79400 .scope module, "regfile0" "regfile" 12 115, 22 1 0, S_0x7f83d3d72b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "wa"
    .port_info 3 /INPUT 32 "wn"
    .port_info 4 /INPUT 1 "we"
    .port_info 5 /INPUT 5 "ra1"
    .port_info 6 /INPUT 1 "re1"
    .port_info 7 /OUTPUT 32 "rn1"
    .port_info 8 /INPUT 5 "ra2"
    .port_info 9 /INPUT 1 "re2"
    .port_info 10 /OUTPUT 32 "rn2"
v0x7f83d3d79720_0 .net "clk", 0 0, L_0x7f83d3d7ed50;  alias, 1 drivers
v0x7f83d3d797b0 .array "r", 0 31, 31 0;
v0x7f83d3d79840_0 .net "ra1", 4 0, v0x7f83d3d74d40_0;  alias, 1 drivers
v0x7f83d3d798d0_0 .net "ra2", 4 0, v0x7f83d3d74df0_0;  alias, 1 drivers
v0x7f83d3d79980_0 .net "re1", 0 0, v0x7f83d3d74ea0_0;  alias, 1 drivers
v0x7f83d3d79a50_0 .net "re2", 0 0, v0x7f83d3d74f40_0;  alias, 1 drivers
v0x7f83d3d79b00_0 .var "rn1", 31 0;
v0x7f83d3d79bb0_0 .var "rn2", 31 0;
v0x7f83d3d79c60_0 .net "rst", 0 0, v0x7f83d3d7e4d0_0;  alias, 1 drivers
v0x7f83d3d79d70_0 .net "wa", 4 0, v0x7f83d3d73550_0;  alias, 1 drivers
v0x7f83d3d79e20_0 .net "we", 0 0, v0x7f83d3d79270_0;  alias, 1 drivers
v0x7f83d3d79eb0_0 .net "wn", 31 0, v0x7f83d3d79300_0;  alias, 1 drivers
    .scope S_0x7f83d3c92600;
T_0 ;
    %wait E_0x7f83d3c4f9c0;
    %load/vec4 v0x7f83d3d53470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7f83d3d291f0_0;
    %load/vec4 v0x7f83d3d21d40_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f83d3d53a50, 0, 4;
T_0.0 ;
    %load/vec4 v0x7f83d3d21d40_0;
    %assign/vec4 v0x7f83d3d565d0_0, 0;
    %load/vec4 v0x7f83d3d20b20_0;
    %assign/vec4 v0x7f83d3d53980_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f83d3d71910;
T_1 ;
    %wait E_0x7f83d3d07020;
    %load/vec4 v0x7f83d3d722a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7f83d3d71fd0_0;
    %load/vec4 v0x7f83d3d71d70_0;
    %pad/u 19;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f83d3d72210, 0, 4;
T_1.0 ;
    %load/vec4 v0x7f83d3d71d70_0;
    %assign/vec4 v0x7f83d3d72180_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f83d3d71910;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f83d3d720f0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x7f83d3d720f0_0;
    %cmpi/s 131072, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7f83d3d720f0_0;
    %store/vec4a v0x7f83d3d72210, 4, 0;
    %load/vec4 v0x7f83d3d720f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f83d3d720f0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 94 "$readmemb", "test.data", v0x7f83d3d72210 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7f83d3d77490;
T_3 ;
    %wait E_0x7f83d3d07020;
    %load/vec4 v0x7f83d3d77c90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f83d3d77900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f83d3d77bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d77ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d77a60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d77ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f83d3d777a0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f83d3d77490;
T_4 ;
    %wait E_0x7f83d3d746b0;
    %load/vec4 v0x7f83d3d77c90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d77a60_0, 0;
    %load/vec4 v0x7f83d3d777a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7f83d3d777a0_0, 0;
    %load/vec4 v0x7f83d3d77900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x7f83d3d779b0_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f83d3d77bd0_0, 4, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f83d3d77900_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x7f83d3d779b0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f83d3d77bd0_0, 4, 5;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f83d3d77900_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x7f83d3d779b0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f83d3d77bd0_0, 4, 5;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f83d3d77900_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x7f83d3d779b0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f83d3d77bd0_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f83d3d77900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f83d3d77a60_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f83d3d766f0;
T_5 ;
    %wait E_0x7f83d3d07020;
    %load/vec4 v0x7f83d3d76ca0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f83d3d76bb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f83d3d76a90_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7f83d3d766f0;
T_6 ;
    %wait E_0x7f83d3d07020;
    %load/vec4 v0x7f83d3d76ca0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7f83d3d76b20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x7f83d3d76bb0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7f83d3d76bb0_0, 0;
    %load/vec4 v0x7f83d3d76a00_0;
    %assign/vec4 v0x7f83d3d76a90_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f83d3d76a90_0, 0;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f83d3d76dc0;
T_7 ;
    %wait E_0x7f83d3d07020;
    %load/vec4 v0x7f83d3d77390_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f83d3d77140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f83d3d77090_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7f83d3d772c0_0;
    %assign/vec4 v0x7f83d3d77140_0, 0;
    %load/vec4 v0x7f83d3d77210_0;
    %assign/vec4 v0x7f83d3d77090_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f83d3d74500;
T_8 ;
    %wait E_0x7f83d3d74920;
    %load/vec4 v0x7f83d3d751a0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x7f83d3d74a30_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d74ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d74f40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f83d3d74d40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f83d3d74df0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7f83d3d75380_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f83d3d752d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d75230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f83d3d74ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f83d3d74ba0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f83d3d75430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d754e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7f83d3d74a30_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x7f83d3d75380_0, 0;
    %load/vec4 v0x7f83d3d74a30_0;
    %parti/s 3, 12, 5;
    %assign/vec4 v0x7f83d3d752d0_0, 0;
    %load/vec4 v0x7f83d3d74a30_0;
    %parti/s 1, 30, 6;
    %assign/vec4 v0x7f83d3d75230_0, 0;
    %load/vec4 v0x7f83d3d74a30_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0x7f83d3d74d40_0, 0;
    %load/vec4 v0x7f83d3d74a30_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x7f83d3d74df0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f83d3d74990_0, 0;
    %load/vec4 v0x7f83d3d75380_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7f83d3d74a30_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f83d3d74990_0, 4, 5;
    %load/vec4 v0x7f83d3d74a30_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x7f83d3d75430_0, 0;
    %load/vec4 v0x7f83d3d752d0_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f83d3d754e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f83d3d74ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d74f40_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f83d3d74500;
T_9 ;
    %wait E_0x7f83d3d748d0;
    %load/vec4 v0x7f83d3d751a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f83d3d74ae0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7f83d3d74ea0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x7f83d3d75050_0;
    %assign/vec4 v0x7f83d3d74ae0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7f83d3d74ea0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x7f83d3d74990_0;
    %assign/vec4 v0x7f83d3d74ae0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f83d3d74ae0_0, 0;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f83d3d74500;
T_10 ;
    %wait E_0x7f83d3d72f70;
    %load/vec4 v0x7f83d3d751a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f83d3d74ba0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7f83d3d74f40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x7f83d3d75050_0;
    %assign/vec4 v0x7f83d3d74ba0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7f83d3d74f40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x7f83d3d74990_0;
    %assign/vec4 v0x7f83d3d74ba0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f83d3d74ba0_0, 0;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f83d3d79400;
T_11 ;
    %wait E_0x7f83d3d07020;
    %load/vec4 v0x7f83d3d79c60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f83d3d797b0, 4, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f83d3d79400;
T_12 ;
    %wait E_0x7f83d3d07020;
    %load/vec4 v0x7f83d3d79c60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f83d3d79e20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7f83d3d79d70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7f83d3d79eb0_0;
    %load/vec4 v0x7f83d3d79d70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f83d3d797b0, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f83d3d79400;
T_13 ;
    %wait E_0x7f83d3d07020;
    %load/vec4 v0x7f83d3d79c60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f83d3d79980_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7f83d3d79840_0;
    %load/vec4 v0x7f83d3d79d70_0;
    %cmp/e;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x7f83d3d79eb0_0;
    %assign/vec4 v0x7f83d3d79b00_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x7f83d3d79840_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f83d3d797b0, 4;
    %assign/vec4 v0x7f83d3d79b00_0, 0;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f83d3d79b00_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f83d3d79400;
T_14 ;
    %wait E_0x7f83d3d07020;
    %load/vec4 v0x7f83d3d79c60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f83d3d79a50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7f83d3d798d0_0;
    %load/vec4 v0x7f83d3d79d70_0;
    %cmp/e;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x7f83d3d79eb0_0;
    %assign/vec4 v0x7f83d3d79bb0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x7f83d3d798d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f83d3d797b0, 4;
    %assign/vec4 v0x7f83d3d79bb0_0, 0;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f83d3d79bb0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f83d3d75740;
T_15 ;
    %wait E_0x7f83d3d07020;
    %load/vec4 v0x7f83d3d76520_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7f83d3d75e20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f83d3d75d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d75ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f83d3d75b10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f83d3d75bd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f83d3d75eb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d75f60_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %vpi_call 16 34 "$display", "- id %d %d", v0x7f83d3d76010_0, v0x7f83d3d76140_0 {0 0 0};
    %load/vec4 v0x7f83d3d76310_0;
    %assign/vec4 v0x7f83d3d75e20_0, 0;
    %load/vec4 v0x7f83d3d76260_0;
    %assign/vec4 v0x7f83d3d75d50_0, 0;
    %load/vec4 v0x7f83d3d761d0_0;
    %assign/vec4 v0x7f83d3d75ca0_0, 0;
    %load/vec4 v0x7f83d3d76010_0;
    %assign/vec4 v0x7f83d3d75b10_0, 0;
    %load/vec4 v0x7f83d3d76140_0;
    %assign/vec4 v0x7f83d3d75bd0_0, 0;
    %load/vec4 v0x7f83d3d763c0_0;
    %assign/vec4 v0x7f83d3d75eb0_0, 0;
    %load/vec4 v0x7f83d3d76470_0;
    %assign/vec4 v0x7f83d3d75f60_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f83d3d72dc0;
T_16 ;
    %wait E_0x7f83d3d73150;
    %load/vec4 v0x7f83d3d73480_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0x7f83d3d73790_0;
    %cmpi/e 0, 0, 7;
    %flag_or 4, 8;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f83d3d733d0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %vpi_call 13 23 "$display", "%h t %h st %h sst %h", 7'b0010011, v0x7f83d3d73790_0, v0x7f83d3d736e0_0, v0x7f83d3d73650_0 {0 0 0};
    %load/vec4 v0x7f83d3d73790_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f83d3d733d0_0, 0, 32;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x7f83d3d736e0_0;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %jmp T_16.6;
T_16.5 ;
    %load/vec4 v0x7f83d3d73260_0;
    %load/vec4 v0x7f83d3d73310_0;
    %or;
    %assign/vec4 v0x7f83d3d733d0_0, 0;
    %vpi_call 13 30 "$display", "--------------- ORI!! %d %d %d", v0x7f83d3d73260_0, v0x7f83d3d73310_0, v0x7f83d3d733d0_0 {0 0 0};
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7f83d3d72dc0;
T_17 ;
    %wait E_0x7f83d3d730f0;
    %vpi_call 13 42 "$display", "?????????? %d", v0x7f83d3d733d0_0 {0 0 0};
    %load/vec4 v0x7f83d3d73840_0;
    %assign/vec4 v0x7f83d3d738f0_0, 0;
    %load/vec4 v0x7f83d3d739a0_0;
    %assign/vec4 v0x7f83d3d73a40_0, 0;
    %load/vec4 v0x7f83d3d73790_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f83d3d73ae0_0, 0;
    %jmp T_17.2;
T_17.0 ;
    %vpi_call 13 47 "$display", "> write %d", v0x7f83d3d733d0_0 {0 0 0};
    %load/vec4 v0x7f83d3d733d0_0;
    %assign/vec4 v0x7f83d3d73ae0_0, 0;
    %jmp T_17.2;
T_17.2 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7f83d3d73cb0;
T_18 ;
    %wait E_0x7f83d3d07020;
    %load/vec4 v0x7f83d3d743b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f83d3d741a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d74270_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f83d3d74300_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %vpi_call 14 18 "$display", "ex_wn %d", v0x7f83d3d74110_0 {0 0 0};
    %load/vec4 v0x7f83d3d73fb0_0;
    %assign/vec4 v0x7f83d3d741a0_0, 0;
    %load/vec4 v0x7f83d3d74040_0;
    %assign/vec4 v0x7f83d3d74270_0, 0;
    %load/vec4 v0x7f83d3d74110_0;
    %assign/vec4 v0x7f83d3d74300_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7f83d3d78070;
T_19 ;
    %wait E_0x7f83d3d78290;
    %load/vec4 v0x7f83d3d71ed0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d78780_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f83d3d78620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f83d3d788c0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7f83d3d786b0_0;
    %assign/vec4 v0x7f83d3d78780_0, 0;
    %load/vec4 v0x7f83d3d78590_0;
    %assign/vec4 v0x7f83d3d78620_0, 0;
    %load/vec4 v0x7f83d3d78810_0;
    %assign/vec4 v0x7f83d3d788c0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7f83d3d78a10;
T_20 ;
    %wait E_0x7f83d3d07020;
    %load/vec4 v0x7f83d3d78fa0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d79270_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f83d3d73550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f83d3d79300_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7f83d3d78e20_0;
    %assign/vec4 v0x7f83d3d79270_0, 0;
    %load/vec4 v0x7f83d3d78d90_0;
    %assign/vec4 v0x7f83d3d73550_0, 0;
    %load/vec4 v0x7f83d3d78ef0_0;
    %assign/vec4 v0x7f83d3d79300_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7f83d3d1daf0;
T_21 ;
    %wait E_0x7f83d3d07020;
    %load/vec4 v0x7f83d3d36c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7f83d3d03480_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7f83d3d45180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f83d3d34db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d34e40_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7f83d3d69080_0;
    %assign/vec4 v0x7f83d3d03480_0, 0;
    %load/vec4 v0x7f83d3d1c810_0;
    %assign/vec4 v0x7f83d3d45180_0, 0;
    %load/vec4 v0x7f83d3d69470_0;
    %assign/vec4 v0x7f83d3d34db0_0, 0;
    %load/vec4 v0x7f83d3d68ff0_0;
    %assign/vec4 v0x7f83d3d34e40_0, 0;
    %load/vec4 v0x7f83d3d693e0_0;
    %load/vec4 v0x7f83d3d45180_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f83d3d540a0, 0, 4;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7f83d3d4db40;
T_22 ;
    %wait E_0x7f83d3d4bd10;
    %load/vec4 v0x7f83d3d497e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7f83d3d49750_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7f83d3d44680_0;
    %assign/vec4 v0x7f83d3d49750_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7f83d3d45e30;
T_23 ;
    %wait E_0x7f83d3d4bd10;
    %load/vec4 v0x7f83d3d54800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7f83d3d65f70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f83d3d661d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f83d3d30480_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f83d3d67530_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d675c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d66260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f83d3d65ee0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7f83d3d3a050_0;
    %assign/vec4 v0x7f83d3d65f70_0, 0;
    %load/vec4 v0x7f83d3d03660_0;
    %assign/vec4 v0x7f83d3d661d0_0, 0;
    %load/vec4 v0x7f83d3d33e30_0;
    %assign/vec4 v0x7f83d3d30480_0, 0;
    %load/vec4 v0x7f83d3d32890_0;
    %assign/vec4 v0x7f83d3d67530_0, 0;
    %load/vec4 v0x7f83d3d32920_0;
    %assign/vec4 v0x7f83d3d675c0_0, 0;
    %load/vec4 v0x7f83d3d036f0_0;
    %assign/vec4 v0x7f83d3d66260_0, 0;
    %load/vec4 v0x7f83d3d54890_0;
    %assign/vec4 v0x7f83d3d65ee0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7f83d3d45e30;
T_24 ;
    %wait E_0x7f83d3d06c20;
    %load/vec4 v0x7f83d3d65f70_0;
    %store/vec4 v0x7f83d3d3a050_0, 0, 5;
    %load/vec4 v0x7f83d3d30480_0;
    %store/vec4 v0x7f83d3d33e30_0, 0, 8;
    %load/vec4 v0x7f83d3d67530_0;
    %store/vec4 v0x7f83d3d32890_0, 0, 3;
    %load/vec4 v0x7f83d3d46db0_0;
    %flag_set/vec4 8;
    %jmp/0 T_24.0, 8;
    %load/vec4 v0x7f83d3d661d0_0;
    %addi 1, 0, 4;
    %jmp/1 T_24.1, 8;
T_24.0 ; End of true expr.
    %load/vec4 v0x7f83d3d661d0_0;
    %jmp/0 T_24.1, 8;
 ; End of false expr.
    %blend;
T_24.1;
    %store/vec4 v0x7f83d3d03660_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83d3d32920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83d3d036f0_0, 0, 1;
    %load/vec4 v0x7f83d3d65f70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %jmp T_24.7;
T_24.2 ;
    %load/vec4 v0x7f83d3d65ee0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7f83d3d3a050_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f83d3d03660_0, 0, 4;
T_24.8 ;
    %jmp T_24.7;
T_24.3 ;
    %load/vec4 v0x7f83d3d46db0_0;
    %load/vec4 v0x7f83d3d661d0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7f83d3d3a050_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f83d3d03660_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f83d3d32890_0, 0, 3;
T_24.10 ;
    %jmp T_24.7;
T_24.4 ;
    %load/vec4 v0x7f83d3d46db0_0;
    %load/vec4 v0x7f83d3d661d0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %load/vec4 v0x7f83d3d65ee0_0;
    %load/vec4 v0x7f83d3d30480_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f83d3d33e30_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f83d3d03660_0, 0, 4;
    %load/vec4 v0x7f83d3d67530_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_24.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7f83d3d3a050_0, 0, 5;
    %jmp T_24.15;
T_24.14 ;
    %load/vec4 v0x7f83d3d67530_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7f83d3d32890_0, 0, 3;
T_24.15 ;
T_24.12 ;
    %jmp T_24.7;
T_24.5 ;
    %load/vec4 v0x7f83d3d46db0_0;
    %load/vec4 v0x7f83d3d661d0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %load/vec4 v0x7f83d3d65ee0_0;
    %load/vec4 v0x7f83d3d30480_0;
    %xnor/r;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x7f83d3d036f0_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7f83d3d3a050_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f83d3d03660_0, 0, 4;
T_24.16 ;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v0x7f83d3d46db0_0;
    %load/vec4 v0x7f83d3d661d0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f83d3d3a050_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d32920_0, 0, 1;
T_24.18 ;
    %jmp T_24.7;
T_24.7 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7f83d3d6b8b0;
T_25 ;
    %wait E_0x7f83d3d4bd10;
    %load/vec4 v0x7f83d3d6c6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7f83d3d6c510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f83d3d6c2d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f83d3d6c360_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f83d3d6c3f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f83d3d6c5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d6c630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d6c480_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7f83d3d6c0a0_0;
    %assign/vec4 v0x7f83d3d6c510_0, 0;
    %load/vec4 v0x7f83d3d6be60_0;
    %assign/vec4 v0x7f83d3d6c2d0_0, 0;
    %load/vec4 v0x7f83d3d6bef0_0;
    %assign/vec4 v0x7f83d3d6c360_0, 0;
    %load/vec4 v0x7f83d3d6bf80_0;
    %assign/vec4 v0x7f83d3d6c3f0_0, 0;
    %load/vec4 v0x7f83d3d6c130_0;
    %assign/vec4 v0x7f83d3d6c5a0_0, 0;
    %load/vec4 v0x7f83d3d6c1c0_0;
    %assign/vec4 v0x7f83d3d6c630_0, 0;
    %load/vec4 v0x7f83d3d6c010_0;
    %assign/vec4 v0x7f83d3d6c480_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7f83d3d6b8b0;
T_26 ;
    %wait E_0x7f83d3d54630;
    %load/vec4 v0x7f83d3d6c510_0;
    %store/vec4 v0x7f83d3d6c0a0_0, 0, 5;
    %load/vec4 v0x7f83d3d6c360_0;
    %store/vec4 v0x7f83d3d6bef0_0, 0, 8;
    %load/vec4 v0x7f83d3d6c3f0_0;
    %store/vec4 v0x7f83d3d6bf80_0, 0, 3;
    %load/vec4 v0x7f83d3d6c480_0;
    %store/vec4 v0x7f83d3d6c010_0, 0, 1;
    %load/vec4 v0x7f83d3d6bd40_0;
    %flag_set/vec4 8;
    %jmp/0 T_26.0, 8;
    %load/vec4 v0x7f83d3d6c2d0_0;
    %addi 1, 0, 4;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v0x7f83d3d6c2d0_0;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v0x7f83d3d6be60_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83d3d6c1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d6c130_0, 0, 1;
    %load/vec4 v0x7f83d3d6c510_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %jmp T_26.7;
T_26.2 ;
    %load/vec4 v0x7f83d3d6ca00_0;
    %load/vec4 v0x7f83d3d6c630_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7f83d3d6c0a0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f83d3d6be60_0, 0, 4;
    %load/vec4 v0x7f83d3d6c8e0_0;
    %store/vec4 v0x7f83d3d6bef0_0, 0, 8;
    %load/vec4 v0x7f83d3d6c8e0_0;
    %xnor/r;
    %store/vec4 v0x7f83d3d6c010_0, 0, 1;
T_26.8 ;
    %jmp T_26.7;
T_26.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83d3d6c130_0, 0, 1;
    %load/vec4 v0x7f83d3d6bd40_0;
    %load/vec4 v0x7f83d3d6c2d0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7f83d3d6c0a0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f83d3d6be60_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f83d3d6bf80_0, 0, 3;
T_26.10 ;
    %jmp T_26.7;
T_26.4 ;
    %load/vec4 v0x7f83d3d6c360_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7f83d3d6c130_0, 0, 1;
    %load/vec4 v0x7f83d3d6bd40_0;
    %load/vec4 v0x7f83d3d6c2d0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.12, 8;
    %load/vec4 v0x7f83d3d6c360_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x7f83d3d6bef0_0, 0, 8;
    %load/vec4 v0x7f83d3d6c3f0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7f83d3d6bf80_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f83d3d6be60_0, 0, 4;
    %load/vec4 v0x7f83d3d6c3f0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_26.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7f83d3d6c0a0_0, 0, 5;
T_26.14 ;
T_26.12 ;
    %jmp T_26.7;
T_26.5 ;
    %load/vec4 v0x7f83d3d6c480_0;
    %store/vec4 v0x7f83d3d6c130_0, 0, 1;
    %load/vec4 v0x7f83d3d6bd40_0;
    %load/vec4 v0x7f83d3d6c2d0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.16, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7f83d3d6c0a0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f83d3d6be60_0, 0, 4;
T_26.16 ;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x7f83d3d6bd40_0;
    %load/vec4 v0x7f83d3d6c2d0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f83d3d6c0a0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d6c1c0_0, 0, 1;
T_26.18 ;
    %jmp T_26.7;
T_26.7 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7f83d3d3f4d0;
T_27 ;
    %wait E_0x7f83d3d07020;
    %load/vec4 v0x7f83d3d6b670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f83d3d6b3a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f83d3d6b430_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f83d3d6b110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d52180_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7f83d3d18f00_0;
    %assign/vec4 v0x7f83d3d6b3a0_0, 0;
    %load/vec4 v0x7f83d3d6aed0_0;
    %assign/vec4 v0x7f83d3d6b430_0, 0;
    %load/vec4 v0x7f83d3d182a0_0;
    %assign/vec4 v0x7f83d3d6b110_0, 0;
    %load/vec4 v0x7f83d3d18e70_0;
    %assign/vec4 v0x7f83d3d52180_0, 0;
    %load/vec4 v0x7f83d3d18210_0;
    %load/vec4 v0x7f83d3d6b430_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f83d3d6b080, 0, 4;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7f83d3d6ca90;
T_28 ;
    %wait E_0x7f83d3d07020;
    %load/vec4 v0x7f83d3d6e690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7f83d3d6e3c0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7f83d3d6e450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f83d3d6e130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d6d7c0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7f83d3d6de60_0;
    %assign/vec4 v0x7f83d3d6e3c0_0, 0;
    %load/vec4 v0x7f83d3d6def0_0;
    %assign/vec4 v0x7f83d3d6e450_0, 0;
    %load/vec4 v0x7f83d3d6dd40_0;
    %assign/vec4 v0x7f83d3d6e130_0, 0;
    %load/vec4 v0x7f83d3d6ddd0_0;
    %assign/vec4 v0x7f83d3d6d7c0_0, 0;
    %load/vec4 v0x7f83d3d6dcb0_0;
    %load/vec4 v0x7f83d3d6e450_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f83d3d6e0a0, 0, 4;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7f83d3d1c3b0;
T_29 ;
    %wait E_0x7f83d3d4bd10;
    %load/vec4 v0x7f83d3d6ec30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d6eb10_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x7f83d3d6e9f0_0;
    %assign/vec4 v0x7f83d3d6eb10_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7f83d3d65a90;
T_30 ;
    %wait E_0x7f83d3d07020;
    %load/vec4 v0x7f83d3d71240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x7f83d3d70d30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f83d3d707d0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7f83d3d708f0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7f83d3d706b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f83d3d70860_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f83d3d70dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d70e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d70ca0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f83d3d70c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d70b80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f83d3d70740_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f83d3d6ff80_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7f83d3d6fe60_0;
    %assign/vec4 v0x7f83d3d70d30_0, 0;
    %load/vec4 v0x7f83d3d6fb00_0;
    %assign/vec4 v0x7f83d3d707d0_0, 0;
    %load/vec4 v0x7f83d3d6fc20_0;
    %assign/vec4 v0x7f83d3d708f0_0, 0;
    %load/vec4 v0x7f83d3d6f960_0;
    %assign/vec4 v0x7f83d3d706b0_0, 0;
    %load/vec4 v0x7f83d3d6fb90_0;
    %assign/vec4 v0x7f83d3d70860_0, 0;
    %load/vec4 v0x7f83d3d6fef0_0;
    %assign/vec4 v0x7f83d3d70dc0_0, 0;
    %load/vec4 v0x7f83d3d70080_0;
    %assign/vec4 v0x7f83d3d70e50_0, 0;
    %load/vec4 v0x7f83d3d6fdd0_0;
    %assign/vec4 v0x7f83d3d70ca0_0, 0;
    %load/vec4 v0x7f83d3d6fd40_0;
    %assign/vec4 v0x7f83d3d70c10_0, 0;
    %load/vec4 v0x7f83d3d70230_0;
    %assign/vec4 v0x7f83d3d70b80_0, 0;
    %load/vec4 v0x7f83d3d6f9f0_0;
    %assign/vec4 v0x7f83d3d70740_0, 0;
    %load/vec4 v0x7f83d3d6fcb0_0;
    %assign/vec4 v0x7f83d3d6ff80_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x7f83d3d65a90;
T_31 ;
    %wait E_0x7f83d3d068d0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f83d3d6fcb0_0, 0, 8;
    %load/vec4 v0x7f83d3d70230_0;
    %load/vec4 v0x7f83d3d70590_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x7f83d3d70500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %jmp T_31.7;
T_31.2 ;
    %load/vec4 v0x7f83d3d703e0_0;
    %store/vec4 v0x7f83d3d6fcb0_0, 0, 8;
    %jmp T_31.7;
T_31.3 ;
    %load/vec4 v0x7f83d3d70740_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7f83d3d6fcb0_0, 0, 8;
    %jmp T_31.7;
T_31.4 ;
    %load/vec4 v0x7f83d3d70740_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x7f83d3d6fcb0_0, 0, 8;
    %jmp T_31.7;
T_31.5 ;
    %load/vec4 v0x7f83d3d70740_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x7f83d3d6fcb0_0, 0, 8;
    %jmp T_31.7;
T_31.6 ;
    %load/vec4 v0x7f83d3d70740_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x7f83d3d6fcb0_0, 0, 8;
    %jmp T_31.7;
T_31.7 ;
    %pop/vec4 1;
T_31.0 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x7f83d3d65a90;
T_32 ;
    %wait E_0x7f83d3d069a0;
    %load/vec4 v0x7f83d3d70d30_0;
    %store/vec4 v0x7f83d3d6fe60_0, 0, 5;
    %load/vec4 v0x7f83d3d707d0_0;
    %store/vec4 v0x7f83d3d6fb00_0, 0, 3;
    %load/vec4 v0x7f83d3d708f0_0;
    %store/vec4 v0x7f83d3d6fc20_0, 0, 17;
    %load/vec4 v0x7f83d3d706b0_0;
    %store/vec4 v0x7f83d3d6f960_0, 0, 17;
    %load/vec4 v0x7f83d3d70860_0;
    %store/vec4 v0x7f83d3d6fb90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83d3d711b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f83d3d6fef0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83d3d70080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83d3d71090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83d3d70470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83d3d6fdd0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f83d3d6fd40_0, 0, 8;
    %load/vec4 v0x7f83d3d70620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f83d3d6fb90_0, 4, 1;
T_32.0 ;
    %load/vec4 v0x7f83d3d70b80_0;
    %inv;
    %load/vec4 v0x7f83d3d70230_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x7f83d3d70590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %load/vec4 v0x7f83d3d70500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %jmp T_32.8;
T_32.6 ;
    %load/vec4 v0x7f83d3d71500_0;
    %nor/r;
    %load/vec4 v0x7f83d3d70110_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.9, 8;
    %load/vec4 v0x7f83d3d70110_0;
    %store/vec4 v0x7f83d3d6fef0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d70080_0, 0, 1;
T_32.9 ;
    %vpi_call 5 246 "$write", "%c", v0x7f83d3d70110_0 {0 0 0};
    %jmp T_32.8;
T_32.7 ;
    %load/vec4 v0x7f83d3d71500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.11, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f83d3d6fef0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d70080_0, 0, 1;
T_32.11 ;
    %vpi_call 5 253 "$display", "IO:Return" {0 0 0};
    %vpi_call 5 254 "$finish" {0 0 0};
    %jmp T_32.8;
T_32.8 ;
    %pop/vec4 1;
    %jmp T_32.5;
T_32.4 ;
    %load/vec4 v0x7f83d3d70500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_32.13, 6;
    %jmp T_32.14;
T_32.13 ;
    %load/vec4 v0x7f83d3d702c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d70470_0, 0, 1;
T_32.15 ;
    %load/vec4 v0x7f83d3d71360_0;
    %nor/r;
    %load/vec4 v0x7f83d3d70350_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d711b0_0, 0, 1;
    %load/vec4 v0x7f83d3d71120_0;
    %store/vec4 v0x7f83d3d6fd40_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d6fdd0_0, 0, 1;
T_32.17 ;
    %jmp T_32.14;
T_32.14 ;
    %pop/vec4 1;
T_32.5 ;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0x7f83d3d70d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_32.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_32.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_32.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_32.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_32.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_32.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_32.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_32.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_32.27, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_32.28, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_32.29, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_32.30, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_32.31, 6;
    %jmp T_32.32;
T_32.19 ;
    %load/vec4 v0x7f83d3d71360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d711b0_0, 0, 1;
    %load/vec4 v0x7f83d3d71120_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_32.35, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f83d3d6fe60_0, 0, 5;
    %jmp T_32.36;
T_32.35 ;
    %load/vec4 v0x7f83d3d71120_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_32.37, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f83d3d6fef0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d70080_0, 0, 1;
T_32.37 ;
T_32.36 ;
T_32.33 ;
    %jmp T_32.32;
T_32.20 ;
    %load/vec4 v0x7f83d3d71360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.39, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d711b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f83d3d6fb00_0, 0, 3;
    %load/vec4 v0x7f83d3d71120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_32.41, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_32.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_32.43, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_32.44, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_32.45, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_32.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_32.47, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_32.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_32.49, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_32.50, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f83d3d6fb90_0, 4, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f83d3d6fe60_0, 0, 5;
    %jmp T_32.52;
T_32.41 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7f83d3d6fe60_0, 0, 5;
    %jmp T_32.52;
T_32.42 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7f83d3d6fe60_0, 0, 5;
    %jmp T_32.52;
T_32.43 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f83d3d6fe60_0, 0, 5;
    %jmp T_32.52;
T_32.44 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7f83d3d6fe60_0, 0, 5;
    %jmp T_32.52;
T_32.45 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x7f83d3d6fe60_0, 0, 5;
    %jmp T_32.52;
T_32.46 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x7f83d3d6fe60_0, 0, 5;
    %jmp T_32.52;
T_32.47 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7f83d3d6fe60_0, 0, 5;
    %jmp T_32.52;
T_32.48 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x7f83d3d6fe60_0, 0, 5;
    %jmp T_32.52;
T_32.49 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f83d3d6fe60_0, 0, 5;
    %jmp T_32.52;
T_32.50 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7f83d3d6fef0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d70080_0, 0, 1;
    %jmp T_32.52;
T_32.52 ;
    %pop/vec4 1;
T_32.39 ;
    %jmp T_32.32;
T_32.21 ;
    %load/vec4 v0x7f83d3d71360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.53, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d711b0_0, 0, 1;
    %load/vec4 v0x7f83d3d707d0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7f83d3d6fb00_0, 0, 3;
    %load/vec4 v0x7f83d3d707d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.55, 4;
    %load/vec4 v0x7f83d3d71120_0;
    %pad/u 17;
    %store/vec4 v0x7f83d3d6fc20_0, 0, 17;
    %jmp T_32.56;
T_32.55 ;
    %load/vec4 v0x7f83d3d71120_0;
    %load/vec4 v0x7f83d3d708f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x7f83d3d6fc20_0, 0, 17;
    %load/vec4 v0x7f83d3d6fc20_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_32.57, 8;
    %pushi/vec4 3, 0, 5;
    %jmp/1 T_32.58, 8;
T_32.57 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_32.58, 8;
 ; End of false expr.
    %blend;
T_32.58;
    %store/vec4 v0x7f83d3d6fe60_0, 0, 5;
T_32.56 ;
T_32.53 ;
    %jmp T_32.32;
T_32.22 ;
    %load/vec4 v0x7f83d3d71360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.59, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d711b0_0, 0, 1;
    %load/vec4 v0x7f83d3d708f0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7f83d3d6fc20_0, 0, 17;
    %load/vec4 v0x7f83d3d71120_0;
    %store/vec4 v0x7f83d3d6fef0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d70080_0, 0, 1;
    %load/vec4 v0x7f83d3d6fc20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.61, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f83d3d6fe60_0, 0, 5;
T_32.61 ;
T_32.59 ;
    %jmp T_32.32;
T_32.23 ;
    %load/vec4 v0x7f83d3d71360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.63, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d711b0_0, 0, 1;
    %load/vec4 v0x7f83d3d707d0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7f83d3d6fb00_0, 0, 3;
    %load/vec4 v0x7f83d3d707d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.65, 4;
    %load/vec4 v0x7f83d3d71120_0;
    %pad/u 17;
    %store/vec4 v0x7f83d3d6fc20_0, 0, 17;
    %jmp T_32.66;
T_32.65 ;
    %load/vec4 v0x7f83d3d71120_0;
    %load/vec4 v0x7f83d3d708f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x7f83d3d6fc20_0, 0, 17;
    %load/vec4 v0x7f83d3d6fc20_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_32.67, 8;
    %pushi/vec4 5, 0, 5;
    %jmp/1 T_32.68, 8;
T_32.67 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_32.68, 8;
 ; End of false expr.
    %blend;
T_32.68;
    %store/vec4 v0x7f83d3d6fe60_0, 0, 5;
T_32.66 ;
T_32.63 ;
    %jmp T_32.32;
T_32.24 ;
    %load/vec4 v0x7f83d3d71360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.69, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d711b0_0, 0, 1;
    %load/vec4 v0x7f83d3d708f0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7f83d3d6fc20_0, 0, 17;
    %load/vec4 v0x7f83d3d70350_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.71, 8;
    %load/vec4 v0x7f83d3d71120_0;
    %store/vec4 v0x7f83d3d6fd40_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d6fdd0_0, 0, 1;
T_32.71 ;
    %load/vec4 v0x7f83d3d6fc20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.73, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f83d3d6fe60_0, 0, 5;
T_32.73 ;
T_32.69 ;
    %jmp T_32.32;
T_32.25 ;
    %load/vec4 v0x7f83d3d71500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.75, 8;
    %load/vec4 v0x7f83d3d70860_0;
    %pad/u 8;
    %store/vec4 v0x7f83d3d6fef0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d70080_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f83d3d6fe60_0, 0, 5;
T_32.75 ;
    %jmp T_32.32;
T_32.26 ;
    %load/vec4 v0x7f83d3d71500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.77, 8;
    %pushi/vec4 4, 0, 17;
    %store/vec4 v0x7f83d3d6fc20_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x7f83d3d6f960_0, 0, 17;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x7f83d3d6fe60_0, 0, 5;
T_32.77 ;
    %jmp T_32.32;
T_32.27 ;
    %load/vec4 v0x7f83d3d71500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.79, 8;
    %load/vec4 v0x7f83d3d708f0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7f83d3d6fc20_0, 0, 17;
    %ix/getv 4, v0x7f83d3d706b0_0;
    %load/vec4a v0x7f83d3d6f8d0, 4;
    %store/vec4 v0x7f83d3d6fef0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d70080_0, 0, 1;
    %load/vec4 v0x7f83d3d706b0_0;
    %addi 1, 0, 17;
    %store/vec4 v0x7f83d3d6f960_0, 0, 17;
    %load/vec4 v0x7f83d3d6fc20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.81, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f83d3d6fe60_0, 0, 5;
T_32.81 ;
T_32.79 ;
    %jmp T_32.32;
T_32.28 ;
    %load/vec4 v0x7f83d3d71360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.83, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d711b0_0, 0, 1;
    %load/vec4 v0x7f83d3d707d0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7f83d3d6fb00_0, 0, 3;
    %load/vec4 v0x7f83d3d707d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.85, 4;
    %load/vec4 v0x7f83d3d71120_0;
    %pad/u 17;
    %store/vec4 v0x7f83d3d6f960_0, 0, 17;
    %jmp T_32.86;
T_32.85 ;
    %load/vec4 v0x7f83d3d707d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.87, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f83d3d71120_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f83d3d706b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f83d3d6f960_0, 0, 17;
    %jmp T_32.88;
T_32.87 ;
    %load/vec4 v0x7f83d3d707d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_32.89, 4;
    %load/vec4 v0x7f83d3d71120_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f83d3d706b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f83d3d6f960_0, 0, 17;
    %jmp T_32.90;
T_32.89 ;
    %load/vec4 v0x7f83d3d707d0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_32.91, 4;
    %load/vec4 v0x7f83d3d71120_0;
    %pad/u 17;
    %store/vec4 v0x7f83d3d6fc20_0, 0, 17;
    %jmp T_32.92;
T_32.91 ;
    %load/vec4 v0x7f83d3d71120_0;
    %load/vec4 v0x7f83d3d708f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7f83d3d6fc20_0, 0, 17;
    %load/vec4 v0x7f83d3d6fc20_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_32.93, 8;
    %pushi/vec4 10, 0, 5;
    %jmp/1 T_32.94, 8;
T_32.93 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_32.94, 8;
 ; End of false expr.
    %blend;
T_32.94;
    %store/vec4 v0x7f83d3d6fe60_0, 0, 5;
T_32.92 ;
T_32.90 ;
T_32.88 ;
T_32.86 ;
T_32.83 ;
    %jmp T_32.32;
T_32.29 ;
    %load/vec4 v0x7f83d3d708f0_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.95, 8;
    %load/vec4 v0x7f83d3d708f0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7f83d3d6fc20_0, 0, 17;
    %jmp T_32.96;
T_32.95 ;
    %load/vec4 v0x7f83d3d71500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.97, 8;
    %load/vec4 v0x7f83d3d708f0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7f83d3d6fc20_0, 0, 17;
    %load/vec4 v0x7f83d3d70f70_0;
    %store/vec4 v0x7f83d3d6fef0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d70080_0, 0, 1;
    %load/vec4 v0x7f83d3d706b0_0;
    %addi 1, 0, 17;
    %store/vec4 v0x7f83d3d6f960_0, 0, 17;
    %load/vec4 v0x7f83d3d6fc20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.99, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f83d3d6fe60_0, 0, 5;
T_32.99 ;
T_32.97 ;
T_32.96 ;
    %jmp T_32.32;
T_32.30 ;
    %load/vec4 v0x7f83d3d71360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.101, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d711b0_0, 0, 1;
    %load/vec4 v0x7f83d3d707d0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7f83d3d6fb00_0, 0, 3;
    %load/vec4 v0x7f83d3d707d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.103, 4;
    %load/vec4 v0x7f83d3d71120_0;
    %pad/u 17;
    %store/vec4 v0x7f83d3d6f960_0, 0, 17;
    %jmp T_32.104;
T_32.103 ;
    %load/vec4 v0x7f83d3d707d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.105, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f83d3d71120_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7f83d3d706b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f83d3d6f960_0, 0, 17;
    %jmp T_32.106;
T_32.105 ;
    %load/vec4 v0x7f83d3d707d0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_32.107, 4;
    %load/vec4 v0x7f83d3d71120_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7f83d3d706b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f83d3d6f960_0, 0, 17;
    %jmp T_32.108;
T_32.107 ;
    %load/vec4 v0x7f83d3d707d0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_32.109, 4;
    %load/vec4 v0x7f83d3d71120_0;
    %pad/u 17;
    %store/vec4 v0x7f83d3d6fc20_0, 0, 17;
    %jmp T_32.110;
T_32.109 ;
    %load/vec4 v0x7f83d3d71120_0;
    %load/vec4 v0x7f83d3d708f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x7f83d3d6fc20_0, 0, 17;
    %load/vec4 v0x7f83d3d6fc20_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_32.111, 8;
    %pushi/vec4 12, 0, 5;
    %jmp/1 T_32.112, 8;
T_32.111 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_32.112, 8;
 ; End of false expr.
    %blend;
T_32.112;
    %store/vec4 v0x7f83d3d6fe60_0, 0, 5;
T_32.110 ;
T_32.108 ;
T_32.106 ;
T_32.104 ;
T_32.101 ;
    %jmp T_32.32;
T_32.31 ;
    %load/vec4 v0x7f83d3d71360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.113, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d711b0_0, 0, 1;
    %load/vec4 v0x7f83d3d708f0_0;
    %subi 1, 0, 17;
    %store/vec4 v0x7f83d3d6fc20_0, 0, 17;
    %load/vec4 v0x7f83d3d706b0_0;
    %addi 1, 0, 17;
    %store/vec4 v0x7f83d3d6f960_0, 0, 17;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d71090_0, 0, 1;
    %load/vec4 v0x7f83d3d6fc20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.115, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7f83d3d6fe60_0, 0, 5;
T_32.115 ;
T_32.113 ;
    %jmp T_32.32;
T_32.32 ;
    %pop/vec4 1;
T_32.3 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7f83d3d67da0;
T_33 ;
    %wait E_0x7f83d3d266f0;
    %load/vec4 v0x7f83d3d7d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f83d3d7e4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f83d3d7e560_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83d3d7e560_0, 0;
    %load/vec4 v0x7f83d3d7e560_0;
    %assign/vec4 v0x7f83d3d7e4d0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x7f83d3c4da00;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83d3d7e620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83d3d7e6e0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_34.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.1, 5;
    %jmp/1 T_34.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x7f83d3d7e620_0;
    %nor/r;
    %store/vec4 v0x7f83d3d7e620_0, 0, 1;
    %jmp T_34.0;
T_34.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83d3d7e6e0_0, 0, 1;
    %pushi/vec4 40, 0, 32;
T_34.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_34.3, 5;
    %jmp/1 T_34.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 1000, 0;
    %load/vec4 v0x7f83d3d7e620_0;
    %nor/r;
    %store/vec4 v0x7f83d3d7e620_0, 0, 1;
    %jmp T_34.2;
T_34.3 ;
    %pop/vec4 1;
    %vpi_call 3 28 "$finish" {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "./block_ram.v";
    "testbench.v";
    "./riscv_top.v";
    "./hci.v";
    "./fifo.v";
    "./uart.v";
    "./uart_baud_clk.v";
    "./uart_rx.v";
    "./uart_tx.v";
    "./ram.v";
    "./risc.v";
    "./ex.v";
    "./ex_mm.v";
    "./id.v";
    "./id_ex.v";
    "./if.v";
    "./if_id.v";
    "./mct.v";
    "./mm.v";
    "./mm_wb.v";
    "./regfile.v";
