================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Tue Jun 13 21:00:55 +0800 2023
    * Version:         2023.1 (Build 3854077 on May  4 2023)
    * Project:         rv32i_npp_ip
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              5751
FF:               4883
DSP:              0
BRAM:             256
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 10.000      |
| Post-Synthesis | 8.716       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-----------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                  | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-----------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                  | 5751 | 4883 |     | 256  |      |     |        |      |         |          |        |
|   (inst)              | 15   | 4745 |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U     | 5736 | 138  |     | 256  |      |     |        |      |         |          |        |
|     (control_s_axi_U) | 106  | 138  |     |      |      |     |        |      |         |          |        |
+-----------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 10.81% | OK     |
| FD                                                        | 50%       | 4.59%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| MUXF7                                                     | 15%       | 0.97%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 91.43% | REVIEW |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 91.43% | REVIEW |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 63     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                       | ENDPOINT PIN                                        | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                      |                                                     |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 1.284 | control_s_axi_U/int_code_ram/mem_reg_1_0_7/CLKBWRCLK | result_1_reg_2767_reg[0]/D                          |           12 |        261 |          8.709 |          3.481 |        5.228 |
| Path2 | 1.632 | control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK | control_s_axi_U/int_data_ram/mem_reg_3_0_1/DIBDI[0] |            7 |        204 |          8.043 |          2.197 |        5.846 |
| Path3 | 1.632 | control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK | control_s_axi_U/int_data_ram/mem_reg_3_0_2/DIBDI[0] |            7 |        204 |          8.043 |          2.197 |        5.846 |
| Path4 | 1.632 | control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK | control_s_axi_U/int_data_ram/mem_reg_3_0_4/DIBDI[0] |            7 |        204 |          8.043 |          2.197 |        5.846 |
| Path5 | 1.632 | control_s_axi_U/int_code_ram/mem_reg_1_0_5/CLKBWRCLK | control_s_axi_U/int_data_ram/mem_reg_3_0_5/DIBDI[0] |            7 |        204 |          8.043 |          2.197 |        5.846 |
+-------+-------+------------------------------------------------------+-----------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +------------------------------------------------------------+----------------------+
    | Path1 Cells                                                | Primitive Type       |
    +------------------------------------------------------------+----------------------+
    | control_s_axi_U/int_code_ram/mem_reg_1_0_7                 | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/mem_reg_1_1_7                 | BMEM.bram.RAMB36E1   |
    | control_s_axi_U/int_code_ram/result_11_reg_2827[3]_i_10    | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/result_11_reg_2827_reg[3]_i_4 | MUXFX.others.MUXF7   |
    | control_s_axi_U/int_code_ram/result_11_reg_2827[3]_i_2     | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/result_9_reg_2837[0]_i_33     | LUT.others.LUT4      |
    | control_s_axi_U/int_code_ram/result_9_reg_2837_reg[0]_i_22 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_code_ram/result_9_reg_2837_reg[0]_i_13 | CARRY.others.CARRY4  |
    | control_s_axi_U/int_code_ram/result_9_reg_2837_reg[0]_i_4  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_code_ram/result_9_reg_2837_reg[0]_i_2  | CARRY.others.CARRY4  |
    | control_s_axi_U/int_code_ram/result_1_reg_2767[0]_i_3      | LUT.others.LUT6      |
    | control_s_axi_U/int_code_ram/result_1_reg_2767[0]_i_2      | LUT.others.LUT5      |
    | control_s_axi_U/int_code_ram/result_1_reg_2767[0]_i_1      | LUT.others.LUT6      |
    | result_1_reg_2767_reg[0]                                   | FLOP_LATCH.flop.FDRE |
    +------------------------------------------------------------+----------------------+

    +----------------------------------------------------------+--------------------+
    | Path2 Cells                                              | Primitive Type     |
    +----------------------------------------------------------+--------------------+
    | control_s_axi_U/int_code_ram/mem_reg_1_0_5               | BMEM.bram.RAMB36E1 |
    | control_s_axi_U/int_code_ram/mem_reg_1_1_5               | BMEM.bram.RAMB36E1 |
    | control_s_axi_U/int_code_ram/reg_file_32_fu_394[31]_i_11 | LUT.others.LUT3    |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_174         | LUT.others.LUT6    |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_159         | LUT.others.LUT6    |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_75          | LUT.others.LUT6    |
    | control_s_axi_U/int_code_ram/mem_reg_3_0_1_i_22          | LUT.others.LUT4    |
    | control_s_axi_U/int_data_ram/mem_reg_3_0_1_i_18          | LUT.others.LUT6    |
    | control_s_axi_U/int_data_ram/mem_reg_3_0_1               | BMEM.bram.RAMB36E1 |
    +----------------------------------------------------------+--------------------+

    +----------------------------------------------------------+--------------------+
    | Path3 Cells                                              | Primitive Type     |
    +----------------------------------------------------------+--------------------+
    | control_s_axi_U/int_code_ram/mem_reg_1_0_5               | BMEM.bram.RAMB36E1 |
    | control_s_axi_U/int_code_ram/mem_reg_1_1_5               | BMEM.bram.RAMB36E1 |
    | control_s_axi_U/int_code_ram/reg_file_32_fu_394[31]_i_11 | LUT.others.LUT3    |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_174         | LUT.others.LUT6    |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_159         | LUT.others.LUT6    |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_75          | LUT.others.LUT6    |
    | control_s_axi_U/int_code_ram/mem_reg_3_0_2_i_21          | LUT.others.LUT5    |
    | control_s_axi_U/int_data_ram/mem_reg_3_0_2_i_18          | LUT.others.LUT5    |
    | control_s_axi_U/int_data_ram/mem_reg_3_0_2               | BMEM.bram.RAMB36E1 |
    +----------------------------------------------------------+--------------------+

    +----------------------------------------------------------+--------------------+
    | Path4 Cells                                              | Primitive Type     |
    +----------------------------------------------------------+--------------------+
    | control_s_axi_U/int_code_ram/mem_reg_1_0_5               | BMEM.bram.RAMB36E1 |
    | control_s_axi_U/int_code_ram/mem_reg_1_1_5               | BMEM.bram.RAMB36E1 |
    | control_s_axi_U/int_code_ram/reg_file_32_fu_394[31]_i_11 | LUT.others.LUT3    |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_174         | LUT.others.LUT6    |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_159         | LUT.others.LUT6    |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_75          | LUT.others.LUT6    |
    | control_s_axi_U/int_code_ram/mem_reg_3_0_4_i_21          | LUT.others.LUT4    |
    | control_s_axi_U/int_data_ram/mem_reg_3_0_4_i_18          | LUT.others.LUT6    |
    | control_s_axi_U/int_data_ram/mem_reg_3_0_4               | BMEM.bram.RAMB36E1 |
    +----------------------------------------------------------+--------------------+

    +----------------------------------------------------------+--------------------+
    | Path5 Cells                                              | Primitive Type     |
    +----------------------------------------------------------+--------------------+
    | control_s_axi_U/int_code_ram/mem_reg_1_0_5               | BMEM.bram.RAMB36E1 |
    | control_s_axi_U/int_code_ram/mem_reg_1_1_5               | BMEM.bram.RAMB36E1 |
    | control_s_axi_U/int_code_ram/reg_file_32_fu_394[31]_i_11 | LUT.others.LUT3    |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_174         | LUT.others.LUT6    |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_159         | LUT.others.LUT6    |
    | control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_75          | LUT.others.LUT6    |
    | control_s_axi_U/int_code_ram/mem_reg_3_0_5_i_21          | LUT.others.LUT5    |
    | control_s_axi_U/int_data_ram/mem_reg_3_0_5_i_18          | LUT.others.LUT5    |
    | control_s_axi_U/int_data_ram/mem_reg_3_0_5               | BMEM.bram.RAMB36E1 |
    +----------------------------------------------------------+--------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+---------------------------------------------------------------------+
| Report Type              | Report Location                                                     |
+--------------------------+---------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/rv32i_npp_ip_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/rv32i_npp_ip_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/rv32i_npp_ip_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/rv32i_npp_ip_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/rv32i_npp_ip_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/rv32i_npp_ip_utilization_hierarchical_synth.rpt |
+--------------------------+---------------------------------------------------------------------+


