<def f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h' l='112' ll='114' type='unsigned int llvm::ARM_AM::getSORegOpc(llvm::ARM_AM::ShiftOpc ShOp, unsigned int Imm)'/>
<doc f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h' l='98'>//===--------------------------------------------------------------------===//
  // Addressing Mode #1: shift_operand with registers
  //===--------------------------------------------------------------------===//
  //
  // This &apos;addressing mode&apos; is used for arithmetic instructions.  It can
  // represent things like:
  //   reg
  //   reg [asr|lsl|lsr|ror|rrx] reg
  //   reg [asr|lsl|lsr|ror|rrx] imm
  //
  // This is stored three operands [rega, regb, opc].  The first is the base
  // reg, the second is the shift amount (or reg0 if not present or imm).  The
  // third operand encodes the shift opcode and the imm if a reg isn&apos;t present.
  //</doc>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='233' u='c' c='_ZNK4llvm16ARMBaseInstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEERN6036177'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='2266' u='c' c='_ZN12_GLOBAL__N_115ARMExpandPseudo8ExpandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='2279' u='c' c='_ZN12_GLOBAL__N_115ARMExpandPseudo8ExpandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='2724' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel13ARMEmitIntExtEN4llvm3MVTEjS2_b'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='2812' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel11SelectShiftEPKN4llvm11InstructionENS1_6ARM_AM8ShiftOpcE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='2815' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel11SelectShiftEPKN4llvm11InstructionENS1_6ARM_AM8ShiftOpcE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFrameLowering.cpp' l='299' u='c' c='_ZL24emitAligningInstructionsRN4llvm15MachineFunctionEPNS_15ARMFunctionInfoERKNS_15TargetInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIter15028835'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFrameLowering.cpp' l='304' u='c' c='_ZL24emitAligningInstructionsRN4llvm15MachineFunctionEPNS_15ARMFunctionInfoERKNS_15TargetInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIter15028835'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='589' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel23SelectImmShifterOperandEN4llvm7SDValueERS2_S3_b'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='605' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel23SelectImmShifterOperandEN4llvm7SDValueERS2_S3_b'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='632' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel23SelectRegShifterOperandEN4llvm7SDValueERS2_S3_S3_b'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='3073' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel24tryV6T2BitfieldExtractOpEPN4llvm6SDNodeEb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='3466' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel6SelectEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='3485' u='c' c='_ZN12_GLOBAL__N_115ARMDAGToDAGISel6SelectEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='10209' u='c' c='_ZNK4llvm17ARMTargetLowering21EmitSjLjDispatchBlockERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='10359' u='c' c='_ZNK4llvm17ARMTargetLowering21EmitSjLjDispatchBlockERNS_12MachineInstrEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='2486' u='c' c='_ZNK12_GLOBAL__N_110ARMOperand24addRegShiftedRegOperandsERN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='2497' u='c' c='_ZNK12_GLOBAL__N_110ARMOperand24addRegShiftedImmOperandsERN4llvm6MCInstEj'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='9936' u='c' c='_ZN12_GLOBAL__N_112ARMAsmParser18processInstructionERN4llvm6MCInstERKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteI10905859'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='9967' u='c' c='_ZN12_GLOBAL__N_112ARMAsmParser18processInstructionERN4llvm6MCInstERKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteI10905859'/>
<use f='llvm/llvm/lib/Target/ARM/AsmParser/ARMAsmParser.cpp' l='9981' u='c' c='_ZN12_GLOBAL__N_112ARMAsmParser18processInstructionERN4llvm6MCInstERKNS1_15SmallVectorImplISt10unique_ptrINS1_18MCParsedAsmOperandESt14default_deleteI10905859'/>
