<profile>

<section name = "Vivado HLS Report for 'offload_Loop_offload_s0_y_yi_proc'" level="0">
<item name = "Date">Thu Mar  2 19:23:22 2017
</item>
<item name = "Version">2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)</item>
<item name = "Project">hls.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 3.71, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">10301, 10301, 10301, 10301, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- _offload_s0_y_yi">10300, 10300, 103, -, -, 100, no</column>
<column name=" + _offload_s0_x_xi">100, 100, 2, 1, 1, 100, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 50</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 30</column>
<column name="Register">-, -, 71, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="next_mul_fu_103_p2">+, 0, 0, 14, 14, 7</column>
<column name="p_273_fu_137_p2">+, 0, 0, 14, 14, 14</column>
<column name="p_offload_s0_x_xi_1_fu_131_p2">+, 0, 0, 7, 7, 1</column>
<column name="p_offload_s0_y_yi_1_fu_115_p2">+, 0, 0, 7, 7, 1</column>
<column name="ap_sig_75">and, 0, 0, 1, 1, 1</column>
<column name="exitcond4_fu_109_p2">icmp, 0, 0, 3, 7, 6</column>
<column name="exitcond_fu_125_p2">icmp, 0, 0, 3, 7, 6</column>
<column name="ap_sig_105">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">1, 5, 1, 5</column>
<column name="p_offload_s0_x_xi_reg_92">7, 2, 7, 14</column>
<column name="p_offload_s0_y_yi_reg_69">7, 2, 7, 14</column>
<column name="p_p0_to_offload_s0_stream_V_blk_n">1, 2, 1, 2</column>
<column name="phi_mul_reg_80">14, 2, 14, 28</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it0">1, 0, 1, 0</column>
<column name="ap_reg_ppiten_pp0_it1">1, 0, 1, 0</column>
<column name="exitcond_reg_161">1, 0, 1, 0</column>
<column name="next_mul_reg_147">14, 0, 14, 0</column>
<column name="p_273_reg_170">14, 0, 14, 0</column>
<column name="p_offload_s0_x_xi_reg_92">7, 0, 7, 0</column>
<column name="p_offload_s0_y_yi_1_reg_156">7, 0, 7, 0</column>
<column name="p_offload_s0_y_yi_reg_69">7, 0, 7, 0</column>
<column name="phi_mul_reg_80">14, 0, 14, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, offload_Loop__offload_s0_y_yi_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, offload_Loop__offload_s0_y_yi_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, offload_Loop__offload_s0_y_yi_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, offload_Loop__offload_s0_y_yi_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, offload_Loop__offload_s0_y_yi_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, offload_Loop__offload_s0_y_yi_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, offload_Loop__offload_s0_y_yi_proc, return value</column>
<column name="p_p0_to_offload_s0_stream_V_dout">in, 8, ap_fifo, p_p0_to_offload_s0_stream_V, pointer</column>
<column name="p_p0_to_offload_s0_stream_V_empty_n">in, 1, ap_fifo, p_p0_to_offload_s0_stream_V, pointer</column>
<column name="p_p0_to_offload_s0_stream_V_read">out, 1, ap_fifo, p_p0_to_offload_s0_stream_V, pointer</column>
<column name="p_offload_address0">out, 14, ap_memory, p_offload, array</column>
<column name="p_offload_ce0">out, 1, ap_memory, p_offload, array</column>
<column name="p_offload_we0">out, 1, ap_memory, p_offload, array</column>
<column name="p_offload_d0">out, 8, ap_memory, p_offload, array</column>
</table>
</item>
</section>
</profile>
