
---------- Begin Simulation Statistics ----------
final_tick                                31583388500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  87491                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724096                       # Number of bytes of host memory used
host_op_rate                                   135723                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1142.97                       # Real time elapsed on the host
host_tick_rate                               27632615                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     155128130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031583                       # Number of seconds simulated
sim_ticks                                 31583388500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  86201097                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 84805428                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     155128130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.631668                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.631668                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7363199                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5667421                       # number of floating regfile writes
system.cpu.idleCycles                          131413                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               512790                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 11796035                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.682772                       # Inst execution rate
system.cpu.iew.exec_refs                     45205248                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13766316                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 3510920                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              33661382                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                940                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2464                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             13946342                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           179627252                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              31438932                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1057952                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             169462087                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10987                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2377939                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 463049                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2393444                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1900                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       231039                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         281751                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 225595417                       # num instructions consuming a value
system.cpu.iew.wb_count                     168587789                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.557905                       # average fanout of values written-back
system.cpu.iew.wb_producers                 125860862                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.668931                       # insts written-back per cycle
system.cpu.iew.wb_sent                      168932282                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                288585328                       # number of integer regfile reads
system.cpu.int_regfile_writes               135640343                       # number of integer regfile writes
system.cpu.ipc                               1.583111                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.583111                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2178231      1.28%      1.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             117629764     68.98%     70.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   95      0.00%     70.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 43415      0.03%     70.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1680704      0.99%     71.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1387      0.00%     71.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9106      0.01%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                75388      0.04%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     71.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20530      0.01%     71.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3356938      1.97%     73.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               6781      0.00%     73.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           34485      0.02%     73.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          17343      0.01%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31577597     18.52%     91.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12676410      7.43%     99.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           81533      0.05%     99.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1130327      0.66%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              170520040                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7251126                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14088144                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6799724                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7124332                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2725056                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015981                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1035028     37.98%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     37.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    190      0.01%     37.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     37.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    999      0.04%     38.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                412781     15.15%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   36      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     53.17% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1265986     46.46%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8375      0.31%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               644      0.02%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             1016      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              163815739                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          392784243                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    161788065                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         197003842                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  179625854                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 170520040                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1398                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        24499046                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             71887                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            195                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     42860486                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      63035365                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.705149                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.180130                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12130679     19.24%     19.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9842133     15.61%     34.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10626751     16.86%     51.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10557183     16.75%     68.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5507725      8.74%     77.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5517831      8.75%     85.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5616692      8.91%     94.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1458319      2.31%     97.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1778052      2.82%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        63035365                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.699521                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2937473                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1024327                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             33661382                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13946342                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                69481685                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         63166778                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1498                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41431                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91494                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           25                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        89344                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          878                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       179710                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            878                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                16607891                       # Number of BP lookups
system.cpu.branchPred.condPredicted          11533256                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            461176                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8461385                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8458392                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.964628                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2305602                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           24806                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              13887                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10919                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1538                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        24492778                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            460808                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     59769688                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.595431                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.523219                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        11670933     19.53%     19.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        13959590     23.36%     42.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12687624     21.23%     64.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         7033020     11.77%     75.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1303631      2.18%     78.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         3976924      6.65%     84.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1333805      2.23%     86.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          841030      1.41%     88.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6963131     11.65%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     59769688                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              155128130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    42889622                       # Number of memory references committed
system.cpu.commit.loads                      29551957                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   10777716                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    6695446                       # Number of committed floating point instructions.
system.cpu.commit.integer                   149356127                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1895863                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916377      1.24%      1.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105159033     67.79%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674103      1.08%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35475      0.02%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.01%     70.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353871      2.16%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29509372     19.02%     91.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227119      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42585      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110546      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155128130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6963131                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34002739                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34002739                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34002739                       # number of overall hits
system.cpu.dcache.overall_hits::total        34002739                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       155315                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         155315                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       155315                       # number of overall misses
system.cpu.dcache.overall_misses::total        155315                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6598921994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6598921994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6598921994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6598921994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34158054                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34158054                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34158054                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34158054                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004547                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004547                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004547                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004547                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42487.345034                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42487.345034                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42487.345034                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42487.345034                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28216                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          231                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               805                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              31                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.050932                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.451613                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        69507                       # number of writebacks
system.cpu.dcache.writebacks::total             69507                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        67530                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        67530                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        67530                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        67530                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        87785                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        87785                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        87785                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        87785                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4032410494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4032410494                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4032410494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4032410494                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002570                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002570                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002570                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002570                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45935.074261                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45935.074261                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45935.074261                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45935.074261                       # average overall mshr miss latency
system.cpu.dcache.replacements                  87273                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20705559                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20705559                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       114821                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        114821                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3680484500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3680484500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20820380                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20820380                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005515                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005515                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32054.105956                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32054.105956                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        67516                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        67516                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        47305                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        47305                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1154964000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1154964000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002272                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002272                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24415.262657                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24415.262657                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13297180                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13297180                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        40494                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40494                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2918437494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2918437494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003036                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003036                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72070.862202                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72070.862202                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40480                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40480                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2877446494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2877446494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003035                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003035                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71083.164377                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71083.164377                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  31583388500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.438048                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34090524                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             87785                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            388.341106                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.438048                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          68403893                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         68403893                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31583388500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  9880586                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              27101221                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  18381016                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7209493                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 463049                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              8105269                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1462                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              186738408                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  7170                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    31437430                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13766328                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3804                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16781                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31583388500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31583388500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31583388500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           10598113                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      119325119                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    16607891                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10777881                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      51964204                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  928902                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1092                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          7428                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           51                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  10326357                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 68007                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           63035365                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.030381                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.498694                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 32114455     50.95%     50.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1287631      2.04%     52.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3100084      4.92%     57.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  1614790      2.56%     60.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1430465      2.27%     62.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2051092      3.25%     65.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3937998      6.25%     72.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   907075      1.44%     73.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 16591775     26.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             63035365                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.262921                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.889049                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     10322776                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10322776                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10322776                       # number of overall hits
system.cpu.icache.overall_hits::total        10322776                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3580                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3580                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3580                       # number of overall misses
system.cpu.icache.overall_misses::total          3580                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    209879500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    209879500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    209879500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    209879500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10326356                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10326356                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10326356                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10326356                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000347                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000347                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000347                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000347                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58625.558659                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58625.558659                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58625.558659                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58625.558659                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          996                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    71.142857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2071                       # number of writebacks
system.cpu.icache.writebacks::total              2071                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          999                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          999                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          999                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          999                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2581                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2581                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2581                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2581                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    160547500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    160547500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    160547500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    160547500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000250                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000250                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000250                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000250                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62203.603255                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62203.603255                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62203.603255                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62203.603255                       # average overall mshr miss latency
system.cpu.icache.replacements                   2071                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10322776                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10322776                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3580                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3580                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    209879500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    209879500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10326356                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10326356                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000347                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58625.558659                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58625.558659                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          999                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          999                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2581                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2581                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    160547500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    160547500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62203.603255                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62203.603255                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  31583388500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.612869                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10325357                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2581                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4000.525765                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.612869                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993385                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993385                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20655293                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20655293                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31583388500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    10327626                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1600                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  31583388500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  31583388500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31583388500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10614576                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 4109395                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses               111989                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1900                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 608677                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    7                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    657                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  31583388500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 463049                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12894869                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 6419305                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13454                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  22469507                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20775181                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              184076013                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 19422                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7225283                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               10062282                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3967335                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              49                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           244350577                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   503821038                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                314580693                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7557165                       # Number of floating rename lookups
system.cpu.rename.committedMaps             211750085                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 32600320                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     765                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 720                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  37090618                       # count of insts added to the skid buffer
system.cpu.rob.reads                        232414933                       # The number of ROB reads
system.cpu.rob.writes                       362513144                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  155128130                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  472                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                39827                       # number of demand (read+write) hits
system.l2.demand_hits::total                    40299                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 472                       # number of overall hits
system.l2.overall_hits::.cpu.data               39827                       # number of overall hits
system.l2.overall_hits::total                   40299                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2106                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47958                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50064                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2106                       # number of overall misses
system.l2.overall_misses::.cpu.data             47958                       # number of overall misses
system.l2.overall_misses::total                 50064                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    151549500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3474095500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3625645000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    151549500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3474095500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3625645000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2578                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            87785                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                90363                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2578                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           87785                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               90363                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.816912                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.546312                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.554032                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.816912                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.546312                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.554032                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71960.826211                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72440.374911                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72420.202141                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71960.826211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72440.374911                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72420.202141                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31279                       # number of writebacks
system.l2.writebacks::total                     31279                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50063                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50063                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    130009750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2984047000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3114056750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    130009750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2984047000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3114056750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.816524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.546312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.554021                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.816524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.546312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.554021                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61762.351544                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62222.090162                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62202.759523                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61762.351544                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62222.090162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62202.759523                       # average overall mshr miss latency
system.l2.replacements                          42308                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        69507                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            69507                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        69507                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        69507                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2065                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2065                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2065                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2065                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1664                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1664                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38817                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38817                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2796749000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2796749000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40481                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40481                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.958894                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.958894                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72049.591674                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72049.591674                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38817                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38817                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2399938750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2399938750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.958894                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.958894                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61827.002344                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61827.002344                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            472                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                472                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2106                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    151549500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    151549500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2578                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2578                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.816912                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.816912                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71960.826211                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71960.826211                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2105                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2105                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    130009750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    130009750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.816524                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.816524                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61762.351544                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61762.351544                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         38163                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             38163                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9141                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9141                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    677346500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    677346500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        47304                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         47304                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.193239                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.193239                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74099.824964                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74099.824964                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9141                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9141                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    584108250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    584108250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.193239                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.193239                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63899.819495                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63899.819495                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  31583388500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8100.257348                       # Cycle average of tags in use
system.l2.tags.total_refs                      179682                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50500                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.558059                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      67.012701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       115.507774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7917.736873                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008180                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988801                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6856                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1487972                       # Number of tag accesses
system.l2.tags.data_accesses                  1487972                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  31583388500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31279.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47951.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002931082250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1920                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1920                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              137460                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29366                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50063                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31279                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50063                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31279                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.64                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50063                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31279                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   47019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1920                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.065625                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.149402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    162.794585                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1912     99.58%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            7      0.36%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1920                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.278125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.263682                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.707100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1659     86.41%     86.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.10%     86.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              245     12.76%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      0.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1920                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3204032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2001856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    101.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   31581914500                       # Total gap between requests
system.mem_ctrls.avgGap                     388260.86                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       134720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3068864                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2000256                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4265533.446482476778                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 97167028.167354509234                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 63332533.176419630647                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2105                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47958                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31279                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     60542750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1401501500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 716499493250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28761.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29223.52                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  22906726.34                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       134720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3069312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3204032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       134720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       134720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2001856                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2001856                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2105                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47958                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          50063                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31279                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31279                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4265533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     97181213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        101446746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4265533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4265533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     63383193                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        63383193                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     63383193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4265533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     97181213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       164829939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                50056                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31254                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3245                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3231                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3318                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3321                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3105                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3172                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3053                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3135                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2714                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2862                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1976                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1767                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2016                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2062                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1952                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2002                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1630                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               523494250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             250280000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1462044250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10458.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29208.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40073                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28267                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.06                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.44                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12969                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   401.247282                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   206.501756                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   408.575375                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5736     44.23%     44.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1614     12.45%     56.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          647      4.99%     61.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          460      3.55%     65.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          403      3.11%     68.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          303      2.34%     70.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          291      2.24%     72.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          363      2.80%     75.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3152     24.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12969                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3203584                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2000256                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              101.432562                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               63.332533                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.29                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  31583388500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        50486940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        26834445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      187474980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      83577420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2492979840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3768583500                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   8954477280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   15564414405                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   492.803817                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  23217918750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1054560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7310909750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42118860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22382910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      169924860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79568460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2492979840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3087056730                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   9528394560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   15422426220                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   488.308157                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  24722013750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1054560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5806814750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  31583388500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11246                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31279                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10152                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38817                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38817                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11246                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141557                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       141557                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141557                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5205888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5205888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5205888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50063                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50063    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50063                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  31583388500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            54152500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62578750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             49885                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       100786                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2071                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           28795                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40481                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40481                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2581                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        47304                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7230                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       262843                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                270073                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       297536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10066688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10364224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           42311                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2002048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           132674                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006806                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082219                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 131771     99.32%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    903      0.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             132674                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  31583388500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          161433000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3872997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         131677999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
