Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_eucDis_top glbl -Oenable_linking_all_libraries -prj eucDis.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib ieee_proposed=./ieee_proposed -s eucDis 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/eucDis.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_eucDis_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/eucDis.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eucDis
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/eucDis_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eucDis_control_s_axi
INFO: [VRFC 10-311] analyzing module eucDis_control_s_axi_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/eucDis_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eucDis_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/eucDis_sqrt_fixed_33_33_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eucDis_sqrt_fixed_33_33_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Magisterio/IPD-432/Tarea_4/zynq_hls_coprocessor/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.eucDis_sqrt_fixed_33_33_s
Compiling module xil_defaultlib.eucDis_control_s_axi_ram(MEM_STY...
Compiling module xil_defaultlib.eucDis_control_s_axi
Compiling module xil_defaultlib.eucDis_mul_32s_32s_32_2_1(NUM_ST...
Compiling module xil_defaultlib.eucDis
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=13)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_eucDis_top
Compiling module work.glbl
Built simulation snapshot eucDis
