// Seed: 1703596678
module module_0 (
    output tri id_0,
    output wand id_1,
    input supply1 id_2
    , id_12,
    output tri1 id_3,
    input wor id_4,
    input tri id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wand id_8,
    output wire id_9,
    input wand id_10
);
  wire id_13 = id_12, id_14, id_15, id_16;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    output supply1 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input tri id_5
    , id_11,
    input tri id_6,
    input uwire id_7,
    input supply0 id_8,
    output supply1 id_9
);
  wire id_12;
  module_0(
      id_9, id_0, id_8, id_0, id_6, id_5, id_5, id_7, id_1, id_0, id_1
  );
endmodule
