// Seed: 1277626552
module module_0 ();
  logic [7:0] id_1;
  logic id_2;
  always @(id_1[1] or posedge 1 == id_1 & id_1) release id_2;
endmodule : SymbolIdentifier
module module_1 #(
    parameter id_3 = 32'd21,
    parameter id_4 = 32'd20,
    parameter id_8 = 32'd80
) (
    input  tri0  id_0,
    output uwire id_1,
    output uwire id_2,
    input  tri1  _id_3,
    output tri0  _id_4,
    output wor   id_5,
    output tri1  id_6
);
  logic [~  id_3  ==  id_4 : -1] _id_8 = -1;
  module_0 modCall_1 ();
  logic [7:0] id_9;
  assign id_9[id_8] = -1;
  tri1 id_10;
  assign id_10 = -1'h0;
endmodule
