var group___p_c_i_e___r_c =
[
    [ "pcie_rc_window_settings_t", "group___p_c_i_e___r_c.html#structpcie__rc__window__settings__t", [
      [ "base_address", "group___p_c_i_e___r_c.html#a7d6bfc3d5ecac627fdf38d3ca96e4fec", null ],
      [ "mask_address", "group___p_c_i_e___r_c.html#ade47d02a30410eccc02d0c9ce92c0de7", null ],
      [ "destination_address", "group___p_c_i_e___r_c.html#ac3c4da78b7645e6581ab6aa13df39a00", null ],
      [ "window_enable", "group___p_c_i_e___r_c.html#aed688b7e318b1d85d7e0ac902fb13b8d", null ]
    ] ],
    [ "pcie_rc_msi_window_settings_t", "group___p_c_i_e___r_c.html#structpcie__rc__msi__window__settings__t", [
      [ "base_address", "group___p_c_i_e___r_c.html#a779280953a10f1df7104cf551c418942", null ],
      [ "mask_address", "group___p_c_i_e___r_c.html#abc662facf8b234300c5e1e77da3920e3", null ],
      [ "window_enable", "group___p_c_i_e___r_c.html#ab79cd7b4b04084ae77d092ab12c31281", null ]
    ] ],
    [ "pcie_rc_instance_ctrl_t", "group___p_c_i_e___r_c.html#structpcie__rc__instance__ctrl__t", null ],
    [ "pcie_rc_extended_cfg_t", "group___p_c_i_e___r_c.html#structpcie__rc__extended__cfg__t", [
      [ "link_mode", "group___p_c_i_e___r_c.html#aa051b7b965c8f6c5b2410cb4de71e47b", null ],
      [ "axi_window_settings", "group___p_c_i_e___r_c.html#a5cee39fc38bb81d58d1d4a301135d744", null ],
      [ "pci_window_settings", "group___p_c_i_e___r_c.html#a767c53bc409e82d825c6299c0d363242", null ],
      [ "msi_window_setting", "group___p_c_i_e___r_c.html#a3b3c7c0991cb281270e2bc80b4afdf03", null ],
      [ "event0_interrupts", "group___p_c_i_e___r_c.html#a864db864ac6c7846f1594eaecd5b9353", null ],
      [ "event1_interrupts", "group___p_c_i_e___r_c.html#a055868ac082eb4ae1e0986c84c181f4c", null ],
      [ "msg_irq", "group___p_c_i_e___r_c.html#a9546c81ca8883d2ed166c4e85e882feb", null ],
      [ "msg_ipl", "group___p_c_i_e___r_c.html#ae25250870c03a6e1585a0b0ddafe4d8d", null ],
      [ "link_width_change_irq", "group___p_c_i_e___r_c.html#a15521d3159bc83ffa3cf553cd423139e", null ],
      [ "link_width_change_ipl", "group___p_c_i_e___r_c.html#a9b1886a459034db3e61b80e69841fffc", null ],
      [ "link_equalization_request_irq", "group___p_c_i_e___r_c.html#ac91d99e00ebff8922cbb35613b4e57a4", null ],
      [ "link_equalization_request_ipl", "group___p_c_i_e___r_c.html#ae3e2db007a01a2ae963eda6a83ce5216", null ],
      [ "poweroff_indication_l2_irq", "group___p_c_i_e___r_c.html#addc030ad64d9e1357a4d669bee04d3a8", null ],
      [ "poweroff_indication_l2_ipl", "group___p_c_i_e___r_c.html#abcb5d670370729ea6ef99af0ba5992ef", null ],
      [ "pcie_event_irq", "group___p_c_i_e___r_c.html#a048d3c61d5aae5b3bf69c16bc340ea2b", null ],
      [ "pcie_event_ipl", "group___p_c_i_e___r_c.html#a4aa82ccf015ccabfd182166de9d5e29e", null ]
    ] ],
    [ "pcie_rc_link_mode_t", "group___p_c_i_e___r_c.html#ga324a1a6bba97169834ec01c348df4425", [
      [ "PCIE_RC_LINK_MODE_2LANE_1CHANNEL", "group___p_c_i_e___r_c.html#gga324a1a6bba97169834ec01c348df4425ac7973631989681c9c328835275fc77a8", null ],
      [ "PCIE_RC_LINK_MODE_1LANE_2CHANNEL", "group___p_c_i_e___r_c.html#gga324a1a6bba97169834ec01c348df4425a2b9c3790e28ca59dcf57336eeb7d0d73", null ]
    ] ],
    [ "R_PCIE_RC_Open", "group___p_c_i_e___r_c.html#gad0b21189fd15a22d0333dd1a69403512", null ],
    [ "R_PCIE_RC_SelfConfigurationRegisterGet", "group___p_c_i_e___r_c.html#gae2367dddb302cc5e915334e062c62172", null ],
    [ "R_PCIE_RC_SelfConfigurationRegisterSet", "group___p_c_i_e___r_c.html#ga669559b157e440b12c54ffc9c56b59e3", null ],
    [ "R_PCIE_RC_MessageWrite", "group___p_c_i_e___r_c.html#ga19b549a3562c5ebcd5fd66c6368ee2a8", null ],
    [ "R_PCIE_RC_MessageRead", "group___p_c_i_e___r_c.html#ga0f149ce5123415b0b4bf00c95e4da3f8", null ],
    [ "R_PCIE_RC_ConfigurationRegisterWrite", "group___p_c_i_e___r_c.html#gad41bb4177d75b85c4ffe224d537fb2aa", null ],
    [ "R_PCIE_RC_ConfigurationRegisterRead", "group___p_c_i_e___r_c.html#gab57b920f20120f16b010e5617c287404", null ],
    [ "R_PCIE_RC_IORegisterWrite", "group___p_c_i_e___r_c.html#ga4874ef8466ecdd38557336753c2c346a", null ],
    [ "R_PCIE_RC_IORegisterRead", "group___p_c_i_e___r_c.html#ga478e5d3425566132042831cdaac82924", null ],
    [ "R_PCIE_RC_LinkStatusGet", "group___p_c_i_e___r_c.html#ga22461a21fa1bb07ba0500fdabbdce9f4", null ],
    [ "R_PCIE_RC_IntxAssert", "group___p_c_i_e___r_c.html#ga6ecef08d9c4c45ca21324e75baab2de3", null ],
    [ "R_PCIE_RC_IntxDeassert", "group___p_c_i_e___r_c.html#gaf13130e1eb3caa7c271cb28ad1cdc79a", null ],
    [ "R_PCIE_RC_LinkWidthChange", "group___p_c_i_e___r_c.html#gacb29748b668e50e432dd7e4161d950a9", null ],
    [ "R_PCIE_RC_LinkSpeedChange", "group___p_c_i_e___r_c.html#gab0a1948b65b2f2760c28c024129f538f", null ],
    [ "R_PCIE_RC_LinkEqualizationRequest", "group___p_c_i_e___r_c.html#gaabbbf421fdacba324727bd68726bc2a6", null ],
    [ "R_PCIE_RC_CallbackSet", "group___p_c_i_e___r_c.html#ga22c022be4a1f42761121d4e75f9af111", null ],
    [ "R_PCIE_RC_Close", "group___p_c_i_e___r_c.html#gaa4887fd4f72738f056b484f7a3b01933", null ]
];