#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ee9bf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ec7d40 .scope module, "tb" "tb" 3 30;
 .timescale -12 -12;
L_0x1f11d40 .functor NOT 1, L_0x1f24800, C4<0>, C4<0>, C4<0>;
L_0x1f24590 .functor XOR 1, L_0x1f24450, L_0x1f244f0, C4<0>, C4<0>;
L_0x1f246f0 .functor XOR 1, L_0x1f24590, L_0x1f24650, C4<0>, C4<0>;
v0x1f110c0_0 .net *"_ivl_10", 0 0, L_0x1f24650;  1 drivers
v0x1f111c0_0 .net *"_ivl_12", 0 0, L_0x1f246f0;  1 drivers
v0x1f112a0_0 .net *"_ivl_2", 0 0, L_0x1f243b0;  1 drivers
v0x1f11390_0 .net *"_ivl_4", 0 0, L_0x1f24450;  1 drivers
v0x1f11470_0 .net *"_ivl_6", 0 0, L_0x1f244f0;  1 drivers
v0x1f11550_0 .net *"_ivl_8", 0 0, L_0x1f24590;  1 drivers
v0x1f11630_0 .var "clk", 0 0;
v0x1f116d0_0 .var/2u "stats1", 159 0;
v0x1f11790_0 .var/2u "strobe", 0 0;
v0x1f118e0_0 .net "tb_match", 0 0, L_0x1f24800;  1 drivers
v0x1f119a0_0 .net "tb_mismatch", 0 0, L_0x1f11d40;  1 drivers
v0x1f11a60_0 .net "x", 0 0, v0x1f0cef0_0;  1 drivers
v0x1f11b00_0 .net "y", 0 0, v0x1f0cfb0_0;  1 drivers
v0x1f11ba0_0 .net "z_dut", 0 0, L_0x1f24250;  1 drivers
v0x1f11c70_0 .net "z_ref", 0 0, L_0x1f11fc0;  1 drivers
L_0x1f243b0 .concat [ 1 0 0 0], L_0x1f11fc0;
L_0x1f24450 .concat [ 1 0 0 0], L_0x1f11fc0;
L_0x1f244f0 .concat [ 1 0 0 0], L_0x1f24250;
L_0x1f24650 .concat [ 1 0 0 0], L_0x1f11fc0;
L_0x1f24800 .cmp/eeq 1, L_0x1f243b0, L_0x1f246f0;
S_0x1edcbd0 .scope module, "good1" "reference_module" 3 71, 3 4 0, S_0x1ec7d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1f11e10 .functor NOT 1, v0x1f0cfb0_0, C4<0>, C4<0>, C4<0>;
L_0x1f11fc0 .functor OR 1, v0x1f0cef0_0, L_0x1f11e10, C4<0>, C4<0>;
v0x1eeb2f0_0 .net *"_ivl_0", 0 0, L_0x1f11e10;  1 drivers
v0x1eeb390_0 .net "x", 0 0, v0x1f0cef0_0;  alias, 1 drivers
v0x1f0c9f0_0 .net "y", 0 0, v0x1f0cfb0_0;  alias, 1 drivers
v0x1f0ca90_0 .net "z", 0 0, L_0x1f11fc0;  alias, 1 drivers
S_0x1f0cbd0 .scope module, "stim1" "stimulus_gen" 3 66, 3 14 0, S_0x1ec7d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v0x1f0ce10_0 .net "clk", 0 0, v0x1f11630_0;  1 drivers
v0x1f0cef0_0 .var "x", 0 0;
v0x1f0cfb0_0 .var "y", 0 0;
E_0x1eb10d0 .event negedge, v0x1f0ce10_0;
E_0x1eb1250/0 .event negedge, v0x1f0ce10_0;
E_0x1eb1250/1 .event posedge, v0x1f0ce10_0;
E_0x1eb1250 .event/or E_0x1eb1250/0, E_0x1eb1250/1;
S_0x1f0d050 .scope module, "top_module1" "top_module" 3 76, 4 19 0, S_0x1ec7d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1f24170 .functor OR 1, L_0x1f12220, L_0x1f23000, C4<0>, C4<0>;
L_0x1f241e0 .functor AND 1, L_0x1f231d0, L_0x1f24010, C4<1>, C4<1>;
L_0x1f24250 .functor XOR 1, L_0x1f24170, L_0x1f241e0, C4<0>, C4<0>;
v0x1f10860_0 .net *"_ivl_0", 0 0, L_0x1f24170;  1 drivers
v0x1f10940_0 .net *"_ivl_2", 0 0, L_0x1f241e0;  1 drivers
v0x1f10a20_0 .net "x", 0 0, v0x1f0cef0_0;  alias, 1 drivers
v0x1f10ac0_0 .net "y", 0 0, v0x1f0cfb0_0;  alias, 1 drivers
v0x1f10b60_0 .net "z", 0 0, L_0x1f24250;  alias, 1 drivers
v0x1f10c00_0 .net "z1", 0 0, L_0x1f12220;  1 drivers
v0x1f10ca0_0 .net "z2", 0 0, L_0x1f23000;  1 drivers
v0x1f10d70_0 .net "z3", 0 0, L_0x1f231d0;  1 drivers
v0x1f10e40_0 .net "z4", 0 0, L_0x1f24010;  1 drivers
S_0x1f0d230 .scope module, "A1" "module_A" 4 27, 4 1 0, S_0x1f0d050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1f12190 .functor XOR 1, v0x1f0cef0_0, v0x1f0cfb0_0, C4<0>, C4<0>;
L_0x1f12220 .functor AND 1, L_0x1f12190, v0x1f0cef0_0, C4<1>, C4<1>;
v0x1f0d4a0_0 .net *"_ivl_0", 0 0, L_0x1f12190;  1 drivers
v0x1f0d5a0_0 .net "x", 0 0, v0x1f0cef0_0;  alias, 1 drivers
v0x1f0d6b0_0 .net "y", 0 0, v0x1f0cfb0_0;  alias, 1 drivers
v0x1f0d7a0_0 .net "z", 0 0, L_0x1f12220;  alias, 1 drivers
S_0x1f0d8a0 .scope module, "A2" "module_A" 4 39, 4 1 0, S_0x1f0d050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1f23160 .functor XOR 1, v0x1f0cef0_0, v0x1f0cfb0_0, C4<0>, C4<0>;
L_0x1f231d0 .functor AND 1, L_0x1f23160, v0x1f0cef0_0, C4<1>, C4<1>;
v0x1f0daf0_0 .net *"_ivl_0", 0 0, L_0x1f23160;  1 drivers
v0x1f0dbf0_0 .net "x", 0 0, v0x1f0cef0_0;  alias, 1 drivers
v0x1f0dcb0_0 .net "y", 0 0, v0x1f0cfb0_0;  alias, 1 drivers
v0x1f0dd50_0 .net "z", 0 0, L_0x1f231d0;  alias, 1 drivers
S_0x1f0de50 .scope module, "B1" "module_B" 4 33, 4 10 0, S_0x1f0d050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1f228a0 .functor AND 1, L_0x1f22470, L_0x1f22700, C4<1>, C4<1>;
L_0x1f22ef0 .functor AND 1, L_0x1f22af0, L_0x1f22d60, C4<1>, C4<1>;
L_0x1f23000 .functor OR 1, L_0x1f228a0, L_0x1f22ef0, C4<0>, C4<0>;
v0x1f0e0d0_0 .net *"_ivl_0", 31 0, L_0x1f12350;  1 drivers
L_0x7f23006280a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f0e1b0_0 .net *"_ivl_11", 30 0, L_0x7f23006280a8;  1 drivers
L_0x7f23006280f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f0e290_0 .net/2u *"_ivl_12", 31 0, L_0x7f23006280f0;  1 drivers
v0x1f0e380_0 .net *"_ivl_14", 0 0, L_0x1f22700;  1 drivers
v0x1f0e440_0 .net *"_ivl_17", 0 0, L_0x1f228a0;  1 drivers
v0x1f0e550_0 .net *"_ivl_18", 31 0, L_0x1f229b0;  1 drivers
L_0x7f2300628138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f0e630_0 .net *"_ivl_21", 30 0, L_0x7f2300628138;  1 drivers
L_0x7f2300628180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1f0e710_0 .net/2u *"_ivl_22", 31 0, L_0x7f2300628180;  1 drivers
v0x1f0e7f0_0 .net *"_ivl_24", 0 0, L_0x1f22af0;  1 drivers
v0x1f0e8b0_0 .net *"_ivl_26", 31 0, L_0x1f22c70;  1 drivers
L_0x7f23006281c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f0e990_0 .net *"_ivl_29", 30 0, L_0x7f23006281c8;  1 drivers
L_0x7f2300628018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f0ea70_0 .net *"_ivl_3", 30 0, L_0x7f2300628018;  1 drivers
L_0x7f2300628210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1f0eb50_0 .net/2u *"_ivl_30", 31 0, L_0x7f2300628210;  1 drivers
v0x1f0ec30_0 .net *"_ivl_32", 0 0, L_0x1f22d60;  1 drivers
v0x1f0ecf0_0 .net *"_ivl_35", 0 0, L_0x1f22ef0;  1 drivers
L_0x7f2300628060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f0edb0_0 .net/2u *"_ivl_4", 31 0, L_0x7f2300628060;  1 drivers
v0x1f0ee90_0 .net *"_ivl_6", 0 0, L_0x1f22470;  1 drivers
v0x1f0ef50_0 .net *"_ivl_8", 31 0, L_0x1f225e0;  1 drivers
v0x1f0f030_0 .net "x", 0 0, v0x1f0cef0_0;  alias, 1 drivers
v0x1f0f0d0_0 .net "y", 0 0, v0x1f0cfb0_0;  alias, 1 drivers
v0x1f0f200_0 .net "z", 0 0, L_0x1f23000;  alias, 1 drivers
L_0x1f12350 .concat [ 1 31 0 0], v0x1f0cef0_0, L_0x7f2300628018;
L_0x1f22470 .cmp/eq 32, L_0x1f12350, L_0x7f2300628060;
L_0x1f225e0 .concat [ 1 31 0 0], v0x1f0cfb0_0, L_0x7f23006280a8;
L_0x1f22700 .cmp/eq 32, L_0x1f225e0, L_0x7f23006280f0;
L_0x1f229b0 .concat [ 1 31 0 0], v0x1f0cef0_0, L_0x7f2300628138;
L_0x1f22af0 .cmp/eq 32, L_0x1f229b0, L_0x7f2300628180;
L_0x1f22c70 .concat [ 1 31 0 0], v0x1f0cfb0_0, L_0x7f23006281c8;
L_0x1f22d60 .cmp/eq 32, L_0x1f22c70, L_0x7f2300628210;
S_0x1f0f340 .scope module, "B2" "module_B" 4 45, 4 10 0, S_0x1f0d050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x1f236f0 .functor AND 1, L_0x1f233d0, L_0x1f235b0, C4<1>, C4<1>;
L_0x1f23f00 .functor AND 1, L_0x1f23b00, L_0x1f23d70, C4<1>, C4<1>;
L_0x1f24010 .functor OR 1, L_0x1f236f0, L_0x1f23f00, C4<0>, C4<0>;
v0x1f0f540_0 .net *"_ivl_0", 31 0, L_0x1f232e0;  1 drivers
L_0x7f23006282e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f0f640_0 .net *"_ivl_11", 30 0, L_0x7f23006282e8;  1 drivers
L_0x7f2300628330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f0f720_0 .net/2u *"_ivl_12", 31 0, L_0x7f2300628330;  1 drivers
v0x1f0f7e0_0 .net *"_ivl_14", 0 0, L_0x1f235b0;  1 drivers
v0x1f0f8a0_0 .net *"_ivl_17", 0 0, L_0x1f236f0;  1 drivers
v0x1f0f960_0 .net *"_ivl_18", 31 0, L_0x1f23800;  1 drivers
L_0x7f2300628378 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f0fa40_0 .net *"_ivl_21", 30 0, L_0x7f2300628378;  1 drivers
L_0x7f23006283c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1f0fb20_0 .net/2u *"_ivl_22", 31 0, L_0x7f23006283c0;  1 drivers
v0x1f0fc00_0 .net *"_ivl_24", 0 0, L_0x1f23b00;  1 drivers
v0x1f0fd50_0 .net *"_ivl_26", 31 0, L_0x1f23c80;  1 drivers
L_0x7f2300628408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f0fe30_0 .net *"_ivl_29", 30 0, L_0x7f2300628408;  1 drivers
L_0x7f2300628258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f0ff10_0 .net *"_ivl_3", 30 0, L_0x7f2300628258;  1 drivers
L_0x7f2300628450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1f0fff0_0 .net/2u *"_ivl_30", 31 0, L_0x7f2300628450;  1 drivers
v0x1f100d0_0 .net *"_ivl_32", 0 0, L_0x1f23d70;  1 drivers
v0x1f10190_0 .net *"_ivl_35", 0 0, L_0x1f23f00;  1 drivers
L_0x7f23006282a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f10250_0 .net/2u *"_ivl_4", 31 0, L_0x7f23006282a0;  1 drivers
v0x1f10330_0 .net *"_ivl_6", 0 0, L_0x1f233d0;  1 drivers
v0x1f10500_0 .net *"_ivl_8", 31 0, L_0x1f234c0;  1 drivers
v0x1f105e0_0 .net "x", 0 0, v0x1f0cef0_0;  alias, 1 drivers
v0x1f10680_0 .net "y", 0 0, v0x1f0cfb0_0;  alias, 1 drivers
v0x1f10720_0 .net "z", 0 0, L_0x1f24010;  alias, 1 drivers
L_0x1f232e0 .concat [ 1 31 0 0], v0x1f0cef0_0, L_0x7f2300628258;
L_0x1f233d0 .cmp/eq 32, L_0x1f232e0, L_0x7f23006282a0;
L_0x1f234c0 .concat [ 1 31 0 0], v0x1f0cfb0_0, L_0x7f23006282e8;
L_0x1f235b0 .cmp/eq 32, L_0x1f234c0, L_0x7f2300628330;
L_0x1f23800 .concat [ 1 31 0 0], v0x1f0cef0_0, L_0x7f2300628378;
L_0x1f23b00 .cmp/eq 32, L_0x1f23800, L_0x7f23006283c0;
L_0x1f23c80 .concat [ 1 31 0 0], v0x1f0cfb0_0, L_0x7f2300628408;
L_0x1f23d70 .cmp/eq 32, L_0x1f23c80, L_0x7f2300628450;
S_0x1f10f10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 83, 3 83 0, S_0x1ec7d40;
 .timescale -12 -12;
E_0x1eb36b0 .event anyedge, v0x1f11790_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f11790_0;
    %nor/r;
    %assign/vec4 v0x1f11790_0, 0;
    %wait E_0x1eb36b0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f0cbd0;
T_1 ;
    %wait E_0x1eb1250;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1f0cfb0_0, 0;
    %assign/vec4 v0x1f0cef0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1f0cbd0;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1eb10d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1ec7d40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f11630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f11790_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1ec7d40;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f11630_0;
    %inv;
    %store/vec4 v0x1f11630_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1ec7d40;
T_5 ;
    %vpi_call/w 3 58 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 59 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f0ce10_0, v0x1f119a0_0, v0x1f11a60_0, v0x1f11b00_0, v0x1f11c70_0, v0x1f11ba0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1ec7d40;
T_6 ;
    %load/vec4 v0x1f116d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1f116d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f116d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 93 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1f116d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f116d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 95 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 96 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f116d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f116d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 97 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1ec7d40;
T_7 ;
    %wait E_0x1eb1250;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f116d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f116d0_0, 4, 32;
    %load/vec4 v0x1f118e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1f116d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 108 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f116d0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f116d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f116d0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1f11c70_0;
    %load/vec4 v0x1f11c70_0;
    %load/vec4 v0x1f11ba0_0;
    %xor;
    %load/vec4 v0x1f11c70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1f116d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 112 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f116d0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1f116d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f116d0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4/mt2015_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth5/human/mt2015_q4/iter0/response0/top_module.sv";
