#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Feb 13 09:59:02 2015
# Process ID: 4544
# Log file: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/vivado.log
# Journal file: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Zhengcheng Tao/Documents/VC709_IPbus_trigger/project_2' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'TP_raw_stub_fifo_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'gig_ethernet_pcs_pma_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'trigger_clock_synth_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'aurora_8b10b_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'aurora_8b10b_1_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'link_axis_data_fifo_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [Project 1-230] Project 'project_2.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 713.836 ; gain = 136.203
update_compile_order -fileset sources_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllStubs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllStubs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_Channel_0.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_Channel_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_Channel_1.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_Channel_1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_test_vc709.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_test_vc709.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/FullMatches.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/FullMatches.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/imports/sim5/IPB_IO_interface.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/imports/sim5/IPB_IO_interface.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/InputLink.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/InputLink.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/LayerRouter.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/LayerRouter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Match.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Match.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchCombiner.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchEngine.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchEngine.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Memory.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/ProjRouter.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/ProjRouter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubPairs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubPairs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubsByLayer.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubsByLayer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TE.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TE.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackFit.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackFit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackPars.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackPars.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletProjections.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TracksPars.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TracksPars.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMRouters.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMRouters.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMStubs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMStubs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_clock_module.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_clock_module.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_standard_cc_module.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_standard_cc_module.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_support_reset_logic.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_support_reset_logic.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_io_block.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_io_block.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/reg_ce2.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/reg_ce2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/EthernetCRC.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/EthernetCRC.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clock_div.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clock_div.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clocks_7s_serdes.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clocks_7s_serdes.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/emac_hostbus_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/emac_hostbus_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/ipbus_addr_decode.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/ipbus_addr_decode.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ctrlreg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ctrlreg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_fabric.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_fabric.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_package.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_package.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_peephole_ram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_peephole_ram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_pkt_ctr.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_pkt_ctr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_reg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_reg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_trans_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_trans_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_trigger_top.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_trigger_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/mac_arbiter_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/mac_arbiter_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/slaves.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/slaves.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/stretcher.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/stretcher.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/trans_arb.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/trans_arb.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_cfg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_cfg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_if.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_if.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_sm.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_sm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_resend.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_resend.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_byte_sum.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_byte_sum.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_do_rx_reset.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_do_rx_reset.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_rx.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_rx.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_tx.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_tx.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_if_flat.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_if_flat.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_ipaddr_block.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_ipaddr_block.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rarp_block.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rarp_block.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_mux.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_mux.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_shim.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_shim.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_status_buffer.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_status_buffer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_txtransactor_if_simple.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_txtransactor_if_simple.vhd:1]
[Fri Feb 13 10:00:04 2015] Launched TP_raw_stub_fifo_synth_1, gig_ethernet_pcs_pma_0_synth_1, aurora_8b10b_0_synth_1, aurora_8b10b_1_synth_1, link_axis_data_fifo_synth_1...
Run output will be captured here:
TP_raw_stub_fifo_synth_1: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/TP_raw_stub_fifo_synth_1/runme.log
gig_ethernet_pcs_pma_0_synth_1: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/gig_ethernet_pcs_pma_0_synth_1/runme.log
aurora_8b10b_0_synth_1: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/aurora_8b10b_0_synth_1/runme.log
aurora_8b10b_1_synth_1: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/aurora_8b10b_1_synth_1/runme.log
link_axis_data_fifo_synth_1: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/link_axis_data_fifo_synth_1/runme.log
[Fri Feb 13 10:00:04 2015] Launched synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 719.664 ; gain = 5.578
reset_run aurora_8b10b_0_synth_1
reset_run aurora_8b10b_1_synth_1
reset_run link_axis_data_fifo_synth_1
reset_run synth_1
reset_target all [get_files  C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.xci]
delete_ip_run [get_files -of_objects [get_fileset aurora_8b10b_0] C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.xci]
INFO: [Project 1-386] Moving file 'C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.xci' from fileset 'aurora_8b10b_0' to fileset 'sources_1'.
update_compile_order -fileset sources_1
reset_target all [get_files  C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1.xci]
delete_ip_run [get_files -of_objects [get_fileset aurora_8b10b_1] C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1.xci]
INFO: [Project 1-386] Moving file 'C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1.xci' from fileset 'aurora_8b10b_1' to fileset 'sources_1'.
update_compile_order -fileset sources_1
reset_target all [get_files  C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci]
delete_ip_run [get_files -of_objects [get_fileset gig_ethernet_pcs_pma_0] C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci]
INFO: [Project 1-386] Moving file 'C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci' from fileset 'gig_ethernet_pcs_pma_0' to fileset 'sources_1'.
update_compile_order -fileset sources_1
reset_target all [get_files  C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/link_axis_data_fifo/link_axis_data_fifo.xci]
delete_ip_run [get_files -of_objects [get_fileset link_axis_data_fifo] C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/link_axis_data_fifo/link_axis_data_fifo.xci]
INFO: [Project 1-386] Moving file 'C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/link_axis_data_fifo/link_axis_data_fifo.xci' from fileset 'link_axis_data_fifo' to fileset 'sources_1'.
update_compile_order -fileset sources_1
reset_target all [get_files  C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/TP_raw_stub_fifo/TP_raw_stub_fifo.xci]
delete_ip_run [get_files -of_objects [get_fileset TP_raw_stub_fifo] C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/TP_raw_stub_fifo/TP_raw_stub_fifo.xci]
INFO: [Project 1-386] Moving file 'C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/TP_raw_stub_fifo/TP_raw_stub_fifo.xci' from fileset 'TP_raw_stub_fifo' to fileset 'sources_1'.
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'aurora_8b10b_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'aurora_8b10b_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'aurora_8b10b_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'aurora_8b10b_0'...
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 756.711 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.xci]
launch_run  aurora_8b10b_0_synth_1
[Fri Feb 13 10:02:46 2015] Launched aurora_8b10b_0_synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/aurora_8b10b_0_synth_1/runme.log
generate_target all [get_files  C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'aurora_8b10b_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'aurora_8b10b_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'aurora_8b10b_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'aurora_8b10b_1'...
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 760.488 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1.xci]
launch_run  aurora_8b10b_1_synth_1
[Fri Feb 13 10:03:09 2015] Launched aurora_8b10b_1_synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/aurora_8b10b_1_synth_1/runme.log
generate_target all [get_files  C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'gig_ethernet_pcs_pma_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'gig_ethernet_pcs_pma_0'...
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 760.488 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0.xci]
launch_run  gig_ethernet_pcs_pma_0_synth_1
[Fri Feb 13 10:03:34 2015] Launched gig_ethernet_pcs_pma_0_synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/gig_ethernet_pcs_pma_0_synth_1/runme.log
generate_target all [get_files  C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/link_axis_data_fifo/link_axis_data_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'link_axis_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'link_axis_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'link_axis_data_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'link_axis_data_fifo'...
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/link_axis_data_fifo/link_axis_data_fifo.xci]
launch_run  link_axis_data_fifo_synth_1
[Fri Feb 13 10:03:43 2015] Launched link_axis_data_fifo_synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/link_axis_data_fifo_synth_1/runme.log
generate_target all [get_files  C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/TP_raw_stub_fifo/TP_raw_stub_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'TP_raw_stub_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'TP_raw_stub_fifo'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'TP_raw_stub_fifo' does not support 'Verilog Synthesis' output products, delivering 'VHDL Synthesis' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'TP_raw_stub_fifo'...
WARNING: [IP_Flow 19-1687] The current project language is set to Verilog. However IP 'TP_raw_stub_fifo' does not support 'Verilog Simulation' output products, delivering 'VHDL Simulation' output products instead.
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'TP_raw_stub_fifo'...
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/TP_raw_stub_fifo/TP_raw_stub_fifo.xci]
launch_run  TP_raw_stub_fifo_synth_1
[Fri Feb 13 10:04:01 2015] Launched TP_raw_stub_fifo_synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/TP_raw_stub_fifo_synth_1/runme.log
set_property -dict [list CONFIG.C_INIT_CLK {125.0} CONFIG.DRP_FREQ {125.0}] [get_ips aurora_8b10b_0]
generate_target all [get_files  C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_0/aurora_8b10b_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'aurora_8b10b_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'aurora_8b10b_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'aurora_8b10b_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'aurora_8b10b_0'...
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 913.887 ; gain = 0.000
reset_run aurora_8b10b_0_synth_1
launch_run  aurora_8b10b_0_synth_1
[Fri Feb 13 10:05:18 2015] Launched aurora_8b10b_0_synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/aurora_8b10b_0_synth_1/runme.log
set_property -dict [list CONFIG.C_INIT_CLK {125.0} CONFIG.DRP_FREQ {125.0}] [get_ips aurora_8b10b_1]
generate_target all [get_files  C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/ip/aurora_8b10b_1/aurora_8b10b_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'aurora_8b10b_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'aurora_8b10b_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'aurora_8b10b_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'aurora_8b10b_1'...
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 913.887 ; gain = 0.000
reset_run aurora_8b10b_1_synth_1
launch_run  aurora_8b10b_1_synth_1
[Fri Feb 13 10:06:05 2015] Launched aurora_8b10b_1_synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/aurora_8b10b_1_synth_1/runme.log
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllStubs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllStubs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_Channel_0.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_Channel_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_Channel_1.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_Channel_1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_test_vc709.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_test_vc709.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/FullMatches.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/FullMatches.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/imports/sim5/IPB_IO_interface.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/imports/sim5/IPB_IO_interface.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/InputLink.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/InputLink.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/LayerRouter.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/LayerRouter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Match.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Match.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchCombiner.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchEngine.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchEngine.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Memory.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/ProjRouter.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/ProjRouter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubPairs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubPairs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubsByLayer.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubsByLayer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TE.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TE.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackFit.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackFit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackPars.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackPars.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletProjections.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TracksPars.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TracksPars.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMRouters.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMRouters.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMStubs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMStubs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_clock_module.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_clock_module.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_standard_cc_module.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_standard_cc_module.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_support_reset_logic.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_support_reset_logic.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_io_block.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_io_block.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/reg_ce2.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/reg_ce2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/EthernetCRC.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/EthernetCRC.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clock_div.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clock_div.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clocks_7s_serdes.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clocks_7s_serdes.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/emac_hostbus_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/emac_hostbus_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/ipbus_addr_decode.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/ipbus_addr_decode.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ctrlreg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ctrlreg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_fabric.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_fabric.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_package.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_package.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_peephole_ram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_peephole_ram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_pkt_ctr.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_pkt_ctr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_reg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_reg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_trans_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_trans_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_trigger_top.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_trigger_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/mac_arbiter_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/mac_arbiter_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/slaves.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/slaves.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/stretcher.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/stretcher.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/trans_arb.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/trans_arb.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_cfg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_cfg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_if.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_if.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_sm.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_sm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_resend.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_resend.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_byte_sum.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_byte_sum.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_do_rx_reset.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_do_rx_reset.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_rx.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_rx.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_tx.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_tx.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_if_flat.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_if_flat.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_ipaddr_block.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_ipaddr_block.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rarp_block.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rarp_block.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_mux.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_mux.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_shim.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_shim.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_status_buffer.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_status_buffer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_txtransactor_if_simple.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_txtransactor_if_simple.vhd:1]
[Fri Feb 13 10:06:48 2015] Launched aurora_8b10b_1_synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/aurora_8b10b_1_synth_1/runme.log
[Fri Feb 13 10:06:48 2015] Launched synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllStubs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllStubs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_Channel_0.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_Channel_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_Channel_1.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_Channel_1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_test_vc709.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_test_vc709.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/FullMatches.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/FullMatches.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/imports/sim5/IPB_IO_interface.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/imports/sim5/IPB_IO_interface.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/InputLink.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/InputLink.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/LayerRouter.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/LayerRouter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Match.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Match.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchCombiner.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchEngine.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchEngine.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Memory.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/ProjRouter.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/ProjRouter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubPairs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubPairs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubsByLayer.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubsByLayer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TE.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TE.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackFit.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackFit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackPars.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackPars.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletProjections.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TracksPars.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TracksPars.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMRouters.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMRouters.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMStubs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMStubs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_clock_module.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_clock_module.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_standard_cc_module.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_standard_cc_module.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_support_reset_logic.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_support_reset_logic.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_io_block.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_io_block.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/reg_ce2.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/reg_ce2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/EthernetCRC.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/EthernetCRC.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clock_div.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clock_div.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clocks_7s_serdes.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clocks_7s_serdes.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/emac_hostbus_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/emac_hostbus_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/ipbus_addr_decode.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/ipbus_addr_decode.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ctrlreg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ctrlreg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_fabric.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_fabric.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_package.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_package.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_peephole_ram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_peephole_ram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_pkt_ctr.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_pkt_ctr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_reg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_reg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_trans_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_trans_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_trigger_top.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_trigger_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/mac_arbiter_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/mac_arbiter_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/slaves.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/slaves.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/stretcher.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/stretcher.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/trans_arb.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/trans_arb.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_cfg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_cfg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_if.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_if.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_sm.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_sm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_resend.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_resend.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_byte_sum.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_byte_sum.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_do_rx_reset.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_do_rx_reset.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_rx.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_rx.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_tx.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_tx.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_if_flat.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_if_flat.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_ipaddr_block.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_ipaddr_block.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rarp_block.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rarp_block.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_mux.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_mux.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_shim.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_shim.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_status_buffer.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_status_buffer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_txtransactor_if_simple.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_txtransactor_if_simple.vhd:1]
[Fri Feb 13 10:12:51 2015] Launched synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1
[Fri Feb 13 10:17:02 2015] Launched impl_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllStubs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/AllStubs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_Channel_0.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_Channel_0.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_Channel_1.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_Channel_1.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_test_vc709.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/Aurora_test_vc709.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/FullMatches.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/FullMatches.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/imports/sim5/IPB_IO_interface.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/imports/sim5/IPB_IO_interface.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/InputLink.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/InputLink.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/LayerRouter.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/LayerRouter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Match.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Match.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchCombiner.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchCombiner.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchEngine.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/MatchEngine.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Memory.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/ProjRouter.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/ProjRouter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubPairs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubPairs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubsByLayer.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/StubsByLayer.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TE.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TE.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackFit.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackFit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackPars.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackPars.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletCombiner.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletProjections.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TrackletProjections.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/Tracklet_processing.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TracksPars.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/TracksPars.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMProj.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMProj.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMRouters.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMRouters.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMStubs.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/VMStubs.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_cdc_sync_exdes.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_clock_module.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_clock_module.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_standard_cc_module.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_standard_cc_module.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_support_reset_logic.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_8b10b_support_reset_logic.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_io_block.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/aurora_io_block.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/reg_ce2.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/new/reg_ce2.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v" into library work [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/new/verilog_trigger_top.v:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/EthernetCRC.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/EthernetCRC.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clock_div.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clock_div.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clocks_7s_serdes.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/clocks_7s_serdes.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/emac_hostbus_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/emac_hostbus_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/eth_7s_1000basex_new.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/ipbus_addr_decode.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/ipbus_addr_decode.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_ctrl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ctrlreg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ctrlreg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_fabric.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_fabric.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_package.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_package.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_peephole_ram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_peephole_ram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_pkt_ctr.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_pkt_ctr.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_ram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_reg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_reg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_trans_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/ipbus_trans_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_trigger_top.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/slaves/hdl/ipbus_trigger_top.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/mac_arbiter_decl.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/mac_arbiter_decl.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/slaves.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/hdl/slaves.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ethernet/hdl/soft_emac_AXI4.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/stretcher.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/stretcher.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/top/top_vc709_basex.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/trans_arb.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/trans_arb.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_cfg.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_cfg.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_if.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_if.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_sm.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/transactor_sm.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_buffer_selector.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_arp.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_payload.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_ping.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_resend.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_resend.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_build_status.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_byte_sum.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_byte_sum.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_clock_crossing_if.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_do_rx_reset.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_do_rx_reset.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_rx.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_rx.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_tx.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_dualportram_tx.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_if_flat.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_if_flat.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_ipaddr_block.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_ipaddr_block.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_packet_parser.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rarp_block.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rarp_block.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_mux.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_mux.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_shim.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxram_shim.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_status_buffer.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_status_buffer.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_tx_mux.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_txtransactor_if_simple.vhd" into library xil_defaultlib [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/sources_1/imports/sources_1/VC709_ipbus/ipbus/ipbus_core/hdl/udp_txtransactor_if_simple.vhd:1]
[Fri Feb 13 10:19:33 2015] Launched synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1
[Fri Feb 13 10:22:21 2015] Launched impl_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs impl_1
[Fri Feb 13 10:30:36 2015] Launched synth_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/synth_1/runme.log
[Fri Feb 13 10:30:36 2015] Launched impl_1...
Run output will be captured here: C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 624 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2014.4/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from D:/Xilinx/Vivado/2014.4/data\./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiMinus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/rx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and slaves/slave6/trigger_top/tracklet_processing_phi0/aurora_test_top/LinkProjPhiPlus/tx_fifo/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-4544-PCPSB375/dcp/top_early.xdc]
Finished Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-4544-PCPSB375/dcp/top_early.xdc]
Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-4544-PCPSB375/dcp/top.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'cross_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:9]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'proc_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:10]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:26]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/project_2.srcs/constrs_1/imports/new/timing.xdc:26]
get_clocks: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2105.820 ; gain = 696.750
Finished Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-4544-PCPSB375/dcp/top.xdc]
Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-4544-PCPSB375/dcp/top_late.xdc]
Finished Parsing XDC File [c:/Users/ZhengchengTao/Documents/VC709_IPbus_trigger/project_2/.Xil/Vivado-4544-PCPSB375/dcp/top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2132.941 ; gain = 20.125
Restored from archive | CPU: 7.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2132.941 ; gain = 20.125
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  OBUFDS => OBUFDS: 1 instances

open_run: Time (s): cpu = 00:01:05 ; elapsed = 00:00:55 . Memory (MB): peak = 2323.020 ; gain = 1374.398
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 13 11:54:45 2015...
