#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001ee000ee540 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ee000b1960 .scope module, "tb_top" "tb_top" 3 3;
 .timescale -9 -12;
v000001ee001dca50_0 .var "clk", 0 0;
v000001ee001dc910_0 .net "pwm_out", 0 0, v000001ee0013c630_0;  1 drivers
v000001ee001dce10_0 .var "rst", 0 0;
v000001ee001dd1d0_0 .var "rx", 0 0;
v000001ee001dcaf0_0 .net "tx", 0 0, v000001ee001dcb90_0;  1 drivers
E_000001ee000d7df0 .event negedge, v000001ee000e5600_0;
S_000001ee000b1af0 .scope module, "dut" "top" 3 13, 4 5 0, S_000001ee000b1960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 1 "tx";
    .port_info 4 /OUTPUT 1 "pwm_out";
v000001ee001dd450_0 .net "buffer_empty", 0 0, L_000001ee001dcf50;  1 drivers
v000001ee001dcc30_0 .net "buffer_full", 0 0, L_000001ee001dd310;  1 drivers
v000001ee001dd590_0 .net "buffer_out", 7 0, v000001ee0013b730_0;  1 drivers
v000001ee001dc0f0_0 .var "buffer_rd_en", 0 0;
v000001ee001dda90_0 .net "clk", 0 0, v000001ee001dca50_0;  1 drivers
v000001ee001dccd0_0 .net "duty_cycle", 7 0, v000001ee000e5420_0;  1 drivers
v000001ee001ddf90_0 .net "enable_pwm", 0 0, v000001ee000e5e20_0;  1 drivers
v000001ee001dc690_0 .net "eol_flag", 0 0, v000001ee0013b5f0_0;  1 drivers
v000001ee001dc190_0 .net "freq_div", 7 0, v000001ee000e5880_0;  1 drivers
v000001ee001dcd70_0 .net "pwm_out", 0 0, v000001ee0013c630_0;  alias, 1 drivers
v000001ee001dd130_0 .net "rst", 0 0, v000001ee001dce10_0;  1 drivers
v000001ee001dc410_0 .net "rx", 0 0, v000001ee001dd1d0_0;  1 drivers
v000001ee001ddb30_0 .net "rx_data", 7 0, v000001ee0013b9b0_0;  1 drivers
v000001ee001dc730_0 .net "rx_valid", 0 0, v000001ee0013ba50_0;  1 drivers
v000001ee001dc230_0 .net "tx", 0 0, v000001ee001dcb90_0;  alias, 1 drivers
v000001ee001dc9b0_0 .net "tx_busy", 0 0, v000001ee001dd810_0;  1 drivers
v000001ee001dd770_0 .var "tx_data", 7 0;
v000001ee001dc7d0_0 .var "tx_start", 0 0;
E_000001ee000d8230 .event anyedge, v000001ee0013c310_0;
L_000001ee001dd270 .part v000001ee000e5880_0, 0, 2;
L_000001ee001dd630 .part v000001ee000e5880_0, 2, 2;
L_000001ee001ddc70 .part v000001ee000e5420_0, 0, 7;
S_000001ee000b1c80 .scope module, "cmd_parser_inst" "cmd_parser" 4 62, 5 10 0, S_000001ee000b1af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx_valid";
    .port_info 3 /INPUT 8 "rx_data";
    .port_info 4 /OUTPUT 8 "duty_cycle";
    .port_info 5 /OUTPUT 8 "freq_div";
    .port_info 6 /OUTPUT 1 "enable_pwm";
P_000001ee000d8470 .param/l "CMD_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
enum000001ee000cce80 .enum4 (2)
   "IDLE" 2'b00,
   "CMD" 2'b01,
   "DATA" 2'b10
 ;
v000001ee000e51a0_0 .net "clk", 0 0, v000001ee001dca50_0;  alias, 1 drivers
v000001ee000e5380_0 .var "cmd_reg", 7 0;
v000001ee000e57e0_0 .var "data_reg", 7 0;
v000001ee000e5420_0 .var "duty_cycle", 7 0;
v000001ee000e5e20_0 .var "enable_pwm", 0 0;
v000001ee000e5880_0 .var "freq_div", 7 0;
v000001ee000e5a60_0 .var "next_state", 1 0;
v000001ee000e5600_0 .net "rst", 0 0, v000001ee001dce10_0;  alias, 1 drivers
v000001ee000e54c0_0 .net "rx_data", 7 0, v000001ee0013b9b0_0;  alias, 1 drivers
v000001ee000e5b00_0 .net "rx_valid", 0 0, v000001ee0013ba50_0;  alias, 1 drivers
v000001ee000e5c40_0 .var "state", 1 0;
E_000001ee000d8670 .event anyedge, v000001ee000e5c40_0, v000001ee000e5b00_0;
E_000001ee000d8db0 .event posedge, v000001ee000e5600_0, v000001ee000e51a0_0;
S_000001ee000a6f90 .scope module, "pwm_ctrl_inst" "pwm_ctrl" 4 75, 6 5 0, S_000001ee000b1af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "pow2_cfg";
    .port_info 3 /INPUT 2 "pow5_cfg";
    .port_info 4 /INPUT 7 "duty_cfg";
    .port_info 5 /INPUT 1 "cfg_valid";
    .port_info 6 /OUTPUT 1 "pwm_out";
L_000001ee001de1d8 .functor BUFT 1, C4<00000000000000000000000001100100>, C4<0>, C4<0>, C4<0>;
v000001ee0013cbd0_0 .net/2s *"_ivl_0", 31 0, L_000001ee001de1d8;  1 drivers
L_000001ee001de220 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v000001ee0013c810_0 .net *"_ivl_7", 8 0, L_000001ee001de220;  1 drivers
v000001ee0013c8b0_0 .net "cfg_valid", 0 0, v000001ee000e5e20_0;  alias, 1 drivers
v000001ee0013b7d0_0 .net "clk", 0 0, v000001ee001dca50_0;  alias, 1 drivers
v000001ee0013beb0_0 .net "duty_cfg", 6 0, L_000001ee001ddc70;  1 drivers
v000001ee0013bf50_0 .var "duty_reg", 6 0;
v000001ee0013b4b0_0 .net "pow2_cfg", 1 0, L_000001ee001dd270;  1 drivers
v000001ee0013b190_0 .net "pow5_cfg", 1 0, L_000001ee001dd630;  1 drivers
v000001ee0013bff0_0 .net "pwm_out", 0 0, v000001ee0013c630_0;  alias, 1 drivers
v000001ee0013c130_0 .net "rst", 0 0, v000001ee001dce10_0;  alias, 1 drivers
v000001ee0013b690_0 .net "tick", 0 0, v000001ee0013c9f0_0;  1 drivers
L_000001ee001dcff0 .part L_000001ee001de1d8, 0, 16;
L_000001ee001dd090 .concat [ 7 9 0 0], v000001ee0013bf50_0, L_000001ee001de220;
S_000001ee000a7120 .scope module, "freq_div" "freq_scale" 6 29, 7 6 0, S_000001ee000a6f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 2 "pow2_cfg";
    .port_info 3 /INPUT 2 "pow5_cfg";
    .port_info 4 /OUTPUT 1 "tick";
v000001ee000e5d80_0 .net "clk", 0 0, v000001ee001dca50_0;  alias, 1 drivers
v000001ee000e5ec0_0 .var/i "counter", 31 0;
v000001ee000e5f60_0 .var/i "div_factor", 31 0;
v000001ee000e56a0_0 .net "pow2_cfg", 1 0, L_000001ee001dd270;  alias, 1 drivers
v000001ee000e5740_0 .net "pow5_cfg", 1 0, L_000001ee001dd630;  alias, 1 drivers
v000001ee0013c770_0 .net "rst", 0 0, v000001ee001dce10_0;  alias, 1 drivers
v000001ee0013c9f0_0 .var "tick", 0 0;
E_000001ee000d9bb0 .event anyedge, v000001ee000e56a0_0, v000001ee000e5740_0;
S_000001ee000a72b0 .scope module, "pwm_gen" "pwm" 6 38, 8 8 0, S_000001ee000a6f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "period";
    .port_info 3 /INPUT 16 "duty";
    .port_info 4 /OUTPUT 1 "pwm_out";
P_000001ee000d91b0 .param/l "WIDTH" 0 8 9, +C4<00000000000000000000000000010000>;
v000001ee0013b550_0 .net "clk", 0 0, v000001ee001dca50_0;  alias, 1 drivers
v000001ee0013be10_0 .var "cnt", 15 0;
v000001ee0013c090_0 .var "dir", 0 0;
v000001ee0013ca90_0 .net "duty", 15 0, L_000001ee001dd090;  1 drivers
v000001ee0013cef0_0 .net "period", 15 0, L_000001ee001dcff0;  1 drivers
v000001ee0013c630_0 .var "pwm_out", 0 0;
v000001ee0013c4f0_0 .net "rst", 0 0, v000001ee001dce10_0;  alias, 1 drivers
S_000001ee000c0480 .scope module, "rx_buffer_inst" "rx_buffer" 4 47, 9 4 0, S_000001ee000b1af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 8 "wr_data";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /OUTPUT 8 "rd_data";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 1 "end_of_str";
P_000001ee000cc540 .param/l "DEPTH" 0 9 5, +C4<00000000000000000000000000100000>;
P_000001ee000cc578 .param/l "WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
v000001ee0013c590_0 .net *"_ivl_0", 31 0, L_000001ee001dc370;  1 drivers
L_000001ee001de148 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee0013b230_0 .net *"_ivl_11", 25 0, L_000001ee001de148;  1 drivers
L_000001ee001de190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee0013b2d0_0 .net/2u *"_ivl_12", 31 0, L_000001ee001de190;  1 drivers
L_000001ee001de0b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ee0013c1d0_0 .net *"_ivl_3", 25 0, L_000001ee001de0b8;  1 drivers
L_000001ee001de100 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v000001ee0013cdb0_0 .net/2u *"_ivl_4", 31 0, L_000001ee001de100;  1 drivers
v000001ee0013c950_0 .net *"_ivl_8", 31 0, L_000001ee001dceb0;  1 drivers
v000001ee0013c270_0 .net "clk", 0 0, v000001ee001dca50_0;  alias, 1 drivers
v000001ee0013cd10_0 .var "count", 5 0;
v000001ee0013c310_0 .net "empty", 0 0, L_000001ee001dcf50;  alias, 1 drivers
v000001ee0013b5f0_0 .var "end_of_str", 0 0;
v000001ee0013c450_0 .net "full", 0 0, L_000001ee001dd310;  alias, 1 drivers
v000001ee0013c6d0 .array "mem", 31 0, 7 0;
v000001ee0013b730_0 .var "rd_data", 7 0;
v000001ee0013cb30_0 .net "rd_en", 0 0, v000001ee001dc0f0_0;  1 drivers
v000001ee0013b870_0 .var "rd_ptr", 5 0;
v000001ee0013cc70_0 .net "rst", 0 0, v000001ee001dce10_0;  alias, 1 drivers
v000001ee0013b370_0 .net "wr_data", 7 0, v000001ee0013b9b0_0;  alias, 1 drivers
v000001ee0013ce50_0 .net "wr_en", 0 0, v000001ee0013ba50_0;  alias, 1 drivers
v000001ee0013cf90_0 .var "wr_ptr", 5 0;
L_000001ee001dc370 .concat [ 6 26 0 0], v000001ee0013cd10_0, L_000001ee001de0b8;
L_000001ee001dd310 .cmp/eq 32, L_000001ee001dc370, L_000001ee001de100;
L_000001ee001dceb0 .concat [ 6 26 0 0], v000001ee0013cd10_0, L_000001ee001de148;
L_000001ee001dcf50 .cmp/eq 32, L_000001ee001dceb0, L_000001ee001de190;
S_000001ee000c0610 .scope module, "uart_rx_inst" "uart_rx" 4 36, 10 6 0, S_000001ee000b1af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "data_out";
    .port_info 4 /OUTPUT 1 "data_valid";
P_000001ee000d5e00 .param/l "BAUD_DIV" 0 10 7, +C4<00000000000000000000000110110010>;
P_000001ee000d5e38 .param/l "DATA" 1 10 19, +C4<00000000000000000000000000000010>;
P_000001ee000d5e70 .param/l "IDLE" 1 10 17, +C4<00000000000000000000000000000000>;
P_000001ee000d5ea8 .param/l "START" 1 10 18, +C4<00000000000000000000000000000001>;
P_000001ee000d5ee0 .param/l "STOP" 1 10 20, +C4<00000000000000000000000000000011>;
v000001ee0013bb90_0 .var "baud_cnt", 15 0;
v000001ee0013d030_0 .var "bit_index", 3 0;
v000001ee0013b910_0 .net "clk", 0 0, v000001ee001dca50_0;  alias, 1 drivers
v000001ee0013b410_0 .var "data_buf", 7 0;
v000001ee0013b9b0_0 .var "data_out", 7 0;
v000001ee0013ba50_0 .var "data_valid", 0 0;
v000001ee0013baf0_0 .net "rst", 0 0, v000001ee001dce10_0;  alias, 1 drivers
v000001ee0013bc30_0 .net "rx", 0 0, v000001ee001dd1d0_0;  alias, 1 drivers
v000001ee0013bcd0_0 .var "state", 1 0;
S_000001ee000c07a0 .scope module, "uart_tx_inst" "uart_tx" 4 88, 11 16 0, S_000001ee000b1af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 1 "tx";
    .port_info 5 /OUTPUT 1 "tx_busy";
P_000001ee000d6040 .param/l "BAUD_DIV" 0 11 17, +C4<00000000000000000000000110110010>;
P_000001ee000d6078 .param/l "DATA" 1 11 30, C4<10>;
P_000001ee000d60b0 .param/l "IDLE" 1 11 28, C4<00>;
P_000001ee000d60e8 .param/l "START" 1 11 29, C4<01>;
P_000001ee000d6120 .param/l "STOP" 1 11 31, C4<11>;
v000001ee0013bd70_0 .var "baud_cnt", 9 0;
v000001ee001dd4f0_0 .var "bit_idx", 3 0;
v000001ee001dc870_0 .net "clk", 0 0, v000001ee001dca50_0;  alias, 1 drivers
v000001ee001dd950_0 .net "data_in", 7 0, v000001ee001dd770_0;  1 drivers
v000001ee001dc550_0 .net "rst", 0 0, v000001ee001dce10_0;  alias, 1 drivers
v000001ee001dc5f0_0 .var "shifter", 8 0;
v000001ee001dd3b0_0 .var "state", 1 0;
v000001ee001dcb90_0 .var "tx", 0 0;
v000001ee001dd810_0 .var "tx_busy", 0 0;
v000001ee001dc4b0_0 .net "tx_start", 0 0, v000001ee001dc7d0_0;  1 drivers
E_000001ee000d8ff0 .event posedge, v000001ee000e51a0_0;
S_000001ee0009f1b0 .scope task, "send_uart" "send_uart" 3 38, 3 38 0, S_000001ee000b1960;
 .timescale -9 -12;
v000001ee001dc2d0_0 .var "data_in", 7 0;
v000001ee001dd8b0_0 .var/i "i", 31 0;
TD_tb_top.send_uart ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ee001dd1d0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee001dd8b0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001ee001dd8b0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001ee001dc2d0_0;
    %load/vec4 v000001ee001dd8b0_0;
    %part/s 1;
    %store/vec4 v000001ee001dd1d0_0, 0, 1;
    %delay 8680000, 0;
    %load/vec4 v000001ee001dd8b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ee001dd8b0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ee001dd1d0_0, 0, 1;
    %delay 8680000, 0;
    %end;
    .scope S_000001ee000c0610;
T_1 ;
    %wait E_000001ee000d8db0;
    %load/vec4 v000001ee0013baf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ee0013bcd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ee0013d030_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ee0013bb90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee0013b9b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee0013b410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee0013ba50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee0013ba50_0, 0;
    %load/vec4 v000001ee0013bcd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v000001ee0013bc30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ee0013bcd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ee0013bb90_0, 0;
T_1.7 ;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v000001ee0013bb90_0;
    %pad/u 32;
    %cmpi/e 217, 0, 32;
    %jmp/0xz  T_1.9, 4;
    %load/vec4 v000001ee0013bc30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ee0013bcd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ee0013bb90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ee0013d030_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ee0013bcd0_0, 0;
T_1.12 ;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v000001ee0013bb90_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ee0013bb90_0, 0;
T_1.10 ;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v000001ee0013bb90_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ee0013bb90_0, 0;
    %load/vec4 v000001ee0013bc30_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001ee0013d030_0;
    %assign/vec4/off/d v000001ee0013b410_0, 4, 5;
    %load/vec4 v000001ee0013d030_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001ee0013bcd0_0, 0;
T_1.15 ;
    %load/vec4 v000001ee0013d030_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ee0013d030_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %load/vec4 v000001ee0013bb90_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ee0013bb90_0, 0;
T_1.14 ;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v000001ee0013bb90_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_1.17, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ee0013bb90_0, 0;
    %load/vec4 v000001ee0013bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.19, 8;
    %load/vec4 v000001ee0013b410_0;
    %assign/vec4 v000001ee0013b9b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee0013ba50_0, 0;
T_1.19 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ee0013bcd0_0, 0;
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v000001ee0013bb90_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ee0013bb90_0, 0;
T_1.18 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ee000c0480;
T_2 ;
    %wait E_000001ee000d8db0;
    %load/vec4 v000001ee0013cc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ee0013cf90_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ee0013b870_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001ee0013cd10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee0013b5f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee0013b5f0_0, 0;
    %load/vec4 v000001ee0013ce50_0;
    %load/vec4 v000001ee0013c450_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001ee0013b370_0;
    %load/vec4 v000001ee0013cf90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ee0013c6d0, 0, 4;
    %load/vec4 v000001ee0013cf90_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ee0013cf90_0, 0;
    %load/vec4 v000001ee0013cd10_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ee0013cd10_0, 0;
    %load/vec4 v000001ee0013b370_0;
    %cmpi/e 10, 0, 8;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee0013b5f0_0, 0;
T_2.4 ;
T_2.2 ;
    %load/vec4 v000001ee0013cb30_0;
    %load/vec4 v000001ee0013c310_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v000001ee0013b870_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001ee0013c6d0, 4;
    %assign/vec4 v000001ee0013b730_0, 0;
    %load/vec4 v000001ee0013b870_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001ee0013b870_0, 0;
    %load/vec4 v000001ee0013cd10_0;
    %subi 1, 0, 6;
    %assign/vec4 v000001ee0013cd10_0, 0;
T_2.6 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ee000b1c80;
T_3 ;
    %wait E_000001ee000d8db0;
    %load/vec4 v000001ee000e5600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ee000e5c40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee000e5380_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee000e57e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee000e5420_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001ee000e5880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee000e5e20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ee000e5a60_0;
    %assign/vec4 v000001ee000e5c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee000e5e20_0, 0;
    %load/vec4 v000001ee000e5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001ee000e5c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v000001ee000e54c0_0;
    %assign/vec4 v000001ee000e5380_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v000001ee000e54c0_0;
    %assign/vec4 v000001ee000e57e0_0, 0;
    %load/vec4 v000001ee000e5380_0;
    %dup/vec4;
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 70, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %jmp T_3.10;
T_3.7 ;
    %load/vec4 v000001ee000e54c0_0;
    %assign/vec4 v000001ee000e5420_0, 0;
    %jmp T_3.10;
T_3.8 ;
    %load/vec4 v000001ee000e54c0_0;
    %assign/vec4 v000001ee000e5880_0, 0;
    %jmp T_3.10;
T_3.9 ;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee000e5e20_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ee000b1c80;
T_4 ;
    %wait E_000001ee000d8670;
    %load/vec4 v000001ee000e5c40_0;
    %store/vec4 v000001ee000e5a60_0, 0, 2;
    %load/vec4 v000001ee000e5c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v000001ee000e5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001ee000e5a60_0, 0, 2;
T_4.4 ;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v000001ee000e5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001ee000e5a60_0, 0, 2;
T_4.6 ;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ee000e5a60_0, 0, 2;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001ee000a7120;
T_5 ;
    %wait E_000001ee000d9bb0;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v000001ee000e56a0_0;
    %shiftl 4;
    %load/vec4 v000001ee000e5740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.0, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v000001ee000e5740_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_5.2, 9;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_5.3, 9;
T_5.2 ; End of true expr.
    %load/vec4 v000001ee000e5740_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 10, 4;
    %jmp/0 T_5.4, 10;
    %pushi/vec4 25, 0, 32;
    %jmp/1 T_5.5, 10;
T_5.4 ; End of true expr.
    %pushi/vec4 125, 0, 32;
    %jmp/0 T_5.5, 10;
 ; End of false expr.
    %blend;
T_5.5;
    %jmp/0 T_5.3, 9;
 ; End of false expr.
    %blend;
T_5.3;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %mul;
    %store/vec4 v000001ee000e5f60_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001ee000a7120;
T_6 ;
    %wait E_000001ee000d8db0;
    %load/vec4 v000001ee0013c770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ee000e5ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee0013c9f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001ee000e5ec0_0;
    %load/vec4 v000001ee000e5f60_0;
    %muli 1000, 0, 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ee000e5ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee0013c9f0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v000001ee000e5ec0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ee000e5ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee0013c9f0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001ee000a72b0;
T_7 ;
    %wait E_000001ee000d8db0;
    %load/vec4 v000001ee0013c4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001ee0013be10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee0013c090_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001ee0013c090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001ee0013be10_0;
    %load/vec4 v000001ee0013cef0_0;
    %cmp/e;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee0013c090_0, 0;
    %load/vec4 v000001ee0013be10_0;
    %subi 1, 0, 16;
    %assign/vec4 v000001ee0013be10_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v000001ee0013be10_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ee0013be10_0, 0;
T_7.5 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v000001ee0013be10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee0013c090_0, 0;
    %load/vec4 v000001ee0013be10_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001ee0013be10_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v000001ee0013be10_0;
    %subi 1, 0, 16;
    %assign/vec4 v000001ee0013be10_0, 0;
T_7.7 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ee000a72b0;
T_8 ;
    %wait E_000001ee000d8db0;
    %load/vec4 v000001ee0013c4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee0013c630_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001ee0013be10_0;
    %load/vec4 v000001ee0013ca90_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v000001ee0013c630_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001ee000a6f90;
T_9 ;
    %wait E_000001ee000d8db0;
    %load/vec4 v000001ee0013c130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ee0013bf50_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001ee0013c8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001ee0013beb0_0;
    %pad/u 32;
    %cmpi/u 100, 0, 32;
    %jmp/0xz  T_9.4, 5;
    %load/vec4 v000001ee0013beb0_0;
    %assign/vec4 v000001ee0013bf50_0, 0;
T_9.4 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ee000c07a0;
T_10 ;
    %wait E_000001ee000d8ff0;
    %load/vec4 v000001ee001dc550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ee001dd3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee001dcb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee001dd810_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001ee0013bd70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ee001dd4f0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000001ee001dc5f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ee001dd3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %jmp T_10.6;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee001dcb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee001dd810_0, 0;
    %load/vec4 v000001ee001dc4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001ee001dd950_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 9;
    %assign/vec4 v000001ee001dc5f0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ee001dd3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee001dd810_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001ee0013bd70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ee001dd4f0_0, 0;
T_10.7 ;
    %jmp T_10.6;
T_10.3 ;
    %load/vec4 v000001ee0013bd70_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_10.9, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001ee0013bd70_0, 0;
    %load/vec4 v000001ee001dc5f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001ee001dcb90_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001ee001dc5f0_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ee001dc5f0_0, 0;
    %load/vec4 v000001ee001dd4f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ee001dd4f0_0, 0;
    %load/vec4 v000001ee001dd4f0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ee001dd3b0_0, 0;
T_10.11 ;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v000001ee0013bd70_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001ee0013bd70_0, 0;
T_10.10 ;
    %jmp T_10.6;
T_10.4 ;
    %load/vec4 v000001ee0013bd70_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_10.13, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001ee0013bd70_0, 0;
    %load/vec4 v000001ee001dc5f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001ee001dcb90_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001ee001dc5f0_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ee001dc5f0_0, 0;
    %load/vec4 v000001ee001dd4f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ee001dd4f0_0, 0;
    %load/vec4 v000001ee001dd4f0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_10.15, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ee001dd3b0_0, 0;
T_10.15 ;
    %jmp T_10.14;
T_10.13 ;
    %load/vec4 v000001ee0013bd70_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001ee0013bd70_0, 0;
T_10.14 ;
    %jmp T_10.6;
T_10.5 ;
    %load/vec4 v000001ee0013bd70_0;
    %pad/u 32;
    %cmpi/e 433, 0, 32;
    %jmp/0xz  T_10.17, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001ee0013bd70_0, 0;
    %load/vec4 v000001ee001dc5f0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001ee001dcb90_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001ee001dc5f0_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ee001dc5f0_0, 0;
    %load/vec4 v000001ee001dd4f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ee001dd4f0_0, 0;
    %load/vec4 v000001ee001dd4f0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_10.19, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ee001dd3b0_0, 0;
T_10.19 ;
    %jmp T_10.18;
T_10.17 ;
    %load/vec4 v000001ee0013bd70_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001ee0013bd70_0, 0;
T_10.18 ;
    %jmp T_10.6;
T_10.6 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ee000b1af0;
T_11 ;
    %wait E_000001ee000d8db0;
    %load/vec4 v000001ee001dd130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee001dc7d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ee001dd770_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001ee001dc730_0;
    %load/vec4 v000001ee001dc9b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001ee001ddb30_0;
    %assign/vec4 v000001ee001dd770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ee001dc7d0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ee001dc7d0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ee000b1af0;
T_12 ;
    %wait E_000001ee000d8230;
    %load/vec4 v000001ee001dd450_0;
    %nor/r;
    %store/vec4 v000001ee001dc0f0_0, 0, 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001ee000b1960;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ee001dca50_0, 0, 1;
T_13.0 ;
    %delay 10000, 0;
    %load/vec4 v000001ee001dca50_0;
    %inv;
    %store/vec4 v000001ee001dca50_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_000001ee000b1960;
T_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ee001dce10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ee001dd1d0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ee001dce10_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_000001ee000b1960;
T_15 ;
    %wait E_000001ee000d7df0;
    %delay 20000000, 0;
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %store/vec4 v000001ee001dc2d0_0, 0, 8;
    %fork TD_tb_top.send_uart, S_000001ee0009f1b0;
    %join;
    %pushi/vec4 53, 0, 8; draw_string_vec4
    %store/vec4 v000001ee001dc2d0_0, 0, 8;
    %fork TD_tb_top.send_uart, S_000001ee0009f1b0;
    %join;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %store/vec4 v000001ee001dc2d0_0, 0, 8;
    %fork TD_tb_top.send_uart, S_000001ee0009f1b0;
    %join;
    %pushi/vec4 10, 0, 8; draw_string_vec4
    %store/vec4 v000001ee001dc2d0_0, 0, 8;
    %fork TD_tb_top.send_uart, S_000001ee0009f1b0;
    %join;
    %delay 200000000, 0;
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %store/vec4 v000001ee001dc2d0_0, 0, 8;
    %fork TD_tb_top.send_uart, S_000001ee0009f1b0;
    %join;
    %pushi/vec4 56, 0, 8; draw_string_vec4
    %store/vec4 v000001ee001dc2d0_0, 0, 8;
    %fork TD_tb_top.send_uart, S_000001ee0009f1b0;
    %join;
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %store/vec4 v000001ee001dc2d0_0, 0, 8;
    %fork TD_tb_top.send_uart, S_000001ee0009f1b0;
    %join;
    %pushi/vec4 10, 0, 8; draw_string_vec4
    %store/vec4 v000001ee001dc2d0_0, 0, 8;
    %fork TD_tb_top.send_uart, S_000001ee0009f1b0;
    %join;
    %delay 200000000, 0;
    %vpi_call/w 3 82 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_000001ee000b1960;
T_16 ;
    %vpi_call/w 3 89 "$dumpfile", "wave_top.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ee000b1960 {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "../tb/tb_top.v";
    "../rtl/top.v";
    "../rtl/cmd_parser.v";
    "../rtl/pwm_ctrl.v";
    "../rtl/freq_scale.v";
    "../rtl/pwm.v";
    "../rtl/rx_buffer.v";
    "../rtl/uart_rx.v";
    "../rtl/uart_tx.v";
