v 20080127 1
C 81500 63300 1 0 1 flash-512Kx8-jedec.sym
{
T 81200 70150 5 10 0 0 0 6 1
device=JEDEC 512Kx8 parallel flash memory
T 79200 69200 5 10 1 1 0 0 1
refdes=U1
T 81200 70550 5 10 0 0 0 6 1
footprint=DIP32
}
C 81500 56700 1 0 1 flash-512Kx8-jedec.sym
{
T 81200 63550 5 10 0 0 0 6 1
device=JEDEC 512Kx8 parallel flash memory
T 79200 62600 5 10 1 1 0 0 1
refdes=U2
T 81200 63950 5 10 0 0 0 6 1
footprint=DIP32
}
C 83400 68700 1 0 1 input-2.sym
{
T 83400 68900 5 10 0 0 0 6 1
net=A:1
T 82800 69400 5 10 0 0 0 6 1
device=none
T 82900 68800 5 10 1 1 0 1 1
value=A1
}
C 83800 68400 1 0 1 input-2.sym
{
T 83800 68600 5 10 0 0 0 6 1
net=A:2
T 83200 69100 5 10 0 0 0 6 1
device=none
T 83300 68500 5 10 1 1 0 1 1
value=A2
}
C 39400 39100 0 0 0 title-bordered-A0.sym
C 83400 68100 1 0 1 input-2.sym
{
T 83400 68300 5 10 0 0 0 6 1
net=A:3
T 82800 68800 5 10 0 0 0 6 1
device=none
T 82900 68200 5 10 1 1 0 1 1
value=A3
}
C 83800 67800 1 0 1 input-2.sym
{
T 83800 68000 5 10 0 0 0 6 1
net=A:4
T 83200 68500 5 10 0 0 0 6 1
device=none
T 83300 67900 5 10 1 1 0 1 1
value=A4
}
C 83400 67500 1 0 1 input-2.sym
{
T 83400 67700 5 10 0 0 0 6 1
net=A:5
T 82800 68200 5 10 0 0 0 6 1
device=none
T 82900 67600 5 10 1 1 0 1 1
value=A5
}
C 83800 67200 1 0 1 input-2.sym
{
T 83800 67400 5 10 0 0 0 6 1
net=A:6
T 83200 67900 5 10 0 0 0 6 1
device=none
T 83300 67300 5 10 1 1 0 1 1
value=A6
}
C 83400 66900 1 0 1 input-2.sym
{
T 83400 67100 5 10 0 0 0 6 1
net=A:7
T 82800 67600 5 10 0 0 0 6 1
device=none
T 82900 67000 5 10 1 1 0 1 1
value=A7
}
C 83800 66600 1 0 1 input-2.sym
{
T 83800 66800 5 10 0 0 0 6 1
net=A:8
T 83200 67300 5 10 0 0 0 6 1
device=none
T 83300 66700 5 10 1 1 0 1 1
value=A8
}
C 83400 66300 1 0 1 input-2.sym
{
T 83400 66500 5 10 0 0 0 6 1
net=A:9
T 82800 67000 5 10 0 0 0 6 1
device=none
T 82900 66400 5 10 1 1 0 1 1
value=A9
}
C 83800 66000 1 0 1 input-2.sym
{
T 83800 66200 5 10 0 0 0 6 1
net=A:10
T 83200 66700 5 10 0 0 0 6 1
device=none
T 83300 66100 5 10 1 1 0 1 1
value=A10
}
C 83400 65700 1 0 1 input-2.sym
{
T 82900 65800 5 10 1 1 0 1 1
value=A11
T 83400 65900 5 10 0 0 0 6 1
net=A:11
T 82800 66400 5 10 0 0 0 6 1
device=none
}
C 83800 65400 1 0 1 input-2.sym
{
T 83300 65500 5 10 1 1 0 1 1
value=A12
T 83800 65600 5 10 0 0 0 6 1
net=A:12
T 83200 66100 5 10 0 0 0 6 1
device=none
}
C 83400 65100 1 0 1 input-2.sym
{
T 83400 65300 5 10 0 0 0 6 1
net=A:13
T 82800 65800 5 10 0 0 0 6 1
device=none
T 82900 65200 5 10 1 1 0 1 1
value=A13
}
C 83800 64800 1 0 1 input-2.sym
{
T 83800 65000 5 10 0 0 0 6 1
net=A:14
T 83200 65500 5 10 0 0 0 6 1
device=none
T 83300 64900 5 10 1 1 0 1 1
value=A14
}
C 83400 64500 1 0 1 input-2.sym
{
T 83400 64700 5 10 0 0 0 6 1
net=A:15
T 82800 65200 5 10 0 0 0 6 1
device=none
T 82900 64600 5 10 1 1 0 1 1
value=A15
}
C 83800 64200 1 0 1 input-2.sym
{
T 83800 64400 5 10 0 0 0 6 1
net=A:16
T 83200 64900 5 10 0 0 0 6 1
device=none
T 83300 64300 5 10 1 1 0 1 1
value=A16
}
C 83400 63900 1 0 1 input-2.sym
{
T 83400 64100 5 10 0 0 0 6 1
net=A:17
T 82800 64600 5 10 0 0 0 6 1
device=none
T 82900 64000 5 10 1 1 0 1 1
value=A17
}
C 83800 63600 1 0 1 input-2.sym
{
T 83800 63800 5 10 0 0 0 6 1
net=A:18
T 83200 64300 5 10 0 0 0 6 1
device=none
T 83300 63700 5 10 1 1 0 1 1
value=A18
}
C 83300 63300 1 0 1 input-2.sym
{
T 83300 63500 5 10 0 0 0 6 1
net=ROMH
T 82700 64000 5 10 0 0 0 6 1
device=none
T 82800 63400 5 10 1 1 0 1 1
value=ROMH
}
C 40700 43600 1 0 0 ZORRO_I.sym
{
T 40700 43600 5 10 0 0 0 0 1
device=ZORRO I
T 40700 43600 5 10 0 0 0 0 1
footprint=CONNECTOR 43 2
}
C 43800 62100 1 0 0 output-2.sym
{
T 43800 62300 5 10 0 0 0 0 1
net=A:1
T 44400 62800 5 10 0 0 0 0 1
device=none
T 45100 62200 5 10 1 1 0 7 1
value=A1
}
C 44400 61800 1 0 0 output-2.sym
{
T 44400 62000 5 10 0 0 0 0 1
net=A:2
T 45000 62500 5 10 0 0 0 0 1
device=none
T 45700 61900 5 10 1 1 0 7 1
value=A2
}
C 43800 61500 1 0 0 output-2.sym
{
T 43800 61700 5 10 0 0 0 0 1
net=A:3
T 44400 62200 5 10 0 0 0 0 1
device=none
T 45100 61600 5 10 1 1 0 7 1
value=A3
}
C 44400 61200 1 0 0 output-2.sym
{
T 44400 61400 5 10 0 0 0 0 1
net=A:4
T 45000 61900 5 10 0 0 0 0 1
device=none
T 45700 61300 5 10 1 1 0 7 1
value=A4
}
C 43800 60900 1 0 0 output-2.sym
{
T 43800 61100 5 10 0 0 0 0 1
net=A:5
T 44400 61600 5 10 0 0 0 0 1
device=none
T 45100 61000 5 10 1 1 0 7 1
value=A5
}
C 44400 60600 1 0 0 output-2.sym
{
T 44400 60800 5 10 0 0 0 0 1
net=A:6
T 45000 61300 5 10 0 0 0 0 1
device=none
T 45700 60700 5 10 1 1 0 7 1
value=A6
}
C 43800 60300 1 0 0 output-2.sym
{
T 43800 60500 5 10 0 0 0 0 1
net=A:7
T 44400 61000 5 10 0 0 0 0 1
device=none
T 45100 60400 5 10 1 1 0 7 1
value=A7
}
C 44400 60000 1 0 0 output-2.sym
{
T 44400 60200 5 10 0 0 0 0 1
net=A:8
T 45000 60700 5 10 0 0 0 0 1
device=none
T 45700 60100 5 10 1 1 0 7 1
value=A8
}
C 43800 59700 1 0 0 output-2.sym
{
T 43800 59900 5 10 0 0 0 0 1
net=A:9
T 44400 60400 5 10 0 0 0 0 1
device=none
T 45100 59800 5 10 1 1 0 7 1
value=A9
}
C 44400 59400 1 0 0 output-2.sym
{
T 44400 59600 5 10 0 0 0 0 1
net=A:10
T 45000 60100 5 10 0 0 0 0 1
device=none
T 45700 59500 5 10 1 1 0 7 1
value=A10
}
C 43800 59100 1 0 0 output-2.sym
{
T 45100 59200 5 10 1 1 0 7 1
value=A11
T 43800 59300 5 10 0 0 0 0 1
net=A:11
T 44400 59800 5 10 0 0 0 0 1
device=none
}
C 44400 58800 1 0 0 output-2.sym
{
T 45700 58900 5 10 1 1 0 7 1
value=A12
T 44400 59000 5 10 0 0 0 0 1
net=A:12
T 45000 59500 5 10 0 0 0 0 1
device=none
}
C 43800 58500 1 0 0 output-2.sym
{
T 43800 58700 5 10 0 0 0 0 1
net=A:13
T 44400 59200 5 10 0 0 0 0 1
device=none
T 45100 58600 5 10 1 1 0 7 1
value=A13
}
C 44400 58200 1 0 0 output-2.sym
{
T 44400 58400 5 10 0 0 0 0 1
net=A:14
T 45000 58900 5 10 0 0 0 0 1
device=none
T 45700 58300 5 10 1 1 0 7 1
value=A14
}
C 43800 57900 1 0 0 output-2.sym
{
T 43800 58100 5 10 0 0 0 0 1
net=A:15
T 44400 58600 5 10 0 0 0 0 1
device=none
T 45100 58000 5 10 1 1 0 7 1
value=A15
}
C 44400 57600 1 0 0 output-2.sym
{
T 44400 57800 5 10 0 0 0 0 1
net=A:16
T 45000 58300 5 10 0 0 0 0 1
device=none
T 45700 57700 5 10 1 1 0 7 1
value=A16
}
C 43800 57300 1 0 0 output-2.sym
{
T 43800 57500 5 10 0 0 0 0 1
net=A:17
T 44400 58000 5 10 0 0 0 0 1
device=none
T 45100 57400 5 10 1 1 0 7 1
value=A17
}
C 44400 57000 1 0 0 output-2.sym
{
T 44400 57200 5 10 0 0 0 0 1
net=A:18
T 45000 57700 5 10 0 0 0 0 1
device=none
T 45700 57100 5 10 1 1 0 7 1
value=A18
}
C 43800 56700 1 0 0 output-2.sym
{
T 43800 56900 5 10 0 0 0 0 1
net=A:19
T 44400 57400 5 10 0 0 0 0 1
device=none
T 45100 56800 5 10 1 1 0 7 1
value=A19
}
C 44400 56400 1 0 0 output-2.sym
{
T 44400 56600 5 10 0 0 0 0 1
net=A:20
T 45000 57100 5 10 0 0 0 0 1
device=none
T 45700 56500 5 10 1 1 0 7 1
value=A20
}
C 43800 56100 1 0 0 output-2.sym
{
T 45100 56200 5 10 1 1 0 7 1
value=A21
T 43800 56300 5 10 0 0 0 0 1
net=A:21
T 44400 56800 5 10 0 0 0 0 1
device=none
}
C 44400 55800 1 0 0 output-2.sym
{
T 45700 55900 5 10 1 1 0 7 1
value=A22
T 44400 56000 5 10 0 0 0 0 1
net=A:22
T 45000 56500 5 10 0 0 0 0 1
device=none
}
C 43800 55500 1 0 0 output-2.sym
{
T 43800 55700 5 10 0 0 0 0 1
net=A:23
T 44400 56200 5 10 0 0 0 0 1
device=none
T 45100 55600 5 10 1 1 0 7 1
value=A23
}
N 42000 62200 43800 62200 4
{
T 42100 62200 5 10 0 1 0 0 1
pintype=io
T 42100 62200 5 10 0 1 0 0 1
pintype=io
T 42100 62200 5 10 0 1 0 0 1
pintype=io
T 42100 62200 5 10 0 1 0 0 1
pintype=io
T 42100 62200 5 10 0 1 0 0 1
pintype=io
T 42100 62200 5 10 0 1 0 0 1
pintype=io
T 42100 62200 5 10 0 1 0 0 1
pintype=io
T 42100 62200 5 10 0 1 0 0 1
pintype=io
}
N 42000 61900 44400 61900 4
{
T 42100 61900 5 10 0 1 0 0 1
pintype=io
T 42100 61900 5 10 0 1 0 0 1
pintype=io
T 42100 61900 5 10 0 1 0 0 1
pintype=io
T 42100 61900 5 10 0 1 0 0 1
pintype=io
T 42100 61900 5 10 0 1 0 0 1
pintype=io
T 42100 61900 5 10 0 1 0 0 1
pintype=io
T 42100 61900 5 10 0 1 0 0 1
pintype=io
T 42100 61900 5 10 0 1 0 0 1
pintype=io
}
N 42000 61600 43800 61600 4
{
T 42100 61600 5 10 0 1 0 0 1
pintype=io
T 42100 61600 5 10 0 1 0 0 1
pintype=io
T 42100 61600 5 10 0 1 0 0 1
pintype=io
T 42100 61600 5 10 0 1 0 0 1
pintype=io
T 42100 61600 5 10 0 1 0 0 1
pintype=io
T 42100 61600 5 10 0 1 0 0 1
pintype=io
T 42100 61600 5 10 0 1 0 0 1
pintype=io
T 42100 61600 5 10 0 1 0 0 1
pintype=io
}
N 42000 61300 44400 61300 4
{
T 42100 61300 5 10 0 1 0 0 1
pintype=io
T 42100 61300 5 10 0 1 0 0 1
pintype=io
T 42100 61300 5 10 0 1 0 0 1
pintype=io
T 42100 61300 5 10 0 1 0 0 1
pintype=io
T 42100 61300 5 10 0 1 0 0 1
pintype=io
T 42100 61300 5 10 0 1 0 0 1
pintype=io
T 42100 61300 5 10 0 1 0 0 1
pintype=io
T 42100 61300 5 10 0 1 0 0 1
pintype=io
}
N 42000 60400 43800 60400 4
{
T 42100 60400 5 10 0 1 0 0 1
pintype=io
T 42100 60400 5 10 0 1 0 0 1
pintype=io
T 42100 60400 5 10 0 1 0 0 1
pintype=io
T 42100 60400 5 10 0 1 0 0 1
pintype=io
T 42100 60400 5 10 0 1 0 0 1
pintype=io
T 42100 60400 5 10 0 1 0 0 1
pintype=io
T 42100 60400 5 10 0 1 0 0 1
pintype=io
T 42100 60400 5 10 0 1 0 0 1
pintype=io
}
N 42000 60100 44400 60100 4
{
T 42100 60100 5 10 0 1 0 0 1
pintype=io
T 42100 60100 5 10 0 1 0 0 1
pintype=io
T 42100 60100 5 10 0 1 0 0 1
pintype=io
T 42100 60100 5 10 0 1 0 0 1
pintype=io
T 42100 60100 5 10 0 1 0 0 1
pintype=io
T 42100 60100 5 10 0 1 0 0 1
pintype=io
T 42100 60100 5 10 0 1 0 0 1
pintype=io
T 42100 60100 5 10 0 1 0 0 1
pintype=io
}
N 42000 61000 43800 61000 4
{
T 42100 61000 5 10 0 1 0 0 1
pintype=io
T 42100 61000 5 10 0 1 0 0 1
pintype=io
T 42100 61000 5 10 0 1 0 0 1
pintype=io
T 42100 61000 5 10 0 1 0 0 1
pintype=io
T 42100 61000 5 10 0 1 0 0 1
pintype=io
T 42100 61000 5 10 0 1 0 0 1
pintype=io
T 42100 61000 5 10 0 1 0 0 1
pintype=io
T 42100 61000 5 10 0 1 0 0 1
pintype=io
}
N 42000 60700 44400 60700 4
{
T 42100 60700 5 10 0 1 0 0 1
pintype=io
T 42100 60700 5 10 0 1 0 0 1
pintype=io
T 42100 60700 5 10 0 1 0 0 1
pintype=io
T 42100 60700 5 10 0 1 0 0 1
pintype=io
T 42100 60700 5 10 0 1 0 0 1
pintype=io
T 42100 60700 5 10 0 1 0 0 1
pintype=io
T 42100 60700 5 10 0 1 0 0 1
pintype=io
T 42100 60700 5 10 0 1 0 0 1
pintype=io
}
N 42000 59800 43800 59800 4
{
T 42100 59800 5 10 0 1 0 0 1
pintype=io
T 42100 59800 5 10 0 1 0 0 1
pintype=io
T 42100 59800 5 10 0 1 0 0 1
pintype=io
T 42100 59800 5 10 0 1 0 0 1
pintype=io
T 42100 59800 5 10 0 1 0 0 1
pintype=io
T 42100 59800 5 10 0 1 0 0 1
pintype=io
T 42100 59800 5 10 0 1 0 0 1
pintype=io
}
N 42000 59500 44400 59500 4
{
T 42100 59500 5 10 0 1 0 0 1
pintype=io
T 42100 59500 5 10 0 1 0 0 1
pintype=io
T 42100 59500 5 10 0 1 0 0 1
pintype=io
T 42100 59500 5 10 0 1 0 0 1
pintype=io
T 42100 59500 5 10 0 1 0 0 1
pintype=io
T 42100 59500 5 10 0 1 0 0 1
pintype=io
T 42100 59500 5 10 0 1 0 0 1
pintype=io
}
N 42000 59200 43800 59200 4
{
T 42100 59200 5 10 0 1 0 0 1
pintype=io
T 42100 59200 5 10 0 1 0 0 1
pintype=io
T 42100 59200 5 10 0 1 0 0 1
pintype=io
T 42100 59200 5 10 0 1 0 0 1
pintype=io
T 42100 59200 5 10 0 1 0 0 1
pintype=io
T 42100 59200 5 10 0 1 0 0 1
pintype=io
T 42100 59200 5 10 0 1 0 0 1
pintype=io
}
N 42000 58900 44400 58900 4
{
T 42100 58900 5 10 0 1 0 0 1
pintype=io
T 42100 58900 5 10 0 1 0 0 1
pintype=io
T 42100 58900 5 10 0 1 0 0 1
pintype=io
T 42100 58900 5 10 0 1 0 0 1
pintype=io
T 42100 58900 5 10 0 1 0 0 1
pintype=io
T 42100 58900 5 10 0 1 0 0 1
pintype=io
T 42100 58900 5 10 0 1 0 0 1
pintype=io
}
N 42000 58600 43800 58600 4
{
T 42100 58600 5 10 0 1 0 0 1
pintype=io
T 42100 58600 5 10 0 1 0 0 1
pintype=io
T 42100 58600 5 10 0 1 0 0 1
pintype=io
T 42100 58600 5 10 0 1 0 0 1
pintype=io
T 42100 58600 5 10 0 1 0 0 1
pintype=io
T 42100 58600 5 10 0 1 0 0 1
pintype=io
T 42100 58600 5 10 0 1 0 0 1
pintype=io
}
N 42000 58300 44400 58300 4
{
T 42100 58300 5 10 0 1 0 0 1
pintype=io
T 42100 58300 5 10 0 1 0 0 1
pintype=io
T 42100 58300 5 10 0 1 0 0 1
pintype=io
T 42100 58300 5 10 0 1 0 0 1
pintype=io
T 42100 58300 5 10 0 1 0 0 1
pintype=io
T 42100 58300 5 10 0 1 0 0 1
pintype=io
T 42100 58300 5 10 0 1 0 0 1
pintype=io
}
N 42000 58000 43800 58000 4
{
T 42100 58000 5 10 0 1 0 0 1
pintype=io
T 42100 58000 5 10 0 1 0 0 1
pintype=io
T 42100 58000 5 10 0 1 0 0 1
pintype=io
T 42100 58000 5 10 0 1 0 0 1
pintype=io
T 42100 58000 5 10 0 1 0 0 1
pintype=io
T 42100 58000 5 10 0 1 0 0 1
pintype=io
T 42100 58000 5 10 0 1 0 0 1
pintype=io
}
N 42000 57700 44400 57700 4
{
T 42100 57700 5 10 0 1 0 0 1
pintype=io
T 42100 57700 5 10 0 1 0 0 1
pintype=io
T 42100 57700 5 10 0 1 0 0 1
pintype=io
T 42100 57700 5 10 0 1 0 0 1
pintype=io
T 42100 57700 5 10 0 1 0 0 1
pintype=io
T 42100 57700 5 10 0 1 0 0 1
pintype=io
T 42100 57700 5 10 0 1 0 0 1
pintype=io
}
N 42000 57400 43800 57400 4
{
T 42100 57400 5 10 0 1 0 0 1
pintype=io
T 42100 57400 5 10 0 1 0 0 1
pintype=io
T 42100 57400 5 10 0 1 0 0 1
pintype=io
T 42100 57400 5 10 0 1 0 0 1
pintype=io
T 42100 57400 5 10 0 1 0 0 1
pintype=io
T 42100 57400 5 10 0 1 0 0 1
pintype=io
T 42100 57400 5 10 0 1 0 0 1
pintype=io
}
N 42000 57100 44400 57100 4
{
T 42100 57100 5 10 0 1 0 0 1
pintype=io
T 42100 57100 5 10 0 1 0 0 1
pintype=io
T 42100 57100 5 10 0 1 0 0 1
pintype=io
T 42100 57100 5 10 0 1 0 0 1
pintype=io
T 42100 57100 5 10 0 1 0 0 1
pintype=io
T 42100 57100 5 10 0 1 0 0 1
pintype=io
T 42100 57100 5 10 0 1 0 0 1
pintype=io
}
N 42000 56800 43800 56800 4
{
T 42100 56800 5 10 0 1 0 0 1
pintype=in
T 42100 56800 5 10 0 1 0 0 1
pintype=in
T 42100 56800 5 10 0 1 0 0 1
pintype=in
T 42100 56800 5 10 0 1 0 0 1
pintype=in
T 42100 56800 5 10 0 1 0 0 1
pintype=in
T 42100 56800 5 10 0 1 0 0 1
pintype=in
T 42100 56800 5 10 0 1 0 0 1
pintype=in
}
N 42000 56500 44400 56500 4
{
T 42100 56500 5 10 0 1 0 0 1
pintype=io
T 42100 56500 5 10 0 1 0 0 1
pintype=io
T 42100 56500 5 10 0 1 0 0 1
pintype=io
T 42100 56500 5 10 0 1 0 0 1
pintype=io
T 42100 56500 5 10 0 1 0 0 1
pintype=io
T 42100 56500 5 10 0 1 0 0 1
pintype=io
T 42100 56500 5 10 0 1 0 0 1
pintype=io
}
N 42000 56200 43800 56200 4
{
T 42100 56200 5 10 0 1 0 0 1
pintype=io
T 42100 56200 5 10 0 1 0 0 1
pintype=io
T 42100 56200 5 10 0 1 0 0 1
pintype=io
T 42100 56200 5 10 0 1 0 0 1
pintype=io
T 42100 56200 5 10 0 1 0 0 1
pintype=io
T 42100 56200 5 10 0 1 0 0 1
pintype=io
T 42100 56200 5 10 0 1 0 0 1
pintype=io
}
N 42000 55900 44400 55900 4
{
T 42100 55900 5 10 0 1 0 0 1
pintype=io
T 42100 55900 5 10 0 1 0 0 1
pintype=io
T 42100 55900 5 10 0 1 0 0 1
pintype=io
T 42100 55900 5 10 0 1 0 0 1
pintype=io
T 42100 55900 5 10 0 1 0 0 1
pintype=io
T 42100 55900 5 10 0 1 0 0 1
pintype=io
T 42100 55900 5 10 0 1 0 0 1
pintype=io
}
N 42000 55600 43800 55600 4
{
T 42100 55600 5 10 0 1 0 0 1
pintype=io
T 42100 55600 5 10 0 1 0 0 1
pintype=io
T 42100 55600 5 10 0 1 0 0 1
pintype=io
T 42100 55600 5 10 0 1 0 0 1
pintype=io
T 42100 55600 5 10 0 1 0 0 1
pintype=io
T 42100 55600 5 10 0 1 0 0 1
pintype=io
T 42100 55600 5 10 0 1 0 0 1
pintype=io
}
C 44400 55200 1 0 0 output-2.sym
{
T 45300 55400 5 10 0 0 0 0 1
net=READ
T 44600 55900 5 10 0 0 0 0 1
device=none
T 45300 55300 5 10 1 1 0 1 1
value=READ
}
C 43800 54900 1 0 0 output-2.sym
{
T 44700 55100 5 10 0 0 0 0 1
net=/LDS
T 44000 55600 5 10 0 0 0 0 1
device=none
T 44700 55000 5 10 1 1 0 1 1
value=/LDS
}
C 44400 54600 1 0 0 output-2.sym
{
T 45300 54800 5 10 0 0 0 0 1
net=/UDS
T 44600 55300 5 10 0 0 0 0 1
device=none
T 45300 54700 5 10 1 1 0 1 1
value=/UDS
}
C 43800 54300 1 0 0 output-2.sym
{
T 44700 54500 5 10 0 0 0 0 1
net=/AS
T 44000 55000 5 10 0 0 0 0 1
device=none
T 44700 54400 5 10 1 1 0 1 1
value=/AS
}
C 45800 54000 1 0 1 input-2.sym
{
T 45800 54200 5 10 0 0 0 6 1
net=/OVR
T 45200 54700 5 10 0 0 0 6 1
device=none
T 45300 54100 5 10 1 1 0 1 1
value=/OVR
}
C 44400 53400 1 0 0 io-1.sym
{
T 45300 53600 5 10 0 0 0 0 1
net=D:0
T 44600 54000 5 10 0 0 0 0 1
device=none
T 45300 53500 5 10 1 1 0 1 1
value=D0
}
C 43800 53100 1 0 0 io-1.sym
{
T 44700 53300 5 10 0 0 0 0 1
net=D:1
T 44000 53700 5 10 0 0 0 0 1
device=none
T 44700 53200 5 10 1 1 0 1 1
value=D1
}
C 44400 52800 1 0 0 io-1.sym
{
T 45300 53000 5 10 0 0 0 0 1
net=D:2
T 44600 53400 5 10 0 0 0 0 1
device=none
T 45300 52900 5 10 1 1 0 1 1
value=D2
}
C 43800 52500 1 0 0 io-1.sym
{
T 44700 52700 5 10 0 0 0 0 1
net=D:3
T 44000 53100 5 10 0 0 0 0 1
device=none
T 44700 52600 5 10 1 1 0 1 1
value=D3
}
C 44400 52200 1 0 0 io-1.sym
{
T 45300 52400 5 10 0 0 0 0 1
net=D:4
T 44600 52800 5 10 0 0 0 0 1
device=none
T 45300 52300 5 10 1 1 0 1 1
value=D4
}
C 43800 51900 1 0 0 io-1.sym
{
T 44700 52100 5 10 0 0 0 0 1
net=D:5
T 44000 52500 5 10 0 0 0 0 1
device=none
T 44700 52000 5 10 1 1 0 1 1
value=D5
}
C 44400 51600 1 0 0 io-1.sym
{
T 45300 51800 5 10 0 0 0 0 1
net=D:6
T 44600 52200 5 10 0 0 0 0 1
device=none
T 45300 51700 5 10 1 1 0 1 1
value=D6
}
C 43800 51300 1 0 0 io-1.sym
{
T 44700 51500 5 10 0 0 0 0 1
net=D:7
T 44000 51900 5 10 0 0 0 0 1
device=none
T 44700 51400 5 10 1 1 0 1 1
value=D7
}
C 44400 51000 1 0 0 io-1.sym
{
T 45300 51200 5 10 0 0 0 0 1
net=D:8
T 44600 51600 5 10 0 0 0 0 1
device=none
T 45300 51100 5 10 1 1 0 1 1
value=D8
}
C 43800 50700 1 0 0 io-1.sym
{
T 44700 50900 5 10 0 0 0 0 1
net=D:9
T 44000 51300 5 10 0 0 0 0 1
device=none
T 44700 50800 5 10 1 1 0 1 1
value=D9
}
C 44400 50400 1 0 0 io-1.sym
{
T 45300 50600 5 10 0 0 0 0 1
net=D:10
T 44600 51000 5 10 0 0 0 0 1
device=none
T 45300 50500 5 10 1 1 0 1 1
value=D10
}
C 43800 50100 1 0 0 io-1.sym
{
T 44700 50300 5 10 0 0 0 0 1
net=D:11
T 44000 50700 5 10 0 0 0 0 1
device=none
T 44700 50200 5 10 1 1 0 1 1
value=D11
}
C 44400 49800 1 0 0 io-1.sym
{
T 45300 50000 5 10 0 0 0 0 1
net=D:12
T 44600 50400 5 10 0 0 0 0 1
device=none
T 45300 49900 5 10 1 1 0 1 1
value=D12
}
C 43800 49500 1 0 0 io-1.sym
{
T 44700 49700 5 10 0 0 0 0 1
net=D:13
T 44000 50100 5 10 0 0 0 0 1
device=none
T 44700 49600 5 10 1 1 0 1 1
value=D13
}
C 44400 49200 1 0 0 io-1.sym
{
T 45300 49400 5 10 0 0 0 0 1
net=D:14
T 44600 49800 5 10 0 0 0 0 1
device=none
T 45300 49300 5 10 1 1 0 1 1
value=D14
}
C 43800 48900 1 0 0 io-1.sym
{
T 44700 49100 5 10 0 0 0 0 1
net=D:15
T 44000 49500 5 10 0 0 0 0 1
device=none
T 44700 49000 5 10 1 1 0 1 1
value=D15
}
C 45200 62700 1 0 1 input-2.sym
{
T 45200 62900 5 10 0 0 0 6 1
net=E_CLK
T 44600 63400 5 10 0 0 0 6 1
device=none
T 44700 62800 5 10 1 1 0 1 1
value=E_CLK
}
C 45700 63000 1 0 1 input-2.sym
{
T 45700 63200 5 10 0 0 0 6 1
net=CDAC
T 45100 63700 5 10 0 0 0 6 1
device=none
T 45200 63100 5 10 1 1 0 1 1
value=CDAC
}
C 45200 63300 1 0 1 input-2.sym
{
T 45200 63500 5 10 0 0 0 6 1
net=/C3
T 44600 64000 5 10 0 0 0 6 1
device=none
T 44700 63400 5 10 1 1 0 1 1
value=/C3
}
C 45700 63600 1 0 1 input-2.sym
{
T 45700 63800 5 10 0 0 0 6 1
net=/C1
T 45100 64300 5 10 0 0 0 6 1
device=none
T 45200 63700 5 10 1 1 0 1 1
value=/C1
}
C 45200 63900 1 0 1 input-2.sym
{
T 45200 64100 5 10 0 0 0 6 1
net=/CFGIN
T 44600 64600 5 10 0 0 0 6 1
device=none
T 44700 64000 5 10 1 1 0 1 1
value=/CFGIN
}
C 43900 65200 1 0 0 vcc-1.sym
C 44000 67300 1 0 0 gnd-1.sym
N 42000 68200 44100 68200 4
{
T 42100 68200 5 10 0 1 0 0 1
pintype=pwr
T 42100 68200 5 10 0 1 0 0 1
pintype=pwr
T 42100 68200 5 10 0 1 0 0 1
pintype=pwr
T 42100 68200 5 10 0 1 0 0 1
pintype=pwr
}
N 44100 68200 44100 67600 4
N 42000 65200 44100 65200 4
{
T 42100 65200 5 10 0 1 0 0 1
pintype=pwr
T 42100 65200 5 10 0 1 0 0 1
pintype=pwr
T 42100 65200 5 10 0 1 0 0 1
pintype=pwr
T 42100 65200 5 10 0 1 0 0 1
pintype=pwr
}
N 42000 64000 43800 64000 4
{
T 42100 64000 5 10 0 1 0 0 1
pintype=out
T 42100 64000 5 10 0 1 0 0 1
pintype=out
T 42100 64000 5 10 0 1 0 0 1
pintype=out
T 42100 64000 5 10 0 1 0 0 1
pintype=out
}
N 42000 63700 44300 63700 4
{
T 42100 63700 5 10 0 1 0 0 1
pintype=clk
T 42100 63700 5 10 0 1 0 0 1
pintype=clk
T 42100 63700 5 10 0 1 0 0 1
pintype=clk
T 42100 63700 5 10 0 1 0 0 1
pintype=clk
}
N 42000 63400 43800 63400 4
{
T 42100 63400 5 10 0 1 0 0 1
pintype=clk
T 42100 63400 5 10 0 1 0 0 1
pintype=clk
T 42100 63400 5 10 0 1 0 0 1
pintype=clk
T 42100 63400 5 10 0 1 0 0 1
pintype=clk
}
N 42000 63100 44300 63100 4
{
T 42100 63100 5 10 0 1 0 0 1
pintype=clk
T 42100 63100 5 10 0 1 0 0 1
pintype=clk
T 42100 63100 5 10 0 1 0 0 1
pintype=clk
T 42100 63100 5 10 0 1 0 0 1
pintype=clk
}
N 42000 62800 43800 62800 4
{
T 42100 62800 5 10 0 1 0 0 1
pintype=clk
T 42100 62800 5 10 0 1 0 0 1
pintype=clk
T 42100 62800 5 10 0 1 0 0 1
pintype=clk
T 42100 62800 5 10 0 1 0 0 1
pintype=clk
}
N 42000 55300 44400 55300 4
{
T 42100 55300 5 10 0 1 0 0 1
pintype=io
T 42100 55300 5 10 0 1 0 0 1
pintype=io
T 42100 55300 5 10 0 1 0 0 1
pintype=io
}
N 42000 55000 43800 55000 4
{
T 42100 55000 5 10 0 1 0 0 1
pintype=io
T 42100 55000 5 10 0 1 0 0 1
pintype=io
T 42100 55000 5 10 0 1 0 0 1
pintype=io
}
N 42000 54700 44400 54700 4
{
T 42100 54700 5 10 0 1 0 0 1
pintype=io
T 42100 54700 5 10 0 1 0 0 1
pintype=io
T 42100 54700 5 10 0 1 0 0 1
pintype=io
}
N 42000 54400 43800 54400 4
{
T 42100 54400 5 10 0 1 0 0 1
pintype=io
T 42100 54400 5 10 0 1 0 0 1
pintype=io
T 42100 54400 5 10 0 1 0 0 1
pintype=io
}
N 42000 54100 44400 54100 4
{
T 42100 54100 5 10 0 1 0 0 1
pintype=in
T 42100 54100 5 10 0 1 0 0 1
pintype=in
T 42100 54100 5 10 0 1 0 0 1
pintype=in
}
N 42000 53500 44400 53500 4
{
T 42100 53500 5 10 0 1 0 0 1
pintype=io
T 42100 53500 5 10 0 1 0 0 1
pintype=io
T 42100 53500 5 10 0 1 0 0 1
pintype=io
}
N 42000 53200 43800 53200 4
{
T 42100 53200 5 10 0 1 0 0 1
pintype=io
T 42100 53200 5 10 0 1 0 0 1
pintype=io
T 42100 53200 5 10 0 1 0 0 1
pintype=io
}
N 42000 52900 44400 52900 4
{
T 42100 52900 5 10 0 1 0 0 1
pintype=io
T 42100 52900 5 10 0 1 0 0 1
pintype=io
T 42100 52900 5 10 0 1 0 0 1
pintype=io
}
N 42000 52600 43800 52600 4
{
T 42100 52600 5 10 0 1 0 0 1
pintype=io
T 42100 52600 5 10 0 1 0 0 1
pintype=io
T 42100 52600 5 10 0 1 0 0 1
pintype=io
}
N 42000 52300 44400 52300 4
{
T 42100 52300 5 10 0 1 0 0 1
pintype=io
T 42100 52300 5 10 0 1 0 0 1
pintype=io
T 42100 52300 5 10 0 1 0 0 1
pintype=io
}
N 42000 52000 43800 52000 4
{
T 42100 52000 5 10 0 1 0 0 1
pintype=io
T 42100 52000 5 10 0 1 0 0 1
pintype=io
T 42100 52000 5 10 0 1 0 0 1
pintype=io
}
N 42000 51700 44400 51700 4
{
T 42100 51700 5 10 0 1 0 0 1
pintype=io
T 42100 51700 5 10 0 1 0 0 1
pintype=io
T 42100 51700 5 10 0 1 0 0 1
pintype=io
}
N 42000 51400 43800 51400 4
{
T 42100 51400 5 10 0 1 0 0 1
pintype=io
T 42100 51400 5 10 0 1 0 0 1
pintype=io
T 42100 51400 5 10 0 1 0 0 1
pintype=io
}
N 42000 51100 44400 51100 4
{
T 42100 51100 5 10 0 1 0 0 1
pintype=io
T 42100 51100 5 10 0 1 0 0 1
pintype=io
T 42100 51100 5 10 0 1 0 0 1
pintype=io
}
N 42000 50800 43800 50800 4
{
T 42100 50800 5 10 0 1 0 0 1
pintype=io
T 42100 50800 5 10 0 1 0 0 1
pintype=io
T 42100 50800 5 10 0 1 0 0 1
pintype=io
}
N 42000 50500 44400 50500 4
{
T 42100 50500 5 10 0 1 0 0 1
pintype=io
T 42100 50500 5 10 0 1 0 0 1
pintype=io
T 42100 50500 5 10 0 1 0 0 1
pintype=io
}
N 42000 50200 43800 50200 4
{
T 42100 50200 5 10 0 1 0 0 1
pintype=io
T 42100 50200 5 10 0 1 0 0 1
pintype=io
T 42100 50200 5 10 0 1 0 0 1
pintype=io
}
N 42000 49900 44400 49900 4
{
T 42100 49900 5 10 0 1 0 0 1
pintype=io
T 42100 49900 5 10 0 1 0 0 1
pintype=io
T 42100 49900 5 10 0 1 0 0 1
pintype=io
}
N 42000 49600 43800 49600 4
{
T 42100 49600 5 10 0 1 0 0 1
pintype=io
T 42100 49600 5 10 0 1 0 0 1
pintype=io
T 42100 49600 5 10 0 1 0 0 1
pintype=io
}
N 42000 49300 44400 49300 4
{
T 42100 49300 5 10 0 1 0 0 1
pintype=io
T 42100 49300 5 10 0 1 0 0 1
pintype=io
T 42100 49300 5 10 0 1 0 0 1
pintype=io
}
N 42000 49000 43800 49000 4
{
T 42100 49000 5 10 0 1 0 0 1
pintype=io
T 42100 49000 5 10 0 1 0 0 1
pintype=io
T 42100 49000 5 10 0 1 0 0 1
pintype=io
}
C 43800 45900 1 0 0 output-2.sym
{
T 44700 46100 5 10 0 0 0 0 1
net=/BERR
T 44000 46600 5 10 0 0 0 0 1
device=none
T 44700 46000 5 10 1 1 0 1 1
value=/BERR
}
C 44400 45000 1 0 0 output-2.sym
{
T 45300 45200 5 10 0 0 0 0 1
net=/RST
T 44600 45700 5 10 0 0 0 0 1
device=none
T 45300 45100 5 10 1 1 0 1 1
value=/RST
}
C 43800 44700 1 0 0 output-2.sym
{
T 44700 44900 5 10 0 0 0 0 1
net=/HLT
T 44000 45400 5 10 0 0 0 0 1
device=none
T 44700 44800 5 10 1 1 0 1 1
value=/HLT
}
N 42000 46000 43800 46000 4
{
T 42100 46000 5 10 0 1 0 0 1
pintype=in
T 42100 46000 5 10 0 1 0 0 1
pintype=in
}
N 42000 45100 44400 45100 4
{
T 42100 45100 5 10 0 1 0 0 1
pintype=oc
T 42100 45100 5 10 0 1 0 0 1
pintype=oc
}
N 42000 44800 43800 44800 4
{
T 42100 44800 5 10 0 1 0 0 1
pintype=oc
T 42100 44800 5 10 0 1 0 0 1
pintype=oc
}
C 64700 69400 1 0 1 input-2.sym
{
T 64700 69600 5 10 0 0 0 6 1
net=A:1
T 64100 70100 5 10 0 0 0 6 1
device=none
T 64200 69500 5 10 1 1 0 1 1
value=A1
}
C 65100 69100 1 0 1 input-2.sym
{
T 65100 69300 5 10 0 0 0 6 1
net=A:2
T 64500 69800 5 10 0 0 0 6 1
device=none
T 64600 69200 5 10 1 1 0 1 1
value=A2
}
C 64700 68800 1 0 1 input-2.sym
{
T 64700 69000 5 10 0 0 0 6 1
net=A:3
T 64100 69500 5 10 0 0 0 6 1
device=none
T 64200 68900 5 10 1 1 0 1 1
value=A3
}
C 65100 68500 1 0 1 input-2.sym
{
T 65100 68700 5 10 0 0 0 6 1
net=A:4
T 64500 69200 5 10 0 0 0 6 1
device=none
T 64600 68600 5 10 1 1 0 1 1
value=A4
}
C 64700 68200 1 0 1 input-2.sym
{
T 64700 68400 5 10 0 0 0 6 1
net=A:5
T 64100 68900 5 10 0 0 0 6 1
device=none
T 64200 68300 5 10 1 1 0 1 1
value=A5
}
C 65100 67900 1 0 1 input-2.sym
{
T 65100 68100 5 10 0 0 0 6 1
net=A:6
T 64500 68600 5 10 0 0 0 6 1
device=none
T 64600 68000 5 10 1 1 0 1 1
value=A6
}
C 64700 67600 1 0 1 input-2.sym
{
T 64700 67800 5 10 0 0 0 6 1
net=A:7
T 64100 68300 5 10 0 0 0 6 1
device=none
T 64200 67700 5 10 1 1 0 1 1
value=A7
}
C 65100 67300 1 0 1 input-2.sym
{
T 65100 67500 5 10 0 0 0 6 1
net=A:8
T 64500 68000 5 10 0 0 0 6 1
device=none
T 64600 67400 5 10 1 1 0 1 1
value=A8
}
C 64700 67000 1 0 1 input-2.sym
{
T 64700 67200 5 10 0 0 0 6 1
net=A:9
T 64100 67700 5 10 0 0 0 6 1
device=none
T 64200 67100 5 10 1 1 0 1 1
value=A9
}
C 65100 66700 1 0 1 input-2.sym
{
T 65100 66900 5 10 0 0 0 6 1
net=A:10
T 64500 67400 5 10 0 0 0 6 1
device=none
T 64600 66800 5 10 1 1 0 1 1
value=A10
}
C 64700 66400 1 0 1 input-2.sym
{
T 64200 66500 5 10 1 1 0 1 1
value=A11
T 64700 66600 5 10 0 0 0 6 1
net=A:11
T 64100 67100 5 10 0 0 0 6 1
device=none
}
C 65100 66100 1 0 1 input-2.sym
{
T 64600 66200 5 10 1 1 0 1 1
value=A12
T 65100 66300 5 10 0 0 0 6 1
net=A:12
T 64500 66800 5 10 0 0 0 6 1
device=none
}
C 64700 65800 1 0 1 input-2.sym
{
T 64700 66000 5 10 0 0 0 6 1
net=A:13
T 64100 66500 5 10 0 0 0 6 1
device=none
T 64200 65900 5 10 1 1 0 1 1
value=A13
}
C 65100 65500 1 0 1 input-2.sym
{
T 65100 65700 5 10 0 0 0 6 1
net=A:14
T 64500 66200 5 10 0 0 0 6 1
device=none
T 64600 65600 5 10 1 1 0 1 1
value=A14
}
C 64700 65200 1 0 1 input-2.sym
{
T 64700 65400 5 10 0 0 0 6 1
net=A:15
T 64100 65900 5 10 0 0 0 6 1
device=none
T 64200 65300 5 10 1 1 0 1 1
value=A15
}
C 65100 64900 1 0 1 input-2.sym
{
T 65100 65100 5 10 0 0 0 6 1
net=A:16
T 64500 65600 5 10 0 0 0 6 1
device=none
T 64600 65000 5 10 1 1 0 1 1
value=A16
}
C 64700 64600 1 0 1 input-2.sym
{
T 64700 64800 5 10 0 0 0 6 1
net=A:17
T 64100 65300 5 10 0 0 0 6 1
device=none
T 64200 64700 5 10 1 1 0 1 1
value=A17
}
C 65100 64300 1 0 1 input-2.sym
{
T 65100 64500 5 10 0 0 0 6 1
net=A:18
T 64500 65000 5 10 0 0 0 6 1
device=none
T 64600 64400 5 10 1 1 0 1 1
value=A18
}
C 64600 64000 1 0 1 input-2.sym
{
T 64600 64200 5 10 0 0 0 6 1
net=A:19
T 64000 64700 5 10 0 0 0 6 1
device=none
T 64100 64100 5 10 1 1 0 1 1
value=A19
}
C 65100 63700 1 0 1 input-2.sym
{
T 65100 63900 5 10 0 0 0 6 1
net=A:20
T 64500 64400 5 10 0 0 0 6 1
device=none
T 64600 63800 5 10 1 1 0 1 1
value=A20
}
C 64600 63400 1 0 1 input-2.sym
{
T 64100 63500 5 10 1 1 0 1 1
value=A21
T 64600 63600 5 10 0 0 0 6 1
net=A:21
T 64000 64100 5 10 0 0 0 6 1
device=none
}
C 65100 63100 1 0 1 input-2.sym
{
T 64600 63200 5 10 1 1 0 1 1
value=A22
T 65100 63300 5 10 0 0 0 6 1
net=A:22
T 64500 63800 5 10 0 0 0 6 1
device=none
}
C 64600 62800 1 0 1 input-2.sym
{
T 64600 63000 5 10 0 0 0 6 1
net=A:23
T 64000 63500 5 10 0 0 0 6 1
device=none
T 64100 62900 5 10 1 1 0 1 1
value=A23
}
N 81500 68800 82000 68800 4
N 81500 68500 82400 68500 4
N 81500 68200 82000 68200 4
N 81500 67900 82400 67900 4
N 81500 67600 82000 67600 4
N 81500 67300 82400 67300 4
N 81500 67000 82000 67000 4
N 81500 66700 82400 66700 4
N 81500 66400 82000 66400 4
N 81500 66100 82400 66100 4
N 81500 65800 82000 65800 4
N 81500 65500 82400 65500 4
N 81500 65200 82000 65200 4
N 81500 64900 82400 64900 4
N 81500 64600 82000 64600 4
N 81500 64300 82400 64300 4
N 81500 64000 82000 64000 4
N 81500 63700 82400 63700 4
N 81500 63400 81900 63400 4
C 83400 62100 1 0 1 input-2.sym
{
T 83400 62300 5 10 0 0 0 6 1
net=A:1
T 82800 62800 5 10 0 0 0 6 1
device=none
T 82900 62200 5 10 1 1 0 1 1
value=A1
}
C 83800 61800 1 0 1 input-2.sym
{
T 83800 62000 5 10 0 0 0 6 1
net=A:2
T 83200 62500 5 10 0 0 0 6 1
device=none
T 83300 61900 5 10 1 1 0 1 1
value=A2
}
C 83400 61500 1 0 1 input-2.sym
{
T 83400 61700 5 10 0 0 0 6 1
net=A:3
T 82800 62200 5 10 0 0 0 6 1
device=none
T 82900 61600 5 10 1 1 0 1 1
value=A3
}
C 83800 61200 1 0 1 input-2.sym
{
T 83800 61400 5 10 0 0 0 6 1
net=A:4
T 83200 61900 5 10 0 0 0 6 1
device=none
T 83300 61300 5 10 1 1 0 1 1
value=A4
}
C 83400 60900 1 0 1 input-2.sym
{
T 83400 61100 5 10 0 0 0 6 1
net=A:5
T 82800 61600 5 10 0 0 0 6 1
device=none
T 82900 61000 5 10 1 1 0 1 1
value=A5
}
C 83800 60600 1 0 1 input-2.sym
{
T 83800 60800 5 10 0 0 0 6 1
net=A:6
T 83200 61300 5 10 0 0 0 6 1
device=none
T 83300 60700 5 10 1 1 0 1 1
value=A6
}
C 83400 60300 1 0 1 input-2.sym
{
T 83400 60500 5 10 0 0 0 6 1
net=A:7
T 82800 61000 5 10 0 0 0 6 1
device=none
T 82900 60400 5 10 1 1 0 1 1
value=A7
}
C 83800 60000 1 0 1 input-2.sym
{
T 83800 60200 5 10 0 0 0 6 1
net=A:8
T 83200 60700 5 10 0 0 0 6 1
device=none
T 83300 60100 5 10 1 1 0 1 1
value=A8
}
C 83400 59700 1 0 1 input-2.sym
{
T 83400 59900 5 10 0 0 0 6 1
net=A:9
T 82800 60400 5 10 0 0 0 6 1
device=none
T 82900 59800 5 10 1 1 0 1 1
value=A9
}
C 83800 59400 1 0 1 input-2.sym
{
T 83800 59600 5 10 0 0 0 6 1
net=A:10
T 83200 60100 5 10 0 0 0 6 1
device=none
T 83300 59500 5 10 1 1 0 1 1
value=A10
}
C 83400 59100 1 0 1 input-2.sym
{
T 82900 59200 5 10 1 1 0 1 1
value=A11
T 83400 59300 5 10 0 0 0 6 1
net=A:11
T 82800 59800 5 10 0 0 0 6 1
device=none
}
C 83800 58800 1 0 1 input-2.sym
{
T 83300 58900 5 10 1 1 0 1 1
value=A12
T 83800 59000 5 10 0 0 0 6 1
net=A:12
T 83200 59500 5 10 0 0 0 6 1
device=none
}
C 83400 58500 1 0 1 input-2.sym
{
T 83400 58700 5 10 0 0 0 6 1
net=A:13
T 82800 59200 5 10 0 0 0 6 1
device=none
T 82900 58600 5 10 1 1 0 1 1
value=A13
}
C 83800 58200 1 0 1 input-2.sym
{
T 83800 58400 5 10 0 0 0 6 1
net=A:14
T 83200 58900 5 10 0 0 0 6 1
device=none
T 83300 58300 5 10 1 1 0 1 1
value=A14
}
C 83400 57900 1 0 1 input-2.sym
{
T 83400 58100 5 10 0 0 0 6 1
net=A:15
T 82800 58600 5 10 0 0 0 6 1
device=none
T 82900 58000 5 10 1 1 0 1 1
value=A15
}
C 83800 57600 1 0 1 input-2.sym
{
T 83800 57800 5 10 0 0 0 6 1
net=A:16
T 83200 58300 5 10 0 0 0 6 1
device=none
T 83300 57700 5 10 1 1 0 1 1
value=A16
}
C 83400 57300 1 0 1 input-2.sym
{
T 83400 57500 5 10 0 0 0 6 1
net=A:17
T 82800 58000 5 10 0 0 0 6 1
device=none
T 82900 57400 5 10 1 1 0 1 1
value=A17
}
C 83800 57000 1 0 1 input-2.sym
{
T 83800 57200 5 10 0 0 0 6 1
net=A:18
T 83200 57700 5 10 0 0 0 6 1
device=none
T 83300 57100 5 10 1 1 0 1 1
value=A18
}
C 83300 56700 1 0 1 input-2.sym
{
T 83300 56900 5 10 0 0 0 6 1
net=ROMH
T 82700 57400 5 10 0 0 0 6 1
device=none
T 82800 56800 5 10 1 1 0 1 1
value=ROMH
}
N 81500 62200 82000 62200 4
N 81500 61900 82400 61900 4
N 81500 61600 82000 61600 4
N 81500 61300 82400 61300 4
N 81500 61000 82000 61000 4
N 81500 60700 82400 60700 4
N 81500 60400 82000 60400 4
N 81500 60100 82400 60100 4
N 81500 59800 82000 59800 4
N 81500 59500 82400 59500 4
N 81500 59200 82000 59200 4
N 81500 58900 82400 58900 4
N 81500 58600 82000 58600 4
N 81500 58300 82400 58300 4
N 81500 58000 82000 58000 4
N 81500 57700 82400 57700 4
N 81500 57400 82000 57400 4
N 81500 57100 82400 57100 4
N 81500 56800 81900 56800 4
C 77900 68700 1 0 1 io-1.sym
{
T 77000 68900 5 10 0 0 0 6 1
net=D:0
T 77700 69300 5 10 0 0 0 6 1
device=none
T 77000 68800 5 10 1 1 0 7 1
value=D0
}
C 78500 68400 1 0 1 io-1.sym
{
T 77600 68600 5 10 0 0 0 6 1
net=D:1
T 78300 69000 5 10 0 0 0 6 1
device=none
T 77600 68500 5 10 1 1 0 7 1
value=D1
}
C 77900 68100 1 0 1 io-1.sym
{
T 77000 68300 5 10 0 0 0 6 1
net=D:2
T 77700 68700 5 10 0 0 0 6 1
device=none
T 77000 68200 5 10 1 1 0 7 1
value=D2
}
C 78500 67800 1 0 1 io-1.sym
{
T 77600 68000 5 10 0 0 0 6 1
net=D:3
T 78300 68400 5 10 0 0 0 6 1
device=none
T 77600 67900 5 10 1 1 0 7 1
value=D3
}
C 77900 67500 1 0 1 io-1.sym
{
T 77000 67700 5 10 0 0 0 6 1
net=D:4
T 77700 68100 5 10 0 0 0 6 1
device=none
T 77000 67600 5 10 1 1 0 7 1
value=D4
}
C 78500 67200 1 0 1 io-1.sym
{
T 77600 67400 5 10 0 0 0 6 1
net=D:5
T 78300 67800 5 10 0 0 0 6 1
device=none
T 77600 67300 5 10 1 1 0 7 1
value=D5
}
C 77900 66900 1 0 1 io-1.sym
{
T 77000 67100 5 10 0 0 0 6 1
net=D:6
T 77700 67500 5 10 0 0 0 6 1
device=none
T 77000 67000 5 10 1 1 0 7 1
value=D6
}
C 78500 66600 1 0 1 io-1.sym
{
T 77600 66800 5 10 0 0 0 6 1
net=D:7
T 78300 67200 5 10 0 0 0 6 1
device=none
T 77600 66700 5 10 1 1 0 7 1
value=D7
}
C 77900 62100 1 0 1 io-1.sym
{
T 77000 62300 5 10 0 0 0 6 1
net=D:8
T 77700 62700 5 10 0 0 0 6 1
device=none
T 77000 62200 5 10 1 1 0 7 1
value=D8
}
C 78500 61800 1 0 1 io-1.sym
{
T 77600 62000 5 10 0 0 0 6 1
net=D:9
T 78300 62400 5 10 0 0 0 6 1
device=none
T 77600 61900 5 10 1 1 0 7 1
value=D9
}
C 77900 61500 1 0 1 io-1.sym
{
T 77000 61700 5 10 0 0 0 6 1
net=D:10
T 77700 62100 5 10 0 0 0 6 1
device=none
T 77000 61600 5 10 1 1 0 7 1
value=D10
}
C 78500 61200 1 0 1 io-1.sym
{
T 77600 61400 5 10 0 0 0 6 1
net=D:11
T 78300 61800 5 10 0 0 0 6 1
device=none
T 77600 61300 5 10 1 1 0 7 1
value=D11
}
C 77900 60900 1 0 1 io-1.sym
{
T 77000 61100 5 10 0 0 0 6 1
net=D:12
T 77700 61500 5 10 0 0 0 6 1
device=none
T 77000 61000 5 10 1 1 0 7 1
value=D12
}
C 78500 60600 1 0 1 io-1.sym
{
T 77600 60800 5 10 0 0 0 6 1
net=D:13
T 78300 61200 5 10 0 0 0 6 1
device=none
T 77600 60700 5 10 1 1 0 7 1
value=D13
}
C 77900 60300 1 0 1 io-1.sym
{
T 77000 60500 5 10 0 0 0 6 1
net=D:14
T 77700 60900 5 10 0 0 0 6 1
device=none
T 77000 60400 5 10 1 1 0 7 1
value=D14
}
C 78500 60000 1 0 1 io-1.sym
{
T 77600 60200 5 10 0 0 0 6 1
net=D:15
T 78300 60600 5 10 0 0 0 6 1
device=none
T 77600 60100 5 10 1 1 0 7 1
value=D15
}
N 78500 60100 78900 60100 4
N 77900 60400 78900 60400 4
N 78500 60700 78900 60700 4
N 77900 61000 78900 61000 4
N 78500 61300 78900 61300 4
N 77900 61600 78900 61600 4
N 78500 61900 78900 61900 4
N 77900 62200 78900 62200 4
N 78500 66700 78900 66700 4
N 77900 67000 78900 67000 4
N 78500 67300 78900 67300 4
N 77900 67600 78900 67600 4
N 78500 67900 78900 67900 4
N 77900 68200 78900 68200 4
N 78500 68500 78900 68500 4
N 77900 68800 78900 68800 4
C 77100 64300 1 0 0 input-2.sym
{
T 77100 64500 5 10 0 0 0 0 1
net=/ROMCS
T 77700 65000 5 10 0 0 0 0 1
device=none
T 77600 64400 5 10 1 1 0 7 1
value=/ROMCS
}
C 76600 64000 1 0 0 input-2.sym
{
T 76600 64200 5 10 0 0 0 0 1
net=/ROMOE
T 77200 64700 5 10 0 0 0 0 1
device=none
T 77100 64100 5 10 1 1 0 7 1
value=/ROMOE
}
C 77100 63700 1 0 0 input-2.sym
{
T 77100 63900 5 10 0 0 0 0 1
net=/ROMWE
T 77700 64400 5 10 0 0 0 0 1
device=none
T 77600 63800 5 10 1 1 0 7 1
value=/ROMWE
}
N 78500 64400 79000 64400 4
N 78000 64100 79000 64100 4
N 78500 63800 79000 63800 4
C 77100 57700 1 0 0 input-2.sym
{
T 77100 57900 5 10 0 0 0 0 1
net=/ROMCS
T 77700 58400 5 10 0 0 0 0 1
device=none
T 77600 57800 5 10 1 1 0 7 1
value=/ROMCS
}
C 76600 57400 1 0 0 input-2.sym
{
T 76600 57600 5 10 0 0 0 0 1
net=/ROMOE
T 77200 58100 5 10 0 0 0 0 1
device=none
T 77100 57500 5 10 1 1 0 7 1
value=/ROMOE
}
C 77100 57100 1 0 0 input-2.sym
{
T 77100 57300 5 10 0 0 0 0 1
net=/ROMWE
T 77700 57800 5 10 0 0 0 0 1
device=none
T 77600 57200 5 10 1 1 0 7 1
value=/ROMWE
}
N 78500 57800 79000 57800 4
N 78000 57500 79000 57500 4
N 78500 57200 79000 57200 4
T 79400 70600 9 10 1 0 0 0 1
Flash/ROM (512Kx8)
N 42000 65500 42000 68200 4
N 42000 64900 42000 65200 4
C 60900 48700 1 0 1 sram-128Kx8-jedec.sym
{
T 60600 55550 5 10 0 0 0 6 1
device=JEDEC 128Kx8 SRAM
T 58600 54000 5 10 1 1 0 0 1
refdes=U1
T 60600 55950 5 10 0 0 0 6 1
footprint=DIP32
}
C 60900 42600 1 0 1 sram-128Kx8-jedec.sym
{
T 60600 49450 5 10 0 0 0 6 1
device=JEDEC 128Kx8 SRAM
T 58600 47900 5 10 1 1 0 0 1
refdes=U2
T 60600 49850 5 10 0 0 0 6 1
footprint=DIP32
}
C 62700 53500 1 0 1 input-2.sym
{
T 62700 53700 5 10 0 0 0 6 1
net=A:1
T 62100 54200 5 10 0 0 0 6 1
device=none
T 62200 53600 5 10 1 1 0 1 1
value=A1
}
C 63100 53200 1 0 1 input-2.sym
{
T 63100 53400 5 10 0 0 0 6 1
net=A:2
T 62500 53900 5 10 0 0 0 6 1
device=none
T 62600 53300 5 10 1 1 0 1 1
value=A2
}
C 62700 52900 1 0 1 input-2.sym
{
T 62700 53100 5 10 0 0 0 6 1
net=A:3
T 62100 53600 5 10 0 0 0 6 1
device=none
T 62200 53000 5 10 1 1 0 1 1
value=A3
}
C 63100 52600 1 0 1 input-2.sym
{
T 63100 52800 5 10 0 0 0 6 1
net=A:4
T 62500 53300 5 10 0 0 0 6 1
device=none
T 62600 52700 5 10 1 1 0 1 1
value=A4
}
C 62700 52300 1 0 1 input-2.sym
{
T 62700 52500 5 10 0 0 0 6 1
net=A:5
T 62100 53000 5 10 0 0 0 6 1
device=none
T 62200 52400 5 10 1 1 0 1 1
value=A5
}
C 63100 52000 1 0 1 input-2.sym
{
T 63100 52200 5 10 0 0 0 6 1
net=A:6
T 62500 52700 5 10 0 0 0 6 1
device=none
T 62600 52100 5 10 1 1 0 1 1
value=A6
}
C 62700 51700 1 0 1 input-2.sym
{
T 62700 51900 5 10 0 0 0 6 1
net=A:7
T 62100 52400 5 10 0 0 0 6 1
device=none
T 62200 51800 5 10 1 1 0 1 1
value=A7
}
C 63100 51400 1 0 1 input-2.sym
{
T 63100 51600 5 10 0 0 0 6 1
net=A:8
T 62500 52100 5 10 0 0 0 6 1
device=none
T 62600 51500 5 10 1 1 0 1 1
value=A8
}
C 62700 51100 1 0 1 input-2.sym
{
T 62700 51300 5 10 0 0 0 6 1
net=A:9
T 62100 51800 5 10 0 0 0 6 1
device=none
T 62200 51200 5 10 1 1 0 1 1
value=A9
}
C 63100 50800 1 0 1 input-2.sym
{
T 63100 51000 5 10 0 0 0 6 1
net=A:10
T 62500 51500 5 10 0 0 0 6 1
device=none
T 62600 50900 5 10 1 1 0 1 1
value=A10
}
C 62700 50500 1 0 1 input-2.sym
{
T 62200 50600 5 10 1 1 0 1 1
value=A11
T 62700 50700 5 10 0 0 0 6 1
net=A:11
T 62100 51200 5 10 0 0 0 6 1
device=none
}
C 63100 50200 1 0 1 input-2.sym
{
T 62600 50300 5 10 1 1 0 1 1
value=A12
T 63100 50400 5 10 0 0 0 6 1
net=A:12
T 62500 50900 5 10 0 0 0 6 1
device=none
}
C 62700 49900 1 0 1 input-2.sym
{
T 62700 50100 5 10 0 0 0 6 1
net=A:13
T 62100 50600 5 10 0 0 0 6 1
device=none
T 62200 50000 5 10 1 1 0 1 1
value=A13
}
C 63100 49600 1 0 1 input-2.sym
{
T 63100 49800 5 10 0 0 0 6 1
net=A:14
T 62500 50300 5 10 0 0 0 6 1
device=none
T 62600 49700 5 10 1 1 0 1 1
value=A14
}
C 62700 49300 1 0 1 input-2.sym
{
T 62700 49500 5 10 0 0 0 6 1
net=A:15
T 62100 50000 5 10 0 0 0 6 1
device=none
T 62200 49400 5 10 1 1 0 1 1
value=A15
}
C 63100 49000 1 0 1 input-2.sym
{
T 63100 49200 5 10 0 0 0 6 1
net=A:16
T 62500 49700 5 10 0 0 0 6 1
device=none
T 62600 49100 5 10 1 1 0 1 1
value=A16
}
C 62700 48700 1 0 1 input-2.sym
{
T 62700 48900 5 10 0 0 0 6 1
net=A:17
T 62100 49400 5 10 0 0 0 6 1
device=none
T 62200 48800 5 10 1 1 0 1 1
value=A17
}
N 60900 53600 61300 53600 4
N 60900 53300 61700 53300 4
N 60900 53000 61300 53000 4
N 60900 52700 61700 52700 4
N 60900 52400 61300 52400 4
N 60900 52100 61700 52100 4
N 60900 51800 61300 51800 4
N 60900 51500 61700 51500 4
N 60900 51200 61300 51200 4
N 60900 50900 61700 50900 4
N 60900 50600 61300 50600 4
N 60900 50300 61700 50300 4
N 60900 50000 61300 50000 4
N 60900 49700 61700 49700 4
N 60900 49400 61300 49400 4
N 60900 49100 61700 49100 4
N 60900 48800 61300 48800 4
C 62700 47400 1 0 1 input-2.sym
{
T 62700 47600 5 10 0 0 0 6 1
net=A:1
T 62100 48100 5 10 0 0 0 6 1
device=none
T 62200 47500 5 10 1 1 0 1 1
value=A1
}
C 63100 47100 1 0 1 input-2.sym
{
T 63100 47300 5 10 0 0 0 6 1
net=A:2
T 62500 47800 5 10 0 0 0 6 1
device=none
T 62600 47200 5 10 1 1 0 1 1
value=A2
}
C 62700 46800 1 0 1 input-2.sym
{
T 62700 47000 5 10 0 0 0 6 1
net=A:3
T 62100 47500 5 10 0 0 0 6 1
device=none
T 62200 46900 5 10 1 1 0 1 1
value=A3
}
C 63100 46500 1 0 1 input-2.sym
{
T 63100 46700 5 10 0 0 0 6 1
net=A:4
T 62500 47200 5 10 0 0 0 6 1
device=none
T 62600 46600 5 10 1 1 0 1 1
value=A4
}
C 62700 46200 1 0 1 input-2.sym
{
T 62700 46400 5 10 0 0 0 6 1
net=A:5
T 62100 46900 5 10 0 0 0 6 1
device=none
T 62200 46300 5 10 1 1 0 1 1
value=A5
}
C 63100 45900 1 0 1 input-2.sym
{
T 63100 46100 5 10 0 0 0 6 1
net=A:6
T 62500 46600 5 10 0 0 0 6 1
device=none
T 62600 46000 5 10 1 1 0 1 1
value=A6
}
C 62700 45600 1 0 1 input-2.sym
{
T 62700 45800 5 10 0 0 0 6 1
net=A:7
T 62100 46300 5 10 0 0 0 6 1
device=none
T 62200 45700 5 10 1 1 0 1 1
value=A7
}
C 63100 45300 1 0 1 input-2.sym
{
T 63100 45500 5 10 0 0 0 6 1
net=A:8
T 62500 46000 5 10 0 0 0 6 1
device=none
T 62600 45400 5 10 1 1 0 1 1
value=A8
}
C 62700 45000 1 0 1 input-2.sym
{
T 62700 45200 5 10 0 0 0 6 1
net=A:9
T 62100 45700 5 10 0 0 0 6 1
device=none
T 62200 45100 5 10 1 1 0 1 1
value=A9
}
C 63100 44700 1 0 1 input-2.sym
{
T 63100 44900 5 10 0 0 0 6 1
net=A:10
T 62500 45400 5 10 0 0 0 6 1
device=none
T 62600 44800 5 10 1 1 0 1 1
value=A10
}
C 62700 44400 1 0 1 input-2.sym
{
T 62200 44500 5 10 1 1 0 1 1
value=A11
T 62700 44600 5 10 0 0 0 6 1
net=A:11
T 62100 45100 5 10 0 0 0 6 1
device=none
}
C 63100 44100 1 0 1 input-2.sym
{
T 62600 44200 5 10 1 1 0 1 1
value=A12
T 63100 44300 5 10 0 0 0 6 1
net=A:12
T 62500 44800 5 10 0 0 0 6 1
device=none
}
C 62700 43800 1 0 1 input-2.sym
{
T 62700 44000 5 10 0 0 0 6 1
net=A:13
T 62100 44500 5 10 0 0 0 6 1
device=none
T 62200 43900 5 10 1 1 0 1 1
value=A13
}
C 63100 43500 1 0 1 input-2.sym
{
T 63100 43700 5 10 0 0 0 6 1
net=A:14
T 62500 44200 5 10 0 0 0 6 1
device=none
T 62600 43600 5 10 1 1 0 1 1
value=A14
}
C 62700 43200 1 0 1 input-2.sym
{
T 62700 43400 5 10 0 0 0 6 1
net=A:15
T 62100 43900 5 10 0 0 0 6 1
device=none
T 62200 43300 5 10 1 1 0 1 1
value=A15
}
C 63100 42900 1 0 1 input-2.sym
{
T 63100 43100 5 10 0 0 0 6 1
net=A:16
T 62500 43600 5 10 0 0 0 6 1
device=none
T 62600 43000 5 10 1 1 0 1 1
value=A16
}
C 62700 42600 1 0 1 input-2.sym
{
T 62700 42800 5 10 0 0 0 6 1
net=A:17
T 62100 43300 5 10 0 0 0 6 1
device=none
T 62200 42700 5 10 1 1 0 1 1
value=A17
}
N 60900 47500 61300 47500 4
N 60900 47200 61700 47200 4
N 60900 46900 61300 46900 4
N 60900 46600 61700 46600 4
N 60900 46300 61300 46300 4
N 60900 46000 61700 46000 4
N 60900 45700 61300 45700 4
N 60900 45400 61700 45400 4
N 60900 45100 61300 45100 4
N 60900 44800 61700 44800 4
N 60900 44500 61300 44500 4
N 60900 44200 61700 44200 4
N 60900 43900 61300 43900 4
N 60900 43600 61700 43600 4
N 60900 43300 61300 43300 4
N 60900 43000 61700 43000 4
N 60900 42700 61300 42700 4
C 57200 53500 1 0 1 io-1.sym
{
T 56300 53700 5 10 0 0 0 6 1
net=D:0
T 57000 54100 5 10 0 0 0 6 1
device=none
T 56300 53600 5 10 1 1 0 7 1
value=D0
}
C 57800 53200 1 0 1 io-1.sym
{
T 56900 53400 5 10 0 0 0 6 1
net=D:1
T 57600 53800 5 10 0 0 0 6 1
device=none
T 56900 53300 5 10 1 1 0 7 1
value=D1
}
C 57200 52900 1 0 1 io-1.sym
{
T 56300 53100 5 10 0 0 0 6 1
net=D:2
T 57000 53500 5 10 0 0 0 6 1
device=none
T 56300 53000 5 10 1 1 0 7 1
value=D2
}
C 57800 52600 1 0 1 io-1.sym
{
T 56900 52800 5 10 0 0 0 6 1
net=D:3
T 57600 53200 5 10 0 0 0 6 1
device=none
T 56900 52700 5 10 1 1 0 7 1
value=D3
}
C 57200 52300 1 0 1 io-1.sym
{
T 56300 52500 5 10 0 0 0 6 1
net=D:4
T 57000 52900 5 10 0 0 0 6 1
device=none
T 56300 52400 5 10 1 1 0 7 1
value=D4
}
C 57800 52000 1 0 1 io-1.sym
{
T 56900 52200 5 10 0 0 0 6 1
net=D:5
T 57600 52600 5 10 0 0 0 6 1
device=none
T 56900 52100 5 10 1 1 0 7 1
value=D5
}
C 57200 51700 1 0 1 io-1.sym
{
T 56300 51900 5 10 0 0 0 6 1
net=D:6
T 57000 52300 5 10 0 0 0 6 1
device=none
T 56300 51800 5 10 1 1 0 7 1
value=D6
}
C 57800 51400 1 0 1 io-1.sym
{
T 56900 51600 5 10 0 0 0 6 1
net=D:7
T 57600 52000 5 10 0 0 0 6 1
device=none
T 56900 51500 5 10 1 1 0 7 1
value=D7
}
C 57200 47400 1 0 1 io-1.sym
{
T 56300 47600 5 10 0 0 0 6 1
net=D:8
T 57000 48000 5 10 0 0 0 6 1
device=none
T 56300 47500 5 10 1 1 0 7 1
value=D8
}
C 57800 47100 1 0 1 io-1.sym
{
T 56900 47300 5 10 0 0 0 6 1
net=D:9
T 57600 47700 5 10 0 0 0 6 1
device=none
T 56900 47200 5 10 1 1 0 7 1
value=D9
}
C 57200 46800 1 0 1 io-1.sym
{
T 56300 47000 5 10 0 0 0 6 1
net=D:10
T 57000 47400 5 10 0 0 0 6 1
device=none
T 56300 46900 5 10 1 1 0 7 1
value=D10
}
C 57800 46500 1 0 1 io-1.sym
{
T 56900 46700 5 10 0 0 0 6 1
net=D:11
T 57600 47100 5 10 0 0 0 6 1
device=none
T 56900 46600 5 10 1 1 0 7 1
value=D11
}
C 57200 46200 1 0 1 io-1.sym
{
T 56300 46400 5 10 0 0 0 6 1
net=D:12
T 57000 46800 5 10 0 0 0 6 1
device=none
T 56300 46300 5 10 1 1 0 7 1
value=D12
}
C 57800 45900 1 0 1 io-1.sym
{
T 56900 46100 5 10 0 0 0 6 1
net=D:13
T 57600 46500 5 10 0 0 0 6 1
device=none
T 56900 46000 5 10 1 1 0 7 1
value=D13
}
C 57200 45600 1 0 1 io-1.sym
{
T 56300 45800 5 10 0 0 0 6 1
net=D:14
T 57000 46200 5 10 0 0 0 6 1
device=none
T 56300 45700 5 10 1 1 0 7 1
value=D14
}
C 57800 45300 1 0 1 io-1.sym
{
T 56900 45500 5 10 0 0 0 6 1
net=D:15
T 57600 45900 5 10 0 0 0 6 1
device=none
T 56900 45400 5 10 1 1 0 7 1
value=D15
}
N 57800 45400 58300 45400 4
N 57200 45700 58300 45700 4
N 57800 46000 58300 46000 4
N 57200 46300 58300 46300 4
N 57800 46600 58300 46600 4
N 57200 46900 58300 46900 4
N 57800 47200 58300 47200 4
N 57200 47500 58300 47500 4
N 57800 51500 58300 51500 4
N 57200 51800 58300 51800 4
N 57800 52100 58300 52100 4
N 57200 52400 58300 52400 4
N 57800 52700 58300 52700 4
N 57200 53000 58300 53000 4
N 57800 53300 58300 53300 4
N 57200 53600 58300 53600 4
T 85200 39800 8 10 1 0 0 0 1
net=/ROMCS
T 77300 51300 8 10 1 0 0 0 1
device=none
T 78600 44100 8 10 1 0 0 0 1
net=/ROMOE
T 76800 51000 8 10 1 0 0 0 1
device=none
T 76700 50200 8 10 1 0 0 0 1
net=/ROMWE
T 77300 50700 8 10 1 0 0 0 1
device=none
C 56500 49600 1 0 0 input-2.sym
{
T 56500 49800 5 10 0 0 0 0 1
net=/RAMOE
T 57100 50300 5 10 0 0 0 0 1
device=none
T 57000 49700 5 10 1 1 0 7 1
value=/RAMOE
}
C 56500 49300 1 0 0 input-2.sym
{
T 56500 49500 5 10 0 0 0 0 1
net=/RAMWE
T 57100 50000 5 10 0 0 0 0 1
device=none
T 57000 49400 5 10 1 1 0 7 1
value=/RAMWE
}
C 56500 49000 1 0 0 input-2.sym
{
T 56500 49200 5 10 0 0 0 0 1
net=/RAMCS0
T 57100 49700 5 10 0 0 0 0 1
device=none
T 57000 49100 5 10 1 1 0 7 1
value=/RAMCS0
}
C 56500 48700 1 0 0 input-2.sym
{
T 56500 48900 5 10 0 0 0 0 1
net=RAMCS:0
T 57100 49400 5 10 0 0 0 0 1
device=none
T 57000 48800 5 10 1 1 0 7 1
value=RAMCS0
}
N 57900 49700 58300 49700 4
N 57900 49400 58300 49400 4
N 57900 49100 58300 49100 4
N 57900 48800 58300 48800 4
C 56500 43500 1 0 0 input-2.sym
{
T 57000 43600 5 10 1 1 0 7 1
value=/RAMOE
T 56500 43700 5 10 0 0 0 0 1
net=/RAMOE
T 57100 44200 5 10 0 0 0 0 1
device=none
}
C 56500 43200 1 0 0 input-2.sym
{
T 57000 43300 5 10 1 1 0 7 1
value=/RAMWE
T 56500 43400 5 10 0 0 0 0 1
net=/RAMWE
T 57100 43900 5 10 0 0 0 0 1
device=none
}
C 56500 42900 1 0 0 input-2.sym
{
T 57000 43000 5 10 1 1 0 7 1
value=/RAMCS0
T 56500 43100 5 10 0 0 0 0 1
net=/RAMCS0
T 57100 43600 5 10 0 0 0 0 1
device=none
}
C 56500 42600 1 0 0 input-2.sym
{
T 57000 42700 5 10 1 1 0 7 1
value=RAMCS0
T 56500 42800 5 10 0 0 0 0 1
net=RAMCS:0
T 57100 43300 5 10 0 0 0 0 1
device=none
}
N 57900 43600 58300 43600 4
N 57900 43300 58300 43300 4
N 57900 43000 58300 43000 4
N 57900 42700 58300 42700 4
C 68400 48700 1 0 1 sram-128Kx8-jedec.sym
{
T 68100 55550 5 10 0 0 0 6 1
device=JEDEC 128Kx8 SRAM
T 66100 54000 5 10 1 1 0 0 1
refdes=U5
T 68100 55950 5 10 0 0 0 6 1
footprint=DIP32
}
C 68400 42600 1 0 1 sram-128Kx8-jedec.sym
{
T 68100 49450 5 10 0 0 0 6 1
device=JEDEC 128Kx8 SRAM
T 66100 47900 5 10 1 1 0 0 1
refdes=U6
T 68100 49850 5 10 0 0 0 6 1
footprint=DIP32
}
C 70200 53500 1 0 1 input-2.sym
{
T 70200 53700 5 10 0 0 0 6 1
net=A:1
T 69600 54200 5 10 0 0 0 6 1
device=none
T 69700 53600 5 10 1 1 0 1 1
value=A1
}
C 70600 53200 1 0 1 input-2.sym
{
T 70600 53400 5 10 0 0 0 6 1
net=A:2
T 70000 53900 5 10 0 0 0 6 1
device=none
T 70100 53300 5 10 1 1 0 1 1
value=A2
}
C 70200 52900 1 0 1 input-2.sym
{
T 70200 53100 5 10 0 0 0 6 1
net=A:3
T 69600 53600 5 10 0 0 0 6 1
device=none
T 69700 53000 5 10 1 1 0 1 1
value=A3
}
C 70600 52600 1 0 1 input-2.sym
{
T 70600 52800 5 10 0 0 0 6 1
net=A:4
T 70000 53300 5 10 0 0 0 6 1
device=none
T 70100 52700 5 10 1 1 0 1 1
value=A4
}
C 70200 52300 1 0 1 input-2.sym
{
T 70200 52500 5 10 0 0 0 6 1
net=A:5
T 69600 53000 5 10 0 0 0 6 1
device=none
T 69700 52400 5 10 1 1 0 1 1
value=A5
}
C 70600 52000 1 0 1 input-2.sym
{
T 70600 52200 5 10 0 0 0 6 1
net=A:6
T 70000 52700 5 10 0 0 0 6 1
device=none
T 70100 52100 5 10 1 1 0 1 1
value=A6
}
C 70200 51700 1 0 1 input-2.sym
{
T 70200 51900 5 10 0 0 0 6 1
net=A:7
T 69600 52400 5 10 0 0 0 6 1
device=none
T 69700 51800 5 10 1 1 0 1 1
value=A7
}
C 70600 51400 1 0 1 input-2.sym
{
T 70600 51600 5 10 0 0 0 6 1
net=A:8
T 70000 52100 5 10 0 0 0 6 1
device=none
T 70100 51500 5 10 1 1 0 1 1
value=A8
}
C 70200 51100 1 0 1 input-2.sym
{
T 70200 51300 5 10 0 0 0 6 1
net=A:9
T 69600 51800 5 10 0 0 0 6 1
device=none
T 69700 51200 5 10 1 1 0 1 1
value=A9
}
C 70600 50800 1 0 1 input-2.sym
{
T 70600 51000 5 10 0 0 0 6 1
net=A:10
T 70000 51500 5 10 0 0 0 6 1
device=none
T 70100 50900 5 10 1 1 0 1 1
value=A10
}
C 70200 50500 1 0 1 input-2.sym
{
T 69700 50600 5 10 1 1 0 1 1
value=A11
T 70200 50700 5 10 0 0 0 6 1
net=A:11
T 69600 51200 5 10 0 0 0 6 1
device=none
}
C 70600 50200 1 0 1 input-2.sym
{
T 70100 50300 5 10 1 1 0 1 1
value=A12
T 70600 50400 5 10 0 0 0 6 1
net=A:12
T 70000 50900 5 10 0 0 0 6 1
device=none
}
C 70200 49900 1 0 1 input-2.sym
{
T 70200 50100 5 10 0 0 0 6 1
net=A:13
T 69600 50600 5 10 0 0 0 6 1
device=none
T 69700 50000 5 10 1 1 0 1 1
value=A13
}
C 70600 49600 1 0 1 input-2.sym
{
T 70600 49800 5 10 0 0 0 6 1
net=A:14
T 70000 50300 5 10 0 0 0 6 1
device=none
T 70100 49700 5 10 1 1 0 1 1
value=A14
}
C 70200 49300 1 0 1 input-2.sym
{
T 70200 49500 5 10 0 0 0 6 1
net=A:15
T 69600 50000 5 10 0 0 0 6 1
device=none
T 69700 49400 5 10 1 1 0 1 1
value=A15
}
C 70600 49000 1 0 1 input-2.sym
{
T 70600 49200 5 10 0 0 0 6 1
net=A:16
T 70000 49700 5 10 0 0 0 6 1
device=none
T 70100 49100 5 10 1 1 0 1 1
value=A16
}
C 70200 48700 1 0 1 input-2.sym
{
T 70200 48900 5 10 0 0 0 6 1
net=A:17
T 69600 49400 5 10 0 0 0 6 1
device=none
T 69700 48800 5 10 1 1 0 1 1
value=A17
}
N 68400 53600 68800 53600 4
N 68400 53300 69200 53300 4
N 68400 53000 68800 53000 4
N 68400 52700 69200 52700 4
N 68400 52400 68800 52400 4
N 68400 52100 69200 52100 4
N 68400 51800 68800 51800 4
N 68400 51500 69200 51500 4
N 68400 51200 68800 51200 4
N 68400 50900 69200 50900 4
N 68400 50600 68800 50600 4
N 68400 50300 69200 50300 4
N 68400 50000 68800 50000 4
N 68400 49700 69200 49700 4
N 68400 49400 68800 49400 4
N 68400 49100 69200 49100 4
N 68400 48800 68800 48800 4
C 70200 47400 1 0 1 input-2.sym
{
T 70200 47600 5 10 0 0 0 6 1
net=A:1
T 69600 48100 5 10 0 0 0 6 1
device=none
T 69700 47500 5 10 1 1 0 1 1
value=A1
}
C 70600 47100 1 0 1 input-2.sym
{
T 70600 47300 5 10 0 0 0 6 1
net=A:2
T 70000 47800 5 10 0 0 0 6 1
device=none
T 70100 47200 5 10 1 1 0 1 1
value=A2
}
C 70200 46800 1 0 1 input-2.sym
{
T 70200 47000 5 10 0 0 0 6 1
net=A:3
T 69600 47500 5 10 0 0 0 6 1
device=none
T 69700 46900 5 10 1 1 0 1 1
value=A3
}
C 70600 46500 1 0 1 input-2.sym
{
T 70600 46700 5 10 0 0 0 6 1
net=A:4
T 70000 47200 5 10 0 0 0 6 1
device=none
T 70100 46600 5 10 1 1 0 1 1
value=A4
}
C 70200 46200 1 0 1 input-2.sym
{
T 70200 46400 5 10 0 0 0 6 1
net=A:5
T 69600 46900 5 10 0 0 0 6 1
device=none
T 69700 46300 5 10 1 1 0 1 1
value=A5
}
C 70600 45900 1 0 1 input-2.sym
{
T 70600 46100 5 10 0 0 0 6 1
net=A:6
T 70000 46600 5 10 0 0 0 6 1
device=none
T 70100 46000 5 10 1 1 0 1 1
value=A6
}
C 70200 45600 1 0 1 input-2.sym
{
T 70200 45800 5 10 0 0 0 6 1
net=A:7
T 69600 46300 5 10 0 0 0 6 1
device=none
T 69700 45700 5 10 1 1 0 1 1
value=A7
}
C 70600 45300 1 0 1 input-2.sym
{
T 70600 45500 5 10 0 0 0 6 1
net=A:8
T 70000 46000 5 10 0 0 0 6 1
device=none
T 70100 45400 5 10 1 1 0 1 1
value=A8
}
C 70200 45000 1 0 1 input-2.sym
{
T 70200 45200 5 10 0 0 0 6 1
net=A:9
T 69600 45700 5 10 0 0 0 6 1
device=none
T 69700 45100 5 10 1 1 0 1 1
value=A9
}
C 70600 44700 1 0 1 input-2.sym
{
T 70600 44900 5 10 0 0 0 6 1
net=A:10
T 70000 45400 5 10 0 0 0 6 1
device=none
T 70100 44800 5 10 1 1 0 1 1
value=A10
}
C 70200 44400 1 0 1 input-2.sym
{
T 69700 44500 5 10 1 1 0 1 1
value=A11
T 70200 44600 5 10 0 0 0 6 1
net=A:11
T 69600 45100 5 10 0 0 0 6 1
device=none
}
C 70600 44100 1 0 1 input-2.sym
{
T 70100 44200 5 10 1 1 0 1 1
value=A12
T 70600 44300 5 10 0 0 0 6 1
net=A:12
T 70000 44800 5 10 0 0 0 6 1
device=none
}
C 70200 43800 1 0 1 input-2.sym
{
T 70200 44000 5 10 0 0 0 6 1
net=A:13
T 69600 44500 5 10 0 0 0 6 1
device=none
T 69700 43900 5 10 1 1 0 1 1
value=A13
}
C 70600 43500 1 0 1 input-2.sym
{
T 70600 43700 5 10 0 0 0 6 1
net=A:14
T 70000 44200 5 10 0 0 0 6 1
device=none
T 70100 43600 5 10 1 1 0 1 1
value=A14
}
C 70200 43200 1 0 1 input-2.sym
{
T 70200 43400 5 10 0 0 0 6 1
net=A:15
T 69600 43900 5 10 0 0 0 6 1
device=none
T 69700 43300 5 10 1 1 0 1 1
value=A15
}
C 70600 42900 1 0 1 input-2.sym
{
T 70600 43100 5 10 0 0 0 6 1
net=A:16
T 70000 43600 5 10 0 0 0 6 1
device=none
T 70100 43000 5 10 1 1 0 1 1
value=A16
}
C 70200 42600 1 0 1 input-2.sym
{
T 70200 42800 5 10 0 0 0 6 1
net=A:17
T 69600 43300 5 10 0 0 0 6 1
device=none
T 69700 42700 5 10 1 1 0 1 1
value=A17
}
N 68400 47500 68800 47500 4
N 68400 47200 69200 47200 4
N 68400 46900 68800 46900 4
N 68400 46600 69200 46600 4
N 68400 46300 68800 46300 4
N 68400 46000 69200 46000 4
N 68400 45700 68800 45700 4
N 68400 45400 69200 45400 4
N 68400 45100 68800 45100 4
N 68400 44800 69200 44800 4
N 68400 44500 68800 44500 4
N 68400 44200 69200 44200 4
N 68400 43900 68800 43900 4
N 68400 43600 69200 43600 4
N 68400 43300 68800 43300 4
N 68400 43000 69200 43000 4
N 68400 42700 68800 42700 4
C 64700 53500 1 0 1 io-1.sym
{
T 63800 53700 5 10 0 0 0 6 1
net=D:0
T 64500 54100 5 10 0 0 0 6 1
device=none
T 63800 53600 5 10 1 1 0 7 1
value=D0
}
C 65300 53200 1 0 1 io-1.sym
{
T 64400 53400 5 10 0 0 0 6 1
net=D:1
T 65100 53800 5 10 0 0 0 6 1
device=none
T 64400 53300 5 10 1 1 0 7 1
value=D1
}
C 64700 52900 1 0 1 io-1.sym
{
T 63800 53100 5 10 0 0 0 6 1
net=D:2
T 64500 53500 5 10 0 0 0 6 1
device=none
T 63800 53000 5 10 1 1 0 7 1
value=D2
}
C 65300 52600 1 0 1 io-1.sym
{
T 64400 52800 5 10 0 0 0 6 1
net=D:3
T 65100 53200 5 10 0 0 0 6 1
device=none
T 64400 52700 5 10 1 1 0 7 1
value=D3
}
C 64700 52300 1 0 1 io-1.sym
{
T 63800 52500 5 10 0 0 0 6 1
net=D:4
T 64500 52900 5 10 0 0 0 6 1
device=none
T 63800 52400 5 10 1 1 0 7 1
value=D4
}
C 65300 52000 1 0 1 io-1.sym
{
T 64400 52200 5 10 0 0 0 6 1
net=D:5
T 65100 52600 5 10 0 0 0 6 1
device=none
T 64400 52100 5 10 1 1 0 7 1
value=D5
}
C 64700 51700 1 0 1 io-1.sym
{
T 63800 51900 5 10 0 0 0 6 1
net=D:6
T 64500 52300 5 10 0 0 0 6 1
device=none
T 63800 51800 5 10 1 1 0 7 1
value=D6
}
C 65300 51400 1 0 1 io-1.sym
{
T 64400 51600 5 10 0 0 0 6 1
net=D:7
T 65100 52000 5 10 0 0 0 6 1
device=none
T 64400 51500 5 10 1 1 0 7 1
value=D7
}
C 64700 47400 1 0 1 io-1.sym
{
T 63800 47600 5 10 0 0 0 6 1
net=D:8
T 64500 48000 5 10 0 0 0 6 1
device=none
T 63800 47500 5 10 1 1 0 7 1
value=D8
}
C 65300 47100 1 0 1 io-1.sym
{
T 64400 47300 5 10 0 0 0 6 1
net=D:9
T 65100 47700 5 10 0 0 0 6 1
device=none
T 64400 47200 5 10 1 1 0 7 1
value=D9
}
C 64700 46800 1 0 1 io-1.sym
{
T 63800 47000 5 10 0 0 0 6 1
net=D:10
T 64500 47400 5 10 0 0 0 6 1
device=none
T 63800 46900 5 10 1 1 0 7 1
value=D10
}
C 65300 46500 1 0 1 io-1.sym
{
T 64400 46700 5 10 0 0 0 6 1
net=D:11
T 65100 47100 5 10 0 0 0 6 1
device=none
T 64400 46600 5 10 1 1 0 7 1
value=D11
}
C 64700 46200 1 0 1 io-1.sym
{
T 63800 46400 5 10 0 0 0 6 1
net=D:12
T 64500 46800 5 10 0 0 0 6 1
device=none
T 63800 46300 5 10 1 1 0 7 1
value=D12
}
C 65300 45900 1 0 1 io-1.sym
{
T 64400 46100 5 10 0 0 0 6 1
net=D:13
T 65100 46500 5 10 0 0 0 6 1
device=none
T 64400 46000 5 10 1 1 0 7 1
value=D13
}
C 64700 45600 1 0 1 io-1.sym
{
T 63800 45800 5 10 0 0 0 6 1
net=D:14
T 64500 46200 5 10 0 0 0 6 1
device=none
T 63800 45700 5 10 1 1 0 7 1
value=D14
}
C 65300 45300 1 0 1 io-1.sym
{
T 64400 45500 5 10 0 0 0 6 1
net=D:15
T 65100 45900 5 10 0 0 0 6 1
device=none
T 64400 45400 5 10 1 1 0 7 1
value=D15
}
N 65300 45400 65800 45400 4
N 64700 45700 65800 45700 4
N 65300 46000 65800 46000 4
N 64700 46300 65800 46300 4
N 65300 46600 65800 46600 4
N 64700 46900 65800 46900 4
N 65300 47200 65800 47200 4
N 64700 47500 65800 47500 4
N 65300 51500 65800 51500 4
N 64700 51800 65800 51800 4
N 65300 52100 65800 52100 4
N 64700 52400 65800 52400 4
N 65300 52700 65800 52700 4
N 64700 53000 65800 53000 4
N 65300 53300 65800 53300 4
N 64700 53600 65800 53600 4
C 64000 49600 1 0 0 input-2.sym
{
T 64500 49700 5 10 1 1 0 7 1
value=/RAMOE
T 64000 49800 5 10 0 0 0 0 1
net=/RAMOE
T 64600 50300 5 10 0 0 0 0 1
device=none
}
C 64000 49300 1 0 0 input-2.sym
{
T 64500 49400 5 10 1 1 0 7 1
value=/RAMWE
T 64000 49500 5 10 0 0 0 0 1
net=/RAMWE
T 64600 50000 5 10 0 0 0 0 1
device=none
}
C 64000 49000 1 0 0 input-2.sym
{
T 64500 49100 5 10 1 1 0 7 1
value=/RAMCS0
T 64000 49200 5 10 0 0 0 0 1
net=/RAMCS0
T 64600 49700 5 10 0 0 0 0 1
device=none
}
C 64000 48700 1 0 0 input-2.sym
{
T 64500 48800 5 10 1 1 0 7 1
value=RAMCS0
T 64000 48900 5 10 0 0 0 0 1
net=RAMCS:0
T 64600 49400 5 10 0 0 0 0 1
device=none
}
N 65400 49700 65800 49700 4
N 65400 49400 65800 49400 4
N 65400 49100 65800 49100 4
N 65400 48800 65800 48800 4
C 64000 43500 1 0 0 input-2.sym
{
T 64500 43600 5 10 1 1 0 7 1
value=/RAMOE
T 64000 43700 5 10 0 0 0 0 1
net=/RAMOE
T 64600 44200 5 10 0 0 0 0 1
device=none
}
C 64000 43200 1 0 0 input-2.sym
{
T 64500 43300 5 10 1 1 0 7 1
value=/RAMWE
T 64000 43400 5 10 0 0 0 0 1
net=/RAMWE
T 64600 43900 5 10 0 0 0 0 1
device=none
}
C 64000 42900 1 0 0 input-2.sym
{
T 64500 43000 5 10 1 1 0 7 1
value=/RAMCS0
T 64000 43100 5 10 0 0 0 0 1
net=/RAMCS0
T 64600 43600 5 10 0 0 0 0 1
device=none
}
C 64000 42600 1 0 0 input-2.sym
{
T 64500 42700 5 10 1 1 0 7 1
value=RAMCS0
T 64000 42800 5 10 0 0 0 0 1
net=RAMCS:0
T 64600 43300 5 10 0 0 0 0 1
device=none
}
N 65400 43600 65800 43600 4
N 65400 43300 65800 43300 4
N 65400 43000 65800 43000 4
N 65400 42700 65800 42700 4
C 76100 48700 1 0 1 sram-128Kx8-jedec.sym
{
T 75800 55550 5 10 0 0 0 6 1
device=JEDEC 128Kx8 SRAM
T 73800 54000 5 10 1 1 0 0 1
refdes=U7
T 75800 55950 5 10 0 0 0 6 1
footprint=DIP32
}
C 76100 42600 1 0 1 sram-128Kx8-jedec.sym
{
T 75800 49450 5 10 0 0 0 6 1
device=JEDEC 128Kx8 SRAM
T 73800 47900 5 10 1 1 0 0 1
refdes=U8
T 75800 49850 5 10 0 0 0 6 1
footprint=DIP32
}
C 77900 53500 1 0 1 input-2.sym
{
T 77900 53700 5 10 0 0 0 6 1
net=A:1
T 77300 54200 5 10 0 0 0 6 1
device=none
T 77400 53600 5 10 1 1 0 1 1
value=A1
}
C 78300 53200 1 0 1 input-2.sym
{
T 78300 53400 5 10 0 0 0 6 1
net=A:2
T 77700 53900 5 10 0 0 0 6 1
device=none
T 77800 53300 5 10 1 1 0 1 1
value=A2
}
C 77900 52900 1 0 1 input-2.sym
{
T 77900 53100 5 10 0 0 0 6 1
net=A:3
T 77300 53600 5 10 0 0 0 6 1
device=none
T 77400 53000 5 10 1 1 0 1 1
value=A3
}
C 78300 52600 1 0 1 input-2.sym
{
T 78300 52800 5 10 0 0 0 6 1
net=A:4
T 77700 53300 5 10 0 0 0 6 1
device=none
T 77800 52700 5 10 1 1 0 1 1
value=A4
}
C 77900 52300 1 0 1 input-2.sym
{
T 77900 52500 5 10 0 0 0 6 1
net=A:5
T 77300 53000 5 10 0 0 0 6 1
device=none
T 77400 52400 5 10 1 1 0 1 1
value=A5
}
C 78300 52000 1 0 1 input-2.sym
{
T 78300 52200 5 10 0 0 0 6 1
net=A:6
T 77700 52700 5 10 0 0 0 6 1
device=none
T 77800 52100 5 10 1 1 0 1 1
value=A6
}
C 77900 51700 1 0 1 input-2.sym
{
T 77900 51900 5 10 0 0 0 6 1
net=A:7
T 77300 52400 5 10 0 0 0 6 1
device=none
T 77400 51800 5 10 1 1 0 1 1
value=A7
}
C 78300 51400 1 0 1 input-2.sym
{
T 78300 51600 5 10 0 0 0 6 1
net=A:8
T 77700 52100 5 10 0 0 0 6 1
device=none
T 77800 51500 5 10 1 1 0 1 1
value=A8
}
C 77900 51100 1 0 1 input-2.sym
{
T 77900 51300 5 10 0 0 0 6 1
net=A:9
T 77300 51800 5 10 0 0 0 6 1
device=none
T 77400 51200 5 10 1 1 0 1 1
value=A9
}
C 78300 50800 1 0 1 input-2.sym
{
T 78300 51000 5 10 0 0 0 6 1
net=A:10
T 77700 51500 5 10 0 0 0 6 1
device=none
T 77800 50900 5 10 1 1 0 1 1
value=A10
}
C 77900 50500 1 0 1 input-2.sym
{
T 77400 50600 5 10 1 1 0 1 1
value=A11
T 77900 50700 5 10 0 0 0 6 1
net=A:11
T 77300 51200 5 10 0 0 0 6 1
device=none
}
C 78300 50200 1 0 1 input-2.sym
{
T 77800 50300 5 10 1 1 0 1 1
value=A12
T 78300 50400 5 10 0 0 0 6 1
net=A:12
T 77700 50900 5 10 0 0 0 6 1
device=none
}
C 77900 49900 1 0 1 input-2.sym
{
T 77900 50100 5 10 0 0 0 6 1
net=A:13
T 77300 50600 5 10 0 0 0 6 1
device=none
T 77400 50000 5 10 1 1 0 1 1
value=A13
}
C 78300 49600 1 0 1 input-2.sym
{
T 78300 49800 5 10 0 0 0 6 1
net=A:14
T 77700 50300 5 10 0 0 0 6 1
device=none
T 77800 49700 5 10 1 1 0 1 1
value=A14
}
C 77900 49300 1 0 1 input-2.sym
{
T 77900 49500 5 10 0 0 0 6 1
net=A:15
T 77300 50000 5 10 0 0 0 6 1
device=none
T 77400 49400 5 10 1 1 0 1 1
value=A15
}
C 78300 49000 1 0 1 input-2.sym
{
T 78300 49200 5 10 0 0 0 6 1
net=A:16
T 77700 49700 5 10 0 0 0 6 1
device=none
T 77800 49100 5 10 1 1 0 1 1
value=A16
}
C 77900 48700 1 0 1 input-2.sym
{
T 77900 48900 5 10 0 0 0 6 1
net=A:17
T 77300 49400 5 10 0 0 0 6 1
device=none
T 77400 48800 5 10 1 1 0 1 1
value=A17
}
N 76100 53600 76500 53600 4
N 76100 53300 76900 53300 4
N 76100 53000 76500 53000 4
N 76100 52700 76900 52700 4
N 76100 52400 76500 52400 4
N 76100 52100 76900 52100 4
N 76100 51800 76500 51800 4
N 76100 51500 76900 51500 4
N 76100 51200 76500 51200 4
N 76100 50900 76900 50900 4
N 76100 50600 76500 50600 4
N 76100 50300 76900 50300 4
N 76100 50000 76500 50000 4
N 76100 49700 76900 49700 4
N 76100 49400 76500 49400 4
N 76100 49100 76900 49100 4
N 76100 48800 76500 48800 4
C 77900 47400 1 0 1 input-2.sym
{
T 77900 47600 5 10 0 0 0 6 1
net=A:1
T 77300 48100 5 10 0 0 0 6 1
device=none
T 77400 47500 5 10 1 1 0 1 1
value=A1
}
C 78300 47100 1 0 1 input-2.sym
{
T 78300 47300 5 10 0 0 0 6 1
net=A:2
T 77700 47800 5 10 0 0 0 6 1
device=none
T 77800 47200 5 10 1 1 0 1 1
value=A2
}
C 77900 46800 1 0 1 input-2.sym
{
T 77900 47000 5 10 0 0 0 6 1
net=A:3
T 77300 47500 5 10 0 0 0 6 1
device=none
T 77400 46900 5 10 1 1 0 1 1
value=A3
}
C 78300 46500 1 0 1 input-2.sym
{
T 78300 46700 5 10 0 0 0 6 1
net=A:4
T 77700 47200 5 10 0 0 0 6 1
device=none
T 77800 46600 5 10 1 1 0 1 1
value=A4
}
C 77900 46200 1 0 1 input-2.sym
{
T 77900 46400 5 10 0 0 0 6 1
net=A:5
T 77300 46900 5 10 0 0 0 6 1
device=none
T 77400 46300 5 10 1 1 0 1 1
value=A5
}
C 78300 45900 1 0 1 input-2.sym
{
T 78300 46100 5 10 0 0 0 6 1
net=A:6
T 77700 46600 5 10 0 0 0 6 1
device=none
T 77800 46000 5 10 1 1 0 1 1
value=A6
}
C 77900 45600 1 0 1 input-2.sym
{
T 77900 45800 5 10 0 0 0 6 1
net=A:7
T 77300 46300 5 10 0 0 0 6 1
device=none
T 77400 45700 5 10 1 1 0 1 1
value=A7
}
C 78300 45300 1 0 1 input-2.sym
{
T 78300 45500 5 10 0 0 0 6 1
net=A:8
T 77700 46000 5 10 0 0 0 6 1
device=none
T 77800 45400 5 10 1 1 0 1 1
value=A8
}
C 77900 45000 1 0 1 input-2.sym
{
T 77900 45200 5 10 0 0 0 6 1
net=A:9
T 77300 45700 5 10 0 0 0 6 1
device=none
T 77400 45100 5 10 1 1 0 1 1
value=A9
}
C 78300 44700 1 0 1 input-2.sym
{
T 78300 44900 5 10 0 0 0 6 1
net=A:10
T 77700 45400 5 10 0 0 0 6 1
device=none
T 77800 44800 5 10 1 1 0 1 1
value=A10
}
C 77900 44400 1 0 1 input-2.sym
{
T 77400 44500 5 10 1 1 0 1 1
value=A11
T 77900 44600 5 10 0 0 0 6 1
net=A:11
T 77300 45100 5 10 0 0 0 6 1
device=none
}
C 78300 44100 1 0 1 input-2.sym
{
T 77800 44200 5 10 1 1 0 1 1
value=A12
T 78300 44300 5 10 0 0 0 6 1
net=A:12
T 77700 44800 5 10 0 0 0 6 1
device=none
}
C 77900 43800 1 0 1 input-2.sym
{
T 77900 44000 5 10 0 0 0 6 1
net=A:13
T 77300 44500 5 10 0 0 0 6 1
device=none
T 77400 43900 5 10 1 1 0 1 1
value=A13
}
C 78300 43500 1 0 1 input-2.sym
{
T 78300 43700 5 10 0 0 0 6 1
net=A:14
T 77700 44200 5 10 0 0 0 6 1
device=none
T 77800 43600 5 10 1 1 0 1 1
value=A14
}
C 77900 43200 1 0 1 input-2.sym
{
T 77900 43400 5 10 0 0 0 6 1
net=A:15
T 77300 43900 5 10 0 0 0 6 1
device=none
T 77400 43300 5 10 1 1 0 1 1
value=A15
}
C 78300 42900 1 0 1 input-2.sym
{
T 78300 43100 5 10 0 0 0 6 1
net=A:16
T 77700 43600 5 10 0 0 0 6 1
device=none
T 77800 43000 5 10 1 1 0 1 1
value=A16
}
C 77900 42600 1 0 1 input-2.sym
{
T 77900 42800 5 10 0 0 0 6 1
net=A:17
T 77300 43300 5 10 0 0 0 6 1
device=none
T 77400 42700 5 10 1 1 0 1 1
value=A17
}
N 76100 47500 76500 47500 4
N 76100 47200 76900 47200 4
N 76100 46900 76500 46900 4
N 76100 46600 76900 46600 4
N 76100 46300 76500 46300 4
N 76100 46000 76900 46000 4
N 76100 45700 76500 45700 4
N 76100 45400 76900 45400 4
N 76100 45100 76500 45100 4
N 76100 44800 76900 44800 4
N 76100 44500 76500 44500 4
N 76100 44200 76900 44200 4
N 76100 43900 76500 43900 4
N 76100 43600 76900 43600 4
N 76100 43300 76500 43300 4
N 76100 43000 76900 43000 4
N 76100 42700 76500 42700 4
C 72400 53500 1 0 1 io-1.sym
{
T 71500 53700 5 10 0 0 0 6 1
net=D:0
T 72200 54100 5 10 0 0 0 6 1
device=none
T 71500 53600 5 10 1 1 0 7 1
value=D0
}
C 73000 53200 1 0 1 io-1.sym
{
T 72100 53400 5 10 0 0 0 6 1
net=D:1
T 72800 53800 5 10 0 0 0 6 1
device=none
T 72100 53300 5 10 1 1 0 7 1
value=D1
}
C 72400 52900 1 0 1 io-1.sym
{
T 71500 53100 5 10 0 0 0 6 1
net=D:2
T 72200 53500 5 10 0 0 0 6 1
device=none
T 71500 53000 5 10 1 1 0 7 1
value=D2
}
C 73000 52600 1 0 1 io-1.sym
{
T 72100 52800 5 10 0 0 0 6 1
net=D:3
T 72800 53200 5 10 0 0 0 6 1
device=none
T 72100 52700 5 10 1 1 0 7 1
value=D3
}
C 72400 52300 1 0 1 io-1.sym
{
T 71500 52500 5 10 0 0 0 6 1
net=D:4
T 72200 52900 5 10 0 0 0 6 1
device=none
T 71500 52400 5 10 1 1 0 7 1
value=D4
}
C 73000 52000 1 0 1 io-1.sym
{
T 72100 52200 5 10 0 0 0 6 1
net=D:5
T 72800 52600 5 10 0 0 0 6 1
device=none
T 72100 52100 5 10 1 1 0 7 1
value=D5
}
C 72400 51700 1 0 1 io-1.sym
{
T 71500 51900 5 10 0 0 0 6 1
net=D:6
T 72200 52300 5 10 0 0 0 6 1
device=none
T 71500 51800 5 10 1 1 0 7 1
value=D6
}
C 73000 51400 1 0 1 io-1.sym
{
T 72100 51600 5 10 0 0 0 6 1
net=D:7
T 72800 52000 5 10 0 0 0 6 1
device=none
T 72100 51500 5 10 1 1 0 7 1
value=D7
}
C 72400 47400 1 0 1 io-1.sym
{
T 71500 47600 5 10 0 0 0 6 1
net=D:8
T 72200 48000 5 10 0 0 0 6 1
device=none
T 71500 47500 5 10 1 1 0 7 1
value=D8
}
C 73000 47100 1 0 1 io-1.sym
{
T 72100 47300 5 10 0 0 0 6 1
net=D:9
T 72800 47700 5 10 0 0 0 6 1
device=none
T 72100 47200 5 10 1 1 0 7 1
value=D9
}
C 72400 46800 1 0 1 io-1.sym
{
T 71500 47000 5 10 0 0 0 6 1
net=D:10
T 72200 47400 5 10 0 0 0 6 1
device=none
T 71500 46900 5 10 1 1 0 7 1
value=D10
}
C 73000 46500 1 0 1 io-1.sym
{
T 72100 46700 5 10 0 0 0 6 1
net=D:11
T 72800 47100 5 10 0 0 0 6 1
device=none
T 72100 46600 5 10 1 1 0 7 1
value=D11
}
C 72400 46200 1 0 1 io-1.sym
{
T 71500 46400 5 10 0 0 0 6 1
net=D:12
T 72200 46800 5 10 0 0 0 6 1
device=none
T 71500 46300 5 10 1 1 0 7 1
value=D12
}
C 73000 45900 1 0 1 io-1.sym
{
T 72100 46100 5 10 0 0 0 6 1
net=D:13
T 72800 46500 5 10 0 0 0 6 1
device=none
T 72100 46000 5 10 1 1 0 7 1
value=D13
}
C 72400 45600 1 0 1 io-1.sym
{
T 71500 45800 5 10 0 0 0 6 1
net=D:14
T 72200 46200 5 10 0 0 0 6 1
device=none
T 71500 45700 5 10 1 1 0 7 1
value=D14
}
C 73000 45300 1 0 1 io-1.sym
{
T 72100 45500 5 10 0 0 0 6 1
net=D:15
T 72800 45900 5 10 0 0 0 6 1
device=none
T 72100 45400 5 10 1 1 0 7 1
value=D15
}
N 73000 45400 73500 45400 4
N 72400 45700 73500 45700 4
N 73000 46000 73500 46000 4
N 72400 46300 73500 46300 4
N 73000 46600 73500 46600 4
N 72400 46900 73500 46900 4
N 73000 47200 73500 47200 4
N 72400 47500 73500 47500 4
N 73000 51500 73500 51500 4
N 72400 51800 73500 51800 4
N 73000 52100 73500 52100 4
N 72400 52400 73500 52400 4
N 73000 52700 73500 52700 4
N 72400 53000 73500 53000 4
N 73000 53300 73500 53300 4
N 72400 53600 73500 53600 4
C 71700 49600 1 0 0 input-2.sym
{
T 72200 49700 5 10 1 1 0 7 1
value=/RAMOE
T 71700 49800 5 10 0 0 0 0 1
net=/RAMOE
T 72300 50300 5 10 0 0 0 0 1
device=none
}
C 71700 49300 1 0 0 input-2.sym
{
T 72200 49400 5 10 1 1 0 7 1
value=/RAMWE
T 71700 49500 5 10 0 0 0 0 1
net=/RAMWE
T 72300 50000 5 10 0 0 0 0 1
device=none
}
C 71700 49000 1 0 0 input-2.sym
{
T 72200 49100 5 10 1 1 0 7 1
value=/RAMCS0
T 71700 49200 5 10 0 0 0 0 1
net=/RAMCS0
T 72300 49700 5 10 0 0 0 0 1
device=none
}
C 71700 48700 1 0 0 input-2.sym
{
T 72200 48800 5 10 1 1 0 7 1
value=RAMCS0
T 71700 48900 5 10 0 0 0 0 1
net=RAMCS:0
T 72300 49400 5 10 0 0 0 0 1
device=none
}
N 73100 49700 73500 49700 4
N 73100 49400 73500 49400 4
N 73100 49100 73500 49100 4
N 73100 48800 73500 48800 4
C 71700 43500 1 0 0 input-2.sym
{
T 72200 43600 5 10 1 1 0 7 1
value=/RAMOE
T 71700 43700 5 10 0 0 0 0 1
net=/RAMOE
T 72300 44200 5 10 0 0 0 0 1
device=none
}
C 71700 43200 1 0 0 input-2.sym
{
T 72200 43300 5 10 1 1 0 7 1
value=/RAMWE
T 71700 43400 5 10 0 0 0 0 1
net=/RAMWE
T 72300 43900 5 10 0 0 0 0 1
device=none
}
C 71700 42900 1 0 0 input-2.sym
{
T 72200 43000 5 10 1 1 0 7 1
value=/RAMCS0
T 71700 43100 5 10 0 0 0 0 1
net=/RAMCS0
T 72300 43600 5 10 0 0 0 0 1
device=none
}
C 71700 42600 1 0 0 input-2.sym
{
T 72200 42700 5 10 1 1 0 7 1
value=RAMCS0
T 71700 42800 5 10 0 0 0 0 1
net=RAMCS:0
T 72300 43300 5 10 0 0 0 0 1
device=none
}
N 73100 43600 73500 43600 4
N 73100 43300 73500 43300 4
N 73100 43000 73500 43000 4
N 73100 42700 73500 42700 4
C 83600 48700 1 0 1 sram-128Kx8-jedec.sym
{
T 83300 55550 5 10 0 0 0 6 1
device=JEDEC 128Kx8 SRAM
T 81300 54000 5 10 1 1 0 0 1
refdes=U9
T 83300 55950 5 10 0 0 0 6 1
footprint=DIP32
}
C 83600 42600 1 0 1 sram-128Kx8-jedec.sym
{
T 83300 49450 5 10 0 0 0 6 1
device=JEDEC 128Kx8 SRAM
T 81300 47900 5 10 1 1 0 0 1
refdes=U10
T 83300 49850 5 10 0 0 0 6 1
footprint=DIP32
}
C 85400 53500 1 0 1 input-2.sym
{
T 85400 53700 5 10 0 0 0 6 1
net=A:1
T 84800 54200 5 10 0 0 0 6 1
device=none
T 84900 53600 5 10 1 1 0 1 1
value=A1
}
C 85800 53200 1 0 1 input-2.sym
{
T 85800 53400 5 10 0 0 0 6 1
net=A:2
T 85200 53900 5 10 0 0 0 6 1
device=none
T 85300 53300 5 10 1 1 0 1 1
value=A2
}
C 85400 52900 1 0 1 input-2.sym
{
T 85400 53100 5 10 0 0 0 6 1
net=A:3
T 84800 53600 5 10 0 0 0 6 1
device=none
T 84900 53000 5 10 1 1 0 1 1
value=A3
}
C 85800 52600 1 0 1 input-2.sym
{
T 85800 52800 5 10 0 0 0 6 1
net=A:4
T 85200 53300 5 10 0 0 0 6 1
device=none
T 85300 52700 5 10 1 1 0 1 1
value=A4
}
C 85400 52300 1 0 1 input-2.sym
{
T 85400 52500 5 10 0 0 0 6 1
net=A:5
T 84800 53000 5 10 0 0 0 6 1
device=none
T 84900 52400 5 10 1 1 0 1 1
value=A5
}
C 85800 52000 1 0 1 input-2.sym
{
T 85800 52200 5 10 0 0 0 6 1
net=A:6
T 85200 52700 5 10 0 0 0 6 1
device=none
T 85300 52100 5 10 1 1 0 1 1
value=A6
}
C 85400 51700 1 0 1 input-2.sym
{
T 85400 51900 5 10 0 0 0 6 1
net=A:7
T 84800 52400 5 10 0 0 0 6 1
device=none
T 84900 51800 5 10 1 1 0 1 1
value=A7
}
C 85800 51400 1 0 1 input-2.sym
{
T 85800 51600 5 10 0 0 0 6 1
net=A:8
T 85200 52100 5 10 0 0 0 6 1
device=none
T 85300 51500 5 10 1 1 0 1 1
value=A8
}
C 85400 51100 1 0 1 input-2.sym
{
T 85400 51300 5 10 0 0 0 6 1
net=A:9
T 84800 51800 5 10 0 0 0 6 1
device=none
T 84900 51200 5 10 1 1 0 1 1
value=A9
}
C 85800 50800 1 0 1 input-2.sym
{
T 85800 51000 5 10 0 0 0 6 1
net=A:10
T 85200 51500 5 10 0 0 0 6 1
device=none
T 85300 50900 5 10 1 1 0 1 1
value=A10
}
C 85400 50500 1 0 1 input-2.sym
{
T 84900 50600 5 10 1 1 0 1 1
value=A11
T 85400 50700 5 10 0 0 0 6 1
net=A:11
T 84800 51200 5 10 0 0 0 6 1
device=none
}
C 85800 50200 1 0 1 input-2.sym
{
T 85300 50300 5 10 1 1 0 1 1
value=A12
T 85800 50400 5 10 0 0 0 6 1
net=A:12
T 85200 50900 5 10 0 0 0 6 1
device=none
}
C 85400 49900 1 0 1 input-2.sym
{
T 85400 50100 5 10 0 0 0 6 1
net=A:13
T 84800 50600 5 10 0 0 0 6 1
device=none
T 84900 50000 5 10 1 1 0 1 1
value=A13
}
C 85800 49600 1 0 1 input-2.sym
{
T 85800 49800 5 10 0 0 0 6 1
net=A:14
T 85200 50300 5 10 0 0 0 6 1
device=none
T 85300 49700 5 10 1 1 0 1 1
value=A14
}
C 85400 49300 1 0 1 input-2.sym
{
T 85400 49500 5 10 0 0 0 6 1
net=A:15
T 84800 50000 5 10 0 0 0 6 1
device=none
T 84900 49400 5 10 1 1 0 1 1
value=A15
}
C 85800 49000 1 0 1 input-2.sym
{
T 85800 49200 5 10 0 0 0 6 1
net=A:16
T 85200 49700 5 10 0 0 0 6 1
device=none
T 85300 49100 5 10 1 1 0 1 1
value=A16
}
C 85400 48700 1 0 1 input-2.sym
{
T 85400 48900 5 10 0 0 0 6 1
net=A:17
T 84800 49400 5 10 0 0 0 6 1
device=none
T 84900 48800 5 10 1 1 0 1 1
value=A17
}
N 83600 53600 84000 53600 4
N 83600 53300 84400 53300 4
N 83600 53000 84000 53000 4
N 83600 52700 84400 52700 4
N 83600 52400 84000 52400 4
N 83600 52100 84400 52100 4
N 83600 51800 84000 51800 4
N 83600 51500 84400 51500 4
N 83600 51200 84000 51200 4
N 83600 50900 84400 50900 4
N 83600 50600 84000 50600 4
N 83600 50300 84400 50300 4
N 83600 50000 84000 50000 4
N 83600 49700 84400 49700 4
N 83600 49400 84000 49400 4
N 83600 49100 84400 49100 4
N 83600 48800 84000 48800 4
C 85400 47400 1 0 1 input-2.sym
{
T 85400 47600 5 10 0 0 0 6 1
net=A:1
T 84800 48100 5 10 0 0 0 6 1
device=none
T 84900 47500 5 10 1 1 0 1 1
value=A1
}
C 85800 47100 1 0 1 input-2.sym
{
T 85800 47300 5 10 0 0 0 6 1
net=A:2
T 85200 47800 5 10 0 0 0 6 1
device=none
T 85300 47200 5 10 1 1 0 1 1
value=A2
}
C 85400 46800 1 0 1 input-2.sym
{
T 85400 47000 5 10 0 0 0 6 1
net=A:3
T 84800 47500 5 10 0 0 0 6 1
device=none
T 84900 46900 5 10 1 1 0 1 1
value=A3
}
C 85800 46500 1 0 1 input-2.sym
{
T 85800 46700 5 10 0 0 0 6 1
net=A:4
T 85200 47200 5 10 0 0 0 6 1
device=none
T 85300 46600 5 10 1 1 0 1 1
value=A4
}
C 85400 46200 1 0 1 input-2.sym
{
T 85400 46400 5 10 0 0 0 6 1
net=A:5
T 84800 46900 5 10 0 0 0 6 1
device=none
T 84900 46300 5 10 1 1 0 1 1
value=A5
}
C 85800 45900 1 0 1 input-2.sym
{
T 85800 46100 5 10 0 0 0 6 1
net=A:6
T 85200 46600 5 10 0 0 0 6 1
device=none
T 85300 46000 5 10 1 1 0 1 1
value=A6
}
C 85400 45600 1 0 1 input-2.sym
{
T 85400 45800 5 10 0 0 0 6 1
net=A:7
T 84800 46300 5 10 0 0 0 6 1
device=none
T 84900 45700 5 10 1 1 0 1 1
value=A7
}
C 85800 45300 1 0 1 input-2.sym
{
T 85800 45500 5 10 0 0 0 6 1
net=A:8
T 85200 46000 5 10 0 0 0 6 1
device=none
T 85300 45400 5 10 1 1 0 1 1
value=A8
}
C 85400 45000 1 0 1 input-2.sym
{
T 85400 45200 5 10 0 0 0 6 1
net=A:9
T 84800 45700 5 10 0 0 0 6 1
device=none
T 84900 45100 5 10 1 1 0 1 1
value=A9
}
C 85800 44700 1 0 1 input-2.sym
{
T 85800 44900 5 10 0 0 0 6 1
net=A:10
T 85200 45400 5 10 0 0 0 6 1
device=none
T 85300 44800 5 10 1 1 0 1 1
value=A10
}
C 85400 44400 1 0 1 input-2.sym
{
T 84900 44500 5 10 1 1 0 1 1
value=A11
T 85400 44600 5 10 0 0 0 6 1
net=A:11
T 84800 45100 5 10 0 0 0 6 1
device=none
}
C 85800 44100 1 0 1 input-2.sym
{
T 85300 44200 5 10 1 1 0 1 1
value=A12
T 85800 44300 5 10 0 0 0 6 1
net=A:12
T 85200 44800 5 10 0 0 0 6 1
device=none
}
C 85400 43800 1 0 1 input-2.sym
{
T 85400 44000 5 10 0 0 0 6 1
net=A:13
T 84800 44500 5 10 0 0 0 6 1
device=none
T 84900 43900 5 10 1 1 0 1 1
value=A13
}
C 85800 43500 1 0 1 input-2.sym
{
T 85800 43700 5 10 0 0 0 6 1
net=A:14
T 85200 44200 5 10 0 0 0 6 1
device=none
T 85300 43600 5 10 1 1 0 1 1
value=A14
}
C 85400 43200 1 0 1 input-2.sym
{
T 85400 43400 5 10 0 0 0 6 1
net=A:15
T 84800 43900 5 10 0 0 0 6 1
device=none
T 84900 43300 5 10 1 1 0 1 1
value=A15
}
C 85800 42900 1 0 1 input-2.sym
{
T 85800 43100 5 10 0 0 0 6 1
net=A:16
T 85200 43600 5 10 0 0 0 6 1
device=none
T 85300 43000 5 10 1 1 0 1 1
value=A16
}
C 85400 42600 1 0 1 input-2.sym
{
T 85400 42800 5 10 0 0 0 6 1
net=A:17
T 84800 43300 5 10 0 0 0 6 1
device=none
T 84900 42700 5 10 1 1 0 1 1
value=A17
}
N 83600 47500 84000 47500 4
N 83600 47200 84400 47200 4
N 83600 46900 84000 46900 4
N 83600 46600 84400 46600 4
N 83600 46300 84000 46300 4
N 83600 46000 84400 46000 4
N 83600 45700 84000 45700 4
N 83600 45400 84400 45400 4
N 83600 45100 84000 45100 4
N 83600 44800 84400 44800 4
N 83600 44500 84000 44500 4
N 83600 44200 84400 44200 4
N 83600 43900 84000 43900 4
N 83600 43600 84400 43600 4
N 83600 43300 84000 43300 4
N 83600 43000 84400 43000 4
N 83600 42700 84000 42700 4
C 79900 53500 1 0 1 io-1.sym
{
T 79000 53700 5 10 0 0 0 6 1
net=D:0
T 79700 54100 5 10 0 0 0 6 1
device=none
T 79000 53600 5 10 1 1 0 7 1
value=D0
}
C 80500 53200 1 0 1 io-1.sym
{
T 79600 53400 5 10 0 0 0 6 1
net=D:1
T 80300 53800 5 10 0 0 0 6 1
device=none
T 79600 53300 5 10 1 1 0 7 1
value=D1
}
C 79900 52900 1 0 1 io-1.sym
{
T 79000 53100 5 10 0 0 0 6 1
net=D:2
T 79700 53500 5 10 0 0 0 6 1
device=none
T 79000 53000 5 10 1 1 0 7 1
value=D2
}
C 80500 52600 1 0 1 io-1.sym
{
T 79600 52800 5 10 0 0 0 6 1
net=D:3
T 80300 53200 5 10 0 0 0 6 1
device=none
T 79600 52700 5 10 1 1 0 7 1
value=D3
}
C 79900 52300 1 0 1 io-1.sym
{
T 79000 52500 5 10 0 0 0 6 1
net=D:4
T 79700 52900 5 10 0 0 0 6 1
device=none
T 79000 52400 5 10 1 1 0 7 1
value=D4
}
C 80500 52000 1 0 1 io-1.sym
{
T 79600 52200 5 10 0 0 0 6 1
net=D:5
T 80300 52600 5 10 0 0 0 6 1
device=none
T 79600 52100 5 10 1 1 0 7 1
value=D5
}
C 79900 51700 1 0 1 io-1.sym
{
T 79000 51900 5 10 0 0 0 6 1
net=D:6
T 79700 52300 5 10 0 0 0 6 1
device=none
T 79000 51800 5 10 1 1 0 7 1
value=D6
}
C 80500 51400 1 0 1 io-1.sym
{
T 79600 51600 5 10 0 0 0 6 1
net=D:7
T 80300 52000 5 10 0 0 0 6 1
device=none
T 79600 51500 5 10 1 1 0 7 1
value=D7
}
C 79900 47400 1 0 1 io-1.sym
{
T 79000 47600 5 10 0 0 0 6 1
net=D:8
T 79700 48000 5 10 0 0 0 6 1
device=none
T 79000 47500 5 10 1 1 0 7 1
value=D8
}
C 80500 47100 1 0 1 io-1.sym
{
T 79600 47300 5 10 0 0 0 6 1
net=D:9
T 80300 47700 5 10 0 0 0 6 1
device=none
T 79600 47200 5 10 1 1 0 7 1
value=D9
}
C 79900 46800 1 0 1 io-1.sym
{
T 79000 47000 5 10 0 0 0 6 1
net=D:10
T 79700 47400 5 10 0 0 0 6 1
device=none
T 79000 46900 5 10 1 1 0 7 1
value=D10
}
C 80500 46500 1 0 1 io-1.sym
{
T 79600 46700 5 10 0 0 0 6 1
net=D:11
T 80300 47100 5 10 0 0 0 6 1
device=none
T 79600 46600 5 10 1 1 0 7 1
value=D11
}
C 79900 46200 1 0 1 io-1.sym
{
T 79000 46400 5 10 0 0 0 6 1
net=D:12
T 79700 46800 5 10 0 0 0 6 1
device=none
T 79000 46300 5 10 1 1 0 7 1
value=D12
}
C 80500 45900 1 0 1 io-1.sym
{
T 79600 46100 5 10 0 0 0 6 1
net=D:13
T 80300 46500 5 10 0 0 0 6 1
device=none
T 79600 46000 5 10 1 1 0 7 1
value=D13
}
C 79900 45600 1 0 1 io-1.sym
{
T 79000 45800 5 10 0 0 0 6 1
net=D:14
T 79700 46200 5 10 0 0 0 6 1
device=none
T 79000 45700 5 10 1 1 0 7 1
value=D14
}
C 80500 45300 1 0 1 io-1.sym
{
T 79600 45500 5 10 0 0 0 6 1
net=D:15
T 80300 45900 5 10 0 0 0 6 1
device=none
T 79600 45400 5 10 1 1 0 7 1
value=D15
}
N 80500 45400 81000 45400 4
N 79900 45700 81000 45700 4
N 80500 46000 81000 46000 4
N 79900 46300 81000 46300 4
N 80500 46600 81000 46600 4
N 79900 46900 81000 46900 4
N 80500 47200 81000 47200 4
N 79900 47500 81000 47500 4
N 80500 51500 81000 51500 4
N 79900 51800 81000 51800 4
N 80500 52100 81000 52100 4
N 79900 52400 81000 52400 4
N 80500 52700 81000 52700 4
N 79900 53000 81000 53000 4
N 80500 53300 81000 53300 4
N 79900 53600 81000 53600 4
C 79200 49600 1 0 0 input-2.sym
{
T 79700 49700 5 10 1 1 0 7 1
value=/RAMOE
T 79200 49800 5 10 0 0 0 0 1
net=/RAMOE
T 79800 50300 5 10 0 0 0 0 1
device=none
}
C 79200 49300 1 0 0 input-2.sym
{
T 79700 49400 5 10 1 1 0 7 1
value=/RAMWE
T 79200 49500 5 10 0 0 0 0 1
net=/RAMWE
T 79800 50000 5 10 0 0 0 0 1
device=none
}
C 79200 49000 1 0 0 input-2.sym
{
T 79700 49100 5 10 1 1 0 7 1
value=/RAMCS0
T 79200 49200 5 10 0 0 0 0 1
net=/RAMCS0
T 79800 49700 5 10 0 0 0 0 1
device=none
}
C 79200 48700 1 0 0 input-2.sym
{
T 79700 48800 5 10 1 1 0 7 1
value=RAMCS0
T 79200 48900 5 10 0 0 0 0 1
net=RAMCS:0
T 79800 49400 5 10 0 0 0 0 1
device=none
}
N 80600 49700 81000 49700 4
N 80600 49400 81000 49400 4
N 80600 49100 81000 49100 4
N 80600 48800 81000 48800 4
C 79200 43500 1 0 0 input-2.sym
{
T 79700 43600 5 10 1 1 0 7 1
value=/RAMOE
T 79200 43700 5 10 0 0 0 0 1
net=/RAMOE
T 79800 44200 5 10 0 0 0 0 1
device=none
}
C 79200 43200 1 0 0 input-2.sym
{
T 79700 43300 5 10 1 1 0 7 1
value=/RAMWE
T 79200 43400 5 10 0 0 0 0 1
net=/RAMWE
T 79800 43900 5 10 0 0 0 0 1
device=none
}
C 79200 42900 1 0 0 input-2.sym
{
T 79700 43000 5 10 1 1 0 7 1
value=/RAMCS0
T 79200 43100 5 10 0 0 0 0 1
net=/RAMCS0
T 79800 43600 5 10 0 0 0 0 1
device=none
}
C 79200 42600 1 0 0 input-2.sym
{
T 79700 42700 5 10 1 1 0 7 1
value=RAMCS0
T 79200 42800 5 10 0 0 0 0 1
net=RAMCS:0
T 79800 43300 5 10 0 0 0 0 1
device=none
}
N 80600 43600 81000 43600 4
N 80600 43300 81000 43300 4
N 80600 43000 81000 43000 4
N 80600 42700 81000 42700 4
T 59000 55000 9 10 1 0 0 0 1
RAM Bank 0
T 66300 54800 9 10 1 0 0 0 1
RAM Bank 1
T 74200 54700 9 10 1 0 0 0 1
RAM Bank 2
T 81300 54800 9 10 1 0 0 0 1
RAM Bank 3
