

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Thu Nov  2 20:34:01 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.360 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  41074177|  41074840|  0.411 sec|  0.411 sec|  41074177|  41074840|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415  |conv3_Pipeline_WEIGHTI_WEIGHTK_L  |      803|      803|  8.030 us|  8.030 us|     803|     803|       no|
        |grp_conv3_Pipeline_IN_ROW_COL_fu_432         |conv3_Pipeline_IN_ROW_COL         |   571294|   571294|  5.713 ms|  5.713 ms|  571294|  571294|       no|
        |grp_conv3_Pipeline_RELU_fu_454               |conv3_Pipeline_RELU               |      517|      517|  5.170 us|  5.170 us|     517|     517|       no|
        |grp_conv3_Pipeline_4_fu_465                  |conv3_Pipeline_4                  |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv3_Pipeline_RELU1_fu_478              |conv3_Pipeline_RELU1              |      517|      517|  5.170 us|  5.170 us|     517|     517|       no|
        |grp_conv3_Pipeline_6_fu_488                  |conv3_Pipeline_6                  |      258|      258|  2.580 us|  2.580 us|     258|     258|       no|
        |grp_conv3_Pipeline_CLEARW_fu_500             |conv3_Pipeline_CLEARW             |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv3_Pipeline_CLEARW2_fu_510            |conv3_Pipeline_CLEARW2            |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        |grp_conv3_Pipeline_CLEARW3_fu_519            |conv3_Pipeline_CLEARW3            |      257|      257|  2.570 us|  2.570 us|     257|     257|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +----------------+----------+----------+-----------------+-----------+-----------+------+----------+
        |                |   Latency (cycles)  |    Iteration    |  Initiation Interval  | Trip |          |
        |    Loop Name   |    min   |    max   |     Latency     |  achieved |   target  | Count| Pipelined|
        +----------------+----------+----------+-----------------+-----------+-----------+------+----------+
        |- TILE_ROW      |  41074176|  41074839|  805376 ~ 805389|          -|          -|    51|        no|
        | + LOADI        |    227008|    227008|             7094|          -|          -|    32|        no|
        |  ++ LOADH      |      7092|      7092|              788|          -|          -|     9|        no|
        |   +++ PAD      |         2|         2|                1|          -|          -|     2|        no|
        |   +++ LOADH.2  |       765|       765|                3|          -|          -|   255|        no|
        | + EXPORTH      |      4701|      4709|             1567|          -|          -|     3|        no|
        | + CLEARH       |      1554|      1557|              777|          -|          -|     2|        no|
        +----------------+----------+----------+-----------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 61
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 27 4 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 15 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 4 
25 --> 26 
26 --> 24 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 47 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 56 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 39 
56 --> 57 59 
57 --> 58 
58 --> 59 
59 --> 60 2 
60 --> 61 
61 --> 56 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%h_1 = alloca i32 1"   --->   Operation 62 'alloca' 'h_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %o, void @empty_26, i32 0, i32 0, void @empty_25, i32 0, i32 512, void @empty_32, void @empty_34, void @empty_25, i32 16, i32 16, i32 256, i32 256, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w3, void @empty_26, i32 0, i32 0, void @empty_25, i32 0, i32 512, void @empty_33, void @empty_34, void @empty_25, i32 16, i32 16, i32 256, i32 256, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_26, i32 0, i32 0, void @empty_25, i32 0, i32 512, void @empty_29, void @empty_34, void @empty_25, i32 16, i32 16, i32 256, i32 256, void @empty_25, void @empty_25, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 66 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 67 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 68 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 69 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_weights_read, i32 2, i32 63" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 70 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i62 %trunc_ln" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 71 'sext' 'sext_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%w3_addr = getelementptr i32 %w3, i64 %sext_ln106" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 72 'getelementptr' 'w3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 0, i8 %h_1" [src/conv3.cpp:32]   --->   Operation 73 'store' 'store_ln32' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_IN" [src/conv3.cpp:32]   --->   Operation 74 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%h_2 = load i8 %h_1" [src/conv3.cpp:32]   --->   Operation 75 'load' 'h_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.76ns)   --->   "%icmp_ln32 = icmp_eq  i8 %h_2, i8 255" [src/conv3.cpp:32]   --->   Operation 76 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %TILE_IN.split, void %for.end76" [src/conv3.cpp:32]   --->   Operation 77 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i8 %h_2" [src/conv3.cpp:119->src/conv3.cpp:56]   --->   Operation 78 'zext' 'zext_ln119' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln119_1 = zext i8 %h_2" [src/conv3.cpp:119->src/conv3.cpp:56]   --->   Operation 79 'zext' 'zext_ln119_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%speclooptripcount_ln32 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 51, i64 51, i64 51" [src/conv3.cpp:32]   --->   Operation 80 'speclooptripcount' 'speclooptripcount_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/conv3.cpp:32]   --->   Operation 81 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.42ns)   --->   "%br_ln78 = br void %LOADH.i" [src/conv3.cpp:78->src/conv3.cpp:35]   --->   Operation 82 'br' 'br_ln78' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [src/conv3.cpp:59]   --->   Operation 83 'ret' 'ret_ln59' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.92>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%bin = phi i6 %add_ln78, void %for.inc45.i, i6 0, void %TILE_IN.split" [src/conv3.cpp:78->src/conv3.cpp:35]   --->   Operation 84 'phi' 'bin' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%phi_mul = phi i23 %add_ln78_1, void %for.inc45.i, i23 0, void %TILE_IN.split" [src/conv3.cpp:78->src/conv3.cpp:35]   --->   Operation 85 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.92ns)   --->   "%add_ln78_1 = add i23 %phi_mul, i23 260100" [src/conv3.cpp:78->src/conv3.cpp:35]   --->   Operation 86 'add' 'add_ln78_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i6 %bin" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 87 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %bin, i3 0" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 88 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i9 %tmp_s" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 89 'zext' 'zext_ln90_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.77ns)   --->   "%add_ln90 = add i10 %zext_ln90_1, i10 %zext_ln90" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 90 'add' 'add_ln90' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.78ns)   --->   "%icmp_ln78 = icmp_eq  i6 %bin, i6 32" [src/conv3.cpp:78->src/conv3.cpp:35]   --->   Operation 91 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.78ns)   --->   "%add_ln78 = add i6 %bin, i6 1" [src/conv3.cpp:78->src/conv3.cpp:35]   --->   Operation 92 'add' 'add_ln78' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln78 = br i1 %icmp_ln78, void %LOADH.i.split, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:78->src/conv3.cpp:35]   --->   Operation 93 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%speclooptripcount_ln78 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv3.cpp:78->src/conv3.cpp:35]   --->   Operation 94 'speclooptripcount' 'speclooptripcount_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%specloopname_ln78 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/conv3.cpp:78->src/conv3.cpp:35]   --->   Operation 95 'specloopname' 'specloopname_ln78' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i23 %phi_mul" [src/conv3.cpp:79->src/conv3.cpp:35]   --->   Operation 96 'zext' 'zext_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.42ns)   --->   "%br_ln79 = br void %PAD.i" [src/conv3.cpp:79->src/conv3.cpp:35]   --->   Operation 97 'br' 'br_ln79' <Predicate = (!icmp_ln78)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 5.54>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%bh_1 = phi i4 %add_ln79, void %for.inc42.i, i4 0, void %LOADH.i.split" [src/conv3.cpp:82->src/conv3.cpp:35]   --->   Operation 98 'phi' 'bh_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln90_2 = zext i4 %bh_1" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 99 'zext' 'zext_ln90_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.78ns)   --->   "%add_ln90_1 = add i10 %add_ln90, i10 %zext_ln90_2" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 100 'add' 'add_ln90_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i10 %add_ln90_1" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 101 'trunc' 'trunc_ln90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln90, i7 0" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 102 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln90_1, i1 0" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 103 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln90_3 = zext i11 %p_shl1" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 104 'zext' 'zext_ln90_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.85ns)   --->   "%add_ln90_2 = add i16 %p_shl, i16 %zext_ln90_3" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 105 'add' 'add_ln90_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.79ns)   --->   "%icmp_ln79 = icmp_eq  i4 %bh_1, i4 9" [src/conv3.cpp:79->src/conv3.cpp:35]   --->   Operation 106 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.79ns)   --->   "%add_ln79 = add i4 %bh_1, i4 1" [src/conv3.cpp:79->src/conv3.cpp:35]   --->   Operation 107 'add' 'add_ln79' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %PAD.i.split, void %for.inc45.i" [src/conv3.cpp:79->src/conv3.cpp:35]   --->   Operation 108 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.79ns)   --->   "%add_ln82 = add i4 %bh_1, i4 14" [src/conv3.cpp:82->src/conv3.cpp:35]   --->   Operation 109 'add' 'add_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln82 = sext i4 %add_ln82" [src/conv3.cpp:82->src/conv3.cpp:35]   --->   Operation 110 'sext' 'sext_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.76ns)   --->   "%add_ln82_1 = add i10 %sext_ln82, i10 %zext_ln119" [src/conv3.cpp:82->src/conv3.cpp:35]   --->   Operation 111 'add' 'add_ln82_1' <Predicate = (!icmp_ln79)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln82_1, i32 9" [src/srcnn.cpp:55->src/conv3.cpp:82->src/conv3.cpp:35]   --->   Operation 112 'bitselect' 'tmp' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.78ns)   --->   "%icmp_ln56 = icmp_sgt  i10 %add_ln82_1, i10 254" [src/srcnn.cpp:56->src/conv3.cpp:82->src/conv3.cpp:35]   --->   Operation 113 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln79)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln82_1, i32 9" [src/srcnn.cpp:55->src/conv3.cpp:82->src/conv3.cpp:35]   --->   Operation 114 'bitselect' 'tmp_33' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%select_ln55 = select i1 %tmp_33, i10 0, i10 254" [src/srcnn.cpp:55->src/conv3.cpp:82->src/conv3.cpp:35]   --->   Operation 115 'select' 'select_ln55' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node hclamp)   --->   "%or_ln55 = or i1 %tmp, i1 %icmp_ln56" [src/srcnn.cpp:55->src/conv3.cpp:82->src/conv3.cpp:35]   --->   Operation 116 'or' 'or_ln55' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.40ns) (out node of the LUT)   --->   "%hclamp = select i1 %or_ln55, i10 %select_ln55, i10 %add_ln82_1" [src/srcnn.cpp:55->src/conv3.cpp:82->src/conv3.cpp:35]   --->   Operation 117 'select' 'hclamp' <Predicate = (!icmp_ln79)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %hclamp, i10 0" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 118 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln84_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %hclamp, i2 0" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 119 'bitconcatenate' 'shl_ln84_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln84 = sext i12 %shl_ln84_1" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 120 'sext' 'sext_ln84' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.89ns)   --->   "%sub_ln84 = sub i20 %shl_ln, i20 %sext_ln84" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 121 'sub' 'sub_ln84' <Predicate = (!icmp_ln79)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln84_2 = sext i20 %sub_ln84" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 122 'sext' 'sext_ln84_2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84 = add i64 %sext_ln84_2, i64 %input_ftmap_read" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 123 'add' 'add_ln84' <Predicate = (!icmp_ln79)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 124 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln84_1 = add i64 %add_ln84, i64 %zext_ln79" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 124 'add' 'add_ln84_1' <Predicate = (!icmp_ln79)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln84_1, i32 2, i32 63" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 125 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln84_1 = sext i62 %trunc_ln2" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 126 'sext' 'sext_ln84_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln84_1" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 127 'getelementptr' 'i3_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (1.08ns)   --->   "%add_ln85 = add i64 %add_ln84_1, i64 1016" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 128 'add' 'add_ln85' <Predicate = (!icmp_ln79)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln85, i32 2, i32 63" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 129 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln85 = sext i62 %trunc_ln3" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 130 'sext' 'sext_ln85' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%i3_addr_1 = getelementptr i32 %i3, i64 %sext_ln85" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 131 'getelementptr' 'i3_addr_1' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln78 = br void %LOADH.i" [src/conv3.cpp:78->src/conv3.cpp:35]   --->   Operation 132 'br' 'br_ln78' <Predicate = (icmp_ln79)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 133 [8/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 133 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 134 [7/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 134 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 135 [8/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 135 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 136 [6/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 136 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 137 [7/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 137 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 138 [5/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 138 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 139 [6/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 139 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 140 [4/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 140 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 141 [5/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 141 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 142 [3/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 142 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 143 [4/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 143 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 144 [2/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 144 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 145 [3/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 145 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 146 [1/8] (7.30ns)   --->   "%i3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr, i32 1" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 146 'readreq' 'i3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 147 [2/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 147 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 148 [1/1] (7.30ns)   --->   "%i3_addr_read_1 = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i3_addr" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 148 'read' 'i3_addr_read_1' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 149 [1/8] (7.30ns)   --->   "%i3_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %i3_addr_1, i32 1" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 149 'readreq' 'i3_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 150 [1/1] (0.00ns)   --->   "%speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv3.cpp:79->src/conv3.cpp:35]   --->   Operation 150 'speclooptripcount' 'speclooptripcount_ln79' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv3.cpp:79->src/conv3.cpp:35]   --->   Operation 151 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (0.00ns)   --->   "%left = bitcast i32 %i3_addr_read_1" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 152 'bitcast' 'left' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 153 [1/1] (7.30ns)   --->   "%i3_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %i3_addr_1" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 153 'read' 'i3_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%right = bitcast i32 %i3_addr_1_read" [src/conv3.cpp:85->src/conv3.cpp:35]   --->   Operation 154 'bitcast' 'right' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.42ns)   --->   "%br_ln88 = br void %for.inc.i" [src/conv3.cpp:88->src/conv3.cpp:35]   --->   Operation 155 'br' 'br_ln88' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 2.85>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%p = phi i2 %add_ln88, void %for.inc.i.split, i2 0, void %PAD.i.split" [src/conv3.cpp:88->src/conv3.cpp:35]   --->   Operation 156 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln90_4 = zext i2 %p" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 157 'zext' 'zext_ln90_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.85ns)   --->   "%add_ln90_3 = add i16 %add_ln90_2, i16 %zext_ln90_4" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 158 'add' 'add_ln90_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln90_5 = zext i16 %add_ln90_3" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 159 'zext' 'zext_ln90_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_102 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln90_5" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 160 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_102' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i2 %p" [src/conv3.cpp:88->src/conv3.cpp:35]   --->   Operation 161 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 162 [1/1] (0.54ns)   --->   "%icmp_ln88 = icmp_eq  i2 %p, i2 2" [src/conv3.cpp:88->src/conv3.cpp:35]   --->   Operation 162 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [1/1] (0.54ns)   --->   "%add_ln88 = add i2 %p, i2 1" [src/conv3.cpp:88->src/conv3.cpp:35]   --->   Operation 163 'add' 'add_ln88' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %for.inc.i.split, void %for.end.i" [src/conv3.cpp:88->src/conv3.cpp:35]   --->   Operation 164 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv3.cpp:88->src/conv3.cpp:35]   --->   Operation 165 'speclooptripcount' 'speclooptripcount_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/conv3.cpp:88->src/conv3.cpp:35]   --->   Operation 166 'specloopname' 'specloopname_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.76ns)   --->   "%add_ln91 = add i8 %zext_ln88, i8 127" [src/conv3.cpp:91->src/conv3.cpp:35]   --->   Operation 167 'add' 'add_ln91' <Predicate = (!icmp_ln88)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i8 %add_ln91" [src/conv3.cpp:91->src/conv3.cpp:35]   --->   Operation 168 'zext' 'zext_ln91' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.85ns)   --->   "%add_ln91_1 = add i16 %add_ln90_2, i16 %zext_ln91" [src/conv3.cpp:91->src/conv3.cpp:35]   --->   Operation 169 'add' 'add_ln91_1' <Predicate = (!icmp_ln88)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i16 %add_ln91_1" [src/conv3.cpp:91->src/conv3.cpp:35]   --->   Operation 170 'zext' 'zext_ln91_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_103 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln91_1" [src/conv3.cpp:91->src/conv3.cpp:35]   --->   Operation 171 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_103' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (1.23ns)   --->   "%store_ln90 = store i32 %left, i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_102" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 172 'store' 'store_ln90' <Predicate = (!icmp_ln88)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 173 [1/1] (1.23ns)   --->   "%store_ln91 = store i32 %right, i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_103" [src/conv3.cpp:91->src/conv3.cpp:35]   --->   Operation 173 'store' 'store_ln91' <Predicate = (!icmp_ln88)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_15 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc.i" [src/conv3.cpp:88->src/conv3.cpp:35]   --->   Operation 174 'br' 'br_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 175 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:95->src/conv3.cpp:35]   --->   Operation 175 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 176 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:95->src/conv3.cpp:35]   --->   Operation 176 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 177 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:95->src/conv3.cpp:35]   --->   Operation 177 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 178 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:95->src/conv3.cpp:35]   --->   Operation 178 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 179 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:95->src/conv3.cpp:35]   --->   Operation 179 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 180 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:95->src/conv3.cpp:35]   --->   Operation 180 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 181 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:95->src/conv3.cpp:35]   --->   Operation 181 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 182 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv3.cpp:95->src/conv3.cpp:35]   --->   Operation 182 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 183 [1/1] (0.42ns)   --->   "%br_ln95 = br void %load-store-loop.i" [src/conv3.cpp:95->src/conv3.cpp:35]   --->   Operation 183 'br' 'br_ln95' <Predicate = true> <Delay = 0.42>

State 24 <SV = 23> <Delay = 2.90>
ST_24 : Operation 184 [1/1] (0.00ns)   --->   "%loop_index_i = phi i8 0, void %for.end.i, i8 %empty_75, void %.exit"   --->   Operation 184 'phi' 'loop_index_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 185 [1/1] (0.00ns)   --->   "%loop_index_i_cast = zext i8 %loop_index_i"   --->   Operation 185 'zext' 'loop_index_i_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 186 [1/1] (0.76ns)   --->   "%exitcond477 = icmp_eq  i8 %loop_index_i, i8 255"   --->   Operation 186 'icmp' 'exitcond477' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 187 [1/1] (0.76ns)   --->   "%empty_75 = add i8 %loop_index_i, i8 1"   --->   Operation 187 'add' 'empty_75' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond477, void %load-store-loop.i.split, void %for.inc42.i"   --->   Operation 188 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 189 [1/1] (0.76ns)   --->   "%arrayidx36612_sum_i = add i9 %loop_index_i_cast, i9 2"   --->   Operation 189 'add' 'arrayidx36612_sum_i' <Predicate = (!exitcond477)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 190 [1/1] (0.77ns)   --->   "%empty_77 = icmp_ult  i9 %arrayidx36612_sum_i, i9 130"   --->   Operation 190 'icmp' 'empty_77' <Predicate = (!exitcond477)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node empty_80)   --->   "%empty_78 = xor i8 %loop_index_i, i8 128"   --->   Operation 191 'xor' 'empty_78' <Predicate = (!exitcond477)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node empty_80)   --->   "%p_cast796 = sext i8 %empty_78"   --->   Operation 192 'sext' 'p_cast796' <Predicate = (!exitcond477)> <Delay = 0.00>
ST_24 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node empty_80)   --->   "%empty_79 = select i1 %empty_77, i9 %arrayidx36612_sum_i, i9 %p_cast796"   --->   Operation 193 'select' 'empty_79' <Predicate = (!exitcond477)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node empty_80)   --->   "%p_cast794 = zext i9 %empty_79"   --->   Operation 194 'zext' 'p_cast794' <Predicate = (!exitcond477)> <Delay = 0.00>
ST_24 : Operation 195 [1/1] (0.85ns) (out node of the LUT)   --->   "%empty_80 = add i16 %add_ln90_2, i16 %p_cast794" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 195 'add' 'empty_80' <Predicate = (!exitcond477)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 196 [1/1] (0.00ns)   --->   "%arrayidx36612_sum_i_cast = zext i9 %arrayidx36612_sum_i"   --->   Operation 196 'zext' 'arrayidx36612_sum_i_cast' <Predicate = (!exitcond477)> <Delay = 0.00>
ST_24 : Operation 197 [1/1] (2.14ns)   --->   "%mul84 = mul i19 %arrayidx36612_sum_i_cast, i19 1009"   --->   Operation 197 'mul' 'mul84' <Predicate = (!exitcond477)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul84, i32 17"   --->   Operation 198 'bitselect' 'tmp_34' <Predicate = (!exitcond477)> <Delay = 0.00>
ST_24 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln79 = br void %PAD.i" [src/conv3.cpp:79->src/conv3.cpp:35]   --->   Operation 199 'br' 'br_ln79' <Predicate = (exitcond477)> <Delay = 0.00>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 200 [1/1] (7.30ns)   --->   "%i3_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %i3_addr" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 200 'read' 'i3_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 1.23>
ST_26 : Operation 201 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 201 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 202 [1/1] (0.00ns)   --->   "%empty_76 = bitcast i32 %i3_addr_read" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 202 'bitcast' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 203 [1/1] (0.00ns)   --->   "%p_cast797 = zext i16 %empty_80" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 203 'zext' 'p_cast797' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 204 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_104 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %p_cast797" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 204 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_104' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 205 [1/1] (0.00ns)   --->   "%conv3_float_255_255_float_32_5_5_float_float_255_255_i_105 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %p_cast797" [src/conv3.cpp:90->src/conv3.cpp:35]   --->   Operation 205 'getelementptr' 'conv3_float_255_255_float_32_5_5_float_float_255_255_i_105' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %tmp_34, void %.case.0, void %.case.1"   --->   Operation 206 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 207 [1/1] (1.23ns)   --->   "%store_ln84 = store i32 %empty_76, i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_104" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 207 'store' 'store_ln84' <Predicate = (!tmp_34)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_26 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 208 'br' 'br_ln0' <Predicate = (!tmp_34)> <Delay = 0.00>
ST_26 : Operation 209 [1/1] (1.23ns)   --->   "%store_ln84 = store i32 %empty_76, i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_105" [src/conv3.cpp:84->src/conv3.cpp:35]   --->   Operation 209 'store' 'store_ln84' <Predicate = (tmp_34)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 37440> <RAM>
ST_26 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.exit"   --->   Operation 210 'br' 'br_ln0' <Predicate = (tmp_34)> <Delay = 0.00>
ST_26 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 211 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 27 <SV = 3> <Delay = 7.30>
ST_27 : Operation 212 [8/8] (7.30ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 212 'readreq' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 4> <Delay = 7.30>
ST_28 : Operation 213 [7/8] (7.30ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 213 'readreq' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 5> <Delay = 7.30>
ST_29 : Operation 214 [6/8] (7.30ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 214 'readreq' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 6> <Delay = 7.30>
ST_30 : Operation 215 [5/8] (7.30ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 215 'readreq' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 7> <Delay = 7.30>
ST_31 : Operation 216 [4/8] (7.30ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 216 'readreq' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 8> <Delay = 7.30>
ST_32 : Operation 217 [3/8] (7.30ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 217 'readreq' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 9> <Delay = 7.30>
ST_33 : Operation 218 [2/8] (7.30ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 218 'readreq' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 10> <Delay = 7.30>
ST_34 : Operation 219 [1/8] (7.30ns)   --->   "%empty_81 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w3_addr, i32 800" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 219 'readreq' 'empty_81' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 11> <Delay = 0.00>
ST_35 : Operation 220 [2/2] (0.00ns)   --->   "%call_ln106 = call void @conv3_Pipeline_WEIGHTI_WEIGHTK_L, i32 %w3, i62 %trunc_ln, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_4, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_3, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_2, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 220 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 12> <Delay = 0.00>
ST_36 : Operation 221 [1/2] (0.00ns)   --->   "%call_ln106 = call void @conv3_Pipeline_WEIGHTI_WEIGHTK_L, i32 %w3, i62 %trunc_ln, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_4, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_3, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_2, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w" [src/conv3.cpp:106->src/conv3.cpp:36]   --->   Operation 221 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 13> <Delay = 0.00>
ST_37 : Operation 222 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_IN_ROW_COL, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_4, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_3, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_2, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o"   --->   Operation 222 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 14> <Delay = 0.42>
ST_38 : Operation 223 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_IN_ROW_COL, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_4, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_3, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_2, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o"   --->   Operation 223 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 224 [1/1] (0.42ns)   --->   "%br_ln123 = br void %RELU.0.i" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 224 'br' 'br_ln123' <Predicate = true> <Delay = 0.42>

State 39 <SV = 15> <Delay = 2.73>
ST_39 : Operation 225 [1/1] (0.00ns)   --->   "%bh = phi i3 %add_ln123, void %for.body8.1.i.preheader, i3 0, void %_Z20load_input_buffer_c3PA9_A259_fPA255_A255_fii.exit" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 225 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 226 [1/1] (0.67ns)   --->   "%icmp_ln123 = icmp_ult  i3 %bh, i3 5" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 226 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %for.end50.i, void %RELU.0.i.split" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 227 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i3 %bh" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 228 'zext' 'zext_ln123' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 229 [2/2] (1.23ns)   --->   "%call_ln123 = call void @conv3_Pipeline_RELU, i3 %bh, i32 %conv3_biases_0_0_val_read, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 229 'call' 'call_ln123' <Predicate = (icmp_ln123)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 230 [1/1] (0.76ns)   --->   "%add_ln126 = add i9 %zext_ln123, i9 %zext_ln119_1" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 230 'add' 'add_ln126' <Predicate = (icmp_ln123)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln126, i10 0" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 231 'bitconcatenate' 'shl_ln1' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i19 %shl_ln1" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 232 'zext' 'zext_ln126' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 233 [1/1] (0.00ns)   --->   "%shl_ln126_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln126, i2 0" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 233 'bitconcatenate' 'shl_ln126_1' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i11 %shl_ln126_1" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 234 'zext' 'zext_ln126_1' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 235 [1/1] (0.88ns)   --->   "%sub_ln126 = sub i20 %zext_ln126, i20 %zext_ln126_1" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 235 'sub' 'sub_ln126' <Predicate = (icmp_ln123)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i20 %sub_ln126" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 236 'sext' 'sext_ln126' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 237 [1/1] (1.08ns)   --->   "%add_ln126_1 = add i64 %sext_ln126, i64 %output_ftmap_read" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 237 'add' 'add_ln126_1' <Predicate = (icmp_ln123)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 238 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln126_1, i32 2, i32 63" [src/conv3.cpp:136->src/conv3.cpp:56]   --->   Operation 238 'partselect' 'trunc_ln6' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 239 [1/1] (0.00ns)   --->   "%or_ln126 = or i3 %bh, i3 1" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 239 'or' 'or_ln126' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln126_2 = zext i3 %or_ln126" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 240 'zext' 'zext_ln126_2' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 241 [1/1] (0.76ns)   --->   "%add_ln126_2 = add i9 %zext_ln126_2, i9 %zext_ln119_1" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 241 'add' 'add_ln126_2' <Predicate = (icmp_ln123)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 242 [1/1] (0.00ns)   --->   "%shl_ln126_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln126_2, i10 0" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 242 'bitconcatenate' 'shl_ln126_2' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln126_3 = zext i19 %shl_ln126_2" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 243 'zext' 'zext_ln126_3' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 244 [1/1] (0.00ns)   --->   "%shl_ln126_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln126_2, i2 0" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 244 'bitconcatenate' 'shl_ln126_3' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln126_4 = zext i11 %shl_ln126_3" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 245 'zext' 'zext_ln126_4' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 246 [1/1] (0.88ns)   --->   "%sub_ln126_1 = sub i20 %zext_ln126_3, i20 %zext_ln126_4" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 246 'sub' 'sub_ln126_1' <Predicate = (icmp_ln123)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln126_1 = sext i20 %sub_ln126_1" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 247 'sext' 'sext_ln126_1' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_39 : Operation 248 [1/1] (1.08ns)   --->   "%add_ln126_3 = add i64 %sext_ln126_1, i64 %output_ftmap_read" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 248 'add' 'add_ln126_3' <Predicate = (icmp_ln123)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 16> <Delay = 7.30>
ST_40 : Operation 249 [1/2] (0.00ns)   --->   "%call_ln123 = call void @conv3_Pipeline_RELU, i3 %bh, i32 %conv3_biases_0_0_val_read, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 249 'call' 'call_ln123' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i62 %trunc_ln6" [src/conv3.cpp:136->src/conv3.cpp:56]   --->   Operation 250 'sext' 'sext_ln136' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 251 [1/1] (0.00ns)   --->   "%o_addr = getelementptr i32 %o, i64 %sext_ln136" [src/conv3.cpp:136->src/conv3.cpp:56]   --->   Operation 251 'getelementptr' 'o_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 252 [1/1] (7.30ns)   --->   "%empty_82 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %o_addr, i32 255" [src/conv3.cpp:136->src/conv3.cpp:56]   --->   Operation 252 'writereq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 17> <Delay = 1.23>
ST_41 : Operation 253 [2/2] (1.23ns)   --->   "%call_ln136 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln6, i3 %bh, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:136->src/conv3.cpp:56]   --->   Operation 253 'call' 'call_ln136' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 18> <Delay = 0.00>
ST_42 : Operation 254 [1/2] (0.00ns)   --->   "%call_ln136 = call void @conv3_Pipeline_4, i32 %o, i62 %trunc_ln6, i3 %bh, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:136->src/conv3.cpp:56]   --->   Operation 254 'call' 'call_ln136' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 19> <Delay = 7.30>
ST_43 : Operation 255 [5/5] (7.30ns)   --->   "%empty_83 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 255 'writeresp' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 20> <Delay = 7.30>
ST_44 : Operation 256 [4/5] (7.30ns)   --->   "%empty_83 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 256 'writeresp' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 21> <Delay = 7.30>
ST_45 : Operation 257 [3/5] (7.30ns)   --->   "%empty_83 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 257 'writeresp' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 22> <Delay = 7.30>
ST_46 : Operation 258 [2/5] (7.30ns)   --->   "%empty_83 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 258 'writeresp' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 23> <Delay = 7.30>
ST_47 : Operation 259 [1/1] (0.00ns)   --->   "%speclooptripcount_ln123 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 259 'speclooptripcount' 'speclooptripcount_ln123' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_47 : Operation 260 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 260 'specloopname' 'specloopname_ln123' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_47 : Operation 261 [1/5] (7.30ns)   --->   "%empty_83 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 261 'writeresp' 'empty_83' <Predicate = (icmp_ln123)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 262 [1/1] (0.67ns)   --->   "%icmp_ln123_1 = icmp_ult  i3 %or_ln126, i3 5" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 262 'icmp' 'icmp_ln123_1' <Predicate = (icmp_ln123)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123_1, void %for.end50.i, void %for.body8.1.i.preheader" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 263 'br' 'br_ln123' <Predicate = (icmp_ln123)> <Delay = 0.00>
ST_47 : Operation 264 [2/2] (1.23ns)   --->   "%call_ln126 = call void @conv3_Pipeline_RELU1, i3 %or_ln126, i32 %conv3_biases_0_0_val_read, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 264 'call' 'call_ln126' <Predicate = (icmp_ln123 & icmp_ln123_1)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln136_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln126_3, i32 2, i32 63" [src/conv3.cpp:136->src/conv3.cpp:56]   --->   Operation 265 'partselect' 'trunc_ln136_1' <Predicate = (icmp_ln123 & icmp_ln123_1)> <Delay = 0.00>
ST_47 : Operation 266 [1/1] (0.67ns)   --->   "%add_ln123 = add i3 %bh, i3 2" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 266 'add' 'add_ln123' <Predicate = (icmp_ln123 & icmp_ln123_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 267 [1/1] (0.42ns)   --->   "%br_ln63 = br void %CLEARW.0.i.i" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 267 'br' 'br_ln63' <Predicate = (!icmp_ln123_1) | (!icmp_ln123)> <Delay = 0.42>

State 48 <SV = 24> <Delay = 7.30>
ST_48 : Operation 268 [1/2] (0.00ns)   --->   "%call_ln126 = call void @conv3_Pipeline_RELU1, i3 %or_ln126, i32 %conv3_biases_0_0_val_read, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:126->src/conv3.cpp:56]   --->   Operation 268 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln136_1 = sext i62 %trunc_ln136_1" [src/conv3.cpp:136->src/conv3.cpp:56]   --->   Operation 269 'sext' 'sext_ln136_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 270 [1/1] (0.00ns)   --->   "%o_addr_1 = getelementptr i32 %o, i64 %sext_ln136_1" [src/conv3.cpp:136->src/conv3.cpp:56]   --->   Operation 270 'getelementptr' 'o_addr_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 271 [1/1] (7.30ns)   --->   "%empty_84 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %o_addr_1, i32 255" [src/conv3.cpp:136->src/conv3.cpp:56]   --->   Operation 271 'writereq' 'empty_84' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 25> <Delay = 1.23>
ST_49 : Operation 272 [2/2] (1.23ns)   --->   "%call_ln136 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln136_1, i3 %or_ln126, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:136->src/conv3.cpp:56]   --->   Operation 272 'call' 'call_ln136' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 26> <Delay = 0.00>
ST_50 : Operation 273 [1/2] (0.00ns)   --->   "%call_ln136 = call void @conv3_Pipeline_6, i32 %o, i62 %trunc_ln136_1, i3 %or_ln126, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:136->src/conv3.cpp:56]   --->   Operation 273 'call' 'call_ln136' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 27> <Delay = 7.30>
ST_51 : Operation 274 [5/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 274 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 28> <Delay = 7.30>
ST_52 : Operation 275 [4/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 275 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 29> <Delay = 7.30>
ST_53 : Operation 276 [3/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 276 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 30> <Delay = 7.30>
ST_54 : Operation 277 [2/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 277 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 31> <Delay = 7.30>
ST_55 : Operation 278 [1/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %o_addr_1" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 278 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 279 [1/1] (0.00ns)   --->   "%br_ln123 = br void %RELU.0.i" [src/conv3.cpp:123->src/conv3.cpp:56]   --->   Operation 279 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>

State 56 <SV = 24> <Delay = 1.90>
ST_56 : Operation 280 [1/1] (0.00ns)   --->   "%h = phi i3 %add_ln63_2, void %for.inc.2.i.i.preheader, i3 0, void %for.end50.i" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 280 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 281 [1/1] (0.67ns)   --->   "%icmp_ln63 = icmp_ult  i3 %h, i3 5" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 281 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %_Z23export_output_buffer_c3PA5_A255_fPA255_S_Pfii.exit, void %CLEARW.0.i.i.split" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 282 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 283 [2/2] (1.23ns)   --->   "%call_ln63 = call void @conv3_Pipeline_CLEARW, i3 %h, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 283 'call' 'call_ln63' <Predicate = (icmp_ln63)> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 25> <Delay = 0.00>
ST_57 : Operation 284 [1/2] (0.00ns)   --->   "%call_ln63 = call void @conv3_Pipeline_CLEARW, i3 %h, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 284 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 26> <Delay = 1.90>
ST_58 : Operation 285 [1/1] (0.67ns)   --->   "%add_ln63 = add i3 %h, i3 1" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 285 'add' 'add_ln63' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 286 [2/2] (1.23ns)   --->   "%call_ln63 = call void @conv3_Pipeline_CLEARW2, i3 %add_ln63, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 286 'call' 'call_ln63' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 27> <Delay = 1.77>
ST_59 : Operation 287 [1/1] (0.00ns)   --->   "%speclooptripcount_ln63 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 287 'speclooptripcount' 'speclooptripcount_ln63' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_59 : Operation 288 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 288 'specloopname' 'specloopname_ln63' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_59 : Operation 289 [1/2] (0.00ns)   --->   "%call_ln63 = call void @conv3_Pipeline_CLEARW2, i3 %add_ln63, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 289 'call' 'call_ln63' <Predicate = (icmp_ln63)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 290 [1/1] (0.67ns)   --->   "%add_ln63_1 = add i3 %h, i3 2" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 290 'add' 'add_ln63_1' <Predicate = (icmp_ln63)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 291 [1/1] (0.67ns)   --->   "%icmp_ln63_1 = icmp_ult  i3 %add_ln63_1, i3 5" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 291 'icmp' 'icmp_ln63_1' <Predicate = (icmp_ln63)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63_1, void %_Z23export_output_buffer_c3PA5_A255_fPA255_S_Pfii.exit, void %for.inc.2.i.i.preheader" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 292 'br' 'br_ln63' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_59 : Operation 293 [1/1] (0.67ns)   --->   "%add_ln63_2 = add i3 %h, i3 3" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 293 'add' 'add_ln63_2' <Predicate = (icmp_ln63 & icmp_ln63_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 294 [1/1] (0.76ns)   --->   "%add_ln32 = add i8 %h_2, i8 5" [src/conv3.cpp:32]   --->   Operation 294 'add' 'add_ln32' <Predicate = (!icmp_ln63_1) | (!icmp_ln63)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 295 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 %add_ln32, i8 %h_1" [src/conv3.cpp:32]   --->   Operation 295 'store' 'store_ln32' <Predicate = (!icmp_ln63_1) | (!icmp_ln63)> <Delay = 0.42>
ST_59 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TILE_IN" [src/conv3.cpp:32]   --->   Operation 296 'br' 'br_ln32' <Predicate = (!icmp_ln63_1) | (!icmp_ln63)> <Delay = 0.00>

State 60 <SV = 28> <Delay = 1.23>
ST_60 : Operation 297 [2/2] (1.23ns)   --->   "%call_ln63 = call void @conv3_Pipeline_CLEARW3, i3 %add_ln63_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 297 'call' 'call_ln63' <Predicate = true> <Delay = 1.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 29> <Delay = 0.00>
ST_61 : Operation 298 [1/2] (0.00ns)   --->   "%call_ln63 = call void @conv3_Pipeline_CLEARW3, i3 %add_ln63_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 298 'call' 'call_ln63' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 299 [1/1] (0.00ns)   --->   "%br_ln63 = br void %CLEARW.0.i.i" [src/conv3.cpp:63->src/conv3.cpp:139->src/conv3.cpp:56]   --->   Operation 299 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ o]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_i_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_w_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_w_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_w_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_w_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_w]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_o_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv3_float_255_255_float_32_5_5_float_float_255_255_o]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h_1                                                        (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111]
specinterface_ln0                                          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                                          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0                                          (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000]
output_ftmap_read                                          (read             ) [ 00111111111111111111111111111111111111111111111111111111111111]
conv3_biases_0_0_val_read                                  (read             ) [ 00111111111111111111111111111111111111111111111111111111111111]
conv3_weights_read                                         (read             ) [ 00000000000000000000000000000000000000000000000000000000000000]
input_ftmap_read                                           (read             ) [ 00111111111111111111111111111111111111111111111111111111111111]
trunc_ln                                                   (partselect       ) [ 00111111111111111111111111111111111111111111111111111111111111]
sext_ln106                                                 (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
w3_addr                                                    (getelementptr    ) [ 00111111111111111111111111111111111111111111111111111111111111]
store_ln32                                                 (store            ) [ 00000000000000000000000000000000000000000000000000000000000000]
br_ln32                                                    (br               ) [ 00000000000000000000000000000000000000000000000000000000000000]
h_2                                                        (load             ) [ 00011111111111111111111111111111111111111111111111111111111111]
icmp_ln32                                                  (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111]
br_ln32                                                    (br               ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln119                                                 (zext             ) [ 00011111111111111111111111100000000000000000000000000000000000]
zext_ln119_1                                               (zext             ) [ 00011111111111111111111111111111111111111111111111111111000000]
speclooptripcount_ln32                                     (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000]
specloopname_ln32                                          (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000]
br_ln78                                                    (br               ) [ 00111111111111111111111111111111111111111111111111111111111111]
ret_ln59                                                   (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000]
bin                                                        (phi              ) [ 00010000000000000000000000000000000000000000000000000000000000]
phi_mul                                                    (phi              ) [ 00010000000000000000000000000000000000000000000000000000000000]
add_ln78_1                                                 (add              ) [ 00111111111111111111111111111111111111111111111111111111111111]
zext_ln90                                                  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_s                                                      (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln90_1                                                (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln90                                                   (add              ) [ 00001111111111111111111111100000000000000000000000000000000000]
icmp_ln78                                                  (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111]
add_ln78                                                   (add              ) [ 00111111111111111111111111111111111111111111111111111111111111]
br_ln78                                                    (br               ) [ 00000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln78                                     (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000]
specloopname_ln78                                          (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln79                                                  (zext             ) [ 00001111111111111111111111100000000000000000000000000000000000]
br_ln79                                                    (br               ) [ 00111111111111111111111111111111111111111111111111111111111111]
bh_1                                                       (phi              ) [ 00001000000000000000000000000000000000000000000000000000000000]
zext_ln90_2                                                (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln90_1                                                 (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
trunc_ln90                                                 (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000]
p_shl                                                      (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000]
p_shl1                                                     (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln90_3                                                (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln90_2                                                 (add              ) [ 00000111111111111111111111100000000000000000000000000000000000]
icmp_ln79                                                  (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111]
add_ln79                                                   (add              ) [ 00111111111111111111111111111111111111111111111111111111111111]
br_ln79                                                    (br               ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln82                                                   (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
sext_ln82                                                  (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln82_1                                                 (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp                                                        (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000]
icmp_ln56                                                  (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_33                                                     (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000]
select_ln55                                                (select           ) [ 00000000000000000000000000000000000000000000000000000000000000]
or_ln55                                                    (or               ) [ 00000000000000000000000000000000000000000000000000000000000000]
hclamp                                                     (select           ) [ 00000000000000000000000000000000000000000000000000000000000000]
shl_ln                                                     (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000]
shl_ln84_1                                                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000]
sext_ln84                                                  (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
sub_ln84                                                   (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000]
sext_ln84_2                                                (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln84                                                   (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln84_1                                                 (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
trunc_ln2                                                  (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000]
sext_ln84_1                                                (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
i3_addr                                                    (getelementptr    ) [ 00000111111111111111111111100000000000000000000000000000000000]
add_ln85                                                   (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
trunc_ln3                                                  (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000]
sext_ln85                                                  (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
i3_addr_1                                                  (getelementptr    ) [ 00000111111111100000000000000000000000000000000000000000000000]
br_ln78                                                    (br               ) [ 00111111111111111111111111111111111111111111111111111111111111]
i3_load_req                                                (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000]
i3_addr_read_1                                             (read             ) [ 00000000000000100000000000000000000000000000000000000000000000]
i3_load_1_req                                              (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln79                                     (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000]
specloopname_ln79                                          (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000]
left                                                       (bitcast          ) [ 00000000000000010000000000000000000000000000000000000000000000]
i3_addr_1_read                                             (read             ) [ 00000000000000000000000000000000000000000000000000000000000000]
right                                                      (bitcast          ) [ 00000000000000010000000000000000000000000000000000000000000000]
br_ln88                                                    (br               ) [ 00111111111111111111111111111111111111111111111111111111111111]
p                                                          (phi              ) [ 00000000000000010000000000000000000000000000000000000000000000]
zext_ln90_4                                                (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln90_3                                                 (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln90_5                                                (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
conv3_float_255_255_float_32_5_5_float_float_255_255_i_102 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln88                                                  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
icmp_ln88                                                  (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111]
add_ln88                                                   (add              ) [ 00111111111111111111111111111111111111111111111111111111111111]
br_ln88                                                    (br               ) [ 00000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln88                                     (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000]
specloopname_ln88                                          (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln91                                                   (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln91                                                  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln91_1                                                 (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln91_1                                                (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
conv3_float_255_255_float_32_5_5_float_float_255_255_i_103 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln90                                                 (store            ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln91                                                 (store            ) [ 00000000000000000000000000000000000000000000000000000000000000]
br_ln88                                                    (br               ) [ 00111111111111111111111111111111111111111111111111111111111111]
empty                                                      (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000]
br_ln95                                                    (br               ) [ 00111111111111111111111111111111111111111111111111111111111111]
loop_index_i                                               (phi              ) [ 00000000000000000000000010000000000000000000000000000000000000]
loop_index_i_cast                                          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
exitcond477                                                (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111]
empty_75                                                   (add              ) [ 00111111111111111111111111111111111111111111111111111111111111]
br_ln0                                                     (br               ) [ 00000000000000000000000000000000000000000000000000000000000000]
arrayidx36612_sum_i                                        (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
empty_77                                                   (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000]
empty_78                                                   (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000]
p_cast796                                                  (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
empty_79                                                   (select           ) [ 00000000000000000000000000000000000000000000000000000000000000]
p_cast794                                                  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
empty_80                                                   (add              ) [ 00000000000000000000000001100000000000000000000000000000000000]
arrayidx36612_sum_i_cast                                   (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
mul84                                                      (mul              ) [ 00000000000000000000000000000000000000000000000000000000000000]
tmp_34                                                     (bitselect        ) [ 00000000000000000000000001100000000000000000000000000000000000]
br_ln79                                                    (br               ) [ 00111111111111111111111111111111111111111111111111111111111111]
i3_addr_read                                               (read             ) [ 00000000000000000000000000100000000000000000000000000000000000]
speclooptripcount_ln0                                      (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000]
empty_76                                                   (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000]
p_cast797                                                  (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
conv3_float_255_255_float_32_5_5_float_float_255_255_i_104 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000]
conv3_float_255_255_float_32_5_5_float_float_255_255_i_105 (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000]
br_ln0                                                     (br               ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln84                                                 (store            ) [ 00000000000000000000000000000000000000000000000000000000000000]
br_ln0                                                     (br               ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln84                                                 (store            ) [ 00000000000000000000000000000000000000000000000000000000000000]
br_ln0                                                     (br               ) [ 00000000000000000000000000000000000000000000000000000000000000]
br_ln0                                                     (br               ) [ 00111111111111111111111111111111111111111111111111111111111111]
empty_81                                                   (readreq          ) [ 00000000000000000000000000000000000000000000000000000000000000]
call_ln106                                                 (call             ) [ 00000000000000000000000000000000000000000000000000000000000000]
call_ln0                                                   (call             ) [ 00000000000000000000000000000000000000000000000000000000000000]
br_ln123                                                   (br               ) [ 00111111111111111111111111111111111111111111111111111111111111]
bh                                                         (phi              ) [ 00000000000000000000000000000000000000011111111100000000000000]
icmp_ln123                                                 (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111]
br_ln123                                                   (br               ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln123                                                 (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln126                                                  (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
shl_ln1                                                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln126                                                 (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
shl_ln126_1                                                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln126_1                                               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
sub_ln126                                                  (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000]
sext_ln126                                                 (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln126_1                                                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
trunc_ln6                                                  (partselect       ) [ 00000000000000000000000000000000000000001110000000000000000000]
or_ln126                                                   (or               ) [ 00000000000000000000000000000000000000001111111111100000000000]
zext_ln126_2                                               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln126_2                                                (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
shl_ln126_2                                                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln126_3                                               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
shl_ln126_3                                                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000]
zext_ln126_4                                               (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
sub_ln126_1                                                (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000]
sext_ln126_1                                               (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln126_3                                                (add              ) [ 00000000000000000000000000000000000000001111111100000000000000]
call_ln123                                                 (call             ) [ 00000000000000000000000000000000000000000000000000000000000000]
sext_ln136                                                 (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
o_addr                                                     (getelementptr    ) [ 00111111111111111111111111111111111111110111111111111111111111]
empty_82                                                   (writereq         ) [ 00000000000000000000000000000000000000000000000000000000000000]
call_ln136                                                 (call             ) [ 00000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln123                                    (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000]
specloopname_ln123                                         (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000]
empty_83                                                   (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000000000]
icmp_ln123_1                                               (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111]
br_ln123                                                   (br               ) [ 00000000000000000000000000000000000000000000000000000000000000]
trunc_ln136_1                                              (partselect       ) [ 00000000000000000000000000000000000000000000000011100000000000]
add_ln123                                                  (add              ) [ 00111111111111111111111111111111111111110000000011111111111111]
br_ln63                                                    (br               ) [ 00111111111111111111111111111111111111111111111111111111111111]
call_ln126                                                 (call             ) [ 00000000000000000000000000000000000000000000000000000000000000]
sext_ln136_1                                               (sext             ) [ 00000000000000000000000000000000000000000000000000000000000000]
o_addr_1                                                   (getelementptr    ) [ 00000000000000000000000000000000000000000000000001111111000000]
empty_84                                                   (writereq         ) [ 00000000000000000000000000000000000000000000000000000000000000]
call_ln136                                                 (call             ) [ 00000000000000000000000000000000000000000000000000000000000000]
empty_85                                                   (writeresp        ) [ 00000000000000000000000000000000000000000000000000000000000000]
br_ln123                                                   (br               ) [ 00111111111111111111111111111111111111111111111111111111111111]
h                                                          (phi              ) [ 00000000000000000000000000000000000000000000000000000000111100]
icmp_ln63                                                  (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111]
br_ln63                                                    (br               ) [ 00000000000000000000000000000000000000000000000000000000000000]
call_ln63                                                  (call             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln63                                                   (add              ) [ 00111111111111111111111111111111111111111111111111111111100111]
speclooptripcount_ln63                                     (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000]
specloopname_ln63                                          (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000]
call_ln63                                                  (call             ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln63_1                                                 (add              ) [ 00000000000000000000000000000000000000000000000000000000000011]
icmp_ln63_1                                                (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111]
br_ln63                                                    (br               ) [ 00000000000000000000000000000000000000000000000000000000000000]
add_ln63_2                                                 (add              ) [ 00111111111111111111111111111111111111111111111111111111100011]
add_ln32                                                   (add              ) [ 00000000000000000000000000000000000000000000000000000000000000]
store_ln32                                                 (store            ) [ 00000000000000000000000000000000000000000000000000000000000000]
br_ln32                                                    (br               ) [ 00000000000000000000000000000000000000000000000000000000000000]
call_ln63                                                  (call             ) [ 00000000000000000000000000000000000000000000000000000000000000]
br_ln63                                                    (br               ) [ 00111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv3_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv3_biases_0_0_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="o">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_ftmap">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_w">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv3_float_255_255_float_32_5_5_float_float_255_255_o">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i9.i7"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_WEIGHTI_WEIGHTK_L"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_IN_ROW_COL"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_RELU"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i9.i10"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_RELU1"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_6"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_CLEARW"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_CLEARW2"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_CLEARW3"/></StgValue>
</bind>
</comp>

<comp id="216" class="1004" name="h_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_1/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="output_ftmap_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="64" slack="0"/>
<pin id="223" dir="1" index="2" bw="64" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="conv3_biases_0_0_val_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="15"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="conv3_weights_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="input_ftmap_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_readreq_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="1"/>
<pin id="247" dir="0" index="2" bw="9" slack="0"/>
<pin id="248" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="i3_load_req/5 empty/16 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_readreq_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="32" slack="2"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="i3_load_1_req/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="9"/>
<pin id="261" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i3_addr_read_1/13 i3_addr_read/25 "/>
</bind>
</comp>

<comp id="263" class="1004" name="i3_addr_1_read_read_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="10"/>
<pin id="266" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i3_addr_1_read/14 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_readreq_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="3"/>
<pin id="274" dir="0" index="2" bw="11" slack="0"/>
<pin id="275" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_81/27 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_writeresp_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="0" index="2" bw="9" slack="0"/>
<pin id="282" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_82/40 empty_83/43 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_writeresp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="9" slack="0"/>
<pin id="290" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_84/48 empty_85/51 "/>
</bind>
</comp>

<comp id="294" class="1004" name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_102_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="16" slack="0"/>
<pin id="298" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_float_255_255_float_32_5_5_float_float_255_255_i_102/15 "/>
</bind>
</comp>

<comp id="301" class="1004" name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_103_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="16" slack="0"/>
<pin id="305" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_float_255_255_float_32_5_5_float_float_255_255_i_103/15 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/15 store_ln84/26 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/15 store_ln84/26 "/>
</bind>
</comp>

<comp id="320" class="1004" name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_104_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="16" slack="0"/>
<pin id="324" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_float_255_255_float_32_5_5_float_float_255_255_i_104/26 "/>
</bind>
</comp>

<comp id="327" class="1004" name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_105_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="16" slack="0"/>
<pin id="331" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_float_255_255_float_32_5_5_float_float_255_255_i_105/26 "/>
</bind>
</comp>

<comp id="336" class="1005" name="bin_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="1"/>
<pin id="338" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bin (phireg) "/>
</bind>
</comp>

<comp id="340" class="1004" name="bin_phi_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="2" bw="1" slack="1"/>
<pin id="344" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bin/3 "/>
</bind>
</comp>

<comp id="347" class="1005" name="phi_mul_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="23" slack="1"/>
<pin id="349" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="351" class="1004" name="phi_mul_phi_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="23" slack="0"/>
<pin id="353" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="1" slack="1"/>
<pin id="355" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="356" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="358" class="1005" name="bh_1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="1"/>
<pin id="360" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bh_1 (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="bh_1_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="1" slack="1"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh_1/4 "/>
</bind>
</comp>

<comp id="369" class="1005" name="p_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="1"/>
<pin id="371" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="2" slack="0"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="1" slack="1"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p/15 "/>
</bind>
</comp>

<comp id="380" class="1005" name="loop_index_i_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="1"/>
<pin id="382" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="loop_index_i (phireg) "/>
</bind>
</comp>

<comp id="384" class="1004" name="loop_index_i_phi_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="1"/>
<pin id="386" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="8" slack="0"/>
<pin id="388" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="389" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index_i/24 "/>
</bind>
</comp>

<comp id="391" class="1005" name="bh_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="1"/>
<pin id="393" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="bh (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="bh_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="3" slack="1"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="1" slack="1"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bh/39 "/>
</bind>
</comp>

<comp id="403" class="1005" name="h_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="3" slack="1"/>
<pin id="405" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="407" class="1004" name="h_phi_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="3" slack="1"/>
<pin id="409" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="1" slack="1"/>
<pin id="411" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/56 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="0" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="0" index="2" bw="62" slack="11"/>
<pin id="419" dir="0" index="3" bw="32" slack="0"/>
<pin id="420" dir="0" index="4" bw="32" slack="0"/>
<pin id="421" dir="0" index="5" bw="32" slack="0"/>
<pin id="422" dir="0" index="6" bw="32" slack="0"/>
<pin id="423" dir="0" index="7" bw="32" slack="0"/>
<pin id="424" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln106/35 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_conv3_Pipeline_IN_ROW_COL_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="0" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="0" index="2" bw="32" slack="0"/>
<pin id="436" dir="0" index="3" bw="32" slack="0"/>
<pin id="437" dir="0" index="4" bw="32" slack="0"/>
<pin id="438" dir="0" index="5" bw="32" slack="0"/>
<pin id="439" dir="0" index="6" bw="32" slack="0"/>
<pin id="440" dir="0" index="7" bw="32" slack="0"/>
<pin id="441" dir="0" index="8" bw="32" slack="0"/>
<pin id="442" dir="0" index="9" bw="32" slack="0"/>
<pin id="443" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/37 "/>
</bind>
</comp>

<comp id="454" class="1004" name="grp_conv3_Pipeline_RELU_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="0" slack="0"/>
<pin id="456" dir="0" index="1" bw="3" slack="0"/>
<pin id="457" dir="0" index="2" bw="32" slack="15"/>
<pin id="458" dir="0" index="3" bw="32" slack="0"/>
<pin id="459" dir="0" index="4" bw="32" slack="0"/>
<pin id="460" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln123/39 "/>
</bind>
</comp>

<comp id="465" class="1004" name="grp_conv3_Pipeline_4_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="0" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="0"/>
<pin id="468" dir="0" index="2" bw="62" slack="2"/>
<pin id="469" dir="0" index="3" bw="3" slack="2"/>
<pin id="470" dir="0" index="4" bw="32" slack="0"/>
<pin id="471" dir="0" index="5" bw="32" slack="0"/>
<pin id="472" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln136/41 "/>
</bind>
</comp>

<comp id="478" class="1004" name="grp_conv3_Pipeline_RELU1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="0" slack="0"/>
<pin id="480" dir="0" index="1" bw="3" slack="8"/>
<pin id="481" dir="0" index="2" bw="32" slack="23"/>
<pin id="482" dir="0" index="3" bw="32" slack="0"/>
<pin id="483" dir="0" index="4" bw="32" slack="0"/>
<pin id="484" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln126/47 "/>
</bind>
</comp>

<comp id="488" class="1004" name="grp_conv3_Pipeline_6_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="0" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="0" index="2" bw="62" slack="2"/>
<pin id="492" dir="0" index="3" bw="3" slack="10"/>
<pin id="493" dir="0" index="4" bw="32" slack="0"/>
<pin id="494" dir="0" index="5" bw="32" slack="0"/>
<pin id="495" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln136/49 "/>
</bind>
</comp>

<comp id="500" class="1004" name="grp_conv3_Pipeline_CLEARW_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="0" slack="0"/>
<pin id="502" dir="0" index="1" bw="3" slack="0"/>
<pin id="503" dir="0" index="2" bw="32" slack="0"/>
<pin id="504" dir="0" index="3" bw="32" slack="0"/>
<pin id="505" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/56 "/>
</bind>
</comp>

<comp id="510" class="1004" name="grp_conv3_Pipeline_CLEARW2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="0" slack="0"/>
<pin id="512" dir="0" index="1" bw="3" slack="0"/>
<pin id="513" dir="0" index="2" bw="32" slack="0"/>
<pin id="514" dir="0" index="3" bw="32" slack="0"/>
<pin id="515" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/58 "/>
</bind>
</comp>

<comp id="519" class="1004" name="grp_conv3_Pipeline_CLEARW3_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="0" slack="0"/>
<pin id="521" dir="0" index="1" bw="3" slack="1"/>
<pin id="522" dir="0" index="2" bw="32" slack="0"/>
<pin id="523" dir="0" index="3" bw="32" slack="0"/>
<pin id="524" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln63/60 "/>
</bind>
</comp>

<comp id="528" class="1005" name="reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i3_addr_read_1 i3_addr_read "/>
</bind>
</comp>

<comp id="532" class="1004" name="trunc_ln_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="62" slack="0"/>
<pin id="534" dir="0" index="1" bw="64" slack="0"/>
<pin id="535" dir="0" index="2" bw="3" slack="0"/>
<pin id="536" dir="0" index="3" bw="7" slack="0"/>
<pin id="537" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sext_ln106_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="62" slack="0"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln106/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="w3_addr_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="0" index="1" bw="62" slack="0"/>
<pin id="549" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w3_addr/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln32_store_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="0"/>
<pin id="554" dir="0" index="1" bw="8" slack="0"/>
<pin id="555" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="h_2_load_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="8" slack="1"/>
<pin id="559" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_2/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="icmp_ln32_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="zext_ln119_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="0"/>
<pin id="568" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln119_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="1" index="1" bw="9" slack="14"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln119_1/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="add_ln78_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="23" slack="0"/>
<pin id="576" dir="0" index="1" bw="19" slack="0"/>
<pin id="577" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_1/3 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln90_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="6" slack="0"/>
<pin id="582" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/3 "/>
</bind>
</comp>

<comp id="584" class="1004" name="tmp_s_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="9" slack="0"/>
<pin id="586" dir="0" index="1" bw="6" slack="0"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="592" class="1004" name="zext_ln90_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="9" slack="0"/>
<pin id="594" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_1/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="add_ln90_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="9" slack="0"/>
<pin id="598" dir="0" index="1" bw="6" slack="0"/>
<pin id="599" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="icmp_ln78_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="6" slack="0"/>
<pin id="604" dir="0" index="1" bw="6" slack="0"/>
<pin id="605" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln78_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="6" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln79_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="23" slack="0"/>
<pin id="616" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/3 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln90_2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="4" slack="0"/>
<pin id="620" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_2/4 "/>
</bind>
</comp>

<comp id="622" class="1004" name="add_ln90_1_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="10" slack="1"/>
<pin id="624" dir="0" index="1" bw="4" slack="0"/>
<pin id="625" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_1/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="trunc_ln90_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="10" slack="0"/>
<pin id="629" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="p_shl_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="0"/>
<pin id="633" dir="0" index="1" bw="9" slack="0"/>
<pin id="634" dir="0" index="2" bw="1" slack="0"/>
<pin id="635" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="p_shl1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="11" slack="0"/>
<pin id="641" dir="0" index="1" bw="10" slack="0"/>
<pin id="642" dir="0" index="2" bw="1" slack="0"/>
<pin id="643" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln90_3_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="11" slack="0"/>
<pin id="649" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_3/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="add_ln90_2_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="0"/>
<pin id="653" dir="0" index="1" bw="11" slack="0"/>
<pin id="654" dir="1" index="2" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_2/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="icmp_ln79_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="4" slack="0"/>
<pin id="659" dir="0" index="1" bw="4" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="add_ln79_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="4" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/4 "/>
</bind>
</comp>

<comp id="669" class="1004" name="add_ln82_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="4" slack="0"/>
<pin id="671" dir="0" index="1" bw="2" slack="0"/>
<pin id="672" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/4 "/>
</bind>
</comp>

<comp id="675" class="1004" name="sext_ln82_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="4" slack="0"/>
<pin id="677" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln82/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="add_ln82_1_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="4" slack="0"/>
<pin id="681" dir="0" index="1" bw="8" slack="2"/>
<pin id="682" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_1/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="10" slack="0"/>
<pin id="687" dir="0" index="2" bw="5" slack="0"/>
<pin id="688" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="icmp_ln56_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="10" slack="0"/>
<pin id="694" dir="0" index="1" bw="9" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/4 "/>
</bind>
</comp>

<comp id="698" class="1004" name="tmp_33_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="1" slack="0"/>
<pin id="700" dir="0" index="1" bw="10" slack="0"/>
<pin id="701" dir="0" index="2" bw="5" slack="0"/>
<pin id="702" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_33/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="select_ln55_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="0"/>
<pin id="708" dir="0" index="1" bw="1" slack="0"/>
<pin id="709" dir="0" index="2" bw="9" slack="0"/>
<pin id="710" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln55/4 "/>
</bind>
</comp>

<comp id="714" class="1004" name="or_ln55_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="1" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln55/4 "/>
</bind>
</comp>

<comp id="720" class="1004" name="hclamp_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="9" slack="0"/>
<pin id="723" dir="0" index="2" bw="10" slack="0"/>
<pin id="724" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="hclamp/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="shl_ln_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="20" slack="0"/>
<pin id="730" dir="0" index="1" bw="10" slack="0"/>
<pin id="731" dir="0" index="2" bw="1" slack="0"/>
<pin id="732" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="shl_ln84_1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="12" slack="0"/>
<pin id="738" dir="0" index="1" bw="10" slack="0"/>
<pin id="739" dir="0" index="2" bw="1" slack="0"/>
<pin id="740" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln84_1/4 "/>
</bind>
</comp>

<comp id="744" class="1004" name="sext_ln84_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="12" slack="0"/>
<pin id="746" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="sub_ln84_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="20" slack="0"/>
<pin id="750" dir="0" index="1" bw="12" slack="0"/>
<pin id="751" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln84/4 "/>
</bind>
</comp>

<comp id="754" class="1004" name="sext_ln84_2_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="20" slack="0"/>
<pin id="756" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84_2/4 "/>
</bind>
</comp>

<comp id="758" class="1004" name="add_ln84_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="20" slack="0"/>
<pin id="760" dir="0" index="1" bw="64" slack="3"/>
<pin id="761" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/4 "/>
</bind>
</comp>

<comp id="763" class="1004" name="add_ln84_1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="64" slack="0"/>
<pin id="765" dir="0" index="1" bw="23" slack="1"/>
<pin id="766" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_1/4 "/>
</bind>
</comp>

<comp id="768" class="1004" name="trunc_ln2_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="62" slack="0"/>
<pin id="770" dir="0" index="1" bw="64" slack="0"/>
<pin id="771" dir="0" index="2" bw="3" slack="0"/>
<pin id="772" dir="0" index="3" bw="7" slack="0"/>
<pin id="773" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/4 "/>
</bind>
</comp>

<comp id="778" class="1004" name="sext_ln84_1_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="62" slack="0"/>
<pin id="780" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln84_1/4 "/>
</bind>
</comp>

<comp id="782" class="1004" name="i3_addr_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="0" index="1" bw="62" slack="0"/>
<pin id="785" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr/4 "/>
</bind>
</comp>

<comp id="788" class="1004" name="add_ln85_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="64" slack="0"/>
<pin id="790" dir="0" index="1" bw="11" slack="0"/>
<pin id="791" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/4 "/>
</bind>
</comp>

<comp id="794" class="1004" name="trunc_ln3_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="62" slack="0"/>
<pin id="796" dir="0" index="1" bw="64" slack="0"/>
<pin id="797" dir="0" index="2" bw="3" slack="0"/>
<pin id="798" dir="0" index="3" bw="7" slack="0"/>
<pin id="799" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/4 "/>
</bind>
</comp>

<comp id="804" class="1004" name="sext_ln85_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="62" slack="0"/>
<pin id="806" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln85/4 "/>
</bind>
</comp>

<comp id="808" class="1004" name="i3_addr_1_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="0"/>
<pin id="810" dir="0" index="1" bw="62" slack="0"/>
<pin id="811" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i3_addr_1/4 "/>
</bind>
</comp>

<comp id="814" class="1004" name="left_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="1"/>
<pin id="816" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="left/14 "/>
</bind>
</comp>

<comp id="818" class="1004" name="right_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="right/14 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln90_4_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="2" slack="0"/>
<pin id="824" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_4/15 "/>
</bind>
</comp>

<comp id="826" class="1004" name="add_ln90_3_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="16" slack="11"/>
<pin id="828" dir="0" index="1" bw="2" slack="0"/>
<pin id="829" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_3/15 "/>
</bind>
</comp>

<comp id="831" class="1004" name="zext_ln90_5_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="16" slack="0"/>
<pin id="833" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90_5/15 "/>
</bind>
</comp>

<comp id="836" class="1004" name="zext_ln88_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="2" slack="0"/>
<pin id="838" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/15 "/>
</bind>
</comp>

<comp id="840" class="1004" name="icmp_ln88_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="2" slack="0"/>
<pin id="842" dir="0" index="1" bw="2" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/15 "/>
</bind>
</comp>

<comp id="846" class="1004" name="add_ln88_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="2" slack="0"/>
<pin id="848" dir="0" index="1" bw="1" slack="0"/>
<pin id="849" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/15 "/>
</bind>
</comp>

<comp id="852" class="1004" name="add_ln91_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="2" slack="0"/>
<pin id="854" dir="0" index="1" bw="8" slack="0"/>
<pin id="855" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/15 "/>
</bind>
</comp>

<comp id="858" class="1004" name="zext_ln91_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="0"/>
<pin id="860" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/15 "/>
</bind>
</comp>

<comp id="862" class="1004" name="add_ln91_1_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="16" slack="11"/>
<pin id="864" dir="0" index="1" bw="8" slack="0"/>
<pin id="865" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91_1/15 "/>
</bind>
</comp>

<comp id="867" class="1004" name="zext_ln91_1_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="16" slack="0"/>
<pin id="869" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91_1/15 "/>
</bind>
</comp>

<comp id="872" class="1004" name="loop_index_i_cast_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="8" slack="0"/>
<pin id="874" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_i_cast/24 "/>
</bind>
</comp>

<comp id="876" class="1004" name="exitcond477_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="0"/>
<pin id="878" dir="0" index="1" bw="1" slack="0"/>
<pin id="879" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond477/24 "/>
</bind>
</comp>

<comp id="882" class="1004" name="empty_75_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="8" slack="0"/>
<pin id="884" dir="0" index="1" bw="1" slack="0"/>
<pin id="885" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_75/24 "/>
</bind>
</comp>

<comp id="888" class="1004" name="arrayidx36612_sum_i_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="8" slack="0"/>
<pin id="890" dir="0" index="1" bw="3" slack="0"/>
<pin id="891" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arrayidx36612_sum_i/24 "/>
</bind>
</comp>

<comp id="894" class="1004" name="empty_77_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="9" slack="0"/>
<pin id="896" dir="0" index="1" bw="9" slack="0"/>
<pin id="897" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_77/24 "/>
</bind>
</comp>

<comp id="900" class="1004" name="empty_78_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="8" slack="0"/>
<pin id="902" dir="0" index="1" bw="8" slack="0"/>
<pin id="903" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="empty_78/24 "/>
</bind>
</comp>

<comp id="906" class="1004" name="p_cast796_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="0"/>
<pin id="908" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast796/24 "/>
</bind>
</comp>

<comp id="910" class="1004" name="empty_79_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="0" index="1" bw="9" slack="0"/>
<pin id="913" dir="0" index="2" bw="8" slack="0"/>
<pin id="914" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_79/24 "/>
</bind>
</comp>

<comp id="918" class="1004" name="p_cast794_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="9" slack="0"/>
<pin id="920" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast794/24 "/>
</bind>
</comp>

<comp id="922" class="1004" name="empty_80_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="16" slack="20"/>
<pin id="924" dir="0" index="1" bw="9" slack="0"/>
<pin id="925" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_80/24 "/>
</bind>
</comp>

<comp id="927" class="1004" name="arrayidx36612_sum_i_cast_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="9" slack="0"/>
<pin id="929" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayidx36612_sum_i_cast/24 "/>
</bind>
</comp>

<comp id="931" class="1004" name="mul84_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="9" slack="0"/>
<pin id="933" dir="0" index="1" bw="11" slack="0"/>
<pin id="934" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul84/24 "/>
</bind>
</comp>

<comp id="937" class="1004" name="tmp_34_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="1" slack="0"/>
<pin id="939" dir="0" index="1" bw="19" slack="0"/>
<pin id="940" dir="0" index="2" bw="6" slack="0"/>
<pin id="941" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_34/24 "/>
</bind>
</comp>

<comp id="945" class="1004" name="empty_76_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="1"/>
<pin id="947" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_76/26 "/>
</bind>
</comp>

<comp id="951" class="1004" name="p_cast797_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="16" slack="2"/>
<pin id="953" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast797/26 "/>
</bind>
</comp>

<comp id="956" class="1004" name="icmp_ln123_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="3" slack="0"/>
<pin id="958" dir="0" index="1" bw="3" slack="0"/>
<pin id="959" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/39 "/>
</bind>
</comp>

<comp id="962" class="1004" name="zext_ln123_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="3" slack="0"/>
<pin id="964" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/39 "/>
</bind>
</comp>

<comp id="966" class="1004" name="add_ln126_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="3" slack="0"/>
<pin id="968" dir="0" index="1" bw="8" slack="14"/>
<pin id="969" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126/39 "/>
</bind>
</comp>

<comp id="971" class="1004" name="shl_ln1_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="19" slack="0"/>
<pin id="973" dir="0" index="1" bw="9" slack="0"/>
<pin id="974" dir="0" index="2" bw="1" slack="0"/>
<pin id="975" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/39 "/>
</bind>
</comp>

<comp id="979" class="1004" name="zext_ln126_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="19" slack="0"/>
<pin id="981" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126/39 "/>
</bind>
</comp>

<comp id="983" class="1004" name="shl_ln126_1_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="11" slack="0"/>
<pin id="985" dir="0" index="1" bw="9" slack="0"/>
<pin id="986" dir="0" index="2" bw="1" slack="0"/>
<pin id="987" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln126_1/39 "/>
</bind>
</comp>

<comp id="991" class="1004" name="zext_ln126_1_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="11" slack="0"/>
<pin id="993" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_1/39 "/>
</bind>
</comp>

<comp id="995" class="1004" name="sub_ln126_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="19" slack="0"/>
<pin id="997" dir="0" index="1" bw="11" slack="0"/>
<pin id="998" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln126/39 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="sext_ln126_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="20" slack="0"/>
<pin id="1003" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln126/39 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="add_ln126_1_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="20" slack="0"/>
<pin id="1007" dir="0" index="1" bw="64" slack="15"/>
<pin id="1008" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_1/39 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="trunc_ln6_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="62" slack="0"/>
<pin id="1012" dir="0" index="1" bw="64" slack="0"/>
<pin id="1013" dir="0" index="2" bw="3" slack="0"/>
<pin id="1014" dir="0" index="3" bw="7" slack="0"/>
<pin id="1015" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/39 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="or_ln126_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="3" slack="0"/>
<pin id="1022" dir="0" index="1" bw="1" slack="0"/>
<pin id="1023" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln126/39 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="zext_ln126_2_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="3" slack="0"/>
<pin id="1028" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_2/39 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="add_ln126_2_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="3" slack="0"/>
<pin id="1032" dir="0" index="1" bw="8" slack="14"/>
<pin id="1033" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_2/39 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="shl_ln126_2_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="19" slack="0"/>
<pin id="1037" dir="0" index="1" bw="9" slack="0"/>
<pin id="1038" dir="0" index="2" bw="1" slack="0"/>
<pin id="1039" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln126_2/39 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="zext_ln126_3_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="19" slack="0"/>
<pin id="1045" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_3/39 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="shl_ln126_3_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="11" slack="0"/>
<pin id="1049" dir="0" index="1" bw="9" slack="0"/>
<pin id="1050" dir="0" index="2" bw="1" slack="0"/>
<pin id="1051" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln126_3/39 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="zext_ln126_4_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="11" slack="0"/>
<pin id="1057" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln126_4/39 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="sub_ln126_1_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="19" slack="0"/>
<pin id="1061" dir="0" index="1" bw="11" slack="0"/>
<pin id="1062" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln126_1/39 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="sext_ln126_1_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="20" slack="0"/>
<pin id="1067" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln126_1/39 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="add_ln126_3_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="20" slack="0"/>
<pin id="1071" dir="0" index="1" bw="64" slack="15"/>
<pin id="1072" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln126_3/39 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="sext_ln136_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="62" slack="1"/>
<pin id="1076" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln136/40 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="o_addr_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="0"/>
<pin id="1079" dir="0" index="1" bw="62" slack="0"/>
<pin id="1080" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_addr/40 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="icmp_ln123_1_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="3" slack="8"/>
<pin id="1086" dir="0" index="1" bw="3" slack="0"/>
<pin id="1087" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123_1/47 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="trunc_ln136_1_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="62" slack="0"/>
<pin id="1091" dir="0" index="1" bw="64" slack="8"/>
<pin id="1092" dir="0" index="2" bw="3" slack="0"/>
<pin id="1093" dir="0" index="3" bw="7" slack="0"/>
<pin id="1094" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln136_1/47 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="add_ln123_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="3" slack="8"/>
<pin id="1100" dir="0" index="1" bw="3" slack="0"/>
<pin id="1101" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/47 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="sext_ln136_1_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="62" slack="1"/>
<pin id="1106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln136_1/48 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="o_addr_1_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="0"/>
<pin id="1109" dir="0" index="1" bw="62" slack="0"/>
<pin id="1110" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="o_addr_1/48 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="icmp_ln63_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="3" slack="0"/>
<pin id="1116" dir="0" index="1" bw="3" slack="0"/>
<pin id="1117" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/56 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="add_ln63_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="3" slack="2"/>
<pin id="1122" dir="0" index="1" bw="1" slack="0"/>
<pin id="1123" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/58 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="add_ln63_1_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="3" slack="3"/>
<pin id="1129" dir="0" index="1" bw="3" slack="0"/>
<pin id="1130" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_1/59 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="icmp_ln63_1_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="3" slack="0"/>
<pin id="1135" dir="0" index="1" bw="3" slack="0"/>
<pin id="1136" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63_1/59 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="add_ln63_2_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="3" slack="3"/>
<pin id="1141" dir="0" index="1" bw="3" slack="0"/>
<pin id="1142" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_2/59 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="add_ln32_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="1147" dir="0" index="1" bw="4" slack="0"/>
<pin id="1148" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/59 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="store_ln32_store_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="8" slack="0"/>
<pin id="1152" dir="0" index="1" bw="8" slack="27"/>
<pin id="1153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/59 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="h_1_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="8" slack="0"/>
<pin id="1157" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="output_ftmap_read_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="64" slack="15"/>
<pin id="1164" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="1168" class="1005" name="conv3_biases_0_0_val_read_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="32" slack="15"/>
<pin id="1170" dir="1" index="1" bw="32" slack="15"/>
</pin_list>
<bind>
<opset="conv3_biases_0_0_val_read "/>
</bind>
</comp>

<comp id="1174" class="1005" name="input_ftmap_read_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="64" slack="3"/>
<pin id="1176" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="1179" class="1005" name="trunc_ln_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="62" slack="11"/>
<pin id="1181" dir="1" index="1" bw="62" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1184" class="1005" name="w3_addr_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="3"/>
<pin id="1186" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="w3_addr "/>
</bind>
</comp>

<comp id="1195" class="1005" name="zext_ln119_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="10" slack="2"/>
<pin id="1197" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln119 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="zext_ln119_1_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="9" slack="14"/>
<pin id="1202" dir="1" index="1" bw="9" slack="14"/>
</pin_list>
<bind>
<opset="zext_ln119_1 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="add_ln78_1_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="23" slack="0"/>
<pin id="1208" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opset="add_ln78_1 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="add_ln90_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="10" slack="1"/>
<pin id="1213" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln90 "/>
</bind>
</comp>

<comp id="1219" class="1005" name="add_ln78_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="6" slack="0"/>
<pin id="1221" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln78 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="zext_ln79_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="64" slack="1"/>
<pin id="1226" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln79 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="add_ln90_2_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="16" slack="11"/>
<pin id="1231" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="add_ln90_2 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="add_ln79_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="4" slack="0"/>
<pin id="1241" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="i3_addr_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="32" slack="1"/>
<pin id="1246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i3_addr "/>
</bind>
</comp>

<comp id="1250" class="1005" name="i3_addr_1_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="32" slack="2"/>
<pin id="1252" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i3_addr_1 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="left_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="32" slack="1"/>
<pin id="1258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="left "/>
</bind>
</comp>

<comp id="1261" class="1005" name="right_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="32" slack="1"/>
<pin id="1263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="right "/>
</bind>
</comp>

<comp id="1269" class="1005" name="add_ln88_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="2" slack="0"/>
<pin id="1271" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln88 "/>
</bind>
</comp>

<comp id="1277" class="1005" name="empty_75_reg_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="8" slack="0"/>
<pin id="1279" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="empty_75 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="empty_80_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="16" slack="2"/>
<pin id="1284" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="empty_80 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="tmp_34_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="1" slack="2"/>
<pin id="1289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="1291" class="1005" name="icmp_ln123_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="1" slack="8"/>
<pin id="1293" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln123 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="trunc_ln6_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="62" slack="1"/>
<pin id="1297" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="1301" class="1005" name="or_ln126_reg_1301">
<pin_list>
<pin id="1302" dir="0" index="0" bw="3" slack="8"/>
<pin id="1303" dir="1" index="1" bw="3" slack="8"/>
</pin_list>
<bind>
<opset="or_ln126 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="add_ln126_3_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="64" slack="8"/>
<pin id="1310" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="add_ln126_3 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="o_addr_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="32" slack="3"/>
<pin id="1315" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o_addr "/>
</bind>
</comp>

<comp id="1321" class="1005" name="trunc_ln136_1_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="62" slack="1"/>
<pin id="1323" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln136_1 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="add_ln123_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="3" slack="1"/>
<pin id="1329" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln123 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="o_addr_1_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="32" slack="3"/>
<pin id="1334" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="o_addr_1 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="icmp_ln63_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="1" slack="3"/>
<pin id="1339" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="1341" class="1005" name="add_ln63_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="3" slack="1"/>
<pin id="1343" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="add_ln63_1_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="3" slack="1"/>
<pin id="1348" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63_1 "/>
</bind>
</comp>

<comp id="1354" class="1005" name="add_ln63_2_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="3" slack="1"/>
<pin id="1356" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="219"><net_src comp="32" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="58" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="60" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="8" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="58" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="6" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="58" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="2" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="130" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="130" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="32" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="262"><net_src comp="132" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="132" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="150" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="269"><net_src comp="152" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="270"><net_src comp="168" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="276"><net_src comp="150" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="172" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="283"><net_src comp="188" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="152" pin="0"/><net_sink comp="278" pin=2"/></net>

<net id="285"><net_src comp="192" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="291"><net_src comp="188" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="152" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="293"><net_src comp="192" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="299"><net_src comp="14" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="138" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="16" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="138" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="294" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="301" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="14" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="138" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="16" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="138" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="320" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="335"><net_src comp="327" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="339"><net_src comp="80" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="350"><net_src comp="82" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="361"><net_src comp="98" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="372"><net_src comp="126" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="379"><net_src comp="369" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="383"><net_src comp="68" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="394"><net_src comp="88" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="402"><net_src comp="395" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="406"><net_src comp="88" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="413"><net_src comp="403" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="414"><net_src comp="407" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="425"><net_src comp="174" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="426"><net_src comp="4" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="427"><net_src comp="18" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="428"><net_src comp="20" pin="0"/><net_sink comp="415" pin=4"/></net>

<net id="429"><net_src comp="22" pin="0"/><net_sink comp="415" pin=5"/></net>

<net id="430"><net_src comp="24" pin="0"/><net_sink comp="415" pin=6"/></net>

<net id="431"><net_src comp="26" pin="0"/><net_sink comp="415" pin=7"/></net>

<net id="444"><net_src comp="176" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="445"><net_src comp="28" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="446"><net_src comp="18" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="447"><net_src comp="20" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="448"><net_src comp="22" pin="0"/><net_sink comp="432" pin=4"/></net>

<net id="449"><net_src comp="24" pin="0"/><net_sink comp="432" pin=5"/></net>

<net id="450"><net_src comp="26" pin="0"/><net_sink comp="432" pin=6"/></net>

<net id="451"><net_src comp="14" pin="0"/><net_sink comp="432" pin=7"/></net>

<net id="452"><net_src comp="16" pin="0"/><net_sink comp="432" pin=8"/></net>

<net id="453"><net_src comp="30" pin="0"/><net_sink comp="432" pin=9"/></net>

<net id="461"><net_src comp="180" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="395" pin="4"/><net_sink comp="454" pin=1"/></net>

<net id="463"><net_src comp="28" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="464"><net_src comp="30" pin="0"/><net_sink comp="454" pin=4"/></net>

<net id="473"><net_src comp="190" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="10" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="391" pin="1"/><net_sink comp="465" pin=3"/></net>

<net id="476"><net_src comp="28" pin="0"/><net_sink comp="465" pin=4"/></net>

<net id="477"><net_src comp="30" pin="0"/><net_sink comp="465" pin=5"/></net>

<net id="485"><net_src comp="198" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="28" pin="0"/><net_sink comp="478" pin=3"/></net>

<net id="487"><net_src comp="30" pin="0"/><net_sink comp="478" pin=4"/></net>

<net id="496"><net_src comp="202" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="10" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="28" pin="0"/><net_sink comp="488" pin=4"/></net>

<net id="499"><net_src comp="30" pin="0"/><net_sink comp="488" pin=5"/></net>

<net id="506"><net_src comp="204" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="407" pin="4"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="28" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="509"><net_src comp="30" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="516"><net_src comp="206" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="28" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="518"><net_src comp="30" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="525"><net_src comp="214" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="28" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="527"><net_src comp="30" pin="0"/><net_sink comp="519" pin=3"/></net>

<net id="531"><net_src comp="258" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="538"><net_src comp="62" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="232" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="540"><net_src comp="64" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="541"><net_src comp="66" pin="0"/><net_sink comp="532" pin=3"/></net>

<net id="545"><net_src comp="532" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="4" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="542" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="68" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="564"><net_src comp="557" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="70" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="569"><net_src comp="557" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="557" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="351" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="84" pin="0"/><net_sink comp="574" pin=1"/></net>

<net id="583"><net_src comp="340" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="589"><net_src comp="86" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="340" pin="4"/><net_sink comp="584" pin=1"/></net>

<net id="591"><net_src comp="88" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="595"><net_src comp="584" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="600"><net_src comp="592" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="580" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="340" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="607"><net_src comp="90" pin="0"/><net_sink comp="602" pin=1"/></net>

<net id="612"><net_src comp="340" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="92" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="617"><net_src comp="351" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="362" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="626"><net_src comp="618" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="630"><net_src comp="622" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="636"><net_src comp="100" pin="0"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="627" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="102" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="644"><net_src comp="104" pin="0"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="622" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="646"><net_src comp="106" pin="0"/><net_sink comp="639" pin=2"/></net>

<net id="650"><net_src comp="639" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="631" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="647" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="362" pin="4"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="108" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="362" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="110" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="362" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="112" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="678"><net_src comp="669" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="675" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="689"><net_src comp="114" pin="0"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="679" pin="2"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="116" pin="0"/><net_sink comp="684" pin=2"/></net>

<net id="696"><net_src comp="679" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="118" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="703"><net_src comp="114" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="679" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="116" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="711"><net_src comp="698" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="120" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="118" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="718"><net_src comp="684" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="692" pin="2"/><net_sink comp="714" pin=1"/></net>

<net id="725"><net_src comp="714" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="706" pin="3"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="679" pin="2"/><net_sink comp="720" pin=2"/></net>

<net id="733"><net_src comp="122" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="734"><net_src comp="720" pin="3"/><net_sink comp="728" pin=1"/></net>

<net id="735"><net_src comp="120" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="741"><net_src comp="124" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="742"><net_src comp="720" pin="3"/><net_sink comp="736" pin=1"/></net>

<net id="743"><net_src comp="126" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="747"><net_src comp="736" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="752"><net_src comp="728" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="753"><net_src comp="744" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="757"><net_src comp="748" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="754" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="767"><net_src comp="758" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="774"><net_src comp="62" pin="0"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="763" pin="2"/><net_sink comp="768" pin=1"/></net>

<net id="776"><net_src comp="64" pin="0"/><net_sink comp="768" pin=2"/></net>

<net id="777"><net_src comp="66" pin="0"/><net_sink comp="768" pin=3"/></net>

<net id="781"><net_src comp="768" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="786"><net_src comp="0" pin="0"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="778" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="763" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="128" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="800"><net_src comp="62" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="788" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="802"><net_src comp="64" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="803"><net_src comp="66" pin="0"/><net_sink comp="794" pin=3"/></net>

<net id="807"><net_src comp="794" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="812"><net_src comp="0" pin="0"/><net_sink comp="808" pin=0"/></net>

<net id="813"><net_src comp="804" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="817"><net_src comp="528" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="821"><net_src comp="263" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="373" pin="4"/><net_sink comp="822" pin=0"/></net>

<net id="830"><net_src comp="822" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="834"><net_src comp="826" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="839"><net_src comp="373" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="844"><net_src comp="373" pin="4"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="140" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="373" pin="4"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="142" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="856"><net_src comp="836" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="148" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="861"><net_src comp="852" pin="2"/><net_sink comp="858" pin=0"/></net>

<net id="866"><net_src comp="858" pin="1"/><net_sink comp="862" pin=1"/></net>

<net id="870"><net_src comp="862" pin="2"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="875"><net_src comp="384" pin="4"/><net_sink comp="872" pin=0"/></net>

<net id="880"><net_src comp="384" pin="4"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="70" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="886"><net_src comp="384" pin="4"/><net_sink comp="882" pin=0"/></net>

<net id="887"><net_src comp="154" pin="0"/><net_sink comp="882" pin=1"/></net>

<net id="892"><net_src comp="872" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="156" pin="0"/><net_sink comp="888" pin=1"/></net>

<net id="898"><net_src comp="888" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="158" pin="0"/><net_sink comp="894" pin=1"/></net>

<net id="904"><net_src comp="384" pin="4"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="160" pin="0"/><net_sink comp="900" pin=1"/></net>

<net id="909"><net_src comp="900" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="915"><net_src comp="894" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="916"><net_src comp="888" pin="2"/><net_sink comp="910" pin=1"/></net>

<net id="917"><net_src comp="906" pin="1"/><net_sink comp="910" pin=2"/></net>

<net id="921"><net_src comp="910" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="926"><net_src comp="918" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="930"><net_src comp="888" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="935"><net_src comp="927" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="162" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="942"><net_src comp="164" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="943"><net_src comp="931" pin="2"/><net_sink comp="937" pin=1"/></net>

<net id="944"><net_src comp="166" pin="0"/><net_sink comp="937" pin=2"/></net>

<net id="948"><net_src comp="528" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="954"><net_src comp="951" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="960"><net_src comp="395" pin="4"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="178" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="965"><net_src comp="395" pin="4"/><net_sink comp="962" pin=0"/></net>

<net id="970"><net_src comp="962" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="976"><net_src comp="182" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="977"><net_src comp="966" pin="2"/><net_sink comp="971" pin=1"/></net>

<net id="978"><net_src comp="120" pin="0"/><net_sink comp="971" pin=2"/></net>

<net id="982"><net_src comp="971" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="988"><net_src comp="184" pin="0"/><net_sink comp="983" pin=0"/></net>

<net id="989"><net_src comp="966" pin="2"/><net_sink comp="983" pin=1"/></net>

<net id="990"><net_src comp="126" pin="0"/><net_sink comp="983" pin=2"/></net>

<net id="994"><net_src comp="983" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="999"><net_src comp="979" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1000"><net_src comp="991" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1004"><net_src comp="995" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1009"><net_src comp="1001" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1016"><net_src comp="62" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1017"><net_src comp="1005" pin="2"/><net_sink comp="1010" pin=1"/></net>

<net id="1018"><net_src comp="64" pin="0"/><net_sink comp="1010" pin=2"/></net>

<net id="1019"><net_src comp="66" pin="0"/><net_sink comp="1010" pin=3"/></net>

<net id="1024"><net_src comp="395" pin="4"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="186" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1029"><net_src comp="1020" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1034"><net_src comp="1026" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1040"><net_src comp="182" pin="0"/><net_sink comp="1035" pin=0"/></net>

<net id="1041"><net_src comp="1030" pin="2"/><net_sink comp="1035" pin=1"/></net>

<net id="1042"><net_src comp="120" pin="0"/><net_sink comp="1035" pin=2"/></net>

<net id="1046"><net_src comp="1035" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1052"><net_src comp="184" pin="0"/><net_sink comp="1047" pin=0"/></net>

<net id="1053"><net_src comp="1030" pin="2"/><net_sink comp="1047" pin=1"/></net>

<net id="1054"><net_src comp="126" pin="0"/><net_sink comp="1047" pin=2"/></net>

<net id="1058"><net_src comp="1047" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1063"><net_src comp="1043" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1064"><net_src comp="1055" pin="1"/><net_sink comp="1059" pin=1"/></net>

<net id="1068"><net_src comp="1059" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1073"><net_src comp="1065" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1081"><net_src comp="10" pin="0"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="1074" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1083"><net_src comp="1077" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="1088"><net_src comp="178" pin="0"/><net_sink comp="1084" pin=1"/></net>

<net id="1095"><net_src comp="62" pin="0"/><net_sink comp="1089" pin=0"/></net>

<net id="1096"><net_src comp="64" pin="0"/><net_sink comp="1089" pin=2"/></net>

<net id="1097"><net_src comp="66" pin="0"/><net_sink comp="1089" pin=3"/></net>

<net id="1102"><net_src comp="391" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="200" pin="0"/><net_sink comp="1098" pin=1"/></net>

<net id="1111"><net_src comp="10" pin="0"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="1104" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1113"><net_src comp="1107" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="1118"><net_src comp="407" pin="4"/><net_sink comp="1114" pin=0"/></net>

<net id="1119"><net_src comp="178" pin="0"/><net_sink comp="1114" pin=1"/></net>

<net id="1124"><net_src comp="403" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="186" pin="0"/><net_sink comp="1120" pin=1"/></net>

<net id="1126"><net_src comp="1120" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="1131"><net_src comp="403" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1132"><net_src comp="200" pin="0"/><net_sink comp="1127" pin=1"/></net>

<net id="1137"><net_src comp="1127" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="178" pin="0"/><net_sink comp="1133" pin=1"/></net>

<net id="1143"><net_src comp="403" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1144"><net_src comp="210" pin="0"/><net_sink comp="1139" pin=1"/></net>

<net id="1149"><net_src comp="212" pin="0"/><net_sink comp="1145" pin=1"/></net>

<net id="1154"><net_src comp="1145" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1158"><net_src comp="216" pin="1"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="1160"><net_src comp="1155" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="1161"><net_src comp="1155" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="1165"><net_src comp="220" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1167"><net_src comp="1162" pin="1"/><net_sink comp="1069" pin=1"/></net>

<net id="1171"><net_src comp="226" pin="2"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="1173"><net_src comp="1168" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="1177"><net_src comp="238" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="1182"><net_src comp="532" pin="4"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="1187"><net_src comp="546" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="1198"><net_src comp="566" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="1203"><net_src comp="570" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="1205"><net_src comp="1200" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1209"><net_src comp="574" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1214"><net_src comp="596" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1222"><net_src comp="608" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="1227"><net_src comp="614" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="1232"><net_src comp="651" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="1234"><net_src comp="1229" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1235"><net_src comp="1229" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="1242"><net_src comp="663" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="1247"><net_src comp="782" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="1249"><net_src comp="1244" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="1253"><net_src comp="808" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1255"><net_src comp="1250" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="1259"><net_src comp="814" pin="1"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="1264"><net_src comp="818" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="1272"><net_src comp="846" pin="2"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="1280"><net_src comp="882" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1281"><net_src comp="1277" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="1285"><net_src comp="922" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1290"><net_src comp="937" pin="3"/><net_sink comp="1287" pin=0"/></net>

<net id="1294"><net_src comp="956" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1298"><net_src comp="1010" pin="4"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1300"><net_src comp="1295" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="1304"><net_src comp="1020" pin="2"/><net_sink comp="1301" pin=0"/></net>

<net id="1305"><net_src comp="1301" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1306"><net_src comp="1301" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="1307"><net_src comp="1301" pin="1"/><net_sink comp="488" pin=3"/></net>

<net id="1311"><net_src comp="1069" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1316"><net_src comp="1077" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="1324"><net_src comp="1089" pin="4"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1326"><net_src comp="1321" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="1330"><net_src comp="1098" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="1335"><net_src comp="1107" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="1340"><net_src comp="1114" pin="2"/><net_sink comp="1337" pin=0"/></net>

<net id="1344"><net_src comp="1120" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="1349"><net_src comp="1127" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="1357"><net_src comp="1139" pin="2"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="407" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o | {40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_i_1 | {15 26 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_i | {15 26 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_w_4 | {35 36 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_w_3 | {35 36 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_w_2 | {35 36 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_w_1 | {35 36 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_w | {35 36 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_o_1 | {37 38 39 40 47 48 56 57 58 59 60 61 }
	Port: conv3_float_255_255_float_32_5_5_float_float_255_255_o | {37 38 39 40 47 48 56 57 58 59 60 61 }
 - Input state : 
	Port: conv3 : i3 | {5 6 7 8 9 10 11 12 13 14 16 17 18 19 20 21 22 23 25 }
	Port: conv3 : input_ftmap | {1 }
	Port: conv3 : w3 | {27 28 29 30 31 32 33 34 35 36 }
	Port: conv3 : conv3_weights | {1 }
	Port: conv3 : conv3_biases_0_0_val | {1 }
	Port: conv3 : output_ftmap | {1 }
	Port: conv3 : conv3_float_255_255_float_32_5_5_float_float_255_255_i_1 | {37 38 }
	Port: conv3 : conv3_float_255_255_float_32_5_5_float_float_255_255_i | {37 38 }
	Port: conv3 : conv3_float_255_255_float_32_5_5_float_float_255_255_w_4 | {37 38 }
	Port: conv3 : conv3_float_255_255_float_32_5_5_float_float_255_255_w_3 | {37 38 }
	Port: conv3 : conv3_float_255_255_float_32_5_5_float_float_255_255_w_2 | {37 38 }
	Port: conv3 : conv3_float_255_255_float_32_5_5_float_float_255_255_w_1 | {37 38 }
	Port: conv3 : conv3_float_255_255_float_32_5_5_float_float_255_255_w | {37 38 }
	Port: conv3 : conv3_float_255_255_float_32_5_5_float_float_255_255_o_1 | {37 38 39 40 41 42 47 48 49 50 }
	Port: conv3 : conv3_float_255_255_float_32_5_5_float_float_255_255_o | {37 38 39 40 41 42 47 48 49 50 }
  - Chain level:
	State 1
		sext_ln106 : 1
		w3_addr : 2
		store_ln32 : 1
	State 2
		icmp_ln32 : 1
		br_ln32 : 2
		zext_ln119 : 1
		zext_ln119_1 : 1
	State 3
		add_ln78_1 : 1
		zext_ln90 : 1
		tmp_s : 1
		zext_ln90_1 : 2
		add_ln90 : 3
		icmp_ln78 : 1
		add_ln78 : 1
		br_ln78 : 2
		zext_ln79 : 1
	State 4
		zext_ln90_2 : 1
		add_ln90_1 : 2
		trunc_ln90 : 3
		p_shl : 4
		p_shl1 : 3
		zext_ln90_3 : 4
		add_ln90_2 : 5
		icmp_ln79 : 1
		add_ln79 : 1
		br_ln79 : 2
		add_ln82 : 1
		sext_ln82 : 2
		add_ln82_1 : 3
		tmp : 4
		icmp_ln56 : 4
		tmp_33 : 4
		select_ln55 : 5
		or_ln55 : 5
		hclamp : 6
		shl_ln : 7
		shl_ln84_1 : 7
		sext_ln84 : 8
		sub_ln84 : 9
		sext_ln84_2 : 10
		add_ln84 : 11
		add_ln84_1 : 12
		trunc_ln2 : 13
		sext_ln84_1 : 14
		i3_addr : 15
		add_ln85 : 13
		trunc_ln3 : 14
		sext_ln85 : 15
		i3_addr_1 : 16
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		zext_ln90_4 : 1
		add_ln90_3 : 2
		zext_ln90_5 : 3
		conv3_float_255_255_float_32_5_5_float_float_255_255_i_102 : 4
		zext_ln88 : 1
		icmp_ln88 : 1
		add_ln88 : 1
		br_ln88 : 2
		add_ln91 : 2
		zext_ln91 : 3
		add_ln91_1 : 4
		zext_ln91_1 : 5
		conv3_float_255_255_float_32_5_5_float_float_255_255_i_103 : 6
		store_ln90 : 5
		store_ln91 : 7
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		loop_index_i_cast : 1
		exitcond477 : 1
		empty_75 : 1
		br_ln0 : 2
		arrayidx36612_sum_i : 2
		empty_77 : 3
		empty_78 : 1
		p_cast796 : 1
		empty_79 : 4
		p_cast794 : 5
		empty_80 : 6
		arrayidx36612_sum_i_cast : 3
		mul84 : 4
		tmp_34 : 5
	State 25
	State 26
		conv3_float_255_255_float_32_5_5_float_float_255_255_i_104 : 1
		conv3_float_255_255_float_32_5_5_float_float_255_255_i_105 : 1
		store_ln84 : 2
		store_ln84 : 2
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
		icmp_ln123 : 1
		br_ln123 : 2
		zext_ln123 : 1
		call_ln123 : 1
		add_ln126 : 2
		shl_ln1 : 3
		zext_ln126 : 4
		shl_ln126_1 : 3
		zext_ln126_1 : 4
		sub_ln126 : 5
		sext_ln126 : 6
		add_ln126_1 : 7
		trunc_ln6 : 8
		or_ln126 : 1
		zext_ln126_2 : 1
		add_ln126_2 : 2
		shl_ln126_2 : 3
		zext_ln126_3 : 4
		shl_ln126_3 : 3
		zext_ln126_4 : 4
		sub_ln126_1 : 5
		sext_ln126_1 : 6
		add_ln126_3 : 7
	State 40
		o_addr : 1
		empty_82 : 2
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
		br_ln123 : 1
	State 48
		o_addr_1 : 1
		empty_84 : 2
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
		icmp_ln63 : 1
		br_ln63 : 2
		call_ln63 : 1
	State 57
	State 58
		call_ln63 : 1
	State 59
		icmp_ln63_1 : 1
		br_ln63 : 2
		store_ln32 : 1
	State 60
	State 61


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          | grp_conv3_Pipeline_WEIGHTI_WEIGHTK_L_fu_415 |    0    |    0    |   126   |   168   |
|          |     grp_conv3_Pipeline_IN_ROW_COL_fu_432    |    13   | 15.3278 |   4308  |   3393  |
|          |        grp_conv3_Pipeline_RELU_fu_454       |    2    |  1.708  |   355   |   338   |
|          |         grp_conv3_Pipeline_4_fu_465         |    0    |  0.854  |   158   |    57   |
|   call   |       grp_conv3_Pipeline_RELU1_fu_478       |    2    |  1.708  |   355   |   338   |
|          |         grp_conv3_Pipeline_6_fu_488         |    0    |  0.854  |   158   |    57   |
|          |       grp_conv3_Pipeline_CLEARW_fu_500      |    0    |    0    |    8    |    30   |
|          |      grp_conv3_Pipeline_CLEARW2_fu_510      |    0    |    0    |    8    |    30   |
|          |      grp_conv3_Pipeline_CLEARW3_fu_519      |    0    |    0    |    8    |    30   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              add_ln78_1_fu_574              |    0    |    0    |    0    |    30   |
|          |               add_ln90_fu_596               |    0    |    0    |    0    |    16   |
|          |               add_ln78_fu_608               |    0    |    0    |    0    |    13   |
|          |              add_ln90_1_fu_622              |    0    |    0    |    0    |    17   |
|          |              add_ln90_2_fu_651              |    0    |    0    |    0    |    23   |
|          |               add_ln79_fu_663               |    0    |    0    |    0    |    12   |
|          |               add_ln82_fu_669               |    0    |    0    |    0    |    12   |
|          |              add_ln82_1_fu_679              |    0    |    0    |    0    |    15   |
|          |               add_ln84_fu_758               |    0    |    0    |    0    |    64   |
|          |              add_ln84_1_fu_763              |    0    |    0    |    0    |    64   |
|          |               add_ln85_fu_788               |    0    |    0    |    0    |    71   |
|          |              add_ln90_3_fu_826              |    0    |    0    |    0    |    23   |
|          |               add_ln88_fu_846               |    0    |    0    |    0    |    9    |
|    add   |               add_ln91_fu_852               |    0    |    0    |    0    |    15   |
|          |              add_ln91_1_fu_862              |    0    |    0    |    0    |    23   |
|          |               empty_75_fu_882               |    0    |    0    |    0    |    15   |
|          |          arrayidx36612_sum_i_fu_888         |    0    |    0    |    0    |    15   |
|          |               empty_80_fu_922               |    0    |    0    |    0    |    23   |
|          |               add_ln126_fu_966              |    0    |    0    |    0    |    15   |
|          |             add_ln126_1_fu_1005             |    0    |    0    |    0    |    71   |
|          |             add_ln126_2_fu_1030             |    0    |    0    |    0    |    15   |
|          |             add_ln126_3_fu_1069             |    0    |    0    |    0    |    71   |
|          |              add_ln123_fu_1098              |    0    |    0    |    0    |    10   |
|          |               add_ln63_fu_1120              |    0    |    0    |    0    |    10   |
|          |              add_ln63_1_fu_1127             |    0    |    0    |    0    |    10   |
|          |              add_ln63_2_fu_1139             |    0    |    0    |    0    |    10   |
|          |               add_ln32_fu_1145              |    0    |    0    |    0    |    15   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               icmp_ln32_fu_560              |    0    |    0    |    0    |    15   |
|          |               icmp_ln78_fu_602              |    0    |    0    |    0    |    13   |
|          |               icmp_ln79_fu_657              |    0    |    0    |    0    |    12   |
|          |               icmp_ln56_fu_692              |    0    |    0    |    0    |    17   |
|          |               icmp_ln88_fu_840              |    0    |    0    |    0    |    9    |
|   icmp   |              exitcond477_fu_876             |    0    |    0    |    0    |    15   |
|          |               empty_77_fu_894               |    0    |    0    |    0    |    16   |
|          |              icmp_ln123_fu_956              |    0    |    0    |    0    |    10   |
|          |             icmp_ln123_1_fu_1084            |    0    |    0    |    0    |    10   |
|          |              icmp_ln63_fu_1114              |    0    |    0    |    0    |    10   |
|          |             icmp_ln63_1_fu_1133             |    0    |    0    |    0    |    10   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               sub_ln84_fu_748               |    0    |    0    |    0    |    27   |
|    sub   |               sub_ln126_fu_995              |    0    |    0    |    0    |    26   |
|          |             sub_ln126_1_fu_1059             |    0    |    0    |    0    |    26   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              select_ln55_fu_706             |    0    |    0    |    0    |    9    |
|  select  |                hclamp_fu_720                |    0    |    0    |    0    |    10   |
|          |               empty_79_fu_910               |    0    |    0    |    0    |    9    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    xor   |               empty_78_fu_900               |    0    |    0    |    0    |    8    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    mul   |                 mul84_fu_931                |    1    |    0    |    0    |    5    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    or    |                or_ln55_fu_714               |    0    |    0    |    0    |    2    |
|          |               or_ln126_fu_1020              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |        output_ftmap_read_read_fu_220        |    0    |    0    |    0    |    0    |
|          |    conv3_biases_0_0_val_read_read_fu_226    |    0    |    0    |    0    |    0    |
|   read   |        conv3_weights_read_read_fu_232       |    0    |    0    |    0    |    0    |
|          |         input_ftmap_read_read_fu_238        |    0    |    0    |    0    |    0    |
|          |               grp_read_fu_258               |    0    |    0    |    0    |    0    |
|          |          i3_addr_1_read_read_fu_263         |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              grp_readreq_fu_244             |    0    |    0    |    0    |    0    |
|  readreq |              grp_readreq_fu_251             |    0    |    0    |    0    |    0    |
|          |              grp_readreq_fu_271             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
| writeresp|             grp_writeresp_fu_278            |    0    |    0    |    0    |    0    |
|          |             grp_writeresp_fu_286            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               trunc_ln_fu_532               |    0    |    0    |    0    |    0    |
|          |               trunc_ln2_fu_768              |    0    |    0    |    0    |    0    |
|partselect|               trunc_ln3_fu_794              |    0    |    0    |    0    |    0    |
|          |              trunc_ln6_fu_1010              |    0    |    0    |    0    |    0    |
|          |            trunc_ln136_1_fu_1089            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              sext_ln106_fu_542              |    0    |    0    |    0    |    0    |
|          |               sext_ln82_fu_675              |    0    |    0    |    0    |    0    |
|          |               sext_ln84_fu_744              |    0    |    0    |    0    |    0    |
|          |              sext_ln84_2_fu_754             |    0    |    0    |    0    |    0    |
|          |              sext_ln84_1_fu_778             |    0    |    0    |    0    |    0    |
|   sext   |               sext_ln85_fu_804              |    0    |    0    |    0    |    0    |
|          |               p_cast796_fu_906              |    0    |    0    |    0    |    0    |
|          |              sext_ln126_fu_1001             |    0    |    0    |    0    |    0    |
|          |             sext_ln126_1_fu_1065            |    0    |    0    |    0    |    0    |
|          |              sext_ln136_fu_1074             |    0    |    0    |    0    |    0    |
|          |             sext_ln136_1_fu_1104            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              zext_ln119_fu_566              |    0    |    0    |    0    |    0    |
|          |             zext_ln119_1_fu_570             |    0    |    0    |    0    |    0    |
|          |               zext_ln90_fu_580              |    0    |    0    |    0    |    0    |
|          |              zext_ln90_1_fu_592             |    0    |    0    |    0    |    0    |
|          |               zext_ln79_fu_614              |    0    |    0    |    0    |    0    |
|          |              zext_ln90_2_fu_618             |    0    |    0    |    0    |    0    |
|          |              zext_ln90_3_fu_647             |    0    |    0    |    0    |    0    |
|          |              zext_ln90_4_fu_822             |    0    |    0    |    0    |    0    |
|          |              zext_ln90_5_fu_831             |    0    |    0    |    0    |    0    |
|          |               zext_ln88_fu_836              |    0    |    0    |    0    |    0    |
|   zext   |               zext_ln91_fu_858              |    0    |    0    |    0    |    0    |
|          |              zext_ln91_1_fu_867             |    0    |    0    |    0    |    0    |
|          |           loop_index_i_cast_fu_872          |    0    |    0    |    0    |    0    |
|          |               p_cast794_fu_918              |    0    |    0    |    0    |    0    |
|          |       arrayidx36612_sum_i_cast_fu_927       |    0    |    0    |    0    |    0    |
|          |               p_cast797_fu_951              |    0    |    0    |    0    |    0    |
|          |              zext_ln123_fu_962              |    0    |    0    |    0    |    0    |
|          |              zext_ln126_fu_979              |    0    |    0    |    0    |    0    |
|          |             zext_ln126_1_fu_991             |    0    |    0    |    0    |    0    |
|          |             zext_ln126_2_fu_1026            |    0    |    0    |    0    |    0    |
|          |             zext_ln126_3_fu_1043            |    0    |    0    |    0    |    0    |
|          |             zext_ln126_4_fu_1055            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                 tmp_s_fu_584                |    0    |    0    |    0    |    0    |
|          |                 p_shl_fu_631                |    0    |    0    |    0    |    0    |
|          |                p_shl1_fu_639                |    0    |    0    |    0    |    0    |
|          |                shl_ln_fu_728                |    0    |    0    |    0    |    0    |
|bitconcatenate|              shl_ln84_1_fu_736              |    0    |    0    |    0    |    0    |
|          |                shl_ln1_fu_971               |    0    |    0    |    0    |    0    |
|          |              shl_ln126_1_fu_983             |    0    |    0    |    0    |    0    |
|          |             shl_ln126_2_fu_1035             |    0    |    0    |    0    |    0    |
|          |             shl_ln126_3_fu_1047             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   trunc  |              trunc_ln90_fu_627              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                  tmp_fu_684                 |    0    |    0    |    0    |    0    |
| bitselect|                tmp_33_fu_698                |    0    |    0    |    0    |    0    |
|          |                tmp_34_fu_937                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    18   | 20.4518 |   5484  |   5387  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|        add_ln123_reg_1327        |    3   |
|       add_ln126_3_reg_1308       |   64   |
|        add_ln63_1_reg_1346       |    3   |
|        add_ln63_2_reg_1354       |    3   |
|         add_ln63_reg_1341        |    3   |
|        add_ln78_1_reg_1206       |   23   |
|         add_ln78_reg_1219        |    6   |
|         add_ln79_reg_1239        |    4   |
|         add_ln88_reg_1269        |    2   |
|        add_ln90_2_reg_1229       |   16   |
|         add_ln90_reg_1211        |   10   |
|           bh_1_reg_358           |    4   |
|            bh_reg_391            |    3   |
|            bin_reg_336           |    6   |
|conv3_biases_0_0_val_read_reg_1168|   32   |
|         empty_75_reg_1277        |    8   |
|         empty_80_reg_1282        |   16   |
|           h_1_reg_1155           |    8   |
|             h_reg_403            |    3   |
|        i3_addr_1_reg_1250        |   32   |
|         i3_addr_reg_1244         |   32   |
|        icmp_ln123_reg_1291       |    1   |
|        icmp_ln63_reg_1337        |    1   |
|     input_ftmap_read_reg_1174    |   64   |
|           left_reg_1256          |   32   |
|       loop_index_i_reg_380       |    8   |
|         o_addr_1_reg_1332        |   32   |
|          o_addr_reg_1313         |   32   |
|         or_ln126_reg_1301        |    3   |
|    output_ftmap_read_reg_1162    |   64   |
|             p_reg_369            |    2   |
|          phi_mul_reg_347         |   23   |
|              reg_528             |   32   |
|          right_reg_1261          |   32   |
|          tmp_34_reg_1287         |    1   |
|      trunc_ln136_1_reg_1321      |   62   |
|        trunc_ln6_reg_1295        |   62   |
|         trunc_ln_reg_1179        |   62   |
|         w3_addr_reg_1184         |   32   |
|       zext_ln119_1_reg_1200      |    9   |
|        zext_ln119_reg_1195       |   10   |
|        zext_ln79_reg_1224        |   64   |
+----------------------------------+--------+
|               Total              |   909  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
|         grp_readreq_fu_244        |  p0  |   2  |   1  |    2   |
|         grp_readreq_fu_244        |  p2  |   2  |   9  |   18   |
|          grp_read_fu_258          |  p0  |   2  |  32  |   64   |
|        grp_writeresp_fu_278       |  p0  |   2  |   1  |    2   |
|        grp_writeresp_fu_278       |  p1  |   2  |  32  |   64   ||    9    |
|        grp_writeresp_fu_286       |  p0  |   2  |   1  |    2   |
|        grp_writeresp_fu_286       |  p1  |   2  |  32  |   64   ||    9    |
|         grp_access_fu_308         |  p0  |   2  |  16  |   32   ||    9    |
|         grp_access_fu_308         |  p1  |   2  |  32  |   64   ||    9    |
|         grp_access_fu_314         |  p0  |   2  |  16  |   32   ||    9    |
|         grp_access_fu_314         |  p1  |   2  |  32  |   64   ||    9    |
|             bh_reg_391            |  p0  |   2  |   3  |    6   ||    9    |
|             h_reg_403             |  p0  |   2  |   3  |    6   ||    9    |
| grp_conv3_Pipeline_CLEARW2_fu_510 |  p1  |   2  |   3  |    6   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   426  ||  5.978  ||    81   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |   20   |  5484  |  5387  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   81   |
|  Register |    -   |    -   |   909  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |   26   |  6393  |  5468  |
+-----------+--------+--------+--------+--------+
