// Seed: 1024543113
module module_0 #(
    parameter id_3 = 32'd72
);
  tri1 id_1;
  logic id_2, _id_3;
  wire id_4;
  assign id_1 = -1;
  wire [1 : -1 'b0] id_5, id_6;
endmodule
module module_1 (
    output wand id_0,
    input supply0 id_1,
    input wand id_2,
    output tri1 id_3,
    output supply1 id_4,
    output tri1 id_5,
    output wire id_6,
    output wire id_7,
    input wor id_8,
    input wire id_9,
    input wire id_10,
    output tri0 id_11
    , id_18,
    output supply1 id_12
    , id_19,
    input supply0 id_13,
    output tri id_14,
    output supply1 id_15,
    input tri0 id_16
);
  always_latch begin : LABEL_0
    $clog2(40);
    ;
  end
  module_0 modCall_1 ();
endmodule
