#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x21d1f40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x21cf5f0 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x21d0270 .functor NOT 1, L_0x2247b00, C4<0>, C4<0>, C4<0>;
L_0x21e9860 .functor XOR 8, L_0x2247690, L_0x2247850, C4<00000000>, C4<00000000>;
L_0x221fd90 .functor XOR 8, L_0x21e9860, L_0x2247990, C4<00000000>, C4<00000000>;
v0x2245270_0 .net *"_ivl_10", 7 0, L_0x2247990;  1 drivers
v0x2245370_0 .net *"_ivl_12", 7 0, L_0x221fd90;  1 drivers
v0x2245450_0 .net *"_ivl_2", 7 0, L_0x22475f0;  1 drivers
v0x2245510_0 .net *"_ivl_4", 7 0, L_0x2247690;  1 drivers
v0x22455f0_0 .net *"_ivl_6", 7 0, L_0x2247850;  1 drivers
v0x2245720_0 .net *"_ivl_8", 7 0, L_0x21e9860;  1 drivers
v0x2245800_0 .net "areset", 0 0, L_0x21d0680;  1 drivers
v0x22458a0_0 .var "clk", 0 0;
v0x2245940_0 .net "predict_history_dut", 6 0, v0x2244600_0;  1 drivers
v0x2245a90_0 .net "predict_history_ref", 6 0, L_0x2247460;  1 drivers
v0x2245b30_0 .net "predict_pc", 6 0, L_0x22466f0;  1 drivers
v0x2245bd0_0 .net "predict_taken_dut", 0 0, v0x2244840_0;  1 drivers
v0x2245c70_0 .net "predict_taken_ref", 0 0, L_0x22472a0;  1 drivers
v0x2245d10_0 .net "predict_valid", 0 0, v0x22419e0_0;  1 drivers
v0x2245db0_0 .var/2u "stats1", 223 0;
v0x2245e50_0 .var/2u "strobe", 0 0;
v0x2245f10_0 .net "tb_match", 0 0, L_0x2247b00;  1 drivers
v0x22460c0_0 .net "tb_mismatch", 0 0, L_0x21d0270;  1 drivers
v0x2246160_0 .net "train_history", 6 0, L_0x2246ca0;  1 drivers
v0x2246220_0 .net "train_mispredicted", 0 0, L_0x2246b40;  1 drivers
v0x22462c0_0 .net "train_pc", 6 0, L_0x2246e30;  1 drivers
v0x2246380_0 .net "train_taken", 0 0, L_0x2246920;  1 drivers
v0x2246420_0 .net "train_valid", 0 0, v0x2242360_0;  1 drivers
v0x22464c0_0 .net "wavedrom_enable", 0 0, v0x2242430_0;  1 drivers
v0x2246560_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x22424d0_0;  1 drivers
v0x2246600_0 .net "wavedrom_title", 511 0, v0x22425b0_0;  1 drivers
L_0x22475f0 .concat [ 7 1 0 0], L_0x2247460, L_0x22472a0;
L_0x2247690 .concat [ 7 1 0 0], L_0x2247460, L_0x22472a0;
L_0x2247850 .concat [ 7 1 0 0], v0x2244600_0, v0x2244840_0;
L_0x2247990 .concat [ 7 1 0 0], L_0x2247460, L_0x22472a0;
L_0x2247b00 .cmp/eeq 8, L_0x22475f0, L_0x221fd90;
S_0x21d3fb0 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x21cf5f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x221ea30 .param/l "LNT" 0 3 22, C4<01>;
P_0x221ea70 .param/l "LT" 0 3 22, C4<10>;
P_0x221eab0 .param/l "SNT" 0 3 22, C4<00>;
P_0x221eaf0 .param/l "ST" 0 3 22, C4<11>;
P_0x221eb30 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x21d0b60 .functor XOR 7, v0x223fb80_0, L_0x22466f0, C4<0000000>, C4<0000000>;
L_0x21faaf0 .functor XOR 7, L_0x2246ca0, L_0x2246e30, C4<0000000>, C4<0000000>;
v0x220d420_0 .net *"_ivl_11", 0 0, L_0x22471b0;  1 drivers
L_0x7f47b1b011c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x220d6f0_0 .net *"_ivl_12", 0 0, L_0x7f47b1b011c8;  1 drivers
L_0x7f47b1b01210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x21d02e0_0 .net *"_ivl_16", 6 0, L_0x7f47b1b01210;  1 drivers
v0x21d0520_0 .net *"_ivl_4", 1 0, L_0x2246fc0;  1 drivers
v0x21d06f0_0 .net *"_ivl_6", 8 0, L_0x22470c0;  1 drivers
L_0x7f47b1b01180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x21d0c50_0 .net *"_ivl_9", 1 0, L_0x7f47b1b01180;  1 drivers
v0x223f860_0 .net "areset", 0 0, L_0x21d0680;  alias, 1 drivers
v0x223f920_0 .net "clk", 0 0, v0x22458a0_0;  1 drivers
v0x223f9e0 .array "pht", 0 127, 1 0;
v0x223faa0_0 .net "predict_history", 6 0, L_0x2247460;  alias, 1 drivers
v0x223fb80_0 .var "predict_history_r", 6 0;
v0x223fc60_0 .net "predict_index", 6 0, L_0x21d0b60;  1 drivers
v0x223fd40_0 .net "predict_pc", 6 0, L_0x22466f0;  alias, 1 drivers
v0x223fe20_0 .net "predict_taken", 0 0, L_0x22472a0;  alias, 1 drivers
v0x223fee0_0 .net "predict_valid", 0 0, v0x22419e0_0;  alias, 1 drivers
v0x223ffa0_0 .net "train_history", 6 0, L_0x2246ca0;  alias, 1 drivers
v0x2240080_0 .net "train_index", 6 0, L_0x21faaf0;  1 drivers
v0x2240160_0 .net "train_mispredicted", 0 0, L_0x2246b40;  alias, 1 drivers
v0x2240220_0 .net "train_pc", 6 0, L_0x2246e30;  alias, 1 drivers
v0x2240300_0 .net "train_taken", 0 0, L_0x2246920;  alias, 1 drivers
v0x22403c0_0 .net "train_valid", 0 0, v0x2242360_0;  alias, 1 drivers
E_0x21e04e0 .event posedge, v0x223f860_0, v0x223f920_0;
L_0x2246fc0 .array/port v0x223f9e0, L_0x22470c0;
L_0x22470c0 .concat [ 7 2 0 0], L_0x21d0b60, L_0x7f47b1b01180;
L_0x22471b0 .part L_0x2246fc0, 1, 1;
L_0x22472a0 .functor MUXZ 1, L_0x7f47b1b011c8, L_0x22471b0, v0x22419e0_0, C4<>;
L_0x2247460 .functor MUXZ 7, L_0x7f47b1b01210, v0x223fb80_0, v0x22419e0_0, C4<>;
S_0x21f9e20 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 30, 3 30 0, S_0x21d3fb0;
 .timescale -12 -12;
v0x220d000_0 .var/i "i", 31 0;
S_0x22405e0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x21cf5f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x2240790 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x21d0680 .functor BUFZ 1, v0x2241ab0_0, C4<0>, C4<0>, C4<0>;
L_0x7f47b1b010a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2241270_0 .net *"_ivl_10", 0 0, L_0x7f47b1b010a8;  1 drivers
L_0x7f47b1b010f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2241350_0 .net *"_ivl_14", 6 0, L_0x7f47b1b010f0;  1 drivers
L_0x7f47b1b01138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2241430_0 .net *"_ivl_18", 6 0, L_0x7f47b1b01138;  1 drivers
L_0x7f47b1b01018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x22414f0_0 .net *"_ivl_2", 6 0, L_0x7f47b1b01018;  1 drivers
L_0x7f47b1b01060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x22415d0_0 .net *"_ivl_6", 0 0, L_0x7f47b1b01060;  1 drivers
v0x2241700_0 .net "areset", 0 0, L_0x21d0680;  alias, 1 drivers
v0x22417a0_0 .net "clk", 0 0, v0x22458a0_0;  alias, 1 drivers
v0x2241870_0 .net "predict_pc", 6 0, L_0x22466f0;  alias, 1 drivers
v0x2241940_0 .var "predict_pc_r", 6 0;
v0x22419e0_0 .var "predict_valid", 0 0;
v0x2241ab0_0 .var "reset", 0 0;
v0x2241b50_0 .net "tb_match", 0 0, L_0x2247b00;  alias, 1 drivers
v0x2241c10_0 .net "train_history", 6 0, L_0x2246ca0;  alias, 1 drivers
v0x2241d00_0 .var "train_history_r", 6 0;
v0x2241dc0_0 .net "train_mispredicted", 0 0, L_0x2246b40;  alias, 1 drivers
v0x2241e90_0 .var "train_mispredicted_r", 0 0;
v0x2241f30_0 .net "train_pc", 6 0, L_0x2246e30;  alias, 1 drivers
v0x2242130_0 .var "train_pc_r", 6 0;
v0x22421f0_0 .net "train_taken", 0 0, L_0x2246920;  alias, 1 drivers
v0x22422c0_0 .var "train_taken_r", 0 0;
v0x2242360_0 .var "train_valid", 0 0;
v0x2242430_0 .var "wavedrom_enable", 0 0;
v0x22424d0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x22425b0_0 .var "wavedrom_title", 511 0;
E_0x21df980/0 .event negedge, v0x223f920_0;
E_0x21df980/1 .event posedge, v0x223f920_0;
E_0x21df980 .event/or E_0x21df980/0, E_0x21df980/1;
L_0x22466f0 .functor MUXZ 7, L_0x7f47b1b01018, v0x2241940_0, v0x22419e0_0, C4<>;
L_0x2246920 .functor MUXZ 1, L_0x7f47b1b01060, v0x22422c0_0, v0x2242360_0, C4<>;
L_0x2246b40 .functor MUXZ 1, L_0x7f47b1b010a8, v0x2241e90_0, v0x2242360_0, C4<>;
L_0x2246ca0 .functor MUXZ 7, L_0x7f47b1b010f0, v0x2241d00_0, v0x2242360_0, C4<>;
L_0x2246e30 .functor MUXZ 7, L_0x7f47b1b01138, v0x2242130_0, v0x2242360_0, C4<>;
S_0x2240850 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x22405e0;
 .timescale -12 -12;
v0x2240ab0_0 .var/2u "arfail", 0 0;
v0x2240b90_0 .var "async", 0 0;
v0x2240c50_0 .var/2u "datafail", 0 0;
v0x2240cf0_0 .var/2u "srfail", 0 0;
E_0x21df730 .event posedge, v0x223f920_0;
E_0x21c29f0 .event negedge, v0x223f920_0;
TD_tb.stim1.reset_test ;
    %wait E_0x21df730;
    %wait E_0x21df730;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2241ab0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21df730;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x21c29f0;
    %load/vec4 v0x2241b50_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2240c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2241ab0_0, 0;
    %wait E_0x21df730;
    %load/vec4 v0x2241b50_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2240ab0_0, 0, 1;
    %wait E_0x21df730;
    %load/vec4 v0x2241b50_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2240cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2241ab0_0, 0;
    %load/vec4 v0x2240cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x2240ab0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x2240b90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x2240c50_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x2240b90_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x2240db0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x22405e0;
 .timescale -12 -12;
v0x2240fb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2241090 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x22405e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2242830 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x21cf5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x2243280_0 .net "areset", 0 0, L_0x21d0680;  alias, 1 drivers
v0x2243390_0 .net "clk", 0 0, v0x22458a0_0;  alias, 1 drivers
v0x22434a0_0 .var "global_history", 6 0;
v0x2243540 .array "pht", 0 127, 1 0;
v0x2244600_0 .var "predict_history", 6 0;
v0x2244730_0 .net "predict_pc", 6 0, L_0x22466f0;  alias, 1 drivers
v0x2244840_0 .var "predict_taken", 0 0;
v0x2244900_0 .net "predict_valid", 0 0, v0x22419e0_0;  alias, 1 drivers
v0x22449f0_0 .net "train_history", 6 0, L_0x2246ca0;  alias, 1 drivers
v0x2244ab0_0 .net "train_mispredicted", 0 0, L_0x2246b40;  alias, 1 drivers
v0x2244ba0_0 .net "train_pc", 6 0, L_0x2246e30;  alias, 1 drivers
v0x2244cb0_0 .net "train_taken", 0 0, L_0x2246920;  alias, 1 drivers
v0x2244da0_0 .net "train_valid", 0 0, v0x2242360_0;  alias, 1 drivers
v0x2243540_0 .array/port v0x2243540, 0;
E_0x2224f20/0 .event anyedge, v0x223fee0_0, v0x22434a0_0, v0x223fd40_0, v0x2243540_0;
v0x2243540_1 .array/port v0x2243540, 1;
v0x2243540_2 .array/port v0x2243540, 2;
v0x2243540_3 .array/port v0x2243540, 3;
v0x2243540_4 .array/port v0x2243540, 4;
E_0x2224f20/1 .event anyedge, v0x2243540_1, v0x2243540_2, v0x2243540_3, v0x2243540_4;
v0x2243540_5 .array/port v0x2243540, 5;
v0x2243540_6 .array/port v0x2243540, 6;
v0x2243540_7 .array/port v0x2243540, 7;
v0x2243540_8 .array/port v0x2243540, 8;
E_0x2224f20/2 .event anyedge, v0x2243540_5, v0x2243540_6, v0x2243540_7, v0x2243540_8;
v0x2243540_9 .array/port v0x2243540, 9;
v0x2243540_10 .array/port v0x2243540, 10;
v0x2243540_11 .array/port v0x2243540, 11;
v0x2243540_12 .array/port v0x2243540, 12;
E_0x2224f20/3 .event anyedge, v0x2243540_9, v0x2243540_10, v0x2243540_11, v0x2243540_12;
v0x2243540_13 .array/port v0x2243540, 13;
v0x2243540_14 .array/port v0x2243540, 14;
v0x2243540_15 .array/port v0x2243540, 15;
v0x2243540_16 .array/port v0x2243540, 16;
E_0x2224f20/4 .event anyedge, v0x2243540_13, v0x2243540_14, v0x2243540_15, v0x2243540_16;
v0x2243540_17 .array/port v0x2243540, 17;
v0x2243540_18 .array/port v0x2243540, 18;
v0x2243540_19 .array/port v0x2243540, 19;
v0x2243540_20 .array/port v0x2243540, 20;
E_0x2224f20/5 .event anyedge, v0x2243540_17, v0x2243540_18, v0x2243540_19, v0x2243540_20;
v0x2243540_21 .array/port v0x2243540, 21;
v0x2243540_22 .array/port v0x2243540, 22;
v0x2243540_23 .array/port v0x2243540, 23;
v0x2243540_24 .array/port v0x2243540, 24;
E_0x2224f20/6 .event anyedge, v0x2243540_21, v0x2243540_22, v0x2243540_23, v0x2243540_24;
v0x2243540_25 .array/port v0x2243540, 25;
v0x2243540_26 .array/port v0x2243540, 26;
v0x2243540_27 .array/port v0x2243540, 27;
v0x2243540_28 .array/port v0x2243540, 28;
E_0x2224f20/7 .event anyedge, v0x2243540_25, v0x2243540_26, v0x2243540_27, v0x2243540_28;
v0x2243540_29 .array/port v0x2243540, 29;
v0x2243540_30 .array/port v0x2243540, 30;
v0x2243540_31 .array/port v0x2243540, 31;
v0x2243540_32 .array/port v0x2243540, 32;
E_0x2224f20/8 .event anyedge, v0x2243540_29, v0x2243540_30, v0x2243540_31, v0x2243540_32;
v0x2243540_33 .array/port v0x2243540, 33;
v0x2243540_34 .array/port v0x2243540, 34;
v0x2243540_35 .array/port v0x2243540, 35;
v0x2243540_36 .array/port v0x2243540, 36;
E_0x2224f20/9 .event anyedge, v0x2243540_33, v0x2243540_34, v0x2243540_35, v0x2243540_36;
v0x2243540_37 .array/port v0x2243540, 37;
v0x2243540_38 .array/port v0x2243540, 38;
v0x2243540_39 .array/port v0x2243540, 39;
v0x2243540_40 .array/port v0x2243540, 40;
E_0x2224f20/10 .event anyedge, v0x2243540_37, v0x2243540_38, v0x2243540_39, v0x2243540_40;
v0x2243540_41 .array/port v0x2243540, 41;
v0x2243540_42 .array/port v0x2243540, 42;
v0x2243540_43 .array/port v0x2243540, 43;
v0x2243540_44 .array/port v0x2243540, 44;
E_0x2224f20/11 .event anyedge, v0x2243540_41, v0x2243540_42, v0x2243540_43, v0x2243540_44;
v0x2243540_45 .array/port v0x2243540, 45;
v0x2243540_46 .array/port v0x2243540, 46;
v0x2243540_47 .array/port v0x2243540, 47;
v0x2243540_48 .array/port v0x2243540, 48;
E_0x2224f20/12 .event anyedge, v0x2243540_45, v0x2243540_46, v0x2243540_47, v0x2243540_48;
v0x2243540_49 .array/port v0x2243540, 49;
v0x2243540_50 .array/port v0x2243540, 50;
v0x2243540_51 .array/port v0x2243540, 51;
v0x2243540_52 .array/port v0x2243540, 52;
E_0x2224f20/13 .event anyedge, v0x2243540_49, v0x2243540_50, v0x2243540_51, v0x2243540_52;
v0x2243540_53 .array/port v0x2243540, 53;
v0x2243540_54 .array/port v0x2243540, 54;
v0x2243540_55 .array/port v0x2243540, 55;
v0x2243540_56 .array/port v0x2243540, 56;
E_0x2224f20/14 .event anyedge, v0x2243540_53, v0x2243540_54, v0x2243540_55, v0x2243540_56;
v0x2243540_57 .array/port v0x2243540, 57;
v0x2243540_58 .array/port v0x2243540, 58;
v0x2243540_59 .array/port v0x2243540, 59;
v0x2243540_60 .array/port v0x2243540, 60;
E_0x2224f20/15 .event anyedge, v0x2243540_57, v0x2243540_58, v0x2243540_59, v0x2243540_60;
v0x2243540_61 .array/port v0x2243540, 61;
v0x2243540_62 .array/port v0x2243540, 62;
v0x2243540_63 .array/port v0x2243540, 63;
v0x2243540_64 .array/port v0x2243540, 64;
E_0x2224f20/16 .event anyedge, v0x2243540_61, v0x2243540_62, v0x2243540_63, v0x2243540_64;
v0x2243540_65 .array/port v0x2243540, 65;
v0x2243540_66 .array/port v0x2243540, 66;
v0x2243540_67 .array/port v0x2243540, 67;
v0x2243540_68 .array/port v0x2243540, 68;
E_0x2224f20/17 .event anyedge, v0x2243540_65, v0x2243540_66, v0x2243540_67, v0x2243540_68;
v0x2243540_69 .array/port v0x2243540, 69;
v0x2243540_70 .array/port v0x2243540, 70;
v0x2243540_71 .array/port v0x2243540, 71;
v0x2243540_72 .array/port v0x2243540, 72;
E_0x2224f20/18 .event anyedge, v0x2243540_69, v0x2243540_70, v0x2243540_71, v0x2243540_72;
v0x2243540_73 .array/port v0x2243540, 73;
v0x2243540_74 .array/port v0x2243540, 74;
v0x2243540_75 .array/port v0x2243540, 75;
v0x2243540_76 .array/port v0x2243540, 76;
E_0x2224f20/19 .event anyedge, v0x2243540_73, v0x2243540_74, v0x2243540_75, v0x2243540_76;
v0x2243540_77 .array/port v0x2243540, 77;
v0x2243540_78 .array/port v0x2243540, 78;
v0x2243540_79 .array/port v0x2243540, 79;
v0x2243540_80 .array/port v0x2243540, 80;
E_0x2224f20/20 .event anyedge, v0x2243540_77, v0x2243540_78, v0x2243540_79, v0x2243540_80;
v0x2243540_81 .array/port v0x2243540, 81;
v0x2243540_82 .array/port v0x2243540, 82;
v0x2243540_83 .array/port v0x2243540, 83;
v0x2243540_84 .array/port v0x2243540, 84;
E_0x2224f20/21 .event anyedge, v0x2243540_81, v0x2243540_82, v0x2243540_83, v0x2243540_84;
v0x2243540_85 .array/port v0x2243540, 85;
v0x2243540_86 .array/port v0x2243540, 86;
v0x2243540_87 .array/port v0x2243540, 87;
v0x2243540_88 .array/port v0x2243540, 88;
E_0x2224f20/22 .event anyedge, v0x2243540_85, v0x2243540_86, v0x2243540_87, v0x2243540_88;
v0x2243540_89 .array/port v0x2243540, 89;
v0x2243540_90 .array/port v0x2243540, 90;
v0x2243540_91 .array/port v0x2243540, 91;
v0x2243540_92 .array/port v0x2243540, 92;
E_0x2224f20/23 .event anyedge, v0x2243540_89, v0x2243540_90, v0x2243540_91, v0x2243540_92;
v0x2243540_93 .array/port v0x2243540, 93;
v0x2243540_94 .array/port v0x2243540, 94;
v0x2243540_95 .array/port v0x2243540, 95;
v0x2243540_96 .array/port v0x2243540, 96;
E_0x2224f20/24 .event anyedge, v0x2243540_93, v0x2243540_94, v0x2243540_95, v0x2243540_96;
v0x2243540_97 .array/port v0x2243540, 97;
v0x2243540_98 .array/port v0x2243540, 98;
v0x2243540_99 .array/port v0x2243540, 99;
v0x2243540_100 .array/port v0x2243540, 100;
E_0x2224f20/25 .event anyedge, v0x2243540_97, v0x2243540_98, v0x2243540_99, v0x2243540_100;
v0x2243540_101 .array/port v0x2243540, 101;
v0x2243540_102 .array/port v0x2243540, 102;
v0x2243540_103 .array/port v0x2243540, 103;
v0x2243540_104 .array/port v0x2243540, 104;
E_0x2224f20/26 .event anyedge, v0x2243540_101, v0x2243540_102, v0x2243540_103, v0x2243540_104;
v0x2243540_105 .array/port v0x2243540, 105;
v0x2243540_106 .array/port v0x2243540, 106;
v0x2243540_107 .array/port v0x2243540, 107;
v0x2243540_108 .array/port v0x2243540, 108;
E_0x2224f20/27 .event anyedge, v0x2243540_105, v0x2243540_106, v0x2243540_107, v0x2243540_108;
v0x2243540_109 .array/port v0x2243540, 109;
v0x2243540_110 .array/port v0x2243540, 110;
v0x2243540_111 .array/port v0x2243540, 111;
v0x2243540_112 .array/port v0x2243540, 112;
E_0x2224f20/28 .event anyedge, v0x2243540_109, v0x2243540_110, v0x2243540_111, v0x2243540_112;
v0x2243540_113 .array/port v0x2243540, 113;
v0x2243540_114 .array/port v0x2243540, 114;
v0x2243540_115 .array/port v0x2243540, 115;
v0x2243540_116 .array/port v0x2243540, 116;
E_0x2224f20/29 .event anyedge, v0x2243540_113, v0x2243540_114, v0x2243540_115, v0x2243540_116;
v0x2243540_117 .array/port v0x2243540, 117;
v0x2243540_118 .array/port v0x2243540, 118;
v0x2243540_119 .array/port v0x2243540, 119;
v0x2243540_120 .array/port v0x2243540, 120;
E_0x2224f20/30 .event anyedge, v0x2243540_117, v0x2243540_118, v0x2243540_119, v0x2243540_120;
v0x2243540_121 .array/port v0x2243540, 121;
v0x2243540_122 .array/port v0x2243540, 122;
v0x2243540_123 .array/port v0x2243540, 123;
v0x2243540_124 .array/port v0x2243540, 124;
E_0x2224f20/31 .event anyedge, v0x2243540_121, v0x2243540_122, v0x2243540_123, v0x2243540_124;
v0x2243540_125 .array/port v0x2243540, 125;
v0x2243540_126 .array/port v0x2243540, 126;
v0x2243540_127 .array/port v0x2243540, 127;
E_0x2224f20/32 .event anyedge, v0x2243540_125, v0x2243540_126, v0x2243540_127;
E_0x2224f20 .event/or E_0x2224f20/0, E_0x2224f20/1, E_0x2224f20/2, E_0x2224f20/3, E_0x2224f20/4, E_0x2224f20/5, E_0x2224f20/6, E_0x2224f20/7, E_0x2224f20/8, E_0x2224f20/9, E_0x2224f20/10, E_0x2224f20/11, E_0x2224f20/12, E_0x2224f20/13, E_0x2224f20/14, E_0x2224f20/15, E_0x2224f20/16, E_0x2224f20/17, E_0x2224f20/18, E_0x2224f20/19, E_0x2224f20/20, E_0x2224f20/21, E_0x2224f20/22, E_0x2224f20/23, E_0x2224f20/24, E_0x2224f20/25, E_0x2224f20/26, E_0x2224f20/27, E_0x2224f20/28, E_0x2224f20/29, E_0x2224f20/30, E_0x2224f20/31, E_0x2224f20/32;
S_0x2242f80 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 35, 4 35 0, S_0x2242830;
 .timescale 0 0;
v0x2243180_0 .var/2s "i", 31 0;
S_0x2245050 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x21cf5f0;
 .timescale -12 -12;
E_0x2225210 .event anyedge, v0x2245e50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2245e50_0;
    %nor/r;
    %assign/vec4 v0x2245e50_0, 0;
    %wait E_0x2225210;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x22405e0;
T_4 ;
    %wait E_0x21df730;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2241ab0_0, 0;
    %wait E_0x21df730;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2241ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22419e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2241e90_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x2241d00_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2242130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22422c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2242360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22419e0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x2241940_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2240b90_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x2240850;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2241090;
    %join;
    %wait E_0x21df730;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2241ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22419e0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2241940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22419e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2241d00_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2242130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22422c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2242360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2241e90_0, 0;
    %wait E_0x21c29f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2241ab0_0, 0;
    %wait E_0x21df730;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2242360_0, 0;
    %wait E_0x21df730;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x2241d00_0, 0;
    %wait E_0x21df730;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2242360_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21df730;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2241d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22422c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2242360_0, 0;
    %wait E_0x21df730;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2242360_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21df730;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2241090;
    %join;
    %wait E_0x21df730;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2241ab0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2241940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22419e0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2241d00_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x2242130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22422c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2242360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2241e90_0, 0;
    %wait E_0x21c29f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2241ab0_0, 0;
    %wait E_0x21df730;
    %wait E_0x21df730;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2242360_0, 0;
    %wait E_0x21df730;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2242360_0, 0;
    %wait E_0x21df730;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2242360_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x2241d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22422c0_0, 0;
    %wait E_0x21df730;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2242360_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21df730;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x2241d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22422c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2242360_0, 0;
    %wait E_0x21df730;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2242360_0, 0;
    %wait E_0x21df730;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2242360_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x2241d00_0, 0;
    %wait E_0x21df730;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2242360_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21df730;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2241090;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21df980;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x2242360_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22422c0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2242130_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x2241940_0, 0;
    %assign/vec4 v0x22419e0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x2241d00_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x2241e90_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x21d3fb0;
T_5 ;
    %wait E_0x21e04e0;
    %load/vec4 v0x223f860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x21f9e20;
    %jmp t_0;
    .scope S_0x21f9e20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x220d000_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x220d000_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x220d000_0;
    %store/vec4a v0x223f9e0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x220d000_0;
    %addi 1, 0, 32;
    %store/vec4 v0x220d000_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x21d3fb0;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x223fb80_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x223fee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x223fb80_0;
    %load/vec4 v0x223fe20_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x223fb80_0, 0;
T_5.5 ;
    %load/vec4 v0x22403c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x2240080_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x223f9e0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x2240300_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x2240080_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x223f9e0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x2240080_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x223f9e0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x2240080_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x223f9e0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x2240300_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x2240080_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x223f9e0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x2240080_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x223f9e0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x2240160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x223ffa0_0;
    %load/vec4 v0x2240300_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x223fb80_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x2242830;
T_6 ;
    %wait E_0x2224f20;
    %load/vec4 v0x2244900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x22434a0_0;
    %store/vec4 v0x2244600_0, 0, 7;
    %load/vec4 v0x2244730_0;
    %load/vec4 v0x22434a0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2243540, 4;
    %parti/s 1, 1, 2;
    %pad/u 2;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x2244840_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2244840_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x2244600_0, 0, 7;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x2242830;
T_7 ;
    %wait E_0x21e04e0;
    %load/vec4 v0x2243280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x22434a0_0, 0;
    %fork t_3, S_0x2242f80;
    %jmp t_2;
    .scope S_0x2242f80;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2243180_0, 0, 32;
T_7.2 ; Top of for-loop 
    %load/vec4 v0x2243180_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 2, 0, 2;
    %ix/getv/s 3, v0x2243180_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2243540, 0, 4;
T_7.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2243180_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2243180_0, 0, 32;
    %jmp T_7.2;
T_7.3 ; for-loop exit label
    %end;
    .scope S_0x2242830;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x2244da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0x2244cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x2244ba0_0;
    %load/vec4 v0x22449f0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2243540, 4;
    %cmpi/ne 3, 0, 2;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x2244ba0_0;
    %load/vec4 v0x22449f0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2243540, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x2244ba0_0;
    %load/vec4 v0x22449f0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2243540, 0, 4;
T_7.9 ;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x2244ba0_0;
    %load/vec4 v0x22449f0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2243540, 4;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0x2244ba0_0;
    %load/vec4 v0x22449f0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x2243540, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x2244ba0_0;
    %load/vec4 v0x22449f0_0;
    %xor;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2243540, 0, 4;
T_7.11 ;
T_7.8 ;
    %load/vec4 v0x2244ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x22449f0_0;
    %assign/vec4 v0x22434a0_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x22434a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x2244cb0_0;
    %pad/u 7;
    %or;
    %assign/vec4 v0x22434a0_0, 0;
T_7.14 ;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x21cf5f0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22458a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2245e50_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x21cf5f0;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x22458a0_0;
    %inv;
    %store/vec4 v0x22458a0_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x21cf5f0;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x22417a0_0, v0x22460c0_0, v0x22458a0_0, v0x2245800_0, v0x2245d10_0, v0x2245b30_0, v0x2246420_0, v0x2246380_0, v0x2246220_0, v0x2246160_0, v0x22462c0_0, v0x2245c70_0, v0x2245bd0_0, v0x2245a90_0, v0x2245940_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x21cf5f0;
T_11 ;
    %load/vec4 v0x2245db0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x2245db0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2245db0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x2245db0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x2245db0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2245db0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x2245db0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2245db0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2245db0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2245db0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x21cf5f0;
T_12 ;
    %wait E_0x21df980;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2245db0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2245db0_0, 4, 32;
    %load/vec4 v0x2245f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x2245db0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2245db0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2245db0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2245db0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x2245c70_0;
    %load/vec4 v0x2245c70_0;
    %load/vec4 v0x2245bd0_0;
    %xor;
    %load/vec4 v0x2245c70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x2245db0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2245db0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x2245db0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2245db0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x2245a90_0;
    %load/vec4 v0x2245a90_0;
    %load/vec4 v0x2245940_0;
    %xor;
    %load/vec4 v0x2245a90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x2245db0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2245db0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x2245db0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2245db0_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/gshare/iter0/response5/top_module.sv";
