// Seed: 2143455331
module module_0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  id_2(
      -1
  );
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input wand id_0,
    input tri0 id_1
);
  wire id_3;
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_4;
  assign id_1 = id_1 >= 1;
  module_0 modCall_1 ();
  assign id_2 = id_2;
  id_3(
      .id_0(1), .id_1(), .id_2(id_1 - (id_4) == 1), .id_3()
  );
endmodule
