Protel Design System Design Rule Check
PCB File : C:\Users\Goran\Documents\Repositories\pira-smart-hardware\pira-smart-PCB\pira-smart-pcb.PcbDoc
Date     : 3/27/2018
Time     : 3:51:37 PM

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=118.11mil) (Preferred=8mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=11.811mil) (Max=118.11mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad CON2-2(2263.779mil,-174.213mil) on Top Layer And Pad CON2-1(2322.834mil,-232.284mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad CON2-2(2263.779mil,-290.354mil) on Top Layer And Pad CON2-1(2322.834mil,-232.284mil) on Top Layer [Top Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad J2-1(2381.89mil,-232.284mil) on Multi-Layer And Pad CON2-1(2322.834mil,-232.284mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.645mil < 10mil) Between Pad U1-24(2041.339mil,-453.74mil) on Top Layer And Pad U1-1(2067.913mil,-427.165mil) on Top Layer [Top Solder] Mask Sliver [1.645mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-2(2067.913mil,-407.48mil) on Top Layer And Pad U1-1(2067.913mil,-427.165mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-1(2067.913mil,-427.165mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.048mil < 10mil) Between Via (2027.559mil,-413.386mil) from Top Layer to Bottom Layer And Pad U1-1(2067.913mil,-427.165mil) on Top Layer [Top Solder] Mask Sliver [8.048mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-3(2067.913mil,-387.795mil) on Top Layer And Pad U1-2(2067.913mil,-407.48mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-2(2067.913mil,-407.48mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.421mil < 10mil) Between Via (2027.559mil,-413.386mil) from Top Layer to Bottom Layer And Pad U1-2(2067.913mil,-407.48mil) on Top Layer [Top Solder] Mask Sliver [5.421mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-4(2067.913mil,-368.11mil) on Top Layer And Pad U1-3(2067.913mil,-387.795mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-3(2067.913mil,-387.795mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.5mil < 10mil) Between Via (2027.559mil,-377.953mil) from Top Layer to Bottom Layer And Pad U1-3(2067.913mil,-387.795mil) on Top Layer [Top Solder] Mask Sliver [6.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-5(2067.913mil,-348.425mil) on Top Layer And Pad U1-4(2067.913mil,-368.11mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-4(2067.913mil,-368.11mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.5mil < 10mil) Between Via (2027.559mil,-377.953mil) from Top Layer to Bottom Layer And Pad U1-4(2067.913mil,-368.11mil) on Top Layer [Top Solder] Mask Sliver [6.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-6(2067.913mil,-328.74mil) on Top Layer And Pad U1-5(2067.913mil,-348.425mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-5(2067.913mil,-348.425mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.421mil < 10mil) Between Via (2027.559mil,-342.52mil) from Top Layer to Bottom Layer And Pad U1-5(2067.913mil,-348.425mil) on Top Layer [Top Solder] Mask Sliver [5.421mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.645mil < 10mil) Between Pad U1-7(2041.339mil,-302.165mil) on Top Layer And Pad U1-6(2067.913mil,-328.74mil) on Top Layer [Top Solder] Mask Sliver [1.645mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-6(2067.913mil,-328.74mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.048mil < 10mil) Between Via (2027.559mil,-342.52mil) from Top Layer to Bottom Layer And Pad U1-6(2067.913mil,-328.74mil) on Top Layer [Top Solder] Mask Sliver [8.048mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-8(2021.654mil,-302.165mil) on Top Layer And Pad U1-7(2041.339mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-7(2041.339mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.048mil < 10mil) Between Via (2027.559mil,-342.52mil) from Top Layer to Bottom Layer And Pad U1-7(2041.339mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [8.048mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-9(2001.968mil,-302.165mil) on Top Layer And Pad U1-8(2021.654mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-8(2021.654mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.421mil < 10mil) Between Via (2027.559mil,-342.52mil) from Top Layer to Bottom Layer And Pad U1-8(2021.654mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [5.421mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-10(1982.284mil,-302.165mil) on Top Layer And Pad U1-9(2001.968mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-9(2001.968mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.5mil < 10mil) Between Via (1992.126mil,-342.52mil) from Top Layer to Bottom Layer And Pad U1-9(2001.968mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [6.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-11(1962.598mil,-302.165mil) on Top Layer And Pad U1-10(1982.284mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-10(1982.284mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.5mil < 10mil) Between Via (1992.126mil,-342.52mil) from Top Layer to Bottom Layer And Pad U1-10(1982.284mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [6.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-12(1942.913mil,-302.165mil) on Top Layer And Pad U1-11(1962.598mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-11(1962.598mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.421mil < 10mil) Between Via (1956.693mil,-342.52mil) from Top Layer to Bottom Layer And Pad U1-11(1962.598mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [5.421mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.645mil < 10mil) Between Pad U1-13(1916.339mil,-328.74mil) on Top Layer And Pad U1-12(1942.913mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [1.645mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-12(1942.913mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.048mil < 10mil) Between Via (1956.693mil,-342.52mil) from Top Layer to Bottom Layer And Pad U1-12(1942.913mil,-302.165mil) on Top Layer [Top Solder] Mask Sliver [8.048mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-14(1916.339mil,-348.425mil) on Top Layer And Pad U1-13(1916.339mil,-328.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-13(1916.339mil,-328.74mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.048mil < 10mil) Between Via (1956.693mil,-342.52mil) from Top Layer to Bottom Layer And Pad U1-13(1916.339mil,-328.74mil) on Top Layer [Top Solder] Mask Sliver [8.048mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-15(1916.339mil,-368.11mil) on Top Layer And Pad U1-14(1916.339mil,-348.425mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-14(1916.339mil,-348.425mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.421mil < 10mil) Between Via (1956.693mil,-342.52mil) from Top Layer to Bottom Layer And Pad U1-14(1916.339mil,-348.425mil) on Top Layer [Top Solder] Mask Sliver [5.421mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-16(1916.339mil,-387.795mil) on Top Layer And Pad U1-15(1916.339mil,-368.11mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-15(1916.339mil,-368.11mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.5mil < 10mil) Between Via (1956.693mil,-377.953mil) from Top Layer to Bottom Layer And Pad U1-15(1916.339mil,-368.11mil) on Top Layer [Top Solder] Mask Sliver [6.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-17(1916.339mil,-407.48mil) on Top Layer And Pad U1-16(1916.339mil,-387.795mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-16(1916.339mil,-387.795mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.5mil < 10mil) Between Via (1956.693mil,-377.953mil) from Top Layer to Bottom Layer And Pad U1-16(1916.339mil,-387.795mil) on Top Layer [Top Solder] Mask Sliver [6.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-18(1916.339mil,-427.165mil) on Top Layer And Pad U1-17(1916.339mil,-407.48mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-17(1916.339mil,-407.48mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.421mil < 10mil) Between Via (1956.693mil,-413.386mil) from Top Layer to Bottom Layer And Pad U1-17(1916.339mil,-407.48mil) on Top Layer [Top Solder] Mask Sliver [5.421mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.645mil < 10mil) Between Pad U1-19(1942.913mil,-453.74mil) on Top Layer And Pad U1-18(1916.339mil,-427.165mil) on Top Layer [Top Solder] Mask Sliver [1.645mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-18(1916.339mil,-427.165mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.048mil < 10mil) Between Via (1956.693mil,-413.386mil) from Top Layer to Bottom Layer And Pad U1-18(1916.339mil,-427.165mil) on Top Layer [Top Solder] Mask Sliver [8.048mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-20(1962.598mil,-453.74mil) on Top Layer And Pad U1-19(1942.913mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-19(1942.913mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.048mil < 10mil) Between Via (1956.693mil,-413.386mil) from Top Layer to Bottom Layer And Pad U1-19(1942.913mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [8.048mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-21(1982.284mil,-453.74mil) on Top Layer And Pad U1-20(1962.598mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-20(1962.598mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.421mil < 10mil) Between Via (1956.693mil,-413.386mil) from Top Layer to Bottom Layer And Pad U1-20(1962.598mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [5.421mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-22(2001.968mil,-453.74mil) on Top Layer And Pad U1-21(1982.284mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-21(1982.284mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.5mil < 10mil) Between Via (1992.126mil,-413.386mil) from Top Layer to Bottom Layer And Pad U1-21(1982.284mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [6.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-23(2021.654mil,-453.74mil) on Top Layer And Pad U1-22(2001.968mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-22(2001.968mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.5mil < 10mil) Between Via (1992.126mil,-413.386mil) from Top Layer to Bottom Layer And Pad U1-22(2001.968mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [6.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U1-24(2041.339mil,-453.74mil) on Top Layer And Pad U1-23(2021.654mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-23(2021.654mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.421mil < 10mil) Between Via (2027.559mil,-413.386mil) from Top Layer to Bottom Layer And Pad U1-23(2021.654mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [5.421mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U1-25(1992.126mil,-377.953mil) on Top Layer And Pad U1-24(2041.339mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.048mil < 10mil) Between Via (2027.559mil,-413.386mil) from Top Layer to Bottom Layer And Pad U1-24(2041.339mil,-453.74mil) on Top Layer [Top Solder] Mask Sliver [8.048mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.087mil < 10mil) Between Pad U2-15(1481.299mil,-405.512mil) on Top Layer And Pad U2-1(1497.047mil,-372.047mil) on Top Layer [Top Solder] Mask Sliver [9.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-2(1497.047mil,-352.362mil) on Top Layer And Pad U2-1(1497.047mil,-372.047mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-3(1497.047mil,-332.677mil) on Top Layer And Pad U2-2(1497.047mil,-352.362mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-4(1497.047mil,-312.992mil) on Top Layer And Pad U2-3(1497.047mil,-332.677mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.087mil < 10mil) Between Pad U2-5(1481.299mil,-279.528mil) on Top Layer And Pad U2-4(1497.047mil,-312.992mil) on Top Layer [Top Solder] Mask Sliver [9.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-6(1461.614mil,-279.528mil) on Top Layer And Pad U2-5(1481.299mil,-279.528mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-7(1441.929mil,-279.528mil) on Top Layer And Pad U2-6(1461.614mil,-279.528mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U2-7(1432.087mil,-286.417mil) on Top Layer And Pad U2-6(1461.614mil,-279.528mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-8(1422.244mil,-279.528mil) on Top Layer And Pad U2-7(1441.929mil,-279.528mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-10(1428.15mil,-342.52mil) on Top Layer And Pad U2-9(1421.26mil,-322.835mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-11(1421.26mil,-362.205mil) on Top Layer And Pad U2-10(1428.15mil,-342.52mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-13(1441.929mil,-405.512mil) on Top Layer And Pad U2-12(1422.244mil,-405.512mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-14(1461.614mil,-405.512mil) on Top Layer And Pad U2-13(1441.929mil,-405.512mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U2-15(1481.299mil,-405.512mil) on Top Layer And Pad U2-14(1461.614mil,-405.512mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.827mil < 10mil) Between Pad U2-13(1432.087mil,-398.622mil) on Top Layer And Pad U2-14(1461.614mil,-405.512mil) on Top Layer [Top Solder] Mask Sliver [2.827mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad CON1-1(1936.024mil,-875.984mil) on Top Layer And Pad CON1-2(1961.614mil,-875.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad CON1-3(1987.205mil,-875.984mil) on Top Layer And Pad CON1-2(1961.614mil,-875.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad CON1-4(2012.795mil,-875.984mil) on Top Layer And Pad CON1-3(1987.205mil,-875.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad CON1-4(2012.795mil,-875.984mil) on Top Layer And Pad CON1-5(2038.386mil,-875.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mil < 10mil) Between Pad U3-3(1084.646mil,-360.236mil) on Top Layer And Pad U3-13(1074.803mil,-397.638mil) on Top Layer [Top Solder] Mask Sliver [0.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mil < 10mil) Between Pad U3-4(1064.961mil,-360.236mil) on Top Layer And Pad U3-13(1074.803mil,-397.638mil) on Top Layer [Top Solder] Mask Sliver [0.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mil < 10mil) Between Pad U3-5(1045.275mil,-360.236mil) on Top Layer And Pad U3-13(1074.803mil,-397.638mil) on Top Layer [Top Solder] Mask Sliver [0.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mil < 10mil) Between Pad U3-10(1084.646mil,-435.039mil) on Top Layer And Pad U3-13(1074.803mil,-397.638mil) on Top Layer [Top Solder] Mask Sliver [0.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mil < 10mil) Between Pad U3-9(1064.961mil,-435.039mil) on Top Layer And Pad U3-13(1074.803mil,-397.638mil) on Top Layer [Top Solder] Mask Sliver [0.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mil < 10mil) Between Pad U3-8(1045.275mil,-435.039mil) on Top Layer And Pad U3-13(1074.803mil,-397.638mil) on Top Layer [Top Solder] Mask Sliver [0.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mil < 10mil) Between Pad U3-1(1124.016mil,-360.236mil) on Top Layer And Pad U3-13(1074.803mil,-397.638mil) on Top Layer [Top Solder] Mask Sliver [0.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mil < 10mil) Between Pad U3-12(1124.016mil,-435.039mil) on Top Layer And Pad U3-13(1074.803mil,-397.638mil) on Top Layer [Top Solder] Mask Sliver [0.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mil < 10mil) Between Pad U3-6(1025.591mil,-360.236mil) on Top Layer And Pad U3-13(1074.803mil,-397.638mil) on Top Layer [Top Solder] Mask Sliver [0.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mil < 10mil) Between Pad U3-7(1025.591mil,-435.039mil) on Top Layer And Pad U3-13(1074.803mil,-397.638mil) on Top Layer [Top Solder] Mask Sliver [0.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mil < 10mil) Between Pad U3-2(1104.331mil,-360.236mil) on Top Layer And Pad U3-13(1074.803mil,-397.638mil) on Top Layer [Top Solder] Mask Sliver [0.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mil < 10mil) Between Pad U3-11(1104.331mil,-435.039mil) on Top Layer And Pad U3-13(1074.803mil,-397.638mil) on Top Layer [Top Solder] Mask Sliver [0.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-8(1045.275mil,-435.039mil) on Top Layer And Pad U3-7(1025.591mil,-435.039mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-9(1064.961mil,-435.039mil) on Top Layer And Pad U3-8(1045.275mil,-435.039mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-10(1084.646mil,-435.039mil) on Top Layer And Pad U3-9(1064.961mil,-435.039mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-11(1104.331mil,-435.039mil) on Top Layer And Pad U3-10(1084.646mil,-435.039mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-12(1124.016mil,-435.039mil) on Top Layer And Pad U3-11(1104.331mil,-435.039mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-5(1045.275mil,-360.236mil) on Top Layer And Pad U3-6(1025.591mil,-360.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-4(1064.961mil,-360.236mil) on Top Layer And Pad U3-5(1045.275mil,-360.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-3(1084.646mil,-360.236mil) on Top Layer And Pad U3-4(1064.961mil,-360.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-2(1104.331mil,-360.236mil) on Top Layer And Pad U3-3(1084.646mil,-360.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad U3-1(1124.016mil,-360.236mil) on Top Layer And Pad U3-2(1104.331mil,-360.236mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad T2-2(1032.48mil,-807.087mil) on Top Layer And Pad T2-1(1032.48mil,-769.685mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad T2-3(1032.48mil,-844.488mil) on Top Layer And Pad T2-2(1032.48mil,-807.087mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad T2-5(1140.748mil,-807.087mil) on Top Layer And Pad T2-4(1140.748mil,-844.488mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad T2-6(1140.748mil,-769.685mil) on Top Layer And Pad T2-5(1140.748mil,-807.087mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-27(472.44mil,-326.772mil) on Top Layer And Pad M1-26(500mil,-326.772mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-28(444.882mil,-326.772mil) on Top Layer And Pad M1-27(472.44mil,-326.772mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-29(417.322mil,-326.772mil) on Top Layer And Pad M1-28(444.882mil,-326.772mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-30(389.764mil,-326.772mil) on Top Layer And Pad M1-29(417.322mil,-326.772mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-31(362.204mil,-326.772mil) on Top Layer And Pad M1-30(389.764mil,-326.772mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-32(334.646mil,-326.772mil) on Top Layer And Pad M1-31(362.204mil,-326.772mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-33(307.087mil,-326.772mil) on Top Layer And Pad M1-32(334.646mil,-326.772mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-34(279.527mil,-326.772mil) on Top Layer And Pad M1-33(307.087mil,-326.772mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-35(251.969mil,-326.772mil) on Top Layer And Pad M1-34(279.527mil,-326.772mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-36(224.41mil,-326.772mil) on Top Layer And Pad M1-35(251.969mil,-326.772mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-37(196.851mil,-326.772mil) on Top Layer And Pad M1-36(224.41mil,-326.772mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-38(169.292mil,-326.772mil) on Top Layer And Pad M1-37(196.851mil,-326.772mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-39(141.732mil,-326.772mil) on Top Layer And Pad M1-38(169.292mil,-326.772mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-40(114.174mil,-326.772mil) on Top Layer And Pad M1-39(141.732mil,-326.772mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.812mil < 10mil) Between Pad M1-41(86.614mil,-326.772mil) on Top Layer And Pad M1-40(114.174mil,-326.772mil) on Top Layer [Top Solder] Mask Sliver [3.812mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-42(59.054mil,-326.772mil) on Top Layer And Pad M1-41(86.614mil,-326.772mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-14(555.117mil,-645.669mil) on Top Layer And Pad M1-13(555.117mil,-673.228mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-15(555.117mil,-618.11mil) on Top Layer And Pad M1-14(555.117mil,-645.669mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-16(555.117mil,-590.551mil) on Top Layer And Pad M1-15(555.117mil,-618.11mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-17(555.117mil,-562.992mil) on Top Layer And Pad M1-16(555.117mil,-590.551mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-18(555.117mil,-535.433mil) on Top Layer And Pad M1-17(555.117mil,-562.992mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-19(555.117mil,-507.874mil) on Top Layer And Pad M1-18(555.117mil,-535.433mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-20(555.117mil,-480.315mil) on Top Layer And Pad M1-19(555.117mil,-507.874mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-21(555.117mil,-452.756mil) on Top Layer And Pad M1-20(555.117mil,-480.315mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-22(555.117mil,-425.197mil) on Top Layer And Pad M1-21(555.117mil,-452.756mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-23(555.117mil,-397.638mil) on Top Layer And Pad M1-22(555.117mil,-425.197mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-24(555.117mil,-370.079mil) on Top Layer And Pad M1-23(555.117mil,-397.638mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-25(555.117mil,-342.52mil) on Top Layer And Pad M1-24(555.117mil,-370.079mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-2(86.614mil,-688.976mil) on Top Layer And Pad M1-1(59.054mil,-688.976mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-4(279.527mil,-688.976mil) on Top Layer And Pad M1-3(251.969mil,-688.976mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-5(307.087mil,-688.976mil) on Top Layer And Pad M1-4(279.527mil,-688.976mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-6(334.646mil,-688.976mil) on Top Layer And Pad M1-5(307.087mil,-688.976mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-6(334.646mil,-688.976mil) on Top Layer And Pad M1-7(362.204mil,-688.976mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-8(389.764mil,-688.976mil) on Top Layer And Pad M1-7(362.204mil,-688.976mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-9(417.322mil,-688.976mil) on Top Layer And Pad M1-8(389.764mil,-688.976mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-10(444.882mil,-688.976mil) on Top Layer And Pad M1-9(417.322mil,-688.976mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-11(472.44mil,-688.976mil) on Top Layer And Pad M1-10(444.882mil,-688.976mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad M1-12(500mil,-688.976mil) on Top Layer And Pad M1-11(472.44mil,-688.976mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad CON3-1(2322.835mil,-232.284mil) on Bottom Layer And Pad J2-1(2381.89mil,-232.284mil) on Multi-Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad CON3-2(2263.78mil,-174.213mil) on Bottom Layer And Pad CON3-1(2322.835mil,-232.284mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.717mil < 10mil) Between Pad CON3-2(2263.78mil,-290.354mil) on Bottom Layer And Pad CON3-1(2322.835mil,-232.284mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Via (2027.559mil,-377.953mil) from Top Layer to Bottom Layer And Via (2027.559mil,-342.52mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Via (1992.126mil,-342.52mil) from Top Layer to Bottom Layer And Via (2027.559mil,-342.52mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Via (2027.559mil,-413.386mil) from Top Layer to Bottom Layer And Via (2027.559mil,-377.953mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Via (1992.126mil,-377.953mil) from Top Layer to Bottom Layer And Via (2027.559mil,-377.953mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Via (1956.693mil,-377.953mil) from Top Layer to Bottom Layer And Via (1992.126mil,-377.953mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Via (1992.126mil,-413.386mil) from Top Layer to Bottom Layer And Via (1992.126mil,-377.953mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Via (1992.126mil,-342.52mil) from Top Layer to Bottom Layer And Via (1992.126mil,-377.953mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Via (1956.693mil,-413.386mil) from Top Layer to Bottom Layer And Via (1992.126mil,-413.386mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Via (2027.559mil,-413.386mil) from Top Layer to Bottom Layer And Via (1992.126mil,-413.386mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Via (1956.693mil,-413.386mil) from Top Layer to Bottom Layer And Via (1956.693mil,-377.953mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Via (1956.693mil,-342.52mil) from Top Layer to Bottom Layer And Via (1956.693mil,-377.953mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Via (1992.126mil,-342.52mil) from Top Layer to Bottom Layer And Via (1956.693mil,-342.52mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
Rule Violations :173

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (4.352mil < 10mil) Between Arc (1712.598mil,-496.063mil) on Top Overlay And Pad L1-1(1767.716mil,-452.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.353mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (2039.37mil,-713.583mil) on Top Overlay And Pad D5-1(2053.15mil,-744.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (1539.37mil,-550.197mil) on Top Overlay And Pad D6-1(1549.213mil,-570.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Arc (778.543mil,-175.197mil) on Top Overlay And Pad X1-2(834.646mil,-175.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.213mil < 10mil) Between Arc (1307.087mil,-622.047mil) on Top Overlay And Pad D1-1(1248.032mil,-653.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1586.614mil,-732.284mil) on Bottom Overlay And Pad U4-1(1519.685mil,-732.284mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2128.425mil,-243.976mil)(2128.425mil,-133.976mil) on Top Overlay And Pad R14-1(2098.425mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (2068.425mil,-243.976mil)(2128.425mil,-243.976mil) on Top Overlay And Pad R14-1(2098.425mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2068.425mil,-243.976mil)(2068.425mil,-133.976mil) on Top Overlay And Pad R14-1(2098.425mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2128.425mil,-243.976mil)(2128.425mil,-133.976mil) on Top Overlay And Pad R14-2(2098.425mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (2068.425mil,-133.976mil)(2128.425mil,-133.976mil) on Top Overlay And Pad R14-2(2098.425mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2068.425mil,-243.976mil)(2068.425mil,-133.976mil) on Top Overlay And Pad R14-2(2098.425mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (2001.496mil,-133.976mil)(2061.496mil,-133.976mil) on Top Overlay And Pad R7-1(2031.496mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2061.496mil,-243.976mil)(2061.496mil,-133.976mil) on Top Overlay And Pad R7-1(2031.496mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2001.496mil,-243.976mil)(2001.496mil,-133.976mil) on Top Overlay And Pad R7-1(2031.496mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (2001.496mil,-243.976mil)(2061.496mil,-243.976mil) on Top Overlay And Pad R7-2(2031.496mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2061.496mil,-243.976mil)(2061.496mil,-133.976mil) on Top Overlay And Pad R7-2(2031.496mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2001.496mil,-243.976mil)(2001.496mil,-133.976mil) on Top Overlay And Pad R7-2(2031.496mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1934.567mil,-243.976mil)(1934.567mil,-133.976mil) on Top Overlay And Pad R3-1(1964.567mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1994.567mil,-243.976mil)(1994.567mil,-133.976mil) on Top Overlay And Pad R3-1(1964.567mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (1934.567mil,-243.976mil)(1994.567mil,-243.976mil) on Top Overlay And Pad R3-1(1964.567mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1934.567mil,-243.976mil)(1934.567mil,-133.976mil) on Top Overlay And Pad R3-2(1964.567mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1994.567mil,-243.976mil)(1994.567mil,-133.976mil) on Top Overlay And Pad R3-2(1964.567mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (1934.567mil,-133.976mil)(1994.567mil,-133.976mil) on Top Overlay And Pad R3-2(1964.567mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1867.638mil,-243.976mil)(1867.638mil,-133.976mil) on Top Overlay And Pad R13-1(1897.638mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1927.638mil,-243.976mil)(1927.638mil,-133.976mil) on Top Overlay And Pad R13-1(1897.638mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (1867.638mil,-243.976mil)(1927.638mil,-243.976mil) on Top Overlay And Pad R13-1(1897.638mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1867.638mil,-243.976mil)(1867.638mil,-133.976mil) on Top Overlay And Pad R13-2(1897.638mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1927.638mil,-243.976mil)(1927.638mil,-133.976mil) on Top Overlay And Pad R13-2(1897.638mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (1867.638mil,-133.976mil)(1927.638mil,-133.976mil) on Top Overlay And Pad R13-2(1897.638mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.655mil < 10mil) Between Text "T1" (1799.213mil,-631.89mil) on Top Overlay And Pad T1-3(1799.213mil,-574.803mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.655mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "D3" (1688.976mil,-653.543mil) on Top Overlay And Pad T1-2(1712.598mil,-612.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.465mil < 10mil) Between Track (1742.126mil,-635.827mil)(1785.433mil,-635.827mil) on Top Overlay And Pad T1-2(1712.598mil,-612.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.465mil < 10mil) Between Track (1742.126mil,-513.779mil)(1785.433mil,-513.779mil) on Top Overlay And Pad T1-1(1712.598mil,-537.402mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "C4" (1675.197mil,-299.213mil) on Top Overlay And Pad L1-2(1767.716mil,-318.898mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.624mil < 10mil) Between Text "L1" (1801.181mil,-523.622mil) on Top Overlay And Pad L1-1(1767.716mil,-452.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (1559.173mil,-533.937mil)(1559.173mil,-473.937mil) on Top Overlay And Pad R15-1(1584.646mil,-503.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-533.937mil)(1669.173mil,-533.937mil) on Top Overlay And Pad R15-1(1584.646mil,-503.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-473.937mil)(1669.173mil,-473.937mil) on Top Overlay And Pad R15-1(1584.646mil,-503.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-533.937mil)(1669.173mil,-533.937mil) on Top Overlay And Pad R15-2(1643.701mil,-503.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-473.937mil)(1669.173mil,-473.937mil) on Top Overlay And Pad R15-2(1643.701mil,-503.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (1669.173mil,-533.937mil)(1669.173mil,-473.937mil) on Top Overlay And Pad R15-2(1643.701mil,-503.937mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2131.417mil,-243.976mil)(2131.417mil,-133.976mil) on Top Overlay And Pad R6-1(2161.417mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2191.417mil,-243.976mil)(2191.417mil,-133.976mil) on Top Overlay And Pad R6-1(2161.417mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (2131.417mil,-243.976mil)(2191.417mil,-243.976mil) on Top Overlay And Pad R6-1(2161.417mil,-218.504mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2131.417mil,-243.976mil)(2131.417mil,-133.976mil) on Top Overlay And Pad R6-2(2161.417mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2191.417mil,-243.976mil)(2191.417mil,-133.976mil) on Top Overlay And Pad R6-2(2161.417mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (2131.417mil,-133.976mil)(2191.417mil,-133.976mil) on Top Overlay And Pad R6-2(2161.417mil,-159.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2326.771mil,-204.724mil)(2326.771mil,-165.354mil) on Top Overlay And Pad CON2-1(2322.834mil,-232.284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2326.771mil,-299.213mil)(2326.771mil,-259.843mil) on Top Overlay And Pad CON2-1(2322.834mil,-232.284mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2204.724mil,-165.354mil)(2212.598mil,-165.354mil) on Top Overlay And Pad CON2-2(2263.779mil,-174.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2314.961mil,-165.354mil)(2326.771mil,-165.354mil) on Top Overlay And Pad CON2-2(2263.779mil,-174.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.678mil < 10mil) Between Text "R6" (2200.787mil,-145.669mil) on Top Overlay And Pad CON2-2(2263.779mil,-174.213mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.678mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2204.724mil,-299.213mil)(2212.598mil,-299.213mil) on Top Overlay And Pad CON2-2(2263.779mil,-290.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2314.961mil,-299.213mil)(2326.771mil,-299.213mil) on Top Overlay And Pad CON2-2(2263.779mil,-290.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.655mil < 10mil) Between Text "CON2" (2212.598mil,-348.425mil) on Top Overlay And Pad CON2-2(2263.779mil,-290.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.655mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.375mil < 10mil) Between Text "R11" (2122.047mil,-364.173mil) on Top Overlay And Pad U1-4(2067.913mil,-368.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.375mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.849mil < 10mil) Between Text "R11" (2122.047mil,-364.173mil) on Top Overlay And Pad U1-5(2067.913mil,-348.425mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.17mil < 10mil) Between Text "R11" (2122.047mil,-364.173mil) on Top Overlay And Pad U1-6(2067.913mil,-328.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.17mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.161mil < 10mil) Between Text "R7" (2001.968mil,-281.496mil) on Top Overlay And Pad U1-7(2041.339mil,-302.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.161mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.688mil < 10mil) Between Text "R14" (2057.087mil,-281.496mil) on Top Overlay And Pad U1-7(2041.339mil,-302.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.688mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R7" (2001.968mil,-281.496mil) on Top Overlay And Pad U1-8(2021.654mil,-302.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R7" (2001.968mil,-281.496mil) on Top Overlay And Pad U1-9(2001.968mil,-302.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R3" (1942.913mil,-281.496mil) on Top Overlay And Pad U1-10(1982.284mil,-302.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R3" (1942.913mil,-281.496mil) on Top Overlay And Pad U1-11(1962.598mil,-302.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.276mil < 10mil) Between Text "R13" (1866.142mil,-281.496mil) on Top Overlay And Pad U1-12(1942.913mil,-302.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R3" (1942.913mil,-281.496mil) on Top Overlay And Pad U1-12(1942.913mil,-302.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.876mil < 10mil) Between Text "C5" (1852.362mil,-314.961mil) on Top Overlay And Pad U1-13(1916.339mil,-328.74mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.143mil < 10mil) Between Text "U1" (1860.236mil,-466.535mil) on Top Overlay And Pad U1-18(1916.339mil,-427.165mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.143mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2131.417mil,-366.024mil)(2131.417mil,-256.024mil) on Top Overlay And Pad R11-1(2161.417mil,-340.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2191.417mil,-366.024mil)(2191.417mil,-256.024mil) on Top Overlay And Pad R11-1(2161.417mil,-340.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (2131.417mil,-366.024mil)(2191.417mil,-366.024mil) on Top Overlay And Pad R11-1(2161.417mil,-340.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2131.417mil,-366.024mil)(2131.417mil,-256.024mil) on Top Overlay And Pad R11-2(2161.417mil,-281.496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2191.417mil,-366.024mil)(2191.417mil,-256.024mil) on Top Overlay And Pad R11-2(2161.417mil,-281.496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (2131.417mil,-256.024mil)(2191.417mil,-256.024mil) on Top Overlay And Pad R11-2(2161.417mil,-281.496mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (2267.598mil,-439.449mil)(2267.598mil,-379.449mil) on Top Overlay And Pad R2-1(2242.126mil,-409.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2157.598mil,-439.449mil)(2267.598mil,-439.449mil) on Top Overlay And Pad R2-1(2242.126mil,-409.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2157.598mil,-379.449mil)(2267.598mil,-379.449mil) on Top Overlay And Pad R2-1(2242.126mil,-409.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (2157.598mil,-439.449mil)(2157.598mil,-379.449mil) on Top Overlay And Pad R2-2(2183.071mil,-409.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2157.598mil,-439.449mil)(2267.598mil,-439.449mil) on Top Overlay And Pad R2-2(2183.071mil,-409.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2157.598mil,-379.449mil)(2267.598mil,-379.449mil) on Top Overlay And Pad R2-2(2183.071mil,-409.449mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (2157.598mil,-506.378mil)(2157.598mil,-446.378mil) on Top Overlay And Pad R1-1(2183.071mil,-476.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2157.598mil,-506.378mil)(2267.598mil,-506.378mil) on Top Overlay And Pad R1-1(2183.071mil,-476.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2157.598mil,-446.378mil)(2267.598mil,-446.378mil) on Top Overlay And Pad R1-1(2183.071mil,-476.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (2267.598mil,-506.378mil)(2267.598mil,-446.378mil) on Top Overlay And Pad R1-2(2242.126mil,-476.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2157.598mil,-506.378mil)(2267.598mil,-506.378mil) on Top Overlay And Pad R1-2(2242.126mil,-476.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2157.598mil,-446.378mil)(2267.598mil,-446.378mil) on Top Overlay And Pad R1-2(2242.126mil,-476.378mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.819mil < 10mil) Between Track (2268.661mil,-581.181mil)(2268.661mil,-521.181mil) on Top Overlay And Pad D2-2(2240.157mil,-551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.819mil < 10mil) Between Track (2148.661mil,-581.181mil)(2148.661mil,-521.181mil) on Top Overlay And Pad D2-1(2177.165mil,-551.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (1933.13mil,-640.177mil)(1933.13mil,-525.177mil) on Top Overlay And Pad C2-2(1960.63mil,-612.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.287mil < 10mil) Between Track (1933.13mil,-640.177mil)(1988.13mil,-640.177mil) on Top Overlay And Pad C2-2(1960.63mil,-612.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (1988.13mil,-640.177mil)(1988.13mil,-525.177mil) on Top Overlay And Pad C2-2(1960.63mil,-612.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (1933.13mil,-640.177mil)(1933.13mil,-525.177mil) on Top Overlay And Pad C2-1(1960.63mil,-553.15mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.287mil < 10mil) Between Track (1933.13mil,-525.177mil)(1988.13mil,-525.177mil) on Top Overlay And Pad C2-1(1960.63mil,-553.15mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (1988.13mil,-640.177mil)(1988.13mil,-525.177mil) on Top Overlay And Pad C2-1(1960.63mil,-553.15mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (1850.453mil,-604.744mil)(1850.453mil,-489.744mil) on Top Overlay And Pad C3-2(1877.953mil,-576.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.287mil < 10mil) Between Track (1850.453mil,-604.744mil)(1905.453mil,-604.744mil) on Top Overlay And Pad C3-2(1877.953mil,-576.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (1905.453mil,-604.744mil)(1905.453mil,-489.744mil) on Top Overlay And Pad C3-2(1877.953mil,-576.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (1850.453mil,-604.744mil)(1850.453mil,-489.744mil) on Top Overlay And Pad C3-1(1877.953mil,-517.717mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.287mil < 10mil) Between Track (1850.453mil,-489.744mil)(1905.453mil,-489.744mil) on Top Overlay And Pad C3-1(1877.953mil,-517.717mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (1905.453mil,-604.744mil)(1905.453mil,-489.744mil) on Top Overlay And Pad C3-1(1877.953mil,-517.717mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2051.181mil,-783.465mil)(2051.181mil,-775.591mil) on Top Overlay And Pad D5-1(2053.15mil,-744.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2051.181mil,-712.598mil)(2051.181mil,-704.724mil) on Top Overlay And Pad D5-1(2053.15mil,-744.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2192.913mil,-783.465mil)(2192.913mil,-775.591mil) on Top Overlay And Pad D5-2(2190.945mil,-744.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (2192.913mil,-712.598mil)(2192.913mil,-704.724mil) on Top Overlay And Pad D5-2(2190.945mil,-744.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.37mil < 10mil) Between Track (2221.968mil,-771.535mil)(2221.968mil,-661.535mil) on Top Overlay And Pad D5-2(2190.945mil,-744.095mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.37mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2221.968mil,-771.535mil)(2221.968mil,-661.535mil) on Top Overlay And Pad R12-1(2251.968mil,-687.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2281.968mil,-771.535mil)(2281.968mil,-661.535mil) on Top Overlay And Pad R12-1(2251.968mil,-687.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (2221.968mil,-661.535mil)(2281.968mil,-661.535mil) on Top Overlay And Pad R12-1(2251.968mil,-687.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2221.968mil,-771.535mil)(2221.968mil,-661.535mil) on Top Overlay And Pad R12-2(2251.968mil,-746.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (2281.968mil,-771.535mil)(2281.968mil,-661.535mil) on Top Overlay And Pad R12-2(2251.968mil,-746.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (2221.968mil,-771.535mil)(2281.968mil,-771.535mil) on Top Overlay And Pad R12-2(2251.968mil,-746.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.942mil < 10mil) Between Text "P3" (1624.016mil,-897.638mil) on Top Overlay And Pad D3-2(1712.598mil,-863.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.942mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.631mil < 10mil) Between Text "D3" (1688.976mil,-653.543mil) on Top Overlay And Pad D3-1(1712.598mil,-695.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.631mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1562.992mil,-598.425mil)(1562.992mil,-591.535mil) on Top Overlay And Pad D6-1(1549.213mil,-570.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1562.992mil,-550.197mil)(1562.992mil,-543.307mil) on Top Overlay And Pad D6-1(1549.213mil,-570.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.678mil < 10mil) Between Text "R15" (1527.559mil,-580.709mil) on Top Overlay And Pad D6-1(1549.213mil,-570.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.678mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1633.858mil,-598.425mil)(1633.858mil,-591.535mil) on Top Overlay And Pad D6-2(1647.638mil,-570.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1633.858mil,-550.197mil)(1633.858mil,-543.307mil) on Top Overlay And Pad D6-2(1647.638mil,-570.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.021mil < 10mil) Between Text "D6" (1671.26mil,-635.827mil) on Top Overlay And Pad D6-2(1647.638mil,-570.866mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.021mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-467.008mil)(1669.173mil,-467.008mil) on Top Overlay And Pad R10-1(1643.701mil,-437.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-407.008mil)(1669.173mil,-407.008mil) on Top Overlay And Pad R10-1(1643.701mil,-437.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (1669.173mil,-467.008mil)(1669.173mil,-407.008mil) on Top Overlay And Pad R10-1(1643.701mil,-437.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (1559.173mil,-467.008mil)(1559.173mil,-407.008mil) on Top Overlay And Pad R10-2(1584.646mil,-437.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-467.008mil)(1669.173mil,-467.008mil) on Top Overlay And Pad R10-2(1584.646mil,-437.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-407.008mil)(1669.173mil,-407.008mil) on Top Overlay And Pad R10-2(1584.646mil,-437.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-388.268mil)(1669.173mil,-388.268mil) on Top Overlay And Pad R9-1(1643.701mil,-358.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-328.268mil)(1669.173mil,-328.268mil) on Top Overlay And Pad R9-1(1643.701mil,-358.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (1669.173mil,-388.268mil)(1669.173mil,-328.268mil) on Top Overlay And Pad R9-1(1643.701mil,-358.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (1559.173mil,-388.268mil)(1559.173mil,-328.268mil) on Top Overlay And Pad R9-2(1584.646mil,-358.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-388.268mil)(1669.173mil,-388.268mil) on Top Overlay And Pad R9-2(1584.646mil,-358.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-328.268mil)(1669.173mil,-328.268mil) on Top Overlay And Pad R9-2(1584.646mil,-358.268mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.604mil < 10mil) Between Text "R9" (1549.213mil,-387.795mil) on Top Overlay And Pad U2-1(1497.047mil,-372.047mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.604mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.604mil < 10mil) Between Text "R9" (1549.213mil,-387.795mil) on Top Overlay And Pad U2-2(1497.047mil,-352.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.604mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.859mil < 10mil) Between Text "C12" (1547.244mil,-332.677mil) on Top Overlay And Pad U2-3(1497.047mil,-332.677mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.859mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.209mil < 10mil) Between Text "C12" (1547.244mil,-332.677mil) on Top Overlay And Pad U2-4(1497.047mil,-312.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.674mil < 10mil) Between Text "U2" (1399.606mil,-259.842mil) on Top Overlay And Pad U2-7(1441.929mil,-279.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.674mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.084mil < 10mil) Between Text "U2" (1399.606mil,-259.842mil) on Top Overlay And Pad U2-8(1422.244mil,-279.528mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (1523.74mil,-667.795mil)(1523.74mil,-607.795mil) on Top Overlay And Pad R5-1(1549.213mil,-637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1523.74mil,-667.795mil)(1633.74mil,-667.795mil) on Top Overlay And Pad R5-1(1549.213mil,-637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1523.74mil,-607.795mil)(1633.74mil,-607.795mil) on Top Overlay And Pad R5-1(1549.213mil,-637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (1633.74mil,-667.795mil)(1633.74mil,-607.795mil) on Top Overlay And Pad R5-2(1608.268mil,-637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1523.74mil,-667.795mil)(1633.74mil,-667.795mil) on Top Overlay And Pad R5-2(1608.268mil,-637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1523.74mil,-607.795mil)(1633.74mil,-607.795mil) on Top Overlay And Pad R5-2(1608.268mil,-637.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (874.134mil,-431.575mil)(874.134mil,-371.575mil) on Top Overlay And Pad R16-1(899.606mil,-401.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (874.134mil,-431.575mil)(984.134mil,-431.575mil) on Top Overlay And Pad R16-1(899.606mil,-401.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (874.134mil,-371.575mil)(984.134mil,-371.575mil) on Top Overlay And Pad R16-1(899.606mil,-401.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (984.134mil,-431.575mil)(984.134mil,-371.575mil) on Top Overlay And Pad R16-2(958.661mil,-401.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.346mil < 10mil) Between Track (874.134mil,-431.575mil)(984.134mil,-431.575mil) on Top Overlay And Pad R16-2(958.661mil,-401.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.346mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (874.134mil,-371.575mil)(984.134mil,-371.575mil) on Top Overlay And Pad R16-2(958.661mil,-401.575mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "CON4" (594.488mil,-188.976mil) on Top Overlay And Pad U5-3(695.866mil,-175.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "CON4" (594.488mil,-188.976mil) on Top Overlay And Pad U5-4(670.275mil,-175.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R25" (647.638mil,-393.701mil) on Top Overlay And Pad U5-7(721.457mil,-352.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R25" (647.638mil,-393.701mil) on Top Overlay And Pad U5-6(695.866mil,-352.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R25" (647.638mil,-393.701mil) on Top Overlay And Pad U5-5(670.275mil,-352.362mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.969mil < 10mil) Between Track (877.953mil,-304.409mil)(877.953mil,-144.409mil) on Top Overlay And Pad X1-2(834.646mil,-175.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.969mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.197mil < 10mil) Between Track (789.646mil,-144.409mil)(877.953mil,-144.409mil) on Top Overlay And Pad X1-2(834.646mil,-175.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.662mil < 10mil) Between Track (789.646mil,-304.409mil)(789.646mil,-144.409mil) on Top Overlay And Pad X1-2(834.646mil,-175.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.662mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Track (877.953mil,-304.409mil)(877.953mil,-144.409mil) on Top Overlay And Pad X1-1(834.646mil,-273.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.197mil < 10mil) Between Track (789.646mil,-304.409mil)(877.953mil,-304.409mil) on Top Overlay And Pad X1-1(834.646mil,-273.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.662mil < 10mil) Between Track (789.646mil,-304.409mil)(789.646mil,-144.409mil) on Top Overlay And Pad X1-1(834.646mil,-273.622mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.662mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.346mil < 10mil) Between Track (626.102mil,-546.772mil)(736.102mil,-546.772mil) on Top Overlay And Pad R30-1(651.575mil,-576.771mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.346mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (626.102mil,-546.772mil)(626.102mil,-606.772mil) on Top Overlay And Pad R30-1(651.575mil,-576.771mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (626.102mil,-606.772mil)(736.102mil,-606.772mil) on Top Overlay And Pad R30-1(651.575mil,-576.771mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (736.102mil,-606.772mil)(736.102mil,-546.772mil) on Top Overlay And Pad R30-2(710.63mil,-576.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (626.102mil,-546.772mil)(736.102mil,-546.772mil) on Top Overlay And Pad R30-2(710.63mil,-576.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.346mil < 10mil) Between Track (626.102mil,-606.772mil)(736.102mil,-606.772mil) on Top Overlay And Pad R30-2(710.63mil,-576.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.346mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (645.787mil,-470mil)(645.787mil,-530mil) on Top Overlay And Pad R24-1(671.26mil,-500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (645.787mil,-470mil)(755.787mil,-470mil) on Top Overlay And Pad R24-1(671.26mil,-500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (645.787mil,-530mil)(755.787mil,-530mil) on Top Overlay And Pad R24-1(671.26mil,-500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (755.787mil,-530mil)(755.787mil,-470mil) on Top Overlay And Pad R24-2(730.315mil,-500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (645.787mil,-470mil)(755.787mil,-470mil) on Top Overlay And Pad R24-2(730.315mil,-500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (645.787mil,-530mil)(755.787mil,-530mil) on Top Overlay And Pad R24-2(730.315mil,-500mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (645.787mil,-463.071mil)(645.787mil,-403.071mil) on Top Overlay And Pad R25-1(671.26mil,-433.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (645.787mil,-463.071mil)(755.787mil,-463.071mil) on Top Overlay And Pad R25-1(671.26mil,-433.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (645.787mil,-403.071mil)(755.787mil,-403.071mil) on Top Overlay And Pad R25-1(671.26mil,-433.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (755.787mil,-463.071mil)(755.787mil,-403.071mil) on Top Overlay And Pad R25-2(730.315mil,-433.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (645.787mil,-463.071mil)(755.787mil,-463.071mil) on Top Overlay And Pad R25-2(730.315mil,-433.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (645.787mil,-403.071mil)(755.787mil,-403.071mil) on Top Overlay And Pad R25-2(730.315mil,-433.071mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.465mil < 10mil) Between Track (801.181mil,-671.26mil)(844.488mil,-671.26mil) on Top Overlay And Pad T6-2(771.654mil,-647.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.465mil < 10mil) Between Track (801.181mil,-549.213mil)(844.488mil,-549.213mil) on Top Overlay And Pad T6-1(771.654mil,-572.835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.055mil < 10mil) Between Track (736.102mil,-606.772mil)(736.102mil,-546.772mil) on Top Overlay And Pad T6-1(771.654mil,-572.835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.288mil < 10mil) Between Track (626.102mil,-546.772mil)(736.102mil,-546.772mil) on Top Overlay And Pad T6-1(771.654mil,-572.835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.288mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.678mil < 10mil) Between Text "CON1" (1937.008mil,-840.551mil) on Top Overlay And Pad CON1-2(1961.614mil,-875.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.678mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.678mil < 10mil) Between Text "CON1" (1937.008mil,-840.551mil) on Top Overlay And Pad CON1-3(1987.205mil,-875.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.678mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.268mil < 10mil) Between Track (1987.205mil,-971.457mil)(1987.205mil,-963.583mil) on Top Overlay And Pad CON1-11(2027.559mil,-988.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (1829.725mil,-1038.386mil)(2144.685mil,-1038.386mil) on Top Overlay And Pad CON1-11(2027.559mil,-988.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (2058.071mil,-865.158mil)(2069.882mil,-865.158mil) on Top Overlay And Pad CON1-5(2038.386mil,-875.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.967mil < 10mil) Between Text "CON1" (1937.008mil,-840.551mil) on Top Overlay And Pad CON1-5(2038.386mil,-875.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.967mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.678mil < 10mil) Between Text "CON1" (1937.008mil,-840.551mil) on Top Overlay And Pad CON1-4(2012.795mil,-875.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.678mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (1904.528mil,-865.158mil)(1916.339mil,-865.158mil) on Top Overlay And Pad CON1-1(1936.024mil,-875.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.678mil < 10mil) Between Text "CON1" (1937.008mil,-840.551mil) on Top Overlay And Pad CON1-1(1936.024mil,-875.984mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.678mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.268mil < 10mil) Between Track (1987.205mil,-971.457mil)(1987.205mil,-963.583mil) on Top Overlay And Pad CON1-10(1946.851mil,-988.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (1829.725mil,-1038.386mil)(2144.685mil,-1038.386mil) on Top Overlay And Pad CON1-10(1946.851mil,-988.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (904.016mil,-889.764mil)(904.016mil,-877.953mil) on Top Overlay And Pad J1-2(874.016mil,-866.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (844.016mil,-889.764mil)(844.016mil,-832.559mil) on Top Overlay And Pad J1-2(874.016mil,-866.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (904.016mil,-722.559mil)(904.016mil,-887.559mil) on Top Overlay And Pad J1-2(874.016mil,-866.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Track (844.016mil,-889.764mil)(904.016mil,-889.764mil) on Top Overlay And Pad J1-2(874.016mil,-866.142mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (844.016mil,-832.559mil)(844.016mil,-722.559mil) on Top Overlay And Pad J1-1(874.016mil,-748.031mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (904.016mil,-722.559mil)(904.016mil,-887.559mil) on Top Overlay And Pad J1-1(874.016mil,-748.031mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (844.016mil,-722.559mil)(904.016mil,-722.559mil) on Top Overlay And Pad J1-1(874.016mil,-748.031mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (844.016mil,-832.559mil)(844.016mil,-722.559mil) on Top Overlay And Pad J1-3(874.016mil,-807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (904.016mil,-722.559mil)(904.016mil,-887.559mil) on Top Overlay And Pad J1-3(874.016mil,-807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (1007.874mil,-438.976mil)(1007.874mil,-425mil) on Top Overlay And Pad U3-7(1025.591mil,-435.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (1141.732mil,-438.976mil)(1141.732mil,-425mil) on Top Overlay And Pad U3-12(1124.016mil,-435.039mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (1007.874mil,-370.276mil)(1007.874mil,-356.299mil) on Top Overlay And Pad U3-6(1025.591mil,-360.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (1141.732mil,-370.276mil)(1141.732mil,-356.299mil) on Top Overlay And Pad U3-1(1124.016mil,-360.236mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1062.992mil,-314.567mil)(1086.614mil,-314.567mil) on Top Overlay And Pad L3-1(1109.842mil,-283.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1062.992mil,-252.362mil)(1086.614mil,-252.362mil) on Top Overlay And Pad L3-1(1109.842mil,-283.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.072mil < 10mil) Between Text "U3" (1096.457mil,-240.157mil) on Top Overlay And Pad L3-1(1109.842mil,-283.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.072mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1062.992mil,-314.567mil)(1086.614mil,-314.567mil) on Top Overlay And Pad L3-2(1039.764mil,-283.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (1062.992mil,-252.362mil)(1086.614mil,-252.362mil) on Top Overlay And Pad L3-2(1039.764mil,-283.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.04mil < 10mil) Between Text "L3" (1006.299mil,-238.189mil) on Top Overlay And Pad L3-2(1039.764mil,-283.465mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.04mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.633mil < 10mil) Between Text "C7" (1289.37mil,-606.299mil) on Top Overlay And Pad D1-1(1248.032mil,-653.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.633mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1196.85mil,-822.835mil)(1196.85mil,-641.732mil) on Top Overlay And Pad D1-1(1248.032mil,-653.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.661mil < 10mil) Between Track (1303.15mil,-822.835mil)(1303.15mil,-641.732mil) on Top Overlay And Pad D1-1(1248.032mil,-653.543mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.724mil < 10mil) Between Track (1196.85mil,-822.835mil)(1196.85mil,-641.732mil) on Top Overlay And Pad D1-2(1248.032mil,-811.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.661mil < 10mil) Between Track (1303.15mil,-822.835mil)(1303.15mil,-641.732mil) on Top Overlay And Pad D1-2(1248.032mil,-811.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.661mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (914.882mil,-771.535mil)(914.882mil,-661.535mil) on Top Overlay And Pad R19-1(944.882mil,-687.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (974.882mil,-771.535mil)(974.882mil,-661.535mil) on Top Overlay And Pad R19-1(944.882mil,-687.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (914.882mil,-661.535mil)(974.882mil,-661.535mil) on Top Overlay And Pad R19-1(944.882mil,-687.008mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (914.882mil,-771.535mil)(914.882mil,-661.535mil) on Top Overlay And Pad R19-2(944.882mil,-746.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (974.882mil,-771.535mil)(974.882mil,-661.535mil) on Top Overlay And Pad R19-2(944.882mil,-746.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (914.882mil,-771.535mil)(974.882mil,-771.535mil) on Top Overlay And Pad R19-2(944.882mil,-746.063mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (777.087mil,-515.63mil)(777.087mil,-405.63mil) on Top Overlay And Pad R31-1(807.087mil,-431.102mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (837.087mil,-515.63mil)(837.087mil,-405.63mil) on Top Overlay And Pad R31-1(807.087mil,-431.102mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (777.087mil,-405.63mil)(837.087mil,-405.63mil) on Top Overlay And Pad R31-1(807.087mil,-431.102mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (777.087mil,-515.63mil)(777.087mil,-405.63mil) on Top Overlay And Pad R31-2(807.087mil,-490.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.346mil < 10mil) Between Track (837.087mil,-515.63mil)(837.087mil,-405.63mil) on Top Overlay And Pad R31-2(807.087mil,-490.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.346mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (777.087mil,-515.63mil)(837.087mil,-515.63mil) on Top Overlay And Pad R31-2(807.087mil,-490.158mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (984.134mil,-502.441mil)(984.134mil,-442.441mil) on Top Overlay And Pad R34-1(958.661mil,-472.441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (874.134mil,-502.441mil)(984.134mil,-502.441mil) on Top Overlay And Pad R34-1(958.661mil,-472.441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.346mil < 10mil) Between Track (874.134mil,-442.441mil)(984.134mil,-442.441mil) on Top Overlay And Pad R34-1(958.661mil,-472.441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.346mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (874.134mil,-502.441mil)(874.134mil,-442.441mil) on Top Overlay And Pad R34-2(899.606mil,-472.441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (874.134mil,-502.441mil)(984.134mil,-502.441mil) on Top Overlay And Pad R34-2(899.606mil,-472.441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (874.134mil,-442.441mil)(984.134mil,-442.441mil) on Top Overlay And Pad R34-2(899.606mil,-472.441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.182mil < 10mil) Between Text "R17" (1013.779mil,-846.457mil) on Top Overlay And Pad T2-1(1032.48mil,-769.685mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.182mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R17" (1013.779mil,-846.457mil) on Top Overlay And Pad T2-2(1032.48mil,-807.087mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Text "R17" (1013.779mil,-846.457mil) on Top Overlay And Pad T2-3(1032.48mil,-844.488mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (914.882mil,-887.677mil)(914.882mil,-777.677mil) on Top Overlay And Pad R17-1(944.882mil,-803.15mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (974.882mil,-887.677mil)(974.882mil,-777.677mil) on Top Overlay And Pad R17-1(944.882mil,-803.15mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (914.882mil,-777.677mil)(974.882mil,-777.677mil) on Top Overlay And Pad R17-1(944.882mil,-803.15mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (914.882mil,-887.677mil)(914.882mil,-777.677mil) on Top Overlay And Pad R17-2(944.882mil,-862.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (974.882mil,-887.677mil)(974.882mil,-777.677mil) on Top Overlay And Pad R17-2(944.882mil,-862.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (914.882mil,-887.677mil)(974.882mil,-887.677mil) on Top Overlay And Pad R17-2(944.882mil,-862.205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (1055.236mil,-726.85mil)(1055.236mil,-666.85mil) on Top Overlay And Pad R18-1(1080.709mil,-696.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1055.236mil,-726.85mil)(1165.236mil,-726.85mil) on Top Overlay And Pad R18-1(1080.709mil,-696.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1055.236mil,-666.85mil)(1165.236mil,-666.85mil) on Top Overlay And Pad R18-1(1080.709mil,-696.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (1165.236mil,-726.85mil)(1165.236mil,-666.85mil) on Top Overlay And Pad R18-2(1139.764mil,-696.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1055.236mil,-726.85mil)(1165.236mil,-726.85mil) on Top Overlay And Pad R18-2(1139.764mil,-696.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1055.236mil,-666.85mil)(1165.236mil,-666.85mil) on Top Overlay And Pad R18-2(1139.764mil,-696.85mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (985.748mil,-724.291mil)(985.748mil,-614.291mil) on Top Overlay And Pad R20-1(1015.748mil,-698.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1045.748mil,-724.291mil)(1045.748mil,-614.291mil) on Top Overlay And Pad R20-1(1015.748mil,-698.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (985.748mil,-724.291mil)(1045.748mil,-724.291mil) on Top Overlay And Pad R20-1(1015.748mil,-698.819mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (985.748mil,-724.291mil)(985.748mil,-614.291mil) on Top Overlay And Pad R20-2(1015.748mil,-639.764mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1045.748mil,-724.291mil)(1045.748mil,-614.291mil) on Top Overlay And Pad R20-2(1015.748mil,-639.764mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (985.748mil,-614.291mil)(1045.748mil,-614.291mil) on Top Overlay And Pad R20-2(1015.748mil,-639.764mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (1562.992mil,-889.764mil)(1562.992mil,-732.283mil) on Top Overlay And Pad F1-2(1519.685mil,-811.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (1318.898mil,-889.764mil)(1562.992mil,-889.764mil) on Top Overlay And Pad F1-2(1519.685mil,-811.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (1318.898mil,-732.283mil)(1562.992mil,-732.283mil) on Top Overlay And Pad F1-2(1519.685mil,-811.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Track (1318.898mil,-889.764mil)(1318.898mil,-732.283mil) on Top Overlay And Pad F1-1(1362.205mil,-811.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (1318.898mil,-889.764mil)(1562.992mil,-889.764mil) on Top Overlay And Pad F1-1(1362.205mil,-811.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Track (1318.898mil,-732.283mil)(1562.992mil,-732.283mil) on Top Overlay And Pad F1-1(1362.205mil,-811.024mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.287mil < 10mil) Between Track (1556.673mil,-318.839mil)(1556.673mil,-263.839mil) on Top Overlay And Pad C12-2(1584.646mil,-291.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (1556.673mil,-318.839mil)(1671.673mil,-318.839mil) on Top Overlay And Pad C12-2(1584.646mil,-291.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (1556.673mil,-263.839mil)(1671.673mil,-263.839mil) on Top Overlay And Pad C12-2(1584.646mil,-291.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.287mil < 10mil) Between Track (1671.673mil,-318.839mil)(1671.673mil,-263.839mil) on Top Overlay And Pad C12-1(1643.701mil,-291.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (1556.673mil,-318.839mil)(1671.673mil,-318.839mil) on Top Overlay And Pad C12-1(1643.701mil,-291.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.815mil < 10mil) Between Track (1556.673mil,-263.839mil)(1671.673mil,-263.839mil) on Top Overlay And Pad C12-1(1643.701mil,-291.339mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.815mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-187.48mil)(1669.173mil,-187.48mil) on Top Overlay And Pad R8-1(1643.701mil,-157.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-127.48mil)(1669.173mil,-127.48mil) on Top Overlay And Pad R8-1(1643.701mil,-157.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (1669.173mil,-187.48mil)(1669.173mil,-127.48mil) on Top Overlay And Pad R8-1(1643.701mil,-157.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (1559.173mil,-187.48mil)(1559.173mil,-127.48mil) on Top Overlay And Pad R8-2(1584.646mil,-157.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-187.48mil)(1669.173mil,-187.48mil) on Top Overlay And Pad R8-2(1584.646mil,-157.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-127.48mil)(1669.173mil,-127.48mil) on Top Overlay And Pad R8-2(1584.646mil,-157.48mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-254.409mil)(1669.173mil,-254.409mil) on Top Overlay And Pad R4-1(1643.701mil,-224.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-194.409mil)(1669.173mil,-194.409mil) on Top Overlay And Pad R4-1(1643.701mil,-224.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (1669.173mil,-254.409mil)(1669.173mil,-194.409mil) on Top Overlay And Pad R4-1(1643.701mil,-224.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (1559.173mil,-254.409mil)(1559.173mil,-194.409mil) on Top Overlay And Pad R4-2(1584.646mil,-224.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-254.409mil)(1669.173mil,-254.409mil) on Top Overlay And Pad R4-2(1584.646mil,-224.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (1559.173mil,-194.409mil)(1669.173mil,-194.409mil) on Top Overlay And Pad R4-2(1584.646mil,-224.409mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (237.811mil,-768.662mil)(297.811mil,-768.662mil) on Top Overlay And Pad R29-1(267.811mil,-794.134mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (297.811mil,-878.662mil)(297.811mil,-768.662mil) on Top Overlay And Pad R29-1(267.811mil,-794.134mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (237.811mil,-878.662mil)(237.811mil,-768.662mil) on Top Overlay And Pad R29-1(267.811mil,-794.134mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (237.811mil,-878.662mil)(297.811mil,-878.662mil) on Top Overlay And Pad R29-2(267.811mil,-853.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (297.811mil,-878.662mil)(297.811mil,-768.662mil) on Top Overlay And Pad R29-2(267.811mil,-853.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (237.811mil,-878.662mil)(237.811mil,-768.662mil) on Top Overlay And Pad R29-2(267.811mil,-853.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.346mil < 10mil) Between Track (164.977mil,-878.662mil)(164.977mil,-768.662mil) on Top Overlay And Pad R28-1(194.977mil,-794.134mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.346mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (164.977mil,-768.662mil)(224.977mil,-768.662mil) on Top Overlay And Pad R28-1(194.977mil,-794.134mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (224.977mil,-878.662mil)(224.977mil,-768.662mil) on Top Overlay And Pad R28-1(194.977mil,-794.134mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (164.977mil,-878.662mil)(164.977mil,-768.662mil) on Top Overlay And Pad R28-2(194.977mil,-853.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (164.977mil,-878.662mil)(224.977mil,-878.662mil) on Top Overlay And Pad R28-2(194.977mil,-853.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (224.977mil,-878.662mil)(224.977mil,-768.662mil) on Top Overlay And Pad R28-2(194.977mil,-853.189mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.819mil < 10mil) Between Track (237.716mil,-886.85mil)(297.716mil,-886.85mil) on Top Overlay And Pad D8-2(267.716mil,-915.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.819mil < 10mil) Between Track (237.717mil,-1006.85mil)(297.716mil,-1006.85mil) on Top Overlay And Pad D8-1(267.716mil,-978.346mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.819mil < 10mil) Between Track (164.882mil,-886.85mil)(224.882mil,-886.85mil) on Top Overlay And Pad D7-2(194.882mil,-915.354mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.819mil < 10mil) Between Track (164.882mil,-1006.85mil)(224.882mil,-1006.85mil) on Top Overlay And Pad D7-1(194.882mil,-978.346mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.819mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (530.63mil,-791.811mil)(530.63mil,-731.811mil) on Top Overlay And Pad R33-1(556.102mil,-761.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (530.63mil,-791.811mil)(640.63mil,-791.811mil) on Top Overlay And Pad R33-1(556.102mil,-761.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (530.63mil,-731.811mil)(640.63mil,-731.811mil) on Top Overlay And Pad R33-1(556.102mil,-761.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (640.63mil,-791.811mil)(640.63mil,-731.811mil) on Top Overlay And Pad R33-2(615.158mil,-761.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (530.63mil,-791.811mil)(640.63mil,-791.811mil) on Top Overlay And Pad R33-2(615.158mil,-761.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (530.63mil,-731.811mil)(640.63mil,-731.811mil) on Top Overlay And Pad R33-2(615.158mil,-761.811mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (640.63mil,-856.772mil)(640.63mil,-796.772mil) on Top Overlay And Pad R32-1(615.157mil,-826.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (530.63mil,-856.772mil)(640.63mil,-856.772mil) on Top Overlay And Pad R32-1(615.157mil,-826.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (530.63mil,-796.772mil)(640.63mil,-796.772mil) on Top Overlay And Pad R32-1(615.157mil,-826.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (530.63mil,-856.772mil)(530.63mil,-796.772mil) on Top Overlay And Pad R32-2(556.102mil,-826.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (530.63mil,-856.772mil)(640.63mil,-856.772mil) on Top Overlay And Pad R32-2(556.102mil,-826.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (530.63mil,-796.772mil)(640.63mil,-796.772mil) on Top Overlay And Pad R32-2(556.102mil,-826.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (203.228mil,-232.165mil)(203.228mil,-122.165mil) on Top Overlay And Pad R26-1(173.228mil,-147.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (143.228mil,-122.165mil)(203.228mil,-122.165mil) on Top Overlay And Pad R26-1(173.228mil,-147.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (143.228mil,-232.165mil)(143.228mil,-122.165mil) on Top Overlay And Pad R26-1(173.228mil,-147.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (203.228mil,-232.165mil)(203.228mil,-122.165mil) on Top Overlay And Pad R26-2(173.228mil,-206.693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (143.228mil,-232.165mil)(203.228mil,-232.165mil) on Top Overlay And Pad R26-2(173.228mil,-206.693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (143.228mil,-232.165mil)(143.228mil,-122.165mil) on Top Overlay And Pad R26-2(173.228mil,-206.693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (210.157mil,-232.165mil)(210.157mil,-122.165mil) on Top Overlay And Pad R27-1(240.157mil,-147.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (270.157mil,-232.165mil)(270.157mil,-122.165mil) on Top Overlay And Pad R27-1(240.157mil,-147.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (210.157mil,-122.165mil)(270.157mil,-122.165mil) on Top Overlay And Pad R27-1(240.157mil,-147.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (210.157mil,-232.165mil)(210.157mil,-122.165mil) on Top Overlay And Pad R27-2(240.157mil,-206.693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (270.157mil,-232.165mil)(270.157mil,-122.165mil) on Top Overlay And Pad R27-2(240.157mil,-206.693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (210.157mil,-232.165mil)(270.157mil,-232.165mil) on Top Overlay And Pad R27-2(240.157mil,-206.693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (277.087mil,-232.165mil)(277.087mil,-122.165mil) on Top Overlay And Pad R21-1(307.087mil,-206.693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (337.087mil,-232.165mil)(337.087mil,-122.165mil) on Top Overlay And Pad R21-1(307.087mil,-206.693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (277.087mil,-232.165mil)(337.087mil,-232.165mil) on Top Overlay And Pad R21-1(307.087mil,-206.693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (277.087mil,-232.165mil)(277.087mil,-122.165mil) on Top Overlay And Pad R21-2(307.087mil,-147.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (337.087mil,-232.165mil)(337.087mil,-122.165mil) on Top Overlay And Pad R21-2(307.087mil,-147.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (277.087mil,-122.165mil)(337.087mil,-122.165mil) on Top Overlay And Pad R21-2(307.087mil,-147.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (344.016mil,-232.165mil)(344.016mil,-122.165mil) on Top Overlay And Pad R22-1(374.016mil,-206.693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (404.016mil,-232.165mil)(404.016mil,-122.165mil) on Top Overlay And Pad R22-1(374.016mil,-206.693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (344.016mil,-232.165mil)(404.016mil,-232.165mil) on Top Overlay And Pad R22-1(374.016mil,-206.693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (344.016mil,-232.165mil)(344.016mil,-122.165mil) on Top Overlay And Pad R22-2(374.016mil,-147.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (404.016mil,-232.165mil)(404.016mil,-122.165mil) on Top Overlay And Pad R22-2(374.016mil,-147.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (344.016mil,-122.165mil)(404.016mil,-122.165mil) on Top Overlay And Pad R22-2(374.016mil,-147.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (410.945mil,-232.165mil)(410.945mil,-122.165mil) on Top Overlay And Pad R23-1(440.945mil,-206.693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (470.945mil,-232.165mil)(470.945mil,-122.165mil) on Top Overlay And Pad R23-1(440.945mil,-206.693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.725mil < 10mil) Between Track (410.945mil,-232.165mil)(470.945mil,-232.165mil) on Top Overlay And Pad R23-1(440.945mil,-206.693mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.725mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (410.945mil,-232.165mil)(410.945mil,-122.165mil) on Top Overlay And Pad R23-2(440.945mil,-147.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Track (470.945mil,-232.165mil)(470.945mil,-122.165mil) on Top Overlay And Pad R23-2(440.945mil,-147.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.724mil < 10mil) Between Track (410.945mil,-122.165mil)(470.945mil,-122.165mil) on Top Overlay And Pad R23-2(440.945mil,-147.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-311.024mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-26(500mil,-326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-311.024mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-27(472.44mil,-326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-311.024mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-28(444.882mil,-326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-311.024mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-29(417.322mil,-326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-311.024mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-30(389.764mil,-326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-311.024mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-31(362.204mil,-326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-311.024mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-32(334.646mil,-326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-311.024mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-33(307.087mil,-326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-311.024mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-34(279.527mil,-326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-311.024mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-35(251.969mil,-326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-311.024mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-36(224.41mil,-326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-311.024mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-37(196.851mil,-326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-311.024mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-38(169.292mil,-326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-311.024mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-39(141.732mil,-326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-311.024mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-40(114.174mil,-326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-311.024mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-41(86.614mil,-326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-311.024mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-42(59.054mil,-326.772mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (570.865mil,-704.724mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-13(555.117mil,-673.228mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (570.865mil,-704.724mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-14(555.117mil,-645.669mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (570.865mil,-704.724mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-15(555.117mil,-618.11mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (570.865mil,-704.724mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-16(555.117mil,-590.551mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (570.865mil,-704.724mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-17(555.117mil,-562.992mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (570.865mil,-704.724mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-18(555.117mil,-535.433mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (570.865mil,-704.724mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-19(555.117mil,-507.874mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (570.865mil,-704.724mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-20(555.117mil,-480.315mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (570.865mil,-704.724mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-21(555.117mil,-452.756mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (570.865mil,-704.724mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-22(555.117mil,-425.197mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (570.865mil,-704.724mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-23(555.117mil,-397.638mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (570.865mil,-704.724mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-24(555.117mil,-370.079mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (570.865mil,-704.724mil)(570.865mil,-311.024mil) on Top Overlay And Pad M1-25(555.117mil,-342.52mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-704.724mil)(570.865mil,-704.724mil) on Top Overlay And Pad M1-1(59.054mil,-688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-704.724mil)(570.865mil,-704.724mil) on Top Overlay And Pad M1-2(86.614mil,-688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.552mil < 10mil) Between Text "R28" (172.551mil,-754.346mil) on Top Overlay And Pad M1-3(251.969mil,-688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.552mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-704.724mil)(570.865mil,-704.724mil) on Top Overlay And Pad M1-3(251.969mil,-688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-704.724mil)(570.865mil,-704.724mil) on Top Overlay And Pad M1-4(279.527mil,-688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-704.724mil)(570.865mil,-704.724mil) on Top Overlay And Pad M1-5(307.087mil,-688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-704.724mil)(570.865mil,-704.724mil) on Top Overlay And Pad M1-7(362.204mil,-688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-704.724mil)(570.865mil,-704.724mil) on Top Overlay And Pad M1-8(389.764mil,-688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-704.724mil)(570.865mil,-704.724mil) on Top Overlay And Pad M1-9(417.322mil,-688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-704.724mil)(570.865mil,-704.724mil) on Top Overlay And Pad M1-10(444.882mil,-688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-704.724mil)(570.865mil,-704.724mil) on Top Overlay And Pad M1-11(472.44mil,-688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-704.724mil)(570.865mil,-704.724mil) on Top Overlay And Pad M1-12(500mil,-688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Track (-137.796mil,-704.724mil)(570.865mil,-704.724mil) on Top Overlay And Pad M1-6(334.646mil,-688.976mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.968mil < 10mil) Between Track (2417.323mil,-287.402mil)(2417.323mil,-177.166mil) on Top Overlay And Pad J2-1(2381.89mil,-232.284mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [1.968mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.003mil < 10mil) Between Text "P6" (86.614mil,-118.11mil) on Top Overlay And Pad Free-0(0mil,0mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.003mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.35mil < 10mil) Between Text "R6" (2200.787mil,-145.669mil) on Top Overlay And Pad Free-0(2283.465mil,0mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [2.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2326.772mil,-204.724mil)(2326.772mil,-165.354mil) on Bottom Overlay And Pad CON3-1(2322.835mil,-232.284mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2326.771mil,-299.213mil)(2326.771mil,-259.843mil) on Bottom Overlay And Pad CON3-1(2322.835mil,-232.284mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2204.724mil,-299.213mil)(2212.598mil,-299.213mil) on Bottom Overlay And Pad CON3-2(2263.78mil,-290.354mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2314.961mil,-299.213mil)(2326.771mil,-299.213mil) on Bottom Overlay And Pad CON3-2(2263.78mil,-290.354mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.59mil < 10mil) Between Text "CON3" (2314.961mil,-348.425mil) on Bottom Overlay And Pad CON3-2(2263.78mil,-290.354mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2204.724mil,-165.354mil)(2212.598mil,-165.354mil) on Bottom Overlay And Pad CON3-2(2263.78mil,-174.213mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.937mil < 10mil) Between Track (2314.961mil,-165.354mil)(2326.772mil,-165.354mil) on Bottom Overlay And Pad CON3-2(2263.78mil,-174.213mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.937mil]
Rule Violations :392

Processing Rule : Silk to Silk (Clearance=0mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 565
Time Elapsed        : 00:00:04