Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 16:36:00 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.626        0.000                      0                 1525        0.036        0.000                      0                 1525       54.305        0.000                       0                   561  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.626        0.000                      0                 1521        0.036        0.000                      0                 1521       54.305        0.000                       0                   561  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  104.871        0.000                      0                    4        0.866        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.626ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.679ns  (logic 59.887ns (57.210%)  route 44.793ns (42.790%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=23 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.570     5.154    display/clk_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  display/D_ddr_q_reg/Q
                         net (fo=103, routed)         3.590     9.263    sm/M_display_reading
    SLICE_X51Y31         LUT4 (Prop_lut4_I2_O)        0.124     9.387 r  sm/D_registers_q[7][31]_i_149/O
                         net (fo=1, routed)           0.653    10.040    sm/D_registers_q[7][31]_i_149_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.164 r  sm/D_registers_q[7][31]_i_110/O
                         net (fo=32, routed)          1.255    11.419    sm/M_sm_bsel[2]
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124    11.543 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.964    12.507    sm/M_alum_b[0]
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.631 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    12.631    alum/S[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.144 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.144    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.261 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.261    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.378 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.009    13.387    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.504 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.504    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.621 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    13.621    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.738 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    13.738    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.855    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.226 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.966    15.192    alum/temp_out0[31]
    SLICE_X59Y24         LUT3 (Prop_lut3_I0_O)        0.367    15.559 r  alum/D_registers_q[7][30]_i_76/O
                         net (fo=1, routed)           0.000    15.559    alum/D_registers_q[7][30]_i_76_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.091 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.009    16.100    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.214 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.214    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.328    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.442 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.442    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.556 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.556    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.670 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.670    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.784 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.784    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.941 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.268    18.209    alum/temp_out0[30]
    SLICE_X56Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.009 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.009    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.126 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.126    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.243 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.252    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.369 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.369    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.486 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.486    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.603 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.837    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.994 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.132    21.127    alum/temp_out0[29]
    SLICE_X55Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.915 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.915    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.029 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.029    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.143 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.152    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.266 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.266    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.380 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.380    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.494 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.494    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.608 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.608    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.722 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.722    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.879 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.088    23.967    alum/temp_out0[28]
    SLICE_X54Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.767 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.767    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.884 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.884    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.001 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.001    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.118 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.127    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.244 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.244    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.361 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.361    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.478 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.478    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.595 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.595    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.752 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.109    26.860    alum/temp_out0[27]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.648 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.648    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.762 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.762    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.876 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    27.885    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.999 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.999    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.113 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.113    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.227 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.227    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.341    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.455 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.455    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.612 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.141    29.753    alum/temp_out0[26]
    SLICE_X42Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.553 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.553    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.670 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    30.679    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.796 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.796    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.913 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.913    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.030 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.030    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.147 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.264 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.264    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.381 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.381    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.538 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.038    32.576    alum/temp_out0[25]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.332    32.908 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.908    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.458 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.458    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.572 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.581    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.695 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.695    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.809 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.809    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.923 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.923    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.037 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.037    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.151 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.151    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.265 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.265    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.422 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.867    35.289    alum/temp_out0[24]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.329    35.618 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.618    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.168 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.168    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.282 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.291    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.405 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.405    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.519 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.519    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.633 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.633    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.747 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.747    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.861 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.861    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.975 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.975    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.132 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.992    38.124    alum/temp_out0[23]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    38.453 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.453    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.003 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.126    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.240 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.240    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.354 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.354    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.468 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.468    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.582 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.582    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.696 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.696    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.810 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.810    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.967 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.010    40.977    alum/temp_out0[22]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    41.306 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.306    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.856 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.856    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.970 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    41.979    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.093 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.093    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.207 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.207    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.321 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.321    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.435 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.435    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.549 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.549    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.663 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.663    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.820 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.977    43.798    alum/temp_out0[21]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.127 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.127    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.677 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.677    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.791 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.791    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.905 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.914    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.028 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.028    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.142 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.142    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.256 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.256    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.370 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.370    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.484 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.484    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.641 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.024    46.664    alum/temp_out0[20]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    46.993 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.993    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.526 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.526    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.643 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.643    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.760 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.760    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.877 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    47.886    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.003 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.003    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.120 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.120    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.237 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.237    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.354 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.354    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.511 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.973    49.484    alum/temp_out0[19]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.816 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.816    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.366 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.366    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.480 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.480    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.594 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.594    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.708 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    50.717    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.831    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.945 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.945    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.059 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.059    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.173 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.173    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.330 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.982    52.312    alum/temp_out0[18]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.641 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.641    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.191 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.191    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.305 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.305    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.419 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.419    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.533 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.533    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.647 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.656    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.770 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.770    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.884 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.884    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.998 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.998    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.155 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.116    55.271    alum/temp_out0[17]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    55.600 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.600    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.150 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.150    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.264 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.264    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.378 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.378    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.492 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.492    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.606 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.606    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.720 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    56.729    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.843 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.843    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.957 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.957    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.114 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.959    58.073    alum/temp_out0[16]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    58.402 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.402    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.952 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.952    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.066 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.066    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.180 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.180    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.294 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.294    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.408 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.408    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.522 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.531    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.645 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.645    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.759 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.916 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.066    60.982    alum/temp_out0[15]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    61.311 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.311    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.861 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.861    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.975 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.975    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.089 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.089    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.203 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.203    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.317 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.431 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.440    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.554    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.668    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.825 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.082    63.908    alum/temp_out0[14]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.693 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.693    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.807 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.807    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.921 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.921    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.035 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.035    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.149 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.009    65.158    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.272 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.272    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.386 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.500 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.657 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.995    66.651    alum/temp_out0[13]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    66.980 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.980    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.513 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.513    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.630 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.630    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.747 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.747    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.864 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.864    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.981 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.009    67.990    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.107 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.107    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.224 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.224    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.341 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.341    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.498 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.009    69.507    alum/temp_out0[12]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    69.839 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.839    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.372 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.372    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.489 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.489    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.606 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.606    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.723 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.840 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.957 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.957    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.074 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.083    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.200 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.200    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.357 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.121    72.478    alum/temp_out0[11]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    72.810 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.810    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.360 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.360    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.474 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.474    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.588 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.588    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.702 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.702    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.816 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.816    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.930 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.930    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.044 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.044    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.158 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.158    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.315 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.167    75.482    alum/temp_out0[10]
    SLICE_X54Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.282 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.282    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.399 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.399    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.516 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.633 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.633    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.750 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.750    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.867 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.867    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.984 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.101 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.258 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.008    78.266    alum/temp_out0[9]
    SLICE_X59Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.054 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.054    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.168 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.168    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.282 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.282    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.396 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.396    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.510 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.510    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.624 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.624    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.738 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.738    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.852 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.852    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.009 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.079    81.088    alum/temp_out0[8]
    SLICE_X58Y16         LUT3 (Prop_lut3_I0_O)        0.329    81.417 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    81.417    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.967 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.967    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.081 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.081    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.195 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.195    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.309 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.309    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.423 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.423    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.537 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.537    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.651 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.651    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.808 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.140    83.948    alum/temp_out0[7]
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.277 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.277    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.827 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.827    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.941 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.941    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.055 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.055    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.169 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.169    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.283 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.283    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.397 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.397    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.511 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.511    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.625 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.625    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.782 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.880    86.662    alum/temp_out0[6]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    86.991 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.991    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.524 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.524    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.641 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.641    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.758 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.758    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.875 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.875    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.992 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.992    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.109 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.109    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.226 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.226    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.343 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.343    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.500 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.921    89.421    alum/temp_out0[5]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    89.753 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.753    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.303 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.531 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.531    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.645 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.645    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.759 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.759    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.873    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.987 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.987    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.101 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.101    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.258 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.257    92.515    alum/temp_out0[4]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    92.844 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.844    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.377 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.377    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.494 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.494    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.611 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.611    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.728 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.845 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.845    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.962 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.962    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.079 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.079    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.196 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.196    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.353 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.009    95.362    alum/temp_out0[3]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    95.694 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.694    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.244 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.244    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.358 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.358    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.472 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.472    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.586 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.586    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.700 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.700    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.814 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.814    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.928 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.928    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.042 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.042    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.199 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.173    98.372    alum/temp_out0[2]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.701 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.701    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.251 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.251    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.365 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.365    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.479 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.479    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.593 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.593    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.707 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.707    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.821 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.821    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.935 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.935    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.049 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.049    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.206 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.931   101.137    alum/temp_out0[1]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.466 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.466    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.016 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.016    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.130 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.244 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.244    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.358 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.358    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.472 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.472    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.586 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.586    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.700 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.700    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.813 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.813    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.970 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.928   103.899    sm/temp_out0[0]
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.329   104.228 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.228    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X60Y17         MUXF7 (Prop_muxf7_I0_O)      0.209   104.437 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.450   104.886    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.297   105.183 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.069   106.252    sm/M_alum_out[0]
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124   106.376 r  sm/ram_reg_i_26/O
                         net (fo=1, routed)           0.530   106.906    display/M_sm_bra[0]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124   107.030 r  display/ram_reg_i_17__0/O
                         net (fo=2, routed)           1.867   108.897    display/brams/override_address
    SLICE_X47Y3          LUT4 (Prop_lut4_I0_O)        0.119   109.016 r  display/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.817   109.834    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   115.460    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.460    
                         arrival time                        -109.834    
  -------------------------------------------------------------------
                         slack                                  5.626    

Slack (MET) :             5.951ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.963ns  (logic 60.324ns (57.472%)  route 44.639ns (42.528%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=24 LUT4=2 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 115.947 - 111.111 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.570     5.154    display/clk_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  display/D_ddr_q_reg/Q
                         net (fo=103, routed)         3.590     9.263    sm/M_display_reading
    SLICE_X51Y31         LUT4 (Prop_lut4_I2_O)        0.124     9.387 r  sm/D_registers_q[7][31]_i_149/O
                         net (fo=1, routed)           0.653    10.040    sm/D_registers_q[7][31]_i_149_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.164 r  sm/D_registers_q[7][31]_i_110/O
                         net (fo=32, routed)          1.255    11.419    sm/M_sm_bsel[2]
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124    11.543 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.964    12.507    sm/M_alum_b[0]
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.631 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    12.631    alum/S[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.144 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.144    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.261 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.261    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.378 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.009    13.387    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.504 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.504    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.621 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    13.621    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.738 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    13.738    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.855    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.226 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.966    15.192    alum/temp_out0[31]
    SLICE_X59Y24         LUT3 (Prop_lut3_I0_O)        0.367    15.559 r  alum/D_registers_q[7][30]_i_76/O
                         net (fo=1, routed)           0.000    15.559    alum/D_registers_q[7][30]_i_76_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.091 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.009    16.100    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.214 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.214    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.328    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.442 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.442    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.556 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.556    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.670 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.670    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.784 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.784    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.941 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.268    18.209    alum/temp_out0[30]
    SLICE_X56Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.009 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.009    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.126 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.126    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.243 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.252    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.369 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.369    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.486 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.486    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.603 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.837    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.994 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.132    21.127    alum/temp_out0[29]
    SLICE_X55Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.915 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.915    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.029 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.029    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.143 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.152    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.266 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.266    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.380 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.380    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.494 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.494    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.608 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.608    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.722 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.722    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.879 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.088    23.967    alum/temp_out0[28]
    SLICE_X54Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.767 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.767    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.884 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.884    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.001 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.001    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.118 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.127    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.244 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.244    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.361 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.361    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.478 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.478    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.595 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.595    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.752 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.109    26.860    alum/temp_out0[27]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.648 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.648    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.762 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.762    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.876 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    27.885    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.999 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.999    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.113 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.113    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.227 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.227    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.341    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.455 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.455    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.612 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.141    29.753    alum/temp_out0[26]
    SLICE_X42Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.553 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.553    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.670 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    30.679    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.796 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.796    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.913 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.913    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.030 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.030    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.147 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.264 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.264    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.381 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.381    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.538 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.038    32.576    alum/temp_out0[25]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.332    32.908 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.908    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.458 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.458    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.572 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.581    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.695 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.695    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.809 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.809    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.923 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.923    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.037 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.037    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.151 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.151    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.265 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.265    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.422 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.867    35.289    alum/temp_out0[24]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.329    35.618 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.618    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.168 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.168    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.282 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.291    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.405 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.405    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.519 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.519    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.633 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.633    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.747 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.747    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.861 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.861    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.975 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.975    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.132 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.992    38.124    alum/temp_out0[23]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    38.453 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.453    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.003 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.126    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.240 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.240    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.354 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.354    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.468 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.468    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.582 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.582    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.696 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.696    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.810 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.810    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.967 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.010    40.977    alum/temp_out0[22]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    41.306 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.306    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.856 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.856    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.970 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    41.979    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.093 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.093    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.207 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.207    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.321 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.321    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.435 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.435    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.549 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.549    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.663 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.663    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.820 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.977    43.798    alum/temp_out0[21]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.127 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.127    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.677 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.677    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.791 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.791    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.905 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.914    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.028 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.028    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.142 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.142    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.256 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.256    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.370 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.370    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.484 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.484    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.641 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.024    46.664    alum/temp_out0[20]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    46.993 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.993    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.526 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.526    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.643 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.643    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.760 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.760    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.877 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    47.886    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.003 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.003    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.120 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.120    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.237 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.237    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.354 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.354    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.511 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.973    49.484    alum/temp_out0[19]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.816 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.816    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.366 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.366    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.480 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.480    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.594 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.594    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.708 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    50.717    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.831    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.945 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.945    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.059 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.059    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.173 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.173    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.330 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.982    52.312    alum/temp_out0[18]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.641 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.641    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.191 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.191    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.305 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.305    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.419 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.419    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.533 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.533    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.647 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.656    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.770 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.770    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.884 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.884    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.998 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.998    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.155 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.116    55.271    alum/temp_out0[17]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    55.600 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.600    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.150 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.150    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.264 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.264    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.378 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.378    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.492 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.492    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.606 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.606    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.720 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    56.729    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.843 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.843    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.957 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.957    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.114 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.959    58.073    alum/temp_out0[16]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    58.402 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.402    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.952 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.952    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.066 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.066    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.180 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.180    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.294 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.294    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.408 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.408    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.522 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.531    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.645 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.645    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.759 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.916 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.066    60.982    alum/temp_out0[15]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    61.311 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.311    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.861 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.861    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.975 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.975    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.089 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.089    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.203 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.203    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.317 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.431 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.440    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.554    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.668    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.825 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.082    63.908    alum/temp_out0[14]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.693 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.693    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.807 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.807    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.921 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.921    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.035 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.035    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.149 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.009    65.158    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.272 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.272    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.386 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.500 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.657 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.995    66.651    alum/temp_out0[13]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    66.980 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.980    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.513 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.513    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.630 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.630    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.747 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.747    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.864 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.864    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.981 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.009    67.990    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.107 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.107    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.224 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.224    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.341 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.341    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.498 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.009    69.507    alum/temp_out0[12]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    69.839 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.839    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.372 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.372    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.489 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.489    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.606 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.606    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.723 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.840 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.957 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.957    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.074 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.083    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.200 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.200    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.357 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.121    72.478    alum/temp_out0[11]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    72.810 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.810    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.360 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.360    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.474 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.474    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.588 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.588    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.702 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.702    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.816 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.816    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.930 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.930    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.044 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.044    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.158 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.158    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.315 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.167    75.482    alum/temp_out0[10]
    SLICE_X54Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.282 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.282    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.399 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.399    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.516 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.633 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.633    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.750 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.750    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.867 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.867    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.984 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.101 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.258 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.008    78.266    alum/temp_out0[9]
    SLICE_X59Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.054 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.054    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.168 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.168    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.282 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.282    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.396 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.396    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.510 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.510    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.624 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.624    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.738 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.738    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.852 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.852    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.009 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.079    81.088    alum/temp_out0[8]
    SLICE_X58Y16         LUT3 (Prop_lut3_I0_O)        0.329    81.417 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    81.417    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.967 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.967    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.081 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.081    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.195 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.195    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.309 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.309    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.423 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.423    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.537 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.537    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.651 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.651    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.808 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.140    83.948    alum/temp_out0[7]
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.277 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.277    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.827 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.827    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.941 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.941    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.055 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.055    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.169 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.169    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.283 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.283    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.397 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.397    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.511 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.511    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.625 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.625    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.782 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.880    86.662    alum/temp_out0[6]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    86.991 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.991    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.524 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.524    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.641 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.641    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.758 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.758    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.875 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.875    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.992 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.992    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.109 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.109    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.226 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.226    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.343 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.343    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.500 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.921    89.421    alum/temp_out0[5]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    89.753 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.753    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.303 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.531 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.531    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.645 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.645    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.759 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.759    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.873    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.987 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.987    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.101 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.101    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.258 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.257    92.515    alum/temp_out0[4]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    92.844 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.844    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.377 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.377    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.494 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.494    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.611 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.611    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.728 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.845 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.845    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.962 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.962    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.079 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.079    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.196 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.196    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.353 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.009    95.362    alum/temp_out0[3]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    95.694 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.694    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.244 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.244    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.358 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.358    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.472 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.472    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.586 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.586    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.700 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.700    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.814 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.814    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.928 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.928    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.042 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.042    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.199 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.173    98.372    alum/temp_out0[2]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.701 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.701    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.251 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.251    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.365 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.365    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.479 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.479    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.593 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.593    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.707 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.707    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.821 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.821    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.935 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.935    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.049 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.049    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.206 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.931   101.137    alum/temp_out0[1]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.466 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.466    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.016 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.016    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.130 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.244 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.244    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.358 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.358    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.472 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.472    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.586 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.586    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.700 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.700    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.813 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.813    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.970 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.928   103.899    sm/temp_out0[0]
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.329   104.228 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.228    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X60Y17         MUXF7 (Prop_muxf7_I0_O)      0.209   104.437 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.450   104.886    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.297   105.183 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.681   106.864    sm/M_alum_out[0]
    SLICE_X35Y24         LUT4 (Prop_lut4_I1_O)        0.118   106.982 r  sm/D_states_q[4]_i_20/O
                         net (fo=2, routed)           1.004   107.986    sm/D_states_q[4]_i_20_n_0
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.354   108.340 r  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.801   109.141    sm/D_states_q[4]_i_5_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I3_O)        0.332   109.473 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.644   110.117    sm/D_states_d__0[4]
    SLICE_X37Y27         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.431   115.947    sm/clk_IBUF_BUFG
    SLICE_X37Y27         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.259   116.206    
                         clock uncertainty           -0.035   116.171    
    SLICE_X37Y27         FDSE (Setup_fdse_C_D)       -0.103   116.068    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.068    
                         arrival time                        -110.117    
  -------------------------------------------------------------------
                         slack                                  5.951    

Slack (MET) :             6.479ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.438ns  (logic 59.892ns (57.347%)  route 44.546ns (42.653%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=23 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 115.953 - 111.111 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.570     5.154    display/clk_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  display/D_ddr_q_reg/Q
                         net (fo=103, routed)         3.590     9.263    sm/M_display_reading
    SLICE_X51Y31         LUT4 (Prop_lut4_I2_O)        0.124     9.387 r  sm/D_registers_q[7][31]_i_149/O
                         net (fo=1, routed)           0.653    10.040    sm/D_registers_q[7][31]_i_149_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.164 r  sm/D_registers_q[7][31]_i_110/O
                         net (fo=32, routed)          1.255    11.419    sm/M_sm_bsel[2]
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124    11.543 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.964    12.507    sm/M_alum_b[0]
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.631 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    12.631    alum/S[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.144 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.144    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.261 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.261    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.378 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.009    13.387    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.504 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.504    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.621 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    13.621    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.738 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    13.738    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.855    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.226 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.966    15.192    alum/temp_out0[31]
    SLICE_X59Y24         LUT3 (Prop_lut3_I0_O)        0.367    15.559 r  alum/D_registers_q[7][30]_i_76/O
                         net (fo=1, routed)           0.000    15.559    alum/D_registers_q[7][30]_i_76_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.091 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.009    16.100    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.214 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.214    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.328    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.442 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.442    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.556 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.556    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.670 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.670    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.784 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.784    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.941 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.268    18.209    alum/temp_out0[30]
    SLICE_X56Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.009 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.009    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.126 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.126    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.243 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.252    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.369 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.369    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.486 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.486    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.603 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.837    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.994 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.132    21.127    alum/temp_out0[29]
    SLICE_X55Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.915 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.915    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.029 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.029    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.143 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.152    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.266 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.266    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.380 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.380    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.494 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.494    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.608 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.608    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.722 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.722    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.879 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.088    23.967    alum/temp_out0[28]
    SLICE_X54Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.767 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.767    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.884 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.884    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.001 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.001    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.118 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.127    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.244 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.244    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.361 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.361    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.478 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.478    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.595 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.595    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.752 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.109    26.860    alum/temp_out0[27]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.648 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.648    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.762 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.762    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.876 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    27.885    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.999 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.999    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.113 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.113    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.227 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.227    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.341    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.455 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.455    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.612 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.141    29.753    alum/temp_out0[26]
    SLICE_X42Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.553 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.553    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.670 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    30.679    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.796 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.796    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.913 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.913    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.030 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.030    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.147 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.264 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.264    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.381 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.381    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.538 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.038    32.576    alum/temp_out0[25]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.332    32.908 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.908    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.458 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.458    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.572 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.581    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.695 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.695    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.809 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.809    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.923 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.923    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.037 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.037    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.151 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.151    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.265 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.265    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.422 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.867    35.289    alum/temp_out0[24]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.329    35.618 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.618    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.168 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.168    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.282 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.291    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.405 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.405    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.519 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.519    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.633 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.633    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.747 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.747    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.861 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.861    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.975 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.975    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.132 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.992    38.124    alum/temp_out0[23]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    38.453 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.453    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.003 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.126    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.240 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.240    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.354 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.354    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.468 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.468    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.582 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.582    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.696 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.696    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.810 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.810    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.967 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.010    40.977    alum/temp_out0[22]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    41.306 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.306    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.856 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.856    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.970 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    41.979    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.093 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.093    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.207 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.207    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.321 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.321    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.435 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.435    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.549 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.549    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.663 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.663    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.820 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.977    43.798    alum/temp_out0[21]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.127 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.127    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.677 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.677    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.791 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.791    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.905 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.914    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.028 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.028    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.142 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.142    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.256 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.256    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.370 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.370    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.484 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.484    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.641 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.024    46.664    alum/temp_out0[20]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    46.993 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.993    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.526 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.526    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.643 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.643    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.760 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.760    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.877 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    47.886    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.003 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.003    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.120 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.120    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.237 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.237    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.354 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.354    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.511 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.973    49.484    alum/temp_out0[19]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.816 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.816    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.366 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.366    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.480 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.480    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.594 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.594    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.708 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    50.717    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.831    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.945 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.945    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.059 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.059    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.173 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.173    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.330 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.982    52.312    alum/temp_out0[18]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.641 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.641    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.191 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.191    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.305 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.305    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.419 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.419    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.533 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.533    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.647 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.656    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.770 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.770    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.884 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.884    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.998 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.998    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.155 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.116    55.271    alum/temp_out0[17]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    55.600 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.600    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.150 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.150    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.264 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.264    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.378 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.378    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.492 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.492    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.606 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.606    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.720 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    56.729    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.843 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.843    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.957 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.957    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.114 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.959    58.073    alum/temp_out0[16]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    58.402 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.402    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.952 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.952    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.066 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.066    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.180 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.180    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.294 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.294    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.408 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.408    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.522 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.531    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.645 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.645    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.759 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.916 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.066    60.982    alum/temp_out0[15]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    61.311 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.311    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.861 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.861    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.975 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.975    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.089 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.089    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.203 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.203    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.317 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.431 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.440    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.554    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.668    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.825 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.082    63.908    alum/temp_out0[14]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.693 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.693    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.807 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.807    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.921 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.921    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.035 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.035    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.149 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.009    65.158    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.272 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.272    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.386 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.500 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.657 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.995    66.651    alum/temp_out0[13]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    66.980 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.980    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.513 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.513    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.630 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.630    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.747 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.747    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.864 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.864    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.981 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.009    67.990    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.107 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.107    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.224 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.224    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.341 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.341    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.498 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.009    69.507    alum/temp_out0[12]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    69.839 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.839    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.372 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.372    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.489 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.489    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.606 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.606    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.723 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.840 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.957 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.957    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.074 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.083    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.200 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.200    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.357 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.121    72.478    alum/temp_out0[11]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    72.810 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.810    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.360 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.360    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.474 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.474    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.588 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.588    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.702 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.702    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.816 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.816    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.930 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.930    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.044 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.044    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.158 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.158    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.315 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.167    75.482    alum/temp_out0[10]
    SLICE_X54Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.282 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.282    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.399 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.399    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.516 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.633 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.633    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.750 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.750    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.867 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.867    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.984 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.101 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.258 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.008    78.266    alum/temp_out0[9]
    SLICE_X59Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.054 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.054    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.168 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.168    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.282 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.282    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.396 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.396    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.510 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.510    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.624 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.624    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.738 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.738    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.852 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.852    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.009 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.079    81.088    alum/temp_out0[8]
    SLICE_X58Y16         LUT3 (Prop_lut3_I0_O)        0.329    81.417 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    81.417    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.967 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.967    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.081 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.081    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.195 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.195    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.309 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.309    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.423 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.423    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.537 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.537    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.651 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.651    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.808 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.140    83.948    alum/temp_out0[7]
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.277 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.277    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.827 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.827    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.941 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.941    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.055 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.055    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.169 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.169    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.283 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.283    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.397 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.397    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.511 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.511    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.625 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.625    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.782 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.880    86.662    alum/temp_out0[6]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    86.991 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.991    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.524 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.524    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.641 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.641    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.758 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.758    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.875 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.875    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.992 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.992    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.109 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.109    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.226 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.226    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.343 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.343    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.500 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.921    89.421    alum/temp_out0[5]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    89.753 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.753    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.303 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.531 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.531    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.645 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.645    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.759 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.759    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.873    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.987 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.987    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.101 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.101    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.258 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.257    92.515    alum/temp_out0[4]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    92.844 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.844    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.377 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.377    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.494 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.494    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.611 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.611    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.728 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.845 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.845    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.962 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.962    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.079 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.079    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.196 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.196    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.353 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.009    95.362    alum/temp_out0[3]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    95.694 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.694    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.244 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.244    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.358 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.358    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.472 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.472    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.586 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.586    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.700 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.700    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.814 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.814    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.928 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.928    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.042 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.042    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.199 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.173    98.372    alum/temp_out0[2]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.701 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.701    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.251 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.251    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.365 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.365    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.479 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.479    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.593 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.593    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.707 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.707    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.821 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.821    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.935 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.935    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.049 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.049    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.206 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.931   101.137    alum/temp_out0[1]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.466 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.466    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.016 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.016    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.130 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.244 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.244    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.358 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.358    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.472 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.472    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.586 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.586    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.700 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.700    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.813 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.813    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.970 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.928   103.899    sm/temp_out0[0]
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.329   104.228 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.228    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X60Y17         MUXF7 (Prop_muxf7_I0_O)      0.209   104.437 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.450   104.886    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.297   105.183 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.788   106.971    sm/M_alum_out[0]
    SLICE_X35Y29         LUT6 (Prop_lut6_I0_O)        0.124   107.095 f  sm/D_states_q[1]_i_17/O
                         net (fo=1, routed)           0.433   107.529    sm/D_states_q[1]_i_17_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I5_O)        0.124   107.653 r  sm/D_states_q[1]_i_3/O
                         net (fo=1, routed)           0.997   108.650    sm/D_states_q[1]_i_3_n_0
    SLICE_X43Y30         LUT6 (Prop_lut6_I1_O)        0.124   108.774 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.818   109.592    sm/D_states_d__0[1]
    SLICE_X44Y29         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.437   115.953    sm/clk_IBUF_BUFG
    SLICE_X44Y29         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.212    
                         clock uncertainty           -0.035   116.177    
    SLICE_X44Y29         FDRE (Setup_fdre_C_D)       -0.105   116.072    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.072    
                         arrival time                        -109.593    
  -------------------------------------------------------------------
                         slack                                  6.479    

Slack (MET) :             6.495ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.013ns  (logic 59.892ns (57.581%)  route 44.121ns (42.419%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=23 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 116.004 - 111.111 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.570     5.154    display/clk_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  display/D_ddr_q_reg/Q
                         net (fo=103, routed)         3.590     9.263    sm/M_display_reading
    SLICE_X51Y31         LUT4 (Prop_lut4_I2_O)        0.124     9.387 r  sm/D_registers_q[7][31]_i_149/O
                         net (fo=1, routed)           0.653    10.040    sm/D_registers_q[7][31]_i_149_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.164 r  sm/D_registers_q[7][31]_i_110/O
                         net (fo=32, routed)          1.255    11.419    sm/M_sm_bsel[2]
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124    11.543 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.964    12.507    sm/M_alum_b[0]
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.631 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    12.631    alum/S[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.144 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.144    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.261 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.261    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.378 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.009    13.387    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.504 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.504    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.621 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    13.621    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.738 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    13.738    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.855    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.226 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.966    15.192    alum/temp_out0[31]
    SLICE_X59Y24         LUT3 (Prop_lut3_I0_O)        0.367    15.559 r  alum/D_registers_q[7][30]_i_76/O
                         net (fo=1, routed)           0.000    15.559    alum/D_registers_q[7][30]_i_76_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.091 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.009    16.100    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.214 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.214    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.328    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.442 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.442    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.556 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.556    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.670 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.670    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.784 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.784    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.941 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.268    18.209    alum/temp_out0[30]
    SLICE_X56Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.009 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.009    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.126 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.126    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.243 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.252    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.369 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.369    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.486 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.486    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.603 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.837    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.994 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.132    21.127    alum/temp_out0[29]
    SLICE_X55Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.915 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.915    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.029 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.029    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.143 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.152    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.266 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.266    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.380 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.380    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.494 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.494    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.608 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.608    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.722 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.722    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.879 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.088    23.967    alum/temp_out0[28]
    SLICE_X54Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.767 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.767    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.884 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.884    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.001 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.001    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.118 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.127    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.244 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.244    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.361 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.361    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.478 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.478    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.595 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.595    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.752 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.109    26.860    alum/temp_out0[27]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.648 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.648    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.762 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.762    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.876 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    27.885    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.999 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.999    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.113 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.113    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.227 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.227    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.341    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.455 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.455    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.612 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.141    29.753    alum/temp_out0[26]
    SLICE_X42Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.553 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.553    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.670 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    30.679    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.796 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.796    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.913 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.913    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.030 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.030    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.147 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.264 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.264    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.381 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.381    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.538 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.038    32.576    alum/temp_out0[25]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.332    32.908 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.908    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.458 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.458    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.572 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.581    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.695 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.695    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.809 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.809    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.923 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.923    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.037 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.037    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.151 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.151    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.265 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.265    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.422 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.867    35.289    alum/temp_out0[24]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.329    35.618 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.618    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.168 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.168    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.282 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.291    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.405 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.405    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.519 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.519    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.633 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.633    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.747 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.747    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.861 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.861    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.975 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.975    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.132 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.992    38.124    alum/temp_out0[23]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    38.453 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.453    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.003 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.126    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.240 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.240    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.354 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.354    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.468 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.468    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.582 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.582    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.696 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.696    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.810 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.810    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.967 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.010    40.977    alum/temp_out0[22]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    41.306 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.306    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.856 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.856    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.970 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    41.979    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.093 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.093    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.207 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.207    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.321 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.321    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.435 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.435    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.549 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.549    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.663 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.663    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.820 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.977    43.798    alum/temp_out0[21]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.127 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.127    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.677 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.677    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.791 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.791    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.905 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.914    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.028 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.028    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.142 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.142    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.256 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.256    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.370 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.370    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.484 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.484    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.641 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.024    46.664    alum/temp_out0[20]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    46.993 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.993    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.526 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.526    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.643 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.643    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.760 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.760    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.877 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    47.886    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.003 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.003    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.120 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.120    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.237 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.237    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.354 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.354    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.511 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.973    49.484    alum/temp_out0[19]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.816 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.816    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.366 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.366    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.480 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.480    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.594 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.594    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.708 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    50.717    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.831    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.945 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.945    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.059 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.059    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.173 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.173    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.330 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.982    52.312    alum/temp_out0[18]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.641 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.641    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.191 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.191    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.305 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.305    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.419 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.419    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.533 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.533    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.647 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.656    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.770 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.770    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.884 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.884    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.998 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.998    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.155 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.116    55.271    alum/temp_out0[17]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    55.600 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.600    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.150 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.150    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.264 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.264    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.378 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.378    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.492 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.492    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.606 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.606    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.720 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    56.729    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.843 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.843    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.957 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.957    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.114 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.959    58.073    alum/temp_out0[16]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    58.402 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.402    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.952 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.952    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.066 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.066    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.180 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.180    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.294 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.294    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.408 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.408    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.522 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.531    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.645 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.645    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.759 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.916 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.066    60.982    alum/temp_out0[15]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    61.311 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.311    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.861 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.861    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.975 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.975    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.089 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.089    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.203 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.203    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.317 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.431 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.440    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.554    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.668    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.825 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.082    63.908    alum/temp_out0[14]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.693 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.693    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.807 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.807    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.921 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.921    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.035 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.035    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.149 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.009    65.158    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.272 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.272    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.386 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.500 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.657 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.995    66.651    alum/temp_out0[13]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    66.980 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.980    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.513 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.513    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.630 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.630    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.747 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.747    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.864 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.864    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.981 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.009    67.990    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.107 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.107    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.224 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.224    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.341 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.341    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.498 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.009    69.507    alum/temp_out0[12]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    69.839 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.839    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.372 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.372    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.489 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.489    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.606 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.606    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.723 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.840 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.957 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.957    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.074 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.083    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.200 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.200    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.357 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.121    72.478    alum/temp_out0[11]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    72.810 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.810    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.360 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.360    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.474 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.474    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.588 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.588    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.702 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.702    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.816 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.816    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.930 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.930    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.044 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.044    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.158 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.158    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.315 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.167    75.482    alum/temp_out0[10]
    SLICE_X54Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.282 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.282    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.399 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.399    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.516 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.633 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.633    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.750 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.750    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.867 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.867    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.984 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.101 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.258 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.008    78.266    alum/temp_out0[9]
    SLICE_X59Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.054 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.054    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.168 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.168    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.282 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.282    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.396 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.396    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.510 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.510    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.624 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.624    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.738 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.738    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.852 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.852    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.009 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.079    81.088    alum/temp_out0[8]
    SLICE_X58Y16         LUT3 (Prop_lut3_I0_O)        0.329    81.417 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    81.417    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.967 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.967    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.081 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.081    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.195 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.195    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.309 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.309    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.423 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.423    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.537 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.537    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.651 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.651    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.808 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.140    83.948    alum/temp_out0[7]
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.277 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.277    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.827 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.827    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.941 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.941    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.055 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.055    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.169 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.169    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.283 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.283    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.397 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.397    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.511 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.511    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.625 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.625    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.782 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.880    86.662    alum/temp_out0[6]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    86.991 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.991    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.524 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.524    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.641 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.641    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.758 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.758    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.875 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.875    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.992 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.992    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.109 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.109    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.226 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.226    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.343 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.343    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.500 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.921    89.421    alum/temp_out0[5]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    89.753 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.753    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.303 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.531 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.531    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.645 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.645    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.759 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.759    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.873    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.987 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.987    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.101 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.101    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.258 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.257    92.515    alum/temp_out0[4]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    92.844 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.844    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.377 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.377    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.494 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.494    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.611 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.611    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.728 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.845 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.845    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.962 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.962    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.079 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.079    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.196 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.196    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.353 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.009    95.362    alum/temp_out0[3]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    95.694 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.694    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.244 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.244    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.358 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.358    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.472 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.472    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.586 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.586    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.700 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.700    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.814 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.814    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.928 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.928    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.042 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.042    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.199 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.173    98.372    alum/temp_out0[2]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.701 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.701    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.251 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.251    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.365 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.365    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.479 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.479    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.593 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.593    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.707 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.707    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.821 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.821    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.935 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.935    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.049 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.049    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.206 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.931   101.137    alum/temp_out0[1]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.466 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.466    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.016 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.016    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.130 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.244 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.244    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.358 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.358    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.472 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.472    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.586 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.586    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.700 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.700    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.813 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.813    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.970 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.928   103.899    sm/temp_out0[0]
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.329   104.228 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.228    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X60Y17         MUXF7 (Prop_muxf7_I0_O)      0.209   104.437 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.450   104.886    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.297   105.183 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.069   106.252    sm/M_alum_out[0]
    SLICE_X54Y35         LUT6 (Prop_lut6_I5_O)        0.124   106.376 r  sm/ram_reg_i_26/O
                         net (fo=1, routed)           0.530   106.906    display/M_sm_bra[0]
    SLICE_X56Y42         LUT6 (Prop_lut6_I5_O)        0.124   107.030 r  display/ram_reg_i_17__0/O
                         net (fo=2, routed)           1.427   108.457    display/brams/override_address
    SLICE_X50Y10         LUT5 (Prop_lut5_I2_O)        0.124   108.581 r  display/ram_reg_i_13/O
                         net (fo=1, routed)           0.587   109.167    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y4          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.489   116.004    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.264    
                         clock uncertainty           -0.035   116.229    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.663    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.663    
                         arrival time                        -109.168    
  -------------------------------------------------------------------
                         slack                                  6.495    

Slack (MET) :             6.725ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.192ns  (logic 60.088ns (57.671%)  route 44.104ns (42.329%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=23 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.570     5.154    display/clk_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  display/D_ddr_q_reg/Q
                         net (fo=103, routed)         3.590     9.263    sm/M_display_reading
    SLICE_X51Y31         LUT4 (Prop_lut4_I2_O)        0.124     9.387 r  sm/D_registers_q[7][31]_i_149/O
                         net (fo=1, routed)           0.653    10.040    sm/D_registers_q[7][31]_i_149_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.164 r  sm/D_registers_q[7][31]_i_110/O
                         net (fo=32, routed)          1.255    11.419    sm/M_sm_bsel[2]
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124    11.543 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.964    12.507    sm/M_alum_b[0]
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.631 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    12.631    alum/S[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.144 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.144    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.261 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.261    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.378 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.009    13.387    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.504 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.504    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.621 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    13.621    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.738 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    13.738    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.855    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.226 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.966    15.192    alum/temp_out0[31]
    SLICE_X59Y24         LUT3 (Prop_lut3_I0_O)        0.367    15.559 r  alum/D_registers_q[7][30]_i_76/O
                         net (fo=1, routed)           0.000    15.559    alum/D_registers_q[7][30]_i_76_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.091 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.009    16.100    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.214 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.214    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.328    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.442 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.442    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.556 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.556    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.670 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.670    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.784 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.784    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.941 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.268    18.209    alum/temp_out0[30]
    SLICE_X56Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.009 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.009    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.126 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.126    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.243 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.252    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.369 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.369    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.486 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.486    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.603 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.837    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.994 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.132    21.127    alum/temp_out0[29]
    SLICE_X55Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.915 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.915    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.029 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.029    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.143 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.152    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.266 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.266    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.380 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.380    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.494 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.494    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.608 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.608    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.722 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.722    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.879 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.088    23.967    alum/temp_out0[28]
    SLICE_X54Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.767 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.767    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.884 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.884    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.001 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.001    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.118 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.127    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.244 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.244    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.361 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.361    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.478 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.478    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.595 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.595    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.752 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.109    26.860    alum/temp_out0[27]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.648 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.648    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.762 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.762    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.876 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    27.885    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.999 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.999    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.113 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.113    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.227 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.227    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.341    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.455 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.455    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.612 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.141    29.753    alum/temp_out0[26]
    SLICE_X42Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.553 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.553    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.670 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    30.679    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.796 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.796    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.913 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.913    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.030 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.030    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.147 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.264 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.264    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.381 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.381    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.538 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.038    32.576    alum/temp_out0[25]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.332    32.908 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.908    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.458 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.458    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.572 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.581    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.695 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.695    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.809 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.809    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.923 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.923    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.037 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.037    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.151 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.151    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.265 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.265    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.422 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.867    35.289    alum/temp_out0[24]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.329    35.618 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.618    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.168 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.168    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.282 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.291    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.405 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.405    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.519 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.519    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.633 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.633    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.747 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.747    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.861 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.861    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.975 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.975    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.132 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.992    38.124    alum/temp_out0[23]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    38.453 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.453    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.003 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.126    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.240 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.240    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.354 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.354    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.468 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.468    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.582 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.582    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.696 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.696    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.810 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.810    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.967 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.010    40.977    alum/temp_out0[22]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    41.306 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.306    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.856 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.856    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.970 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    41.979    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.093 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.093    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.207 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.207    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.321 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.321    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.435 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.435    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.549 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.549    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.663 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.663    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.820 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.977    43.798    alum/temp_out0[21]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.127 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.127    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.677 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.677    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.791 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.791    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.905 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.914    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.028 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.028    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.142 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.142    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.256 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.256    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.370 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.370    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.484 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.484    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.641 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.024    46.664    alum/temp_out0[20]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    46.993 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.993    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.526 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.526    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.643 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.643    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.760 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.760    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.877 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    47.886    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.003 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.003    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.120 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.120    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.237 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.237    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.354 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.354    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.511 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.973    49.484    alum/temp_out0[19]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.816 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.816    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.366 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.366    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.480 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.480    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.594 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.594    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.708 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    50.717    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.831    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.945 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.945    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.059 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.059    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.173 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.173    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.330 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.982    52.312    alum/temp_out0[18]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.641 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.641    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.191 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.191    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.305 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.305    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.419 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.419    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.533 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.533    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.647 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.656    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.770 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.770    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.884 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.884    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.998 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.998    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.155 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.116    55.271    alum/temp_out0[17]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    55.600 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.600    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.150 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.150    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.264 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.264    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.378 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.378    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.492 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.492    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.606 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.606    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.720 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    56.729    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.843 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.843    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.957 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.957    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.114 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.959    58.073    alum/temp_out0[16]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    58.402 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.402    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.952 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.952    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.066 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.066    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.180 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.180    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.294 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.294    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.408 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.408    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.522 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.531    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.645 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.645    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.759 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.916 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.066    60.982    alum/temp_out0[15]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    61.311 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.311    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.861 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.861    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.975 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.975    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.089 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.089    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.203 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.203    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.317 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.431 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.440    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.554    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.668    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.825 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.082    63.908    alum/temp_out0[14]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.693 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.693    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.807 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.807    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.921 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.921    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.035 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.035    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.149 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.009    65.158    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.272 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.272    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.386 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.500 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.657 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.995    66.651    alum/temp_out0[13]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    66.980 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.980    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.513 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.513    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.630 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.630    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.747 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.747    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.864 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.864    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.981 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.009    67.990    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.107 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.107    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.224 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.224    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.341 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.341    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.498 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.009    69.507    alum/temp_out0[12]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    69.839 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.839    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.372 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.372    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.489 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.489    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.606 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.606    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.723 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.840 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.957 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.957    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.074 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.083    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.200 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.200    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.357 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.121    72.478    alum/temp_out0[11]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    72.810 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.810    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.360 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.360    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.474 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.474    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.588 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.588    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.702 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.702    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.816 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.816    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.930 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.930    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.044 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.044    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.158 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.158    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.315 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.167    75.482    alum/temp_out0[10]
    SLICE_X54Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.282 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.282    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.399 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.399    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.516 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.633 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.633    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.750 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.750    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.867 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.867    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.984 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.101 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.258 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.008    78.266    alum/temp_out0[9]
    SLICE_X59Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.054 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.054    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.168 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.168    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.282 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.282    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.396 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.396    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.510 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.510    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.624 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.624    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.738 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.738    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.852 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.852    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.009 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.079    81.088    alum/temp_out0[8]
    SLICE_X58Y16         LUT3 (Prop_lut3_I0_O)        0.329    81.417 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    81.417    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.967 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.967    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.081 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.081    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.195 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.195    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.309 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.309    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.423 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.423    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.537 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.537    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.651 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.651    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.808 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.140    83.948    alum/temp_out0[7]
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.277 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.277    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.827 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.827    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.941 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.941    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.055 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.055    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.169 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.169    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.283 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.283    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.397 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.397    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.511 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.511    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.625 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.625    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.782 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.880    86.662    alum/temp_out0[6]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    86.991 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.991    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.524 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.524    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.641 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.641    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.758 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.758    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.875 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.875    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.992 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.992    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.109 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.109    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.226 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.226    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.343 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.343    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.500 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.921    89.421    alum/temp_out0[5]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    89.753 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.753    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.303 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.531 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.531    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.645 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.645    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.759 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.759    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.873    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.987 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.987    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.101 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.101    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.258 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.257    92.515    alum/temp_out0[4]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    92.844 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.844    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.377 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.377    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.494 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.494    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.611 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.611    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.728 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.845 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.845    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.962 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.962    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.079 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.079    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.196 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.196    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.353 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.009    95.362    alum/temp_out0[3]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    95.694 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.694    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.244 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.244    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.358 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.358    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.472 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.472    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.586 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.586    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.700 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.700    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.814 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.814    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.928 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.928    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.042 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.042    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.199 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.173    98.372    alum/temp_out0[2]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.701 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.701    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.251 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.251    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.365 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.365    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.479 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.479    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.593 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.593    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.707 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.707    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.821 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.821    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.935 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.935    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.049 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.049    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.206 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.931   101.137    alum/temp_out0[1]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.466 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.466    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.016 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.016    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.130 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.244 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.244    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.358 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.358    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.472 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.472    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.586 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.586    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.700 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.700    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.813 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.813    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.970 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.928   103.899    sm/temp_out0[0]
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.329   104.228 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.228    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X60Y17         MUXF7 (Prop_muxf7_I0_O)      0.209   104.437 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.450   104.886    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.297   105.183 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.681   106.864    sm/M_alum_out[0]
    SLICE_X35Y24         LUT4 (Prop_lut4_I1_O)        0.118   106.982 f  sm/D_states_q[4]_i_20/O
                         net (fo=2, routed)           0.877   107.860    sm/D_states_q[4]_i_20_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I2_O)        0.326   108.186 f  sm/D_states_q[3]_i_7/O
                         net (fo=1, routed)           0.403   108.589    sm/D_states_q[3]_i_7_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124   108.713 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.633   109.346    sm/D_states_d__0[3]
    SLICE_X45Y27         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.434   115.950    sm/clk_IBUF_BUFG
    SLICE_X45Y27         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.259   116.209    
                         clock uncertainty           -0.035   116.174    
    SLICE_X45Y27         FDSE (Setup_fdse_C_D)       -0.103   116.071    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.071    
                         arrival time                        -109.346    
  -------------------------------------------------------------------
                         slack                                  6.725    

Slack (MET) :             7.082ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.666ns  (logic 60.024ns (57.902%)  route 43.642ns (42.099%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=23 LUT4=2 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 115.953 - 111.111 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.570     5.154    display/clk_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  display/D_ddr_q_reg/Q
                         net (fo=103, routed)         3.590     9.263    sm/M_display_reading
    SLICE_X51Y31         LUT4 (Prop_lut4_I2_O)        0.124     9.387 r  sm/D_registers_q[7][31]_i_149/O
                         net (fo=1, routed)           0.653    10.040    sm/D_registers_q[7][31]_i_149_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.164 r  sm/D_registers_q[7][31]_i_110/O
                         net (fo=32, routed)          1.255    11.419    sm/M_sm_bsel[2]
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124    11.543 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.964    12.507    sm/M_alum_b[0]
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.631 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    12.631    alum/S[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.144 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.144    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.261 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.261    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.378 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.009    13.387    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.504 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.504    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.621 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    13.621    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.738 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    13.738    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.855    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.226 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.966    15.192    alum/temp_out0[31]
    SLICE_X59Y24         LUT3 (Prop_lut3_I0_O)        0.367    15.559 r  alum/D_registers_q[7][30]_i_76/O
                         net (fo=1, routed)           0.000    15.559    alum/D_registers_q[7][30]_i_76_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.091 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.009    16.100    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.214 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.214    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.328    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.442 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.442    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.556 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.556    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.670 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.670    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.784 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.784    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.941 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.268    18.209    alum/temp_out0[30]
    SLICE_X56Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.009 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.009    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.126 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.126    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.243 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.252    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.369 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.369    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.486 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.486    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.603 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.837    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.994 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.132    21.127    alum/temp_out0[29]
    SLICE_X55Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.915 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.915    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.029 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.029    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.143 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.152    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.266 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.266    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.380 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.380    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.494 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.494    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.608 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.608    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.722 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.722    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.879 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.088    23.967    alum/temp_out0[28]
    SLICE_X54Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.767 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.767    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.884 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.884    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.001 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.001    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.118 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.127    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.244 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.244    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.361 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.361    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.478 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.478    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.595 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.595    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.752 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.109    26.860    alum/temp_out0[27]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.648 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.648    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.762 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.762    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.876 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    27.885    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.999 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.999    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.113 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.113    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.227 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.227    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.341    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.455 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.455    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.612 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.141    29.753    alum/temp_out0[26]
    SLICE_X42Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.553 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.553    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.670 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    30.679    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.796 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.796    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.913 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.913    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.030 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.030    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.147 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.264 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.264    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.381 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.381    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.538 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.038    32.576    alum/temp_out0[25]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.332    32.908 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.908    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.458 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.458    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.572 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.581    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.695 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.695    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.809 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.809    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.923 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.923    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.037 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.037    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.151 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.151    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.265 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.265    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.422 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.867    35.289    alum/temp_out0[24]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.329    35.618 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.618    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.168 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.168    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.282 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.291    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.405 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.405    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.519 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.519    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.633 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.633    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.747 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.747    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.861 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.861    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.975 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.975    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.132 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.992    38.124    alum/temp_out0[23]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    38.453 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.453    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.003 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.126    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.240 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.240    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.354 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.354    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.468 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.468    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.582 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.582    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.696 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.696    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.810 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.810    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.967 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.010    40.977    alum/temp_out0[22]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    41.306 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.306    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.856 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.856    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.970 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    41.979    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.093 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.093    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.207 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.207    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.321 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.321    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.435 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.435    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.549 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.549    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.663 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.663    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.820 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.977    43.798    alum/temp_out0[21]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.127 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.127    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.677 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.677    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.791 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.791    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.905 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.914    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.028 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.028    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.142 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.142    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.256 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.256    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.370 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.370    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.484 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.484    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.641 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.024    46.664    alum/temp_out0[20]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    46.993 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.993    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.526 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.526    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.643 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.643    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.760 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.760    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.877 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    47.886    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.003 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.003    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.120 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.120    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.237 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.237    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.354 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.354    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.511 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.973    49.484    alum/temp_out0[19]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.816 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.816    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.366 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.366    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.480 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.480    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.594 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.594    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.708 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    50.717    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.831    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.945 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.945    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.059 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.059    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.173 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.173    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.330 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.982    52.312    alum/temp_out0[18]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.641 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.641    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.191 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.191    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.305 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.305    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.419 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.419    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.533 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.533    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.647 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.656    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.770 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.770    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.884 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.884    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.998 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.998    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.155 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.116    55.271    alum/temp_out0[17]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    55.600 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.600    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.150 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.150    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.264 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.264    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.378 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.378    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.492 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.492    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.606 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.606    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.720 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    56.729    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.843 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.843    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.957 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.957    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.114 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.959    58.073    alum/temp_out0[16]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    58.402 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.402    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.952 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.952    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.066 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.066    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.180 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.180    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.294 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.294    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.408 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.408    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.522 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.531    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.645 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.645    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.759 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.916 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.066    60.982    alum/temp_out0[15]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    61.311 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.311    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.861 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.861    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.975 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.975    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.089 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.089    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.203 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.203    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.317 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.431 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.440    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.554    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.668    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.825 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.082    63.908    alum/temp_out0[14]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.693 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.693    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.807 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.807    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.921 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.921    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.035 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.035    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.149 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.009    65.158    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.272 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.272    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.386 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.500 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.657 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.995    66.651    alum/temp_out0[13]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    66.980 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.980    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.513 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.513    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.630 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.630    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.747 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.747    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.864 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.864    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.981 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.009    67.990    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.107 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.107    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.224 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.224    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.341 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.341    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.498 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.009    69.507    alum/temp_out0[12]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    69.839 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.839    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.372 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.372    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.489 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.489    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.606 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.606    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.723 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.840 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.957 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.957    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.074 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.083    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.200 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.200    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.357 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.121    72.478    alum/temp_out0[11]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    72.810 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.810    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.360 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.360    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.474 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.474    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.588 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.588    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.702 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.702    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.816 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.816    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.930 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.930    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.044 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.044    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.158 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.158    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.315 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.167    75.482    alum/temp_out0[10]
    SLICE_X54Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.282 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.282    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.399 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.399    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.516 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.633 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.633    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.750 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.750    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.867 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.867    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.984 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.101 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.258 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.008    78.266    alum/temp_out0[9]
    SLICE_X59Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.054 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.054    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.168 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.168    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.282 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.282    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.396 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.396    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.510 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.510    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.624 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.624    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.738 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.738    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.852 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.852    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.009 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.079    81.088    alum/temp_out0[8]
    SLICE_X58Y16         LUT3 (Prop_lut3_I0_O)        0.329    81.417 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    81.417    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.967 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.967    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.081 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.081    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.195 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.195    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.309 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.309    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.423 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.423    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.537 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.537    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.651 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.651    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.808 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.140    83.948    alum/temp_out0[7]
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.277 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.277    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.827 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.827    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.941 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.941    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.055 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.055    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.169 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.169    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.283 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.283    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.397 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.397    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.511 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.511    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.625 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.625    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.782 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.880    86.662    alum/temp_out0[6]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    86.991 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.991    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.524 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.524    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.641 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.641    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.758 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.758    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.875 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.875    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.992 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.992    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.109 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.109    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.226 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.226    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.343 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.343    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.500 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.921    89.421    alum/temp_out0[5]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    89.753 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.753    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.303 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.531 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.531    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.645 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.645    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.759 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.759    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.873    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.987 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.987    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.101 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.101    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.258 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.257    92.515    alum/temp_out0[4]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    92.844 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.844    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.377 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.377    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.494 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.494    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.611 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.611    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.728 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.845 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.845    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.962 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.962    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.079 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.079    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.196 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.196    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.353 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.009    95.362    alum/temp_out0[3]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    95.694 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.694    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.244 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.244    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.358 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.358    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.472 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.472    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.586 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.586    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.700 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.700    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.814 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.814    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.928 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.928    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.042 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.042    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.199 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.173    98.372    alum/temp_out0[2]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.701 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.701    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.251 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.251    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.365 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.365    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.479 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.479    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.593 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.593    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.707 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.707    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.821 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.821    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.935 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.935    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.049 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.049    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.206 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.931   101.137    alum/temp_out0[1]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.466 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.466    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.016 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.016    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.130 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.244 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.244    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.358 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.358    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.472 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.472    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.586 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.586    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.700 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.700    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.813 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.813    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.970 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.928   103.899    sm/temp_out0[0]
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.329   104.228 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.228    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X60Y17         MUXF7 (Prop_muxf7_I0_O)      0.209   104.437 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.450   104.886    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.297   105.183 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          2.012   107.195    sm/M_alum_out[0]
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.150   107.345 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.641   107.986    sm/D_states_q[7]_i_11_n_0
    SLICE_X43Y33         LUT4 (Prop_lut4_I0_O)        0.354   108.340 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.480   108.820    sm/D_states_d__0[6]
    SLICE_X43Y31         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.437   115.953    sm/clk_IBUF_BUFG
    SLICE_X43Y31         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.259   116.212    
                         clock uncertainty           -0.035   116.177    
    SLICE_X43Y31         FDRE (Setup_fdre_C_D)       -0.275   115.902    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        115.902    
                         arrival time                        -108.820    
  -------------------------------------------------------------------
                         slack                                  7.082    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.776ns  (logic 59.998ns (57.815%)  route 43.778ns (42.185%))
  Logic Levels:           318  (CARRY4=286 LUT2=1 LUT3=23 LUT4=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.570     5.154    display/clk_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  display/D_ddr_q_reg/Q
                         net (fo=103, routed)         3.590     9.263    sm/M_display_reading
    SLICE_X51Y31         LUT4 (Prop_lut4_I2_O)        0.124     9.387 r  sm/D_registers_q[7][31]_i_149/O
                         net (fo=1, routed)           0.653    10.040    sm/D_registers_q[7][31]_i_149_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.164 r  sm/D_registers_q[7][31]_i_110/O
                         net (fo=32, routed)          1.255    11.419    sm/M_sm_bsel[2]
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124    11.543 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.964    12.507    sm/M_alum_b[0]
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.631 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    12.631    alum/S[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.144 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.144    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.261 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.261    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.378 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.009    13.387    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.504 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.504    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.621 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    13.621    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.738 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    13.738    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.855    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.226 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.966    15.192    alum/temp_out0[31]
    SLICE_X59Y24         LUT3 (Prop_lut3_I0_O)        0.367    15.559 r  alum/D_registers_q[7][30]_i_76/O
                         net (fo=1, routed)           0.000    15.559    alum/D_registers_q[7][30]_i_76_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.091 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.009    16.100    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.214 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.214    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.328    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.442 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.442    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.556 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.556    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.670 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.670    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.784 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.784    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.941 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.268    18.209    alum/temp_out0[30]
    SLICE_X56Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.009 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.009    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.126 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.126    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.243 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.252    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.369 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.369    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.486 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.486    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.603 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.837    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.994 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.132    21.127    alum/temp_out0[29]
    SLICE_X55Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.915 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.915    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.029 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.029    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.143 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.152    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.266 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.266    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.380 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.380    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.494 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.494    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.608 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.608    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.722 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.722    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.879 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.088    23.967    alum/temp_out0[28]
    SLICE_X54Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.767 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.767    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.884 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.884    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.001 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.001    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.118 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.127    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.244 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.244    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.361 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.361    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.478 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.478    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.595 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.595    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.752 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.109    26.860    alum/temp_out0[27]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.648 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.648    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.762 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.762    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.876 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    27.885    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.999 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.999    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.113 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.113    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.227 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.227    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.341    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.455 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.455    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.612 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.141    29.753    alum/temp_out0[26]
    SLICE_X42Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.553 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.553    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.670 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    30.679    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.796 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.796    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.913 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.913    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.030 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.030    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.147 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.264 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.264    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.381 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.381    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.538 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.038    32.576    alum/temp_out0[25]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.332    32.908 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.908    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.458 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.458    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.572 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.581    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.695 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.695    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.809 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.809    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.923 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.923    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.037 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.037    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.151 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.151    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.265 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.265    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.422 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.867    35.289    alum/temp_out0[24]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.329    35.618 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.618    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.168 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.168    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.282 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.291    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.405 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.405    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.519 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.519    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.633 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.633    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.747 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.747    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.861 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.861    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.975 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.975    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.132 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.992    38.124    alum/temp_out0[23]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    38.453 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.453    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.003 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.126    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.240 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.240    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.354 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.354    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.468 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.468    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.582 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.582    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.696 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.696    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.810 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.810    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.967 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.010    40.977    alum/temp_out0[22]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    41.306 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.306    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.856 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.856    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.970 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    41.979    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.093 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.093    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.207 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.207    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.321 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.321    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.435 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.435    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.549 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.549    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.663 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.663    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.820 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.977    43.798    alum/temp_out0[21]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.127 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.127    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.677 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.677    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.791 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.791    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.905 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.914    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.028 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.028    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.142 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.142    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.256 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.256    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.370 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.370    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.484 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.484    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.641 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.024    46.664    alum/temp_out0[20]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    46.993 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.993    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.526 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.526    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.643 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.643    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.760 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.760    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.877 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    47.886    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.003 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.003    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.120 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.120    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.237 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.237    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.354 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.354    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.511 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.973    49.484    alum/temp_out0[19]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.816 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.816    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.366 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.366    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.480 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.480    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.594 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.594    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.708 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    50.717    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.831    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.945 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.945    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.059 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.059    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.173 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.173    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.330 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.982    52.312    alum/temp_out0[18]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.641 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.641    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.191 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.191    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.305 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.305    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.419 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.419    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.533 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.533    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.647 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.656    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.770 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.770    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.884 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.884    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.998 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.998    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.155 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.116    55.271    alum/temp_out0[17]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    55.600 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.600    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.150 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.150    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.264 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.264    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.378 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.378    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.492 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.492    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.606 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.606    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.720 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    56.729    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.843 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.843    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.957 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.957    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.114 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.959    58.073    alum/temp_out0[16]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    58.402 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.402    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.952 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.952    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.066 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.066    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.180 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.180    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.294 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.294    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.408 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.408    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.522 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.531    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.645 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.645    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.759 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.916 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.066    60.982    alum/temp_out0[15]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    61.311 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.311    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.861 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.861    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.975 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.975    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.089 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.089    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.203 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.203    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.317 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.431 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.440    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.554    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.668    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.825 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.082    63.908    alum/temp_out0[14]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.693 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.693    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.807 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.807    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.921 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.921    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.035 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.035    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.149 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.009    65.158    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.272 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.272    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.386 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.500 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.657 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.995    66.651    alum/temp_out0[13]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    66.980 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.980    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.513 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.513    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.630 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.630    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.747 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.747    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.864 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.864    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.981 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.009    67.990    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.107 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.107    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.224 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.224    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.341 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.341    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.498 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.009    69.507    alum/temp_out0[12]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    69.839 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.839    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.372 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.372    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.489 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.489    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.606 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.606    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.723 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.840 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.957 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.957    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.074 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.083    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.200 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.200    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.357 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.121    72.478    alum/temp_out0[11]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    72.810 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.810    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.360 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.360    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.474 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.474    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.588 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.588    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.702 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.702    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.816 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.816    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.930 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.930    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.044 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.044    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.158 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.158    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.315 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.167    75.482    alum/temp_out0[10]
    SLICE_X54Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.282 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.282    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.399 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.399    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.516 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.633 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.633    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.750 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.750    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.867 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.867    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.984 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.101 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.258 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.008    78.266    alum/temp_out0[9]
    SLICE_X59Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.054 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.054    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.168 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.168    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.282 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.282    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.396 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.396    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.510 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.510    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.624 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.624    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.738 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.738    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.852 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.852    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.009 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.079    81.088    alum/temp_out0[8]
    SLICE_X58Y16         LUT3 (Prop_lut3_I0_O)        0.329    81.417 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    81.417    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.967 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.967    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.081 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.081    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.195 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.195    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.309 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.309    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.423 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.423    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.537 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.537    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.651 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.651    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.808 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.140    83.948    alum/temp_out0[7]
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.277 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.277    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.827 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.827    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.941 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.941    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.055 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.055    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.169 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.169    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.283 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.283    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.397 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.397    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.511 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.511    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.625 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.625    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.782 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.880    86.662    alum/temp_out0[6]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    86.991 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.991    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.524 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.524    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.641 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.641    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.758 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.758    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.875 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.875    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.992 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.992    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.109 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.109    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.226 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.226    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.343 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.343    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.500 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.921    89.421    alum/temp_out0[5]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    89.753 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.753    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.303 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.531 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.531    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.645 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.645    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.759 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.759    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.873    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.987 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.987    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.101 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.101    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.258 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.257    92.515    alum/temp_out0[4]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    92.844 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.844    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.377 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.377    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.494 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.494    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.611 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.611    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.728 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.845 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.845    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.962 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.962    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.079 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.079    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.196 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.196    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.353 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.009    95.362    alum/temp_out0[3]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    95.694 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.694    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.244 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.244    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.358 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.358    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.472 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.472    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.586 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.586    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.700 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.700    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.814 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.814    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.928 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.928    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.042 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.042    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.199 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.173    98.372    alum/temp_out0[2]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.701 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.701    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.251 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.251    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.365 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.365    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.479 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.479    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.593 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.593    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.707 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.707    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.821 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.821    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.935 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.935    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.049 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.049    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.206 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.931   101.137    alum/temp_out0[1]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.466 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.466    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.016 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.016    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.130 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.244 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.244    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.358 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.358    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.472 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.472    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.586 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.586    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.700 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.700    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.813 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.813    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.970 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.928   103.899    sm/temp_out0[0]
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.329   104.228 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.228    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X60Y17         MUXF7 (Prop_muxf7_I0_O)      0.209   104.437 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.450   104.886    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.297   105.183 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          2.012   107.195    sm/M_alum_out[0]
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.150   107.345 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.642   107.987    sm/D_states_q[7]_i_11_n_0
    SLICE_X35Y30         LUT6 (Prop_lut6_I4_O)        0.328   108.315 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.616   108.930    sm/D_states_d__0[7]
    SLICE_X38Y30         FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.434   115.950    sm/clk_IBUF_BUFG
    SLICE_X38Y30         FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.259   116.209    
                         clock uncertainty           -0.035   116.174    
    SLICE_X38Y30         FDSE (Setup_fdse_C_D)       -0.031   116.143    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.143    
                         arrival time                        -108.931    
  -------------------------------------------------------------------
                         slack                                  7.212    

Slack (MET) :             7.221ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.639ns  (logic 59.892ns (57.789%)  route 43.747ns (42.211%))
  Logic Levels:           319  (CARRY4=286 LUT2=2 LUT3=23 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 115.943 - 111.111 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.570     5.154    display/clk_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  display/D_ddr_q_reg/Q
                         net (fo=103, routed)         3.590     9.263    sm/M_display_reading
    SLICE_X51Y31         LUT4 (Prop_lut4_I2_O)        0.124     9.387 r  sm/D_registers_q[7][31]_i_149/O
                         net (fo=1, routed)           0.653    10.040    sm/D_registers_q[7][31]_i_149_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.164 r  sm/D_registers_q[7][31]_i_110/O
                         net (fo=32, routed)          1.255    11.419    sm/M_sm_bsel[2]
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124    11.543 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.964    12.507    sm/M_alum_b[0]
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.631 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    12.631    alum/S[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.144 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.144    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.261 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.261    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.378 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.009    13.387    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.504 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.504    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.621 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    13.621    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.738 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    13.738    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.855    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.226 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.966    15.192    alum/temp_out0[31]
    SLICE_X59Y24         LUT3 (Prop_lut3_I0_O)        0.367    15.559 r  alum/D_registers_q[7][30]_i_76/O
                         net (fo=1, routed)           0.000    15.559    alum/D_registers_q[7][30]_i_76_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.091 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.009    16.100    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.214 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.214    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.328    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.442 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.442    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.556 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.556    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.670 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.670    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.784 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.784    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.941 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.268    18.209    alum/temp_out0[30]
    SLICE_X56Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.009 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.009    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.126 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.126    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.243 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.252    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.369 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.369    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.486 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.486    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.603 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.837    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.994 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.132    21.127    alum/temp_out0[29]
    SLICE_X55Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.915 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.915    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.029 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.029    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.143 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.152    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.266 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.266    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.380 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.380    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.494 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.494    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.608 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.608    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.722 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.722    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.879 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.088    23.967    alum/temp_out0[28]
    SLICE_X54Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.767 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.767    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.884 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.884    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.001 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.001    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.118 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.127    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.244 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.244    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.361 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.361    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.478 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.478    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.595 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.595    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.752 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.109    26.860    alum/temp_out0[27]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.648 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.648    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.762 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.762    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.876 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    27.885    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.999 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.999    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.113 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.113    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.227 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.227    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.341    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.455 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.455    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.612 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.141    29.753    alum/temp_out0[26]
    SLICE_X42Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.553 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.553    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.670 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    30.679    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.796 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.796    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.913 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.913    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.030 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.030    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.147 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.264 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.264    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.381 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.381    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.538 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.038    32.576    alum/temp_out0[25]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.332    32.908 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.908    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.458 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.458    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.572 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.581    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.695 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.695    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.809 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.809    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.923 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.923    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.037 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.037    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.151 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.151    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.265 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.265    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.422 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.867    35.289    alum/temp_out0[24]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.329    35.618 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.618    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.168 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.168    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.282 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.291    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.405 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.405    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.519 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.519    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.633 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.633    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.747 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.747    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.861 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.861    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.975 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.975    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.132 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.992    38.124    alum/temp_out0[23]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    38.453 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.453    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.003 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.126    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.240 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.240    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.354 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.354    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.468 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.468    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.582 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.582    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.696 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.696    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.810 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.810    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.967 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.010    40.977    alum/temp_out0[22]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    41.306 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.306    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.856 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.856    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.970 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    41.979    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.093 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.093    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.207 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.207    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.321 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.321    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.435 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.435    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.549 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.549    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.663 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.663    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.820 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.977    43.798    alum/temp_out0[21]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.127 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.127    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.677 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.677    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.791 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.791    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.905 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.914    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.028 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.028    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.142 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.142    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.256 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.256    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.370 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.370    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.484 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.484    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.641 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.024    46.664    alum/temp_out0[20]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    46.993 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.993    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.526 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.526    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.643 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.643    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.760 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.760    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.877 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    47.886    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.003 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.003    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.120 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.120    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.237 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.237    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.354 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.354    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.511 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.973    49.484    alum/temp_out0[19]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.816 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.816    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.366 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.366    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.480 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.480    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.594 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.594    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.708 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    50.717    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.831    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.945 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.945    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.059 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.059    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.173 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.173    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.330 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.982    52.312    alum/temp_out0[18]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.641 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.641    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.191 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.191    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.305 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.305    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.419 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.419    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.533 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.533    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.647 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.656    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.770 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.770    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.884 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.884    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.998 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.998    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.155 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.116    55.271    alum/temp_out0[17]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    55.600 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.600    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.150 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.150    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.264 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.264    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.378 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.378    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.492 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.492    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.606 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.606    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.720 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    56.729    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.843 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.843    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.957 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.957    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.114 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.959    58.073    alum/temp_out0[16]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    58.402 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.402    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.952 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.952    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.066 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.066    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.180 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.180    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.294 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.294    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.408 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.408    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.522 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.531    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.645 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.645    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.759 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.916 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.066    60.982    alum/temp_out0[15]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    61.311 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.311    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.861 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.861    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.975 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.975    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.089 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.089    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.203 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.203    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.317 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.431 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.440    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.554    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.668    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.825 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.082    63.908    alum/temp_out0[14]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.693 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.693    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.807 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.807    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.921 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.921    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.035 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.035    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.149 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.009    65.158    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.272 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.272    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.386 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.500 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.657 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.995    66.651    alum/temp_out0[13]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    66.980 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.980    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.513 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.513    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.630 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.630    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.747 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.747    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.864 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.864    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.981 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.009    67.990    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.107 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.107    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.224 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.224    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.341 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.341    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.498 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.009    69.507    alum/temp_out0[12]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    69.839 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.839    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.372 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.372    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.489 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.489    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.606 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.606    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.723 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.840 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.957 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.957    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.074 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.083    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.200 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.200    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.357 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.121    72.478    alum/temp_out0[11]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    72.810 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.810    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.360 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.360    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.474 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.474    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.588 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.588    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.702 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.702    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.816 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.816    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.930 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.930    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.044 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.044    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.158 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.158    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.315 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.167    75.482    alum/temp_out0[10]
    SLICE_X54Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.282 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.282    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.399 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.399    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.516 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.633 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.633    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.750 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.750    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.867 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.867    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.984 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.101 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.258 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.008    78.266    alum/temp_out0[9]
    SLICE_X59Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.054 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.054    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.168 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.168    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.282 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.282    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.396 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.396    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.510 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.510    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.624 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.624    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.738 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.738    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.852 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.852    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.009 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.079    81.088    alum/temp_out0[8]
    SLICE_X58Y16         LUT3 (Prop_lut3_I0_O)        0.329    81.417 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    81.417    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.967 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.967    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.081 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.081    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.195 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.195    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.309 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.309    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.423 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.423    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.537 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.537    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.651 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.651    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.808 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.140    83.948    alum/temp_out0[7]
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.277 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.277    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.827 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.827    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.941 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.941    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.055 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.055    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.169 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.169    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.283 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.283    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.397 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.397    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.511 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.511    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.625 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.625    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.782 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.880    86.662    alum/temp_out0[6]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    86.991 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.991    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.524 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.524    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.641 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.641    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.758 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.758    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.875 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.875    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.992 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.992    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.109 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.109    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.226 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.226    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.343 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.343    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.500 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.921    89.421    alum/temp_out0[5]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    89.753 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.753    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.303 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.531 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.531    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.645 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.645    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.759 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.759    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.873    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.987 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.987    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.101 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.101    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.258 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.257    92.515    alum/temp_out0[4]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    92.844 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.844    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.377 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.377    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.494 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.494    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.611 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.611    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.728 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.845 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.845    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.962 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.962    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.079 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.079    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.196 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.196    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.353 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.009    95.362    alum/temp_out0[3]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    95.694 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.694    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.244 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.244    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.358 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.358    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.472 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.472    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.586 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.586    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.700 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.700    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.814 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.814    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.928 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.928    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.042 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.042    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.199 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.173    98.372    alum/temp_out0[2]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.701 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.701    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.251 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.251    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.365 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.365    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.479 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.479    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.593 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.593    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.707 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.707    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.821 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.821    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.935 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.935    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.049 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.049    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.206 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.931   101.137    alum/temp_out0[1]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.466 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.466    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.016 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.016    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.130 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.244 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.244    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.358 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.358    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.472 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.472    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.586 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.586    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.700 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.700    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.813 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.813    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.970 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.928   103.899    sm/temp_out0[0]
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.329   104.228 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.228    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X60Y17         MUXF7 (Prop_muxf7_I0_O)      0.209   104.437 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.450   104.886    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.297   105.183 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.624   106.807    sm/M_alum_out[0]
    SLICE_X44Y30         LUT2 (Prop_lut2_I1_O)        0.124   106.931 f  sm/D_states_q[4]_i_17/O
                         net (fo=7, routed)           0.733   107.664    sm/D_states_q[4]_i_17_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I1_O)        0.124   107.788 f  sm/D_states_q[2]_i_6/O
                         net (fo=1, routed)           0.691   108.479    sm/D_states_q[2]_i_6_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I4_O)        0.124   108.603 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.190   108.793    sm/D_states_d__0[2]
    SLICE_X35Y25         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.427   115.943    sm/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.187   116.130    
                         clock uncertainty           -0.035   116.095    
    SLICE_X35Y25         FDRE (Setup_fdre_C_D)       -0.081   116.014    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.014    
                         arrival time                        -108.793    
  -------------------------------------------------------------------
                         slack                                  7.221    

Slack (MET) :             7.315ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.558ns  (logic 59.892ns (57.834%)  route 43.666ns (42.166%))
  Logic Levels:           319  (CARRY4=286 LUT2=1 LUT3=23 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 115.943 - 111.111 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.570     5.154    display/clk_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  display/D_ddr_q_reg/Q
                         net (fo=103, routed)         3.590     9.263    sm/M_display_reading
    SLICE_X51Y31         LUT4 (Prop_lut4_I2_O)        0.124     9.387 r  sm/D_registers_q[7][31]_i_149/O
                         net (fo=1, routed)           0.653    10.040    sm/D_registers_q[7][31]_i_149_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.164 r  sm/D_registers_q[7][31]_i_110/O
                         net (fo=32, routed)          1.255    11.419    sm/M_sm_bsel[2]
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124    11.543 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.964    12.507    sm/M_alum_b[0]
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.631 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    12.631    alum/S[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.144 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.144    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.261 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.261    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.378 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.009    13.387    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.504 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.504    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.621 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    13.621    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.738 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    13.738    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.855    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.226 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.966    15.192    alum/temp_out0[31]
    SLICE_X59Y24         LUT3 (Prop_lut3_I0_O)        0.367    15.559 r  alum/D_registers_q[7][30]_i_76/O
                         net (fo=1, routed)           0.000    15.559    alum/D_registers_q[7][30]_i_76_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.091 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.009    16.100    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.214 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.214    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.328    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.442 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.442    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.556 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.556    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.670 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.670    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.784 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.784    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.941 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.268    18.209    alum/temp_out0[30]
    SLICE_X56Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.009 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.009    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.126 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.126    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.243 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.252    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.369 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.369    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.486 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.486    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.603 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.837    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.994 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.132    21.127    alum/temp_out0[29]
    SLICE_X55Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.915 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.915    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.029 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.029    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.143 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.152    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.266 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.266    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.380 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.380    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.494 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.494    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.608 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.608    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.722 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.722    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.879 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.088    23.967    alum/temp_out0[28]
    SLICE_X54Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.767 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.767    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.884 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.884    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.001 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.001    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.118 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.127    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.244 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.244    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.361 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.361    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.478 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.478    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.595 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.595    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.752 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.109    26.860    alum/temp_out0[27]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.648 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.648    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.762 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.762    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.876 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    27.885    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.999 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.999    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.113 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.113    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.227 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.227    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.341    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.455 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.455    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.612 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.141    29.753    alum/temp_out0[26]
    SLICE_X42Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.553 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.553    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.670 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    30.679    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.796 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.796    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.913 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.913    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.030 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.030    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.147 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.264 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.264    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.381 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.381    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.538 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.038    32.576    alum/temp_out0[25]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.332    32.908 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.908    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.458 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.458    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.572 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.581    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.695 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.695    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.809 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.809    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.923 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.923    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.037 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.037    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.151 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.151    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.265 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.265    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.422 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.867    35.289    alum/temp_out0[24]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.329    35.618 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.618    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.168 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.168    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.282 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.291    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.405 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.405    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.519 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.519    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.633 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.633    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.747 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.747    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.861 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.861    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.975 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.975    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.132 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.992    38.124    alum/temp_out0[23]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    38.453 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.453    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.003 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.126    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.240 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.240    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.354 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.354    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.468 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.468    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.582 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.582    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.696 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.696    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.810 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.810    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.967 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.010    40.977    alum/temp_out0[22]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    41.306 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.306    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.856 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.856    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.970 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    41.979    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.093 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.093    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.207 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.207    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.321 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.321    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.435 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.435    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.549 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.549    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.663 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.663    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.820 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.977    43.798    alum/temp_out0[21]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.127 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.127    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.677 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.677    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.791 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.791    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.905 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.914    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.028 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.028    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.142 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.142    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.256 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.256    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.370 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.370    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.484 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.484    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.641 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.024    46.664    alum/temp_out0[20]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    46.993 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.993    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.526 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.526    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.643 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.643    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.760 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.760    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.877 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    47.886    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.003 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.003    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.120 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.120    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.237 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.237    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.354 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.354    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.511 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.973    49.484    alum/temp_out0[19]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.816 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.816    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.366 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.366    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.480 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.480    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.594 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.594    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.708 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    50.717    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.831    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.945 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.945    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.059 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.059    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.173 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.173    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.330 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.982    52.312    alum/temp_out0[18]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.641 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.641    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.191 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.191    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.305 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.305    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.419 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.419    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.533 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.533    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.647 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.656    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.770 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.770    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.884 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.884    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.998 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.998    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.155 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.116    55.271    alum/temp_out0[17]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    55.600 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.600    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.150 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.150    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.264 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.264    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.378 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.378    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.492 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.492    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.606 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.606    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.720 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    56.729    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.843 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.843    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.957 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.957    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.114 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.959    58.073    alum/temp_out0[16]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    58.402 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.402    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.952 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.952    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.066 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.066    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.180 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.180    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.294 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.294    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.408 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.408    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.522 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.531    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.645 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.645    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.759 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.916 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.066    60.982    alum/temp_out0[15]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    61.311 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.311    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.861 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.861    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.975 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.975    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.089 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.089    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.203 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.203    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.317 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.431 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.440    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.554    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.668    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.825 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.082    63.908    alum/temp_out0[14]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.693 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.693    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.807 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.807    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.921 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.921    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.035 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.035    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.149 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.009    65.158    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.272 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.272    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.386 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.500 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.657 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.995    66.651    alum/temp_out0[13]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    66.980 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.980    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.513 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.513    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.630 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.630    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.747 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.747    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.864 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.864    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.981 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.009    67.990    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.107 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.107    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.224 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.224    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.341 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.341    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.498 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.009    69.507    alum/temp_out0[12]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    69.839 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.839    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.372 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.372    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.489 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.489    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.606 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.606    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.723 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.840 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.957 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.957    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.074 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.083    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.200 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.200    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.357 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.121    72.478    alum/temp_out0[11]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    72.810 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.810    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.360 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.360    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.474 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.474    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.588 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.588    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.702 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.702    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.816 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.816    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.930 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.930    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.044 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.044    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.158 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.158    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.315 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.167    75.482    alum/temp_out0[10]
    SLICE_X54Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.282 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.282    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.399 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.399    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.516 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.633 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.633    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.750 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.750    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.867 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.867    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.984 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.101 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.258 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.008    78.266    alum/temp_out0[9]
    SLICE_X59Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.054 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.054    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.168 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.168    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.282 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.282    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.396 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.396    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.510 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.510    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.624 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.624    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.738 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.738    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.852 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.852    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.009 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.079    81.088    alum/temp_out0[8]
    SLICE_X58Y16         LUT3 (Prop_lut3_I0_O)        0.329    81.417 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    81.417    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.967 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.967    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.081 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.081    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.195 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.195    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.309 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.309    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.423 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.423    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.537 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.537    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.651 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.651    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.808 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.140    83.948    alum/temp_out0[7]
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.277 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.277    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.827 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.827    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.941 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.941    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.055 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.055    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.169 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.169    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.283 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.283    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.397 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.397    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.511 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.511    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.625 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.625    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.782 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.880    86.662    alum/temp_out0[6]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    86.991 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.991    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.524 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.524    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.641 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.641    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.758 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.758    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.875 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.875    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.992 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.992    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.109 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.109    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.226 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.226    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.343 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.343    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.500 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.921    89.421    alum/temp_out0[5]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    89.753 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.753    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.303 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.531 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.531    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.645 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.645    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.759 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.759    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.873    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.987 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.987    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.101 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.101    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.258 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.257    92.515    alum/temp_out0[4]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    92.844 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.844    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.377 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.377    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.494 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.494    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.611 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.611    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.728 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.845 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.845    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.962 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.962    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.079 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.079    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.196 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.196    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.353 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.009    95.362    alum/temp_out0[3]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    95.694 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.694    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.244 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.244    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.358 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.358    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.472 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.472    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.586 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.586    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.700 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.700    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.814 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.814    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.928 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.928    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.042 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.042    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.199 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.173    98.372    alum/temp_out0[2]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.701 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.701    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.251 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.251    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.365 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.365    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.479 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.479    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.593 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.593    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.707 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.707    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.821 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.821    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.935 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.935    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.049 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.049    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.206 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.931   101.137    alum/temp_out0[1]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329   101.466 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.466    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.016 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.016    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.130 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.130    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.244 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.244    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.358 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.358    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.472 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.472    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.586 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.586    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.700 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.700    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.813 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.813    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.970 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.928   103.899    sm/temp_out0[0]
    SLICE_X60Y17         LUT5 (Prop_lut5_I4_O)        0.329   104.228 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.228    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X60Y17         MUXF7 (Prop_muxf7_I0_O)      0.209   104.437 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.450   104.886    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I0_O)        0.297   105.183 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.582   106.765    sm/M_alum_out[0]
    SLICE_X36Y22         LUT6 (Prop_lut6_I5_O)        0.124   106.889 f  sm/D_states_q[0]_i_15/O
                         net (fo=1, routed)           0.626   107.515    sm/D_states_q[0]_i_15_n_0
    SLICE_X36Y22         LUT6 (Prop_lut6_I4_O)        0.124   107.639 r  sm/D_states_q[0]_i_7/O
                         net (fo=1, routed)           0.527   108.166    sm/D_states_q[0]_i_7_n_0
    SLICE_X35Y25         LUT6 (Prop_lut6_I5_O)        0.124   108.290 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.423   108.712    sm/D_states_d__0[0]
    SLICE_X35Y25         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.427   115.943    sm/clk_IBUF_BUFG
    SLICE_X35Y25         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.187   116.130    
                         clock uncertainty           -0.035   116.095    
    SLICE_X35Y25         FDSE (Setup_fdse_C_D)       -0.067   116.028    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.028    
                         arrival time                        -108.713    
  -------------------------------------------------------------------
                         slack                                  7.315    

Slack (MET) :             8.519ns  (required time - arrival time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.217ns  (logic 58.306ns (57.042%)  route 43.911ns (42.959%))
  Logic Levels:           311  (CARRY4=277 LUT2=1 LUT3=22 LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 115.943 - 111.111 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.570     5.154    display/clk_IBUF_BUFG
    SLICE_X54Y42         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y42         FDRE (Prop_fdre_C_Q)         0.518     5.672 f  display/D_ddr_q_reg/Q
                         net (fo=103, routed)         3.590     9.263    sm/M_display_reading
    SLICE_X51Y31         LUT4 (Prop_lut4_I2_O)        0.124     9.387 r  sm/D_registers_q[7][31]_i_149/O
                         net (fo=1, routed)           0.653    10.040    sm/D_registers_q[7][31]_i_149_n_0
    SLICE_X52Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.164 r  sm/D_registers_q[7][31]_i_110/O
                         net (fo=32, routed)          1.255    11.419    sm/M_sm_bsel[2]
    SLICE_X57Y24         LUT5 (Prop_lut5_I1_O)        0.124    11.543 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.964    12.507    sm/M_alum_b[0]
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.124    12.631 r  sm/D_registers_q[7][31]_i_207/O
                         net (fo=1, routed)           0.000    12.631    alum/S[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.144 r  alum/D_registers_q_reg[7][31]_i_198/CO[3]
                         net (fo=1, routed)           0.000    13.144    alum/D_registers_q_reg[7][31]_i_198_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.261 r  alum/D_registers_q_reg[7][31]_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.261    alum/D_registers_q_reg[7][31]_i_193_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.378 r  alum/D_registers_q_reg[7][31]_i_188/CO[3]
                         net (fo=1, routed)           0.009    13.387    alum/D_registers_q_reg[7][31]_i_188_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.504 r  alum/D_registers_q_reg[7][31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    13.504    alum/D_registers_q_reg[7][31]_i_183_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.621 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    13.621    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.738 r  alum/D_registers_q_reg[7][31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    13.738    alum/D_registers_q_reg[7][31]_i_173_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.855 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.855    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.972 r  alum/D_registers_q_reg[7][31]_i_132/CO[3]
                         net (fo=1, routed)           0.000    13.972    alum/D_registers_q_reg[7][31]_i_132_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.226 r  alum/D_registers_q_reg[7][31]_i_87/CO[0]
                         net (fo=37, routed)          0.966    15.192    alum/temp_out0[31]
    SLICE_X59Y24         LUT3 (Prop_lut3_I0_O)        0.367    15.559 r  alum/D_registers_q[7][30]_i_76/O
                         net (fo=1, routed)           0.000    15.559    alum/D_registers_q[7][30]_i_76_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.091 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.009    16.100    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.214 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.214    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.328 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    16.328    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.442 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.442    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.556 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    16.556    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.670 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    16.670    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X59Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.784 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    16.784    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X59Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.941 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.268    18.209    alum/temp_out0[30]
    SLICE_X56Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    19.009 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.009    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.126 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.126    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.243 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.009    19.252    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.369 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    19.369    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X56Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.486 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.486    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.603 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    19.603    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.720 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.720    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.837 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    19.837    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.994 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.132    21.127    alum/temp_out0[29]
    SLICE_X55Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    21.915 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    21.915    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.029 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.029    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.143 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.009    22.152    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.266 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.266    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.380 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    22.380    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.494 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.494    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.608 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    22.608    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.722 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    22.722    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.879 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          1.088    23.967    alum/temp_out0[28]
    SLICE_X54Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    24.767 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.767    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.884 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    24.884    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.001 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.001    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.118 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.009    25.127    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.244 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.244    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.361 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.361    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.478 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.478    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.595 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.595    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.752 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.109    26.860    alum/temp_out0[27]
    SLICE_X49Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    27.648 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    27.648    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.762 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    27.762    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.876 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    27.885    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.999 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.999    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.113 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.113    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.227 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.227    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.341 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.341    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.455 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.455    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.612 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.141    29.753    alum/temp_out0[26]
    SLICE_X42Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    30.553 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.553    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.670 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.009    30.679    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.796 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.796    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.913 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.913    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.030 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.030    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.147 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.147    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.264 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.264    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.381 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.381    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.538 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.038    32.576    alum/temp_out0[25]
    SLICE_X36Y23         LUT3 (Prop_lut3_I0_O)        0.332    32.908 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    32.908    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.458 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.458    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.572 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.009    33.581    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.695 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    33.695    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.809 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.809    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.923 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.923    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.037 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.037    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.151 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.151    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.265 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.265    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X36Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.422 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.867    35.289    alum/temp_out0[24]
    SLICE_X37Y23         LUT3 (Prop_lut3_I0_O)        0.329    35.618 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.618    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.168 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.168    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.282 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.009    36.291    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.405 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.405    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.519 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.519    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.633 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.633    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.747 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.747    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.861 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.861    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.975 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.975    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.132 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.992    38.124    alum/temp_out0[23]
    SLICE_X39Y23         LUT3 (Prop_lut3_I0_O)        0.329    38.453 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    38.453    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.003 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.003    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.117 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.009    39.126    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.240 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.240    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.354 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.354    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.468 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    39.468    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.582 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    39.582    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.696 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    39.696    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.810 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.810    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.967 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.010    40.977    alum/temp_out0[22]
    SLICE_X41Y23         LUT3 (Prop_lut3_I0_O)        0.329    41.306 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.306    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.856 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    41.856    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.970 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.009    41.979    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.093 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.093    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.207 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.207    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.321 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.321    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.435 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.435    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.549 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.549    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.663 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.663    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.820 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.977    43.798    alum/temp_out0[21]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    44.127 r  alum/D_registers_q[7][20]_i_56/O
                         net (fo=1, routed)           0.000    44.127    alum/D_registers_q[7][20]_i_56_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.677 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    44.677    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.791 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    44.791    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.905 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    44.914    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.028 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.028    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.142 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.142    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.256 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.256    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.370 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.370    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.484 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.484    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.641 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.024    46.664    alum/temp_out0[20]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.329    46.993 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    46.993    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.526 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.526    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.643 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.643    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.760 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.760    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.877 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.009    47.886    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.003 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.003    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.120 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.120    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.237 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.237    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.354 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.354    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.511 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.973    49.484    alum/temp_out0[19]
    SLICE_X44Y21         LUT3 (Prop_lut3_I0_O)        0.332    49.816 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    49.816    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.366 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.366    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.480 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.480    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.594 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.594    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.708 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    50.717    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.831 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.831    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.945 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    50.945    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.059 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.059    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.173 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.173    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.330 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.982    52.312    alum/temp_out0[18]
    SLICE_X43Y20         LUT3 (Prop_lut3_I0_O)        0.329    52.641 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    52.641    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.191 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.191    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.305 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.305    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.419 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.419    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.533 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.533    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.647 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    53.656    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.770 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    53.770    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.884 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    53.884    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.998 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    53.998    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.155 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.116    55.271    alum/temp_out0[17]
    SLICE_X45Y19         LUT3 (Prop_lut3_I0_O)        0.329    55.600 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    55.600    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X45Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.150 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.150    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X45Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.264 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.264    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X45Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.378 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.378    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X45Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.492 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    56.492    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.606 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    56.606    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.720 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.009    56.729    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.843 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.843    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.957 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.957    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.114 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          0.959    58.073    alum/temp_out0[16]
    SLICE_X47Y19         LUT3 (Prop_lut3_I0_O)        0.329    58.402 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.402    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.952 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    58.952    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.066 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.066    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.180 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.180    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.294 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.294    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.408 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.408    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.522 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.009    59.531    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.645 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.645    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.759 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.759    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.916 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.066    60.982    alum/temp_out0[15]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.329    61.311 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.311    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.861 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.861    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.975 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.975    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.089 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.089    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.203 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.203    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.317 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.317    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.431 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.009    62.440    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.554 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.554    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.668 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.668    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.825 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.082    63.908    alum/temp_out0[14]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    64.693 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    64.693    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.807 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    64.807    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.921 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    64.921    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.035 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.035    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.149 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.009    65.158    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.272 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.272    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.386 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.386    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.500 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.500    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.657 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.995    66.651    alum/temp_out0[13]
    SLICE_X52Y20         LUT3 (Prop_lut3_I0_O)        0.329    66.980 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    66.980    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    67.513 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.513    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.630 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    67.630    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.747 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    67.747    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.864 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    67.864    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.981 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.009    67.990    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.107 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.107    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.224 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.224    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.341 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.341    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.498 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.009    69.507    alum/temp_out0[12]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.332    69.839 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.839    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    70.372 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.372    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.489 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.489    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.606 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.606    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.723 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.723    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.840 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.840    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.957 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.957    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.074 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.009    71.083    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.200 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.200    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.357 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.121    72.478    alum/temp_out0[11]
    SLICE_X51Y16         LUT3 (Prop_lut3_I0_O)        0.332    72.810 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.810    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.360 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    73.360    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.474 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    73.474    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.588 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.588    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.702 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.702    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.816 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.816    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.930 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.930    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.044 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.044    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.158 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.158    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.315 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.167    75.482    alum/temp_out0[10]
    SLICE_X54Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    76.282 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.282    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.399 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.399    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.516 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    76.516    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.633 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    76.633    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.750 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.750    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.867 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.867    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.984 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.984    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    77.101 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.101    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.258 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          1.008    78.266    alum/temp_out0[9]
    SLICE_X59Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    79.054 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    79.054    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.168 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.168    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.282 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.282    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.396 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.396    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.510 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.510    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.624 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.624    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.738 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.738    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.852 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.852    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.009 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          1.079    81.088    alum/temp_out0[8]
    SLICE_X58Y16         LUT3 (Prop_lut3_I0_O)        0.329    81.417 r  alum/D_registers_q[7][3]_i_165/O
                         net (fo=1, routed)           0.000    81.417    alum/D_registers_q[7][3]_i_165_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.967 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.967    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.081 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.081    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.195 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.195    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.309 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.309    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.423 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.423    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.537 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.537    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.651 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    82.651    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.808 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.140    83.948    alum/temp_out0[7]
    SLICE_X57Y13         LUT3 (Prop_lut3_I0_O)        0.329    84.277 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.277    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.827 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    84.827    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.941 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    84.941    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.055 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.055    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.169 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.169    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.283 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.283    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.397 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.397    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.511 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.511    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.625 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.625    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.782 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.880    86.662    alum/temp_out0[6]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.329    86.991 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    86.991    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    87.524 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.524    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.641 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.641    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.758 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    87.758    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.875 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    87.875    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.992 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.992    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.109 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.109    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.226 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.226    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    88.343 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.343    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.500 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          0.921    89.421    alum/temp_out0[5]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    89.753 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    89.753    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.303 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.303    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.417 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    90.417    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.531 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    90.531    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.645 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    90.645    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.759 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    90.759    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.873 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.873    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.987 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.987    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.101 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.101    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.258 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.257    92.515    alum/temp_out0[4]
    SLICE_X52Y11         LUT3 (Prop_lut3_I0_O)        0.329    92.844 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    92.844    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    93.377 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.377    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.494 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.494    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.611 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.611    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.728 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.728    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.845 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    93.845    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    93.962 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    93.962    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.079 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.079    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    94.196 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.196    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.353 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.009    95.362    alum/temp_out0[3]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    95.694 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    95.694    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.244 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.244    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.358 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.358    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.472 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.472    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.586 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.586    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.700 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    96.700    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.814 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    96.814    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.928 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    96.928    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.042 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.042    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.199 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.173    98.372    alum/temp_out0[2]
    SLICE_X49Y9          LUT3 (Prop_lut3_I0_O)        0.329    98.701 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.701    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    99.251 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.251    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.365 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.365    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.479 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.479    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.593 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.593    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.707 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.707    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.821 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.821    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.935 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    99.935    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.049 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.049    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.206 f  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.435   100.640    sm/temp_out0[1]
    SLICE_X50Y17         LUT6 (Prop_lut6_I0_O)        0.329   100.969 f  sm/D_registers_q[7][1]_i_8/O
                         net (fo=1, routed)           0.618   101.588    sm/D_registers_q[7][1]_i_8_n_0
    SLICE_X50Y17         LUT6 (Prop_lut6_I5_O)        0.124   101.712 f  sm/D_registers_q[7][1]_i_4/O
                         net (fo=1, routed)           0.000   101.712    sm/D_registers_q[7][1]_i_4_n_0
    SLICE_X50Y17         MUXF7 (Prop_muxf7_I0_O)      0.209   101.921 f  sm/D_registers_q_reg[7][1]_i_3/O
                         net (fo=2, routed)           0.877   102.798    sm/M_alum_out[1]
    SLICE_X61Y18         LUT4 (Prop_lut4_I0_O)        0.297   103.095 f  sm/D_states_q[7]_i_51/O
                         net (fo=1, routed)           0.263   103.358    sm/D_states_q[7]_i_51_n_0
    SLICE_X61Y18         LUT5 (Prop_lut5_I4_O)        0.124   103.482 r  sm/D_states_q[7]_i_41/O
                         net (fo=1, routed)           0.446   103.928    sm/D_states_q[7]_i_41_n_0
    SLICE_X61Y17         LUT6 (Prop_lut6_I0_O)        0.124   104.052 r  sm/D_states_q[7]_i_19/O
                         net (fo=4, routed)           1.335   105.387    sm/D_states_q[7]_i_19_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I3_O)        0.124   105.511 r  sm/D_states_q[7]_i_4/O
                         net (fo=1, routed)           0.849   106.360    sm/D_states_q[7]_i_4_n_0
    SLICE_X46Y22         LUT6 (Prop_lut6_I1_O)        0.124   106.484 r  sm/D_states_q[7]_i_1/O
                         net (fo=8, routed)           0.887   107.371    sm/D_states_q[7]_i_1_n_0
    SLICE_X35Y25         FDSE                                         r  sm/D_states_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.427   115.943    sm/clk_IBUF_BUFG
    SLICE_X35Y25         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.187   116.130    
                         clock uncertainty           -0.035   116.095    
    SLICE_X35Y25         FDSE (Setup_fdse_C_CE)      -0.205   115.890    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.890    
                         arrival time                        -107.371    
  -------------------------------------------------------------------
                         slack                                  8.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.218     1.862    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y35         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.827     2.017    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y35         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.516    
    SLICE_X38Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.218     1.862    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y35         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.827     2.017    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y35         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.516    
    SLICE_X38Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.218     1.862    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y35         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.827     2.017    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y35         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.516    
    SLICE_X38Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.559     1.503    sr2/clk_IBUF_BUFG
    SLICE_X39Y35         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.218     1.862    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X38Y35         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.827     2.017    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y35         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.516    
    SLICE_X38Y35         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.826    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2141112123[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_2141112123[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.556     1.500    forLoop_idx_0_2141112123[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_2141112123[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  forLoop_idx_0_2141112123[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.698    forLoop_idx_0_2141112123[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_2141112123[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.824     2.014    forLoop_idx_0_2141112123[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_2141112123[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X28Y18         FDRE (Hold_fdre_C_D)         0.071     1.571    forLoop_idx_0_2141112123[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2141112123[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_2141112123[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.554     1.498    forLoop_idx_0_2141112123[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  forLoop_idx_0_2141112123[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  forLoop_idx_0_2141112123[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     1.696    forLoop_idx_0_2141112123[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X32Y20         FDRE                                         r  forLoop_idx_0_2141112123[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.821     2.011    forLoop_idx_0_2141112123[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  forLoop_idx_0_2141112123[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X32Y20         FDRE (Hold_fdre_C_D)         0.071     1.569    forLoop_idx_0_2141112123[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1220053371[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1220053371[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.554     1.498    forLoop_idx_0_1220053371[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  forLoop_idx_0_1220053371[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y20         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  forLoop_idx_0_1220053371[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.704    forLoop_idx_0_1220053371[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X32Y20         FDRE                                         r  forLoop_idx_0_1220053371[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.821     2.011    forLoop_idx_0_1220053371[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  forLoop_idx_0_1220053371[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X32Y20         FDRE (Hold_fdre_C_D)         0.075     1.573    forLoop_idx_0_1220053371[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_2141112123[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_2141112123[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.556     1.500    forLoop_idx_0_2141112123[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_2141112123[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  forLoop_idx_0_2141112123[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.706    forLoop_idx_0_2141112123[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_2141112123[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.824     2.014    forLoop_idx_0_2141112123[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_2141112123[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X28Y18         FDRE (Hold_fdre_C_D)         0.075     1.575    forLoop_idx_0_2141112123[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.605%)  route 0.320ns (69.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.559     1.503    sr1/clk_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.320     1.963    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y34         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.827     2.017    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y34         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.517    
    SLICE_X42Y34         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.826    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.141ns (30.605%)  route 0.320ns (69.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.559     1.503    sr1/clk_IBUF_BUFG
    SLICE_X43Y35         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.320     1.963    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X42Y34         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.827     2.017    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X42Y34         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.517    
    SLICE_X42Y34         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.826    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y4    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X50Y13   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X57Y8    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y9    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X62Y11   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X62Y11   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X63Y11   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X63Y11   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y34   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y34   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y34   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y34   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y34   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y34   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y34   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X42Y34   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y35   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y35   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y34   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y34   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y34   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y34   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y34   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y34   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y34   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X42Y34   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y35   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y35   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      104.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.866ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             104.871ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 0.704ns (12.115%)  route 5.107ns (87.885%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X44Y29         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  sm/D_states_q_reg[1]/Q
                         net (fo=242, routed)         2.914     8.508    sm/D_states_q_reg[2]_0[1]
    SLICE_X49Y33         LUT2 (Prop_lut2_I0_O)        0.124     8.632 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.631    10.263    sm/D_stage_q[3]_i_2_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.387 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.562    10.949    fifo_reset_cond/AS[0]
    SLICE_X39Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.439   115.955    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X39Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X39Y34         FDPE (Recov_fdpe_C_PRE)     -0.359   115.820    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.820    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                104.871    

Slack (MET) :             104.871ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 0.704ns (12.115%)  route 5.107ns (87.885%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X44Y29         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  sm/D_states_q_reg[1]/Q
                         net (fo=242, routed)         2.914     8.508    sm/D_states_q_reg[2]_0[1]
    SLICE_X49Y33         LUT2 (Prop_lut2_I0_O)        0.124     8.632 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.631    10.263    sm/D_stage_q[3]_i_2_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.387 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.562    10.949    fifo_reset_cond/AS[0]
    SLICE_X39Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.439   115.955    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X39Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X39Y34         FDPE (Recov_fdpe_C_PRE)     -0.359   115.820    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.820    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                104.871    

Slack (MET) :             104.871ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 0.704ns (12.115%)  route 5.107ns (87.885%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X44Y29         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  sm/D_states_q_reg[1]/Q
                         net (fo=242, routed)         2.914     8.508    sm/D_states_q_reg[2]_0[1]
    SLICE_X49Y33         LUT2 (Prop_lut2_I0_O)        0.124     8.632 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.631    10.263    sm/D_stage_q[3]_i_2_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.387 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.562    10.949    fifo_reset_cond/AS[0]
    SLICE_X39Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.439   115.955    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X39Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X39Y34         FDPE (Recov_fdpe_C_PRE)     -0.359   115.820    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.820    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                104.871    

Slack (MET) :             104.871ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 0.704ns (12.115%)  route 5.107ns (87.885%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X44Y29         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y29         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  sm/D_states_q_reg[1]/Q
                         net (fo=242, routed)         2.914     8.508    sm/D_states_q_reg[2]_0[1]
    SLICE_X49Y33         LUT2 (Prop_lut2_I0_O)        0.124     8.632 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           1.631    10.263    sm/D_stage_q[3]_i_2_n_0
    SLICE_X39Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.387 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.562    10.949    fifo_reset_cond/AS[0]
    SLICE_X39Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.439   115.955    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X39Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X39Y34         FDPE (Recov_fdpe_C_PRE)     -0.359   115.820    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.820    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                104.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.527%)  route 0.605ns (76.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.553     1.497    sm/clk_IBUF_BUFG
    SLICE_X37Y27         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDSE (Prop_fdse_C_Q)         0.141     1.638 f  sm/D_states_q_reg[4]/Q
                         net (fo=247, routed)         0.405     2.042    sm/D_states_q[4]
    SLICE_X39Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.087 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.200     2.287    fifo_reset_cond/AS[0]
    SLICE_X39Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.826     2.016    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X39Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.499     1.517    
    SLICE_X39Y34         FDPE (Remov_fdpe_C_PRE)     -0.095     1.422    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.527%)  route 0.605ns (76.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.553     1.497    sm/clk_IBUF_BUFG
    SLICE_X37Y27         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDSE (Prop_fdse_C_Q)         0.141     1.638 f  sm/D_states_q_reg[4]/Q
                         net (fo=247, routed)         0.405     2.042    sm/D_states_q[4]
    SLICE_X39Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.087 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.200     2.287    fifo_reset_cond/AS[0]
    SLICE_X39Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.826     2.016    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X39Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.499     1.517    
    SLICE_X39Y34         FDPE (Remov_fdpe_C_PRE)     -0.095     1.422    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.527%)  route 0.605ns (76.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.553     1.497    sm/clk_IBUF_BUFG
    SLICE_X37Y27         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDSE (Prop_fdse_C_Q)         0.141     1.638 f  sm/D_states_q_reg[4]/Q
                         net (fo=247, routed)         0.405     2.042    sm/D_states_q[4]
    SLICE_X39Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.087 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.200     2.287    fifo_reset_cond/AS[0]
    SLICE_X39Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.826     2.016    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X39Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.499     1.517    
    SLICE_X39Y34         FDPE (Remov_fdpe_C_PRE)     -0.095     1.422    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.186ns (23.527%)  route 0.605ns (76.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.553     1.497    sm/clk_IBUF_BUFG
    SLICE_X37Y27         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDSE (Prop_fdse_C_Q)         0.141     1.638 f  sm/D_states_q_reg[4]/Q
                         net (fo=247, routed)         0.405     2.042    sm/D_states_q[4]
    SLICE_X39Y33         LUT6 (Prop_lut6_I4_O)        0.045     2.087 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.200     2.287    fifo_reset_cond/AS[0]
    SLICE_X39Y34         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.826     2.016    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X39Y34         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.499     1.517    
    SLICE_X39Y34         FDPE (Remov_fdpe_C_PRE)     -0.095     1.422    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.866    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.333ns  (logic 12.021ns (33.085%)  route 24.313ns (66.915%))
  Logic Levels:           34  (CARRY4=10 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X61Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.011     7.684    L_reg/M_sm_timer[13]
    SLICE_X44Y9          LUT2 (Prop_lut2_I1_O)        0.152     7.836 r  L_reg/L_067b1bf0_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.452     8.288    L_reg/L_067b1bf0_remainder0_carry_i_23__1_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I0_O)        0.326     8.614 f  L_reg/L_067b1bf0_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.349     9.963    L_reg/L_067b1bf0_remainder0_carry_i_18__1_n_0
    SLICE_X42Y12         LUT3 (Prop_lut3_I1_O)        0.150    10.113 f  L_reg/L_067b1bf0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.797    L_reg/L_067b1bf0_remainder0_carry_i_20__1_n_0
    SLICE_X42Y12         LUT5 (Prop_lut5_I4_O)        0.374    11.171 r  L_reg/L_067b1bf0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    11.992    L_reg/L_067b1bf0_remainder0_carry_i_10__1_n_0
    SLICE_X43Y10         LUT4 (Prop_lut4_I1_O)        0.328    12.320 r  L_reg/L_067b1bf0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.320    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.870 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.870    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.984 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.984    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry__0_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.223 f  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.015    14.239    L_reg/L_067b1bf0_remainder0_3[10]
    SLICE_X40Y12         LUT5 (Prop_lut5_I0_O)        0.302    14.541 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.849    15.390    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X40Y11         LUT4 (Prop_lut4_I0_O)        0.124    15.514 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.129    16.643    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I0_O)        0.124    16.767 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.675    17.442    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I2_O)        0.152    17.594 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.697    18.291    L_reg/i__carry_i_20__4_n_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I1_O)        0.360    18.651 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.742    19.393    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.326    19.719 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    20.190    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.697 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.697    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.811 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.811    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.050 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.974    22.024    L_reg/L_067b1bf0_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X39Y8          LUT5 (Prop_lut5_I1_O)        0.302    22.326 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.759    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y8          LUT5 (Prop_lut5_I0_O)        0.124    22.883 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.672    23.555    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y7          LUT2 (Prop_lut2_I0_O)        0.124    23.679 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.984    24.664    L_reg/i__carry_i_13__3_0
    SLICE_X40Y7          LUT5 (Prop_lut5_I0_O)        0.152    24.816 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.441    25.257    L_reg/i__carry_i_23__3_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.583 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.854    26.437    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y6          LUT3 (Prop_lut3_I1_O)        0.152    26.589 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.777    27.366    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I0_O)        0.326    27.692 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.692    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.225 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.225    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.342 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.342    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.459 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.459    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.678 f  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.803    29.480    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y7          LUT6 (Prop_lut6_I5_O)        0.295    29.775 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.038    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.162 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.845    31.008    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y8          LUT3 (Prop_lut3_I1_O)        0.124    31.132 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.653    31.785    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    31.909 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.020    32.928    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y13         LUT4 (Prop_lut4_I2_O)        0.152    33.080 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.698    37.778    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    41.551 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.551    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.312ns  (logic 12.009ns (33.070%)  route 24.304ns (66.930%))
  Logic Levels:           34  (CARRY4=10 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X61Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.011     7.684    L_reg/M_sm_timer[13]
    SLICE_X44Y9          LUT2 (Prop_lut2_I1_O)        0.152     7.836 r  L_reg/L_067b1bf0_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.452     8.288    L_reg/L_067b1bf0_remainder0_carry_i_23__1_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I0_O)        0.326     8.614 f  L_reg/L_067b1bf0_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.349     9.963    L_reg/L_067b1bf0_remainder0_carry_i_18__1_n_0
    SLICE_X42Y12         LUT3 (Prop_lut3_I1_O)        0.150    10.113 f  L_reg/L_067b1bf0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.797    L_reg/L_067b1bf0_remainder0_carry_i_20__1_n_0
    SLICE_X42Y12         LUT5 (Prop_lut5_I4_O)        0.374    11.171 r  L_reg/L_067b1bf0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    11.992    L_reg/L_067b1bf0_remainder0_carry_i_10__1_n_0
    SLICE_X43Y10         LUT4 (Prop_lut4_I1_O)        0.328    12.320 r  L_reg/L_067b1bf0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.320    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.870 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.870    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.984 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.984    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry__0_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.223 f  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.015    14.239    L_reg/L_067b1bf0_remainder0_3[10]
    SLICE_X40Y12         LUT5 (Prop_lut5_I0_O)        0.302    14.541 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.849    15.390    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X40Y11         LUT4 (Prop_lut4_I0_O)        0.124    15.514 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.129    16.643    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I0_O)        0.124    16.767 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.675    17.442    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I2_O)        0.152    17.594 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.697    18.291    L_reg/i__carry_i_20__4_n_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I1_O)        0.360    18.651 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.742    19.393    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.326    19.719 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    20.190    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.697 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.697    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.811 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.811    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.050 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.974    22.024    L_reg/L_067b1bf0_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X39Y8          LUT5 (Prop_lut5_I1_O)        0.302    22.326 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.759    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y8          LUT5 (Prop_lut5_I0_O)        0.124    22.883 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.672    23.555    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y7          LUT2 (Prop_lut2_I0_O)        0.124    23.679 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.984    24.664    L_reg/i__carry_i_13__3_0
    SLICE_X40Y7          LUT5 (Prop_lut5_I0_O)        0.152    24.816 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.441    25.257    L_reg/i__carry_i_23__3_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.583 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.854    26.437    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y6          LUT3 (Prop_lut3_I1_O)        0.152    26.589 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.777    27.366    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I0_O)        0.326    27.692 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.692    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.225 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.225    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.342 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.342    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.459 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.459    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.678 f  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.803    29.480    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y7          LUT6 (Prop_lut6_I5_O)        0.295    29.775 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.038    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.162 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.845    31.008    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y8          LUT3 (Prop_lut3_I1_O)        0.124    31.132 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.653    31.785    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    31.909 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.030    32.938    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y13         LUT4 (Prop_lut4_I2_O)        0.150    33.088 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.679    37.767    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    41.530 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.530    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.303ns  (logic 11.776ns (32.437%)  route 24.528ns (67.563%))
  Logic Levels:           34  (CARRY4=10 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X61Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.011     7.684    L_reg/M_sm_timer[13]
    SLICE_X44Y9          LUT2 (Prop_lut2_I1_O)        0.152     7.836 r  L_reg/L_067b1bf0_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.452     8.288    L_reg/L_067b1bf0_remainder0_carry_i_23__1_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I0_O)        0.326     8.614 f  L_reg/L_067b1bf0_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.349     9.963    L_reg/L_067b1bf0_remainder0_carry_i_18__1_n_0
    SLICE_X42Y12         LUT3 (Prop_lut3_I1_O)        0.150    10.113 f  L_reg/L_067b1bf0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.797    L_reg/L_067b1bf0_remainder0_carry_i_20__1_n_0
    SLICE_X42Y12         LUT5 (Prop_lut5_I4_O)        0.374    11.171 r  L_reg/L_067b1bf0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    11.992    L_reg/L_067b1bf0_remainder0_carry_i_10__1_n_0
    SLICE_X43Y10         LUT4 (Prop_lut4_I1_O)        0.328    12.320 r  L_reg/L_067b1bf0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.320    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.870 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.870    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.984 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.984    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry__0_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.223 f  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.015    14.239    L_reg/L_067b1bf0_remainder0_3[10]
    SLICE_X40Y12         LUT5 (Prop_lut5_I0_O)        0.302    14.541 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.849    15.390    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X40Y11         LUT4 (Prop_lut4_I0_O)        0.124    15.514 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.129    16.643    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I0_O)        0.124    16.767 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.675    17.442    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I2_O)        0.152    17.594 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.697    18.291    L_reg/i__carry_i_20__4_n_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I1_O)        0.360    18.651 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.742    19.393    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.326    19.719 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    20.190    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.697 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.697    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.811 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.811    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.050 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.974    22.024    L_reg/L_067b1bf0_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X39Y8          LUT5 (Prop_lut5_I1_O)        0.302    22.326 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.759    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y8          LUT5 (Prop_lut5_I0_O)        0.124    22.883 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.672    23.555    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y7          LUT2 (Prop_lut2_I0_O)        0.124    23.679 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.984    24.664    L_reg/i__carry_i_13__3_0
    SLICE_X40Y7          LUT5 (Prop_lut5_I0_O)        0.152    24.816 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.441    25.257    L_reg/i__carry_i_23__3_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.583 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.854    26.437    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y6          LUT3 (Prop_lut3_I1_O)        0.152    26.589 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.777    27.366    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I0_O)        0.326    27.692 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.692    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.225 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.225    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.342 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.342    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.459 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.459    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.678 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.803    29.480    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y7          LUT6 (Prop_lut6_I5_O)        0.295    29.775 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.038    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.162 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.845    31.008    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y8          LUT3 (Prop_lut3_I1_O)        0.124    31.132 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.657    31.789    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.124    31.913 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.227    33.140    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X46Y13         LUT4 (Prop_lut4_I1_O)        0.124    33.264 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.701    37.965    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.521 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.521    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.122ns  (logic 11.773ns (32.593%)  route 24.349ns (67.407%))
  Logic Levels:           34  (CARRY4=10 LUT2=3 LUT3=6 LUT4=2 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X61Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.011     7.684    L_reg/M_sm_timer[13]
    SLICE_X44Y9          LUT2 (Prop_lut2_I1_O)        0.152     7.836 r  L_reg/L_067b1bf0_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.452     8.288    L_reg/L_067b1bf0_remainder0_carry_i_23__1_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I0_O)        0.326     8.614 f  L_reg/L_067b1bf0_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.349     9.963    L_reg/L_067b1bf0_remainder0_carry_i_18__1_n_0
    SLICE_X42Y12         LUT3 (Prop_lut3_I1_O)        0.150    10.113 f  L_reg/L_067b1bf0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.797    L_reg/L_067b1bf0_remainder0_carry_i_20__1_n_0
    SLICE_X42Y12         LUT5 (Prop_lut5_I4_O)        0.374    11.171 r  L_reg/L_067b1bf0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    11.992    L_reg/L_067b1bf0_remainder0_carry_i_10__1_n_0
    SLICE_X43Y10         LUT4 (Prop_lut4_I1_O)        0.328    12.320 r  L_reg/L_067b1bf0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.320    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.870 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.870    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.984 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.984    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry__0_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.223 f  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.015    14.239    L_reg/L_067b1bf0_remainder0_3[10]
    SLICE_X40Y12         LUT5 (Prop_lut5_I0_O)        0.302    14.541 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.849    15.390    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X40Y11         LUT4 (Prop_lut4_I0_O)        0.124    15.514 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.129    16.643    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I0_O)        0.124    16.767 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.675    17.442    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I2_O)        0.152    17.594 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.697    18.291    L_reg/i__carry_i_20__4_n_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I1_O)        0.360    18.651 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.742    19.393    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.326    19.719 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    20.190    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.697 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.697    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.811 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.811    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.050 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.974    22.024    L_reg/L_067b1bf0_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X39Y8          LUT5 (Prop_lut5_I1_O)        0.302    22.326 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.759    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y8          LUT5 (Prop_lut5_I0_O)        0.124    22.883 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.672    23.555    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y7          LUT2 (Prop_lut2_I0_O)        0.124    23.679 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.984    24.664    L_reg/i__carry_i_13__3_0
    SLICE_X40Y7          LUT5 (Prop_lut5_I0_O)        0.152    24.816 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.441    25.257    L_reg/i__carry_i_23__3_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.583 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.854    26.437    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y6          LUT3 (Prop_lut3_I1_O)        0.152    26.589 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.777    27.366    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I0_O)        0.326    27.692 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.692    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.225 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.225    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.342 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.342    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.459 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.459    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.678 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.803    29.480    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y7          LUT6 (Prop_lut6_I5_O)        0.295    29.775 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.038    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.162 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.845    31.008    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y8          LUT3 (Prop_lut3_I1_O)        0.124    31.132 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.657    31.789    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.124    31.913 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.246    33.159    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X46Y13         LUT3 (Prop_lut3_I1_O)        0.124    33.283 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.503    37.786    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.339 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.339    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.023ns  (logic 12.099ns (33.588%)  route 23.923ns (66.412%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X61Y8          FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.832     7.509    L_reg/M_sm_pbc[13]
    SLICE_X48Y6          LUT2 (Prop_lut2_I1_O)        0.118     7.627 r  L_reg/L_067b1bf0_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.484     8.111    L_reg/L_067b1bf0_remainder0_carry_i_23__0_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.437 f  L_reg/L_067b1bf0_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           1.461     9.897    L_reg/L_067b1bf0_remainder0_carry_i_18__0_n_0
    SLICE_X47Y5          LUT3 (Prop_lut3_I1_O)        0.152    10.049 f  L_reg/L_067b1bf0_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.718    L_reg/L_067b1bf0_remainder0_carry_i_20__0_n_0
    SLICE_X47Y5          LUT5 (Prop_lut5_I4_O)        0.360    11.078 r  L_reg/L_067b1bf0_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.833    11.911    L_reg/L_067b1bf0_remainder0_carry_i_10__0_n_0
    SLICE_X46Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.237 r  L_reg/L_067b1bf0_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.237    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.770 r  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.770    bseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.989 r  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.882    13.871    L_reg/L_067b1bf0_remainder0_1[4]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.289    14.160 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.834    14.994    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I4_O)        0.326    15.320 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           1.053    16.373    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X44Y5          LUT5 (Prop_lut5_I3_O)        0.152    16.525 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.860    17.385    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X45Y3          LUT5 (Prop_lut5_I4_O)        0.320    17.705 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.816    18.521    L_reg/i__carry_i_19__1_n_0
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.352    18.873 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.961    19.834    L_reg/i__carry_i_11__1_n_0
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.328    20.162 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.630    20.791    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X44Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.298 r  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.298    bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.412 r  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.412    bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.634 r  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.242    22.877    L_reg/L_067b1bf0_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X48Y4          LUT5 (Prop_lut5_I2_O)        0.299    23.176 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.425    23.601    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X48Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.725 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.107    24.832    bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.956 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.695    25.651    L_reg/i__carry_i_13__1_0
    SLICE_X50Y1          LUT5 (Prop_lut5_I1_O)        0.148    25.799 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.317    26.117    L_reg/i__carry_i_18__1_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I5_O)        0.328    26.445 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.498    26.943    L_reg/i__carry_i_13__1_n_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I1_O)        0.119    27.062 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.497    27.558    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.332    27.890 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.890    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.440 r  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.440    bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.554 r  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.554    bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.668 r  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.668    bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.890 f  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.711    bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y4          LUT6 (Prop_lut6_I5_O)        0.299    30.010 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.813    30.823    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.124    30.947 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.991    31.939    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y3          LUT3 (Prop_lut3_I1_O)        0.124    32.063 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.812    32.875    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X50Y4          LUT6 (Prop_lut6_I3_O)        0.124    32.999 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.025    34.023    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I2_O)        0.153    34.176 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.366    37.542    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    41.243 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.243    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.871ns  (logic 12.003ns (33.463%)  route 23.868ns (66.537%))
  Logic Levels:           34  (CARRY4=10 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X61Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.011     7.684    L_reg/M_sm_timer[13]
    SLICE_X44Y9          LUT2 (Prop_lut2_I1_O)        0.152     7.836 r  L_reg/L_067b1bf0_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.452     8.288    L_reg/L_067b1bf0_remainder0_carry_i_23__1_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I0_O)        0.326     8.614 f  L_reg/L_067b1bf0_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.349     9.963    L_reg/L_067b1bf0_remainder0_carry_i_18__1_n_0
    SLICE_X42Y12         LUT3 (Prop_lut3_I1_O)        0.150    10.113 f  L_reg/L_067b1bf0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.797    L_reg/L_067b1bf0_remainder0_carry_i_20__1_n_0
    SLICE_X42Y12         LUT5 (Prop_lut5_I4_O)        0.374    11.171 r  L_reg/L_067b1bf0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    11.992    L_reg/L_067b1bf0_remainder0_carry_i_10__1_n_0
    SLICE_X43Y10         LUT4 (Prop_lut4_I1_O)        0.328    12.320 r  L_reg/L_067b1bf0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.320    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.870 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.870    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.984 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.984    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry__0_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.223 f  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.015    14.239    L_reg/L_067b1bf0_remainder0_3[10]
    SLICE_X40Y12         LUT5 (Prop_lut5_I0_O)        0.302    14.541 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.849    15.390    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X40Y11         LUT4 (Prop_lut4_I0_O)        0.124    15.514 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.129    16.643    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I0_O)        0.124    16.767 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.675    17.442    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I2_O)        0.152    17.594 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.697    18.291    L_reg/i__carry_i_20__4_n_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I1_O)        0.360    18.651 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.742    19.393    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.326    19.719 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    20.190    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.697 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.697    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.811 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.811    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.050 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.974    22.024    L_reg/L_067b1bf0_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X39Y8          LUT5 (Prop_lut5_I1_O)        0.302    22.326 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.759    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y8          LUT5 (Prop_lut5_I0_O)        0.124    22.883 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.672    23.555    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y7          LUT2 (Prop_lut2_I0_O)        0.124    23.679 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.984    24.664    L_reg/i__carry_i_13__3_0
    SLICE_X40Y7          LUT5 (Prop_lut5_I0_O)        0.152    24.816 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.441    25.257    L_reg/i__carry_i_23__3_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.583 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.854    26.437    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y6          LUT3 (Prop_lut3_I1_O)        0.152    26.589 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.777    27.366    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I0_O)        0.326    27.692 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.692    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.225 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.225    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.342 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.342    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.459 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.459    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.678 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.803    29.480    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y7          LUT6 (Prop_lut6_I5_O)        0.295    29.775 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.038    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.162 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.845    31.008    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y8          LUT3 (Prop_lut3_I1_O)        0.124    31.132 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.657    31.789    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y8          LUT6 (Prop_lut6_I4_O)        0.124    31.913 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.227    33.140    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X46Y13         LUT4 (Prop_lut4_I1_O)        0.153    33.293 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.041    37.334    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    41.089 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.089    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.850ns  (logic 11.764ns (32.815%)  route 24.086ns (67.185%))
  Logic Levels:           34  (CARRY4=10 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X61Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.011     7.684    L_reg/M_sm_timer[13]
    SLICE_X44Y9          LUT2 (Prop_lut2_I1_O)        0.152     7.836 r  L_reg/L_067b1bf0_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.452     8.288    L_reg/L_067b1bf0_remainder0_carry_i_23__1_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I0_O)        0.326     8.614 f  L_reg/L_067b1bf0_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.349     9.963    L_reg/L_067b1bf0_remainder0_carry_i_18__1_n_0
    SLICE_X42Y12         LUT3 (Prop_lut3_I1_O)        0.150    10.113 f  L_reg/L_067b1bf0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.797    L_reg/L_067b1bf0_remainder0_carry_i_20__1_n_0
    SLICE_X42Y12         LUT5 (Prop_lut5_I4_O)        0.374    11.171 r  L_reg/L_067b1bf0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    11.992    L_reg/L_067b1bf0_remainder0_carry_i_10__1_n_0
    SLICE_X43Y10         LUT4 (Prop_lut4_I1_O)        0.328    12.320 r  L_reg/L_067b1bf0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.320    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.870 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.870    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.984 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.984    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry__0_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.223 f  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.015    14.239    L_reg/L_067b1bf0_remainder0_3[10]
    SLICE_X40Y12         LUT5 (Prop_lut5_I0_O)        0.302    14.541 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.849    15.390    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X40Y11         LUT4 (Prop_lut4_I0_O)        0.124    15.514 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.129    16.643    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I0_O)        0.124    16.767 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.675    17.442    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I2_O)        0.152    17.594 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.697    18.291    L_reg/i__carry_i_20__4_n_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I1_O)        0.360    18.651 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.742    19.393    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.326    19.719 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    20.190    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.697 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.697    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.811 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.811    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.050 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.974    22.024    L_reg/L_067b1bf0_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X39Y8          LUT5 (Prop_lut5_I1_O)        0.302    22.326 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.759    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y8          LUT5 (Prop_lut5_I0_O)        0.124    22.883 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.672    23.555    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y7          LUT2 (Prop_lut2_I0_O)        0.124    23.679 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.984    24.664    L_reg/i__carry_i_13__3_0
    SLICE_X40Y7          LUT5 (Prop_lut5_I0_O)        0.152    24.816 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.441    25.257    L_reg/i__carry_i_23__3_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.583 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.854    26.437    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y6          LUT3 (Prop_lut3_I1_O)        0.152    26.589 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.777    27.366    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I0_O)        0.326    27.692 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.692    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.225 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.225    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.342 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.342    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.459 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.459    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.678 f  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.803    29.480    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y7          LUT6 (Prop_lut6_I5_O)        0.295    29.775 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.038    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.162 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.845    31.008    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y8          LUT3 (Prop_lut3_I1_O)        0.124    31.132 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.653    31.785    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    31.909 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.020    32.928    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y13         LUT4 (Prop_lut4_I0_O)        0.124    33.052 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.471    37.523    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.067 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.067    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.650ns  (logic 11.879ns (33.321%)  route 23.771ns (66.679%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=1 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X61Y8          FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.832     7.509    L_reg/M_sm_pbc[13]
    SLICE_X48Y6          LUT2 (Prop_lut2_I1_O)        0.118     7.627 r  L_reg/L_067b1bf0_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.484     8.111    L_reg/L_067b1bf0_remainder0_carry_i_23__0_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.437 f  L_reg/L_067b1bf0_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           1.461     9.897    L_reg/L_067b1bf0_remainder0_carry_i_18__0_n_0
    SLICE_X47Y5          LUT3 (Prop_lut3_I1_O)        0.152    10.049 f  L_reg/L_067b1bf0_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.718    L_reg/L_067b1bf0_remainder0_carry_i_20__0_n_0
    SLICE_X47Y5          LUT5 (Prop_lut5_I4_O)        0.360    11.078 r  L_reg/L_067b1bf0_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.833    11.911    L_reg/L_067b1bf0_remainder0_carry_i_10__0_n_0
    SLICE_X46Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.237 r  L_reg/L_067b1bf0_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.237    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.770 r  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.770    bseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.989 r  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.882    13.871    L_reg/L_067b1bf0_remainder0_1[4]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.289    14.160 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.834    14.994    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I4_O)        0.326    15.320 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           1.053    16.373    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X44Y5          LUT5 (Prop_lut5_I3_O)        0.152    16.525 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.860    17.385    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X45Y3          LUT5 (Prop_lut5_I4_O)        0.320    17.705 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.816    18.521    L_reg/i__carry_i_19__1_n_0
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.352    18.873 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.961    19.834    L_reg/i__carry_i_11__1_n_0
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.328    20.162 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.630    20.791    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X44Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.298 r  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.298    bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.412 r  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.412    bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.634 r  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.242    22.877    L_reg/L_067b1bf0_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X48Y4          LUT5 (Prop_lut5_I2_O)        0.299    23.176 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.425    23.601    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X48Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.725 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.107    24.832    bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.956 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.695    25.651    L_reg/i__carry_i_13__1_0
    SLICE_X50Y1          LUT5 (Prop_lut5_I1_O)        0.148    25.799 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.317    26.117    L_reg/i__carry_i_18__1_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I5_O)        0.328    26.445 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.498    26.943    L_reg/i__carry_i_13__1_n_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I1_O)        0.119    27.062 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.497    27.558    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.332    27.890 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.890    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.440 r  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.440    bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.554 r  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.554    bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.668 r  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.668    bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.890 r  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.711    bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y4          LUT6 (Prop_lut6_I5_O)        0.299    30.010 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.813    30.823    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.124    30.947 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.446    31.394    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I2_O)        0.124    31.518 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.977    32.495    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.619 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.252    33.872    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y6          LUT3 (Prop_lut3_I0_O)        0.124    33.996 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.365    37.361    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    40.871 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.871    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.628ns  (logic 11.771ns (33.038%)  route 23.857ns (66.962%))
  Logic Levels:           34  (CARRY4=10 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X61Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          2.011     7.684    L_reg/M_sm_timer[13]
    SLICE_X44Y9          LUT2 (Prop_lut2_I1_O)        0.152     7.836 r  L_reg/L_067b1bf0_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           0.452     8.288    L_reg/L_067b1bf0_remainder0_carry_i_23__1_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I0_O)        0.326     8.614 f  L_reg/L_067b1bf0_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.349     9.963    L_reg/L_067b1bf0_remainder0_carry_i_18__1_n_0
    SLICE_X42Y12         LUT3 (Prop_lut3_I1_O)        0.150    10.113 f  L_reg/L_067b1bf0_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.797    L_reg/L_067b1bf0_remainder0_carry_i_20__1_n_0
    SLICE_X42Y12         LUT5 (Prop_lut5_I4_O)        0.374    11.171 r  L_reg/L_067b1bf0_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    11.992    L_reg/L_067b1bf0_remainder0_carry_i_10__1_n_0
    SLICE_X43Y10         LUT4 (Prop_lut4_I1_O)        0.328    12.320 r  L_reg/L_067b1bf0_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.320    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X43Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.870 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.870    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.984 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.984    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry__0_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.223 f  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.015    14.239    L_reg/L_067b1bf0_remainder0_3[10]
    SLICE_X40Y12         LUT5 (Prop_lut5_I0_O)        0.302    14.541 f  L_reg/i__carry__1_i_10__1/O
                         net (fo=7, routed)           0.849    15.390    L_reg/i__carry__1_i_10__1_n_0
    SLICE_X40Y11         LUT4 (Prop_lut4_I0_O)        0.124    15.514 r  L_reg/i__carry__0_i_14__4/O
                         net (fo=3, routed)           1.129    16.643    L_reg/i__carry__0_i_14__4_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I0_O)        0.124    16.767 r  L_reg/i__carry__0_i_9__4/O
                         net (fo=5, routed)           0.675    17.442    L_reg/i__carry__0_i_9__4_n_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I2_O)        0.152    17.594 f  L_reg/i__carry_i_20__4/O
                         net (fo=4, routed)           0.697    18.291    L_reg/i__carry_i_20__4_n_0
    SLICE_X40Y10         LUT3 (Prop_lut3_I1_O)        0.360    18.651 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.742    19.393    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y8          LUT2 (Prop_lut2_I1_O)        0.326    19.719 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.471    20.190    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X39Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.697 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.697    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.811 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.811    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.050 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.974    22.024    L_reg/L_067b1bf0_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X39Y8          LUT5 (Prop_lut5_I1_O)        0.302    22.326 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.759    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y8          LUT5 (Prop_lut5_I0_O)        0.124    22.883 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.672    23.555    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0_0
    SLICE_X37Y7          LUT2 (Prop_lut2_I0_O)        0.124    23.679 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.984    24.664    L_reg/i__carry_i_13__3_0
    SLICE_X40Y7          LUT5 (Prop_lut5_I0_O)        0.152    24.816 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.441    25.257    L_reg/i__carry_i_23__3_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.326    25.583 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.854    26.437    L_reg/i__carry_i_13__3_n_0
    SLICE_X39Y6          LUT3 (Prop_lut3_I1_O)        0.152    26.589 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.777    27.366    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X38Y5          LUT5 (Prop_lut5_I0_O)        0.326    27.692 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.692    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.225 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.225    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.342 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.342    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.459 r  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.459    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.678 f  timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.803    29.480    timerseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y7          LUT6 (Prop_lut6_I5_O)        0.295    29.775 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.038    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X39Y7          LUT6 (Prop_lut6_I1_O)        0.124    30.162 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.845    31.008    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X41Y8          LUT3 (Prop_lut3_I1_O)        0.124    31.132 f  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.653    31.785    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X42Y9          LUT6 (Prop_lut6_I3_O)        0.124    31.909 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.030    32.938    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y13         LUT4 (Prop_lut4_I3_O)        0.124    33.062 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.232    37.295    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    40.845 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.845    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.518ns  (logic 12.167ns (34.255%)  route 23.351ns (65.745%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=4 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.636     5.220    L_reg/clk_IBUF_BUFG
    SLICE_X61Y8          FDRE                                         r  L_reg/D_registers_q_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDRE (Prop_fdre_C_Q)         0.456     5.676 r  L_reg/D_registers_q_reg[3][13]/Q
                         net (fo=10, routed)          1.832     7.509    L_reg/M_sm_pbc[13]
    SLICE_X48Y6          LUT2 (Prop_lut2_I1_O)        0.118     7.627 r  L_reg/L_067b1bf0_remainder0_carry_i_23__0/O
                         net (fo=4, routed)           0.484     8.111    L_reg/L_067b1bf0_remainder0_carry_i_23__0_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I0_O)        0.326     8.437 f  L_reg/L_067b1bf0_remainder0_carry_i_18__0/O
                         net (fo=3, routed)           1.461     9.897    L_reg/L_067b1bf0_remainder0_carry_i_18__0_n_0
    SLICE_X47Y5          LUT3 (Prop_lut3_I1_O)        0.152    10.049 f  L_reg/L_067b1bf0_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.669    10.718    L_reg/L_067b1bf0_remainder0_carry_i_20__0_n_0
    SLICE_X47Y5          LUT5 (Prop_lut5_I4_O)        0.360    11.078 r  L_reg/L_067b1bf0_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.833    11.911    L_reg/L_067b1bf0_remainder0_carry_i_10__0_n_0
    SLICE_X46Y4          LUT4 (Prop_lut4_I1_O)        0.326    12.237 r  L_reg/L_067b1bf0_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.237    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X46Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.770 r  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.770    bseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry_n_0
    SLICE_X46Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.989 r  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.882    13.871    L_reg/L_067b1bf0_remainder0_1[4]
    SLICE_X45Y4          LUT3 (Prop_lut3_I0_O)        0.289    14.160 r  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.834    14.994    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X44Y5          LUT6 (Prop_lut6_I4_O)        0.326    15.320 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           1.053    16.373    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X44Y5          LUT5 (Prop_lut5_I3_O)        0.152    16.525 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.860    17.385    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X45Y3          LUT5 (Prop_lut5_I4_O)        0.320    17.705 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.816    18.521    L_reg/i__carry_i_19__1_n_0
    SLICE_X46Y3          LUT3 (Prop_lut3_I0_O)        0.352    18.873 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.961    19.834    L_reg/i__carry_i_11__1_n_0
    SLICE_X48Y2          LUT2 (Prop_lut2_I1_O)        0.328    20.162 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.630    20.791    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X44Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.298 r  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.298    bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.412 r  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.412    bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.634 r  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.242    22.877    L_reg/L_067b1bf0_remainder0_inferred__1/i__carry__2_0[0]
    SLICE_X48Y4          LUT5 (Prop_lut5_I2_O)        0.299    23.176 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.425    23.601    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X48Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.725 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.107    24.832    bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__0/i__carry__0_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.956 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.695    25.651    L_reg/i__carry_i_13__1_0
    SLICE_X50Y1          LUT5 (Prop_lut5_I1_O)        0.148    25.799 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.317    26.117    L_reg/i__carry_i_18__1_n_0
    SLICE_X49Y1          LUT6 (Prop_lut6_I5_O)        0.328    26.445 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.498    26.943    L_reg/i__carry_i_13__1_n_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I1_O)        0.119    27.062 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.497    27.558    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X49Y2          LUT5 (Prop_lut5_I0_O)        0.332    27.890 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    27.890    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X49Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.440 r  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.440    bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry_n_0
    SLICE_X49Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.554 r  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.554    bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X49Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.668 r  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.668    bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X49Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.890 f  bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.711    bseg_driver/decimal_renderer/L_067b1bf0_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X48Y4          LUT6 (Prop_lut6_I5_O)        0.299    30.010 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.813    30.823    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y3          LUT6 (Prop_lut6_I1_O)        0.124    30.947 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.446    31.394    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I2_O)        0.124    31.518 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.977    32.495    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.619 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.253    33.873    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y6          LUT4 (Prop_lut4_I0_O)        0.152    34.025 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.944    36.968    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    40.738 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.738    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.420ns (77.383%)  route 0.415ns (22.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.148     1.688 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=2, routed)           0.415     2.103    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.272     3.375 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.375    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.894ns  (logic 1.383ns (73.009%)  route 0.511ns (26.991%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.511     2.192    mataddr_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.434 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.434    mataddr[2]
    J3                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.409ns (72.755%)  route 0.527ns (27.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.527     2.231    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.476 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.476    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.395ns (71.895%)  route 0.545ns (28.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=6, routed)           0.545     2.249    mataddr_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.231     3.480 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.480    mataddr[0]
    J5                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.429ns (72.040%)  route 0.554ns (27.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.148     1.688 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           0.554     2.242    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.281     3.523 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.523    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.383ns (67.371%)  route 0.670ns (32.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.670     2.348    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.590 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.590    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.096ns  (logic 1.373ns (65.494%)  route 0.723ns (34.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=11, routed)          0.723     2.402    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.634 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.634    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.331ns  (logic 1.350ns (57.885%)  route 0.982ns (42.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X47Y35         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.982     2.627    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.835 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.835    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.407ns (59.555%)  route 0.956ns (40.445%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X43Y16         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.956     2.599    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.865 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.865    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.407ns (59.476%)  route 0.959ns (40.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X45Y16         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.959     2.602    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.869 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.869    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.721ns  (logic 1.643ns (28.715%)  route 4.078ns (71.285%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.727     4.246    reset_cond/butt_reset_IBUF
    SLICE_X51Y15         LUT1 (Prop_lut1_I0_O)        0.124     4.370 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.352     5.721    reset_cond/M_reset_cond_in
    SLICE_X51Y21         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.440     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y21         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.582ns  (logic 1.643ns (29.434%)  route 3.939ns (70.566%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.727     4.246    reset_cond/butt_reset_IBUF
    SLICE_X51Y15         LUT1 (Prop_lut1_I0_O)        0.124     4.370 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.212     5.582    reset_cond/M_reset_cond_in
    SLICE_X54Y10         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.450     4.855    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y10         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.582ns  (logic 1.643ns (29.434%)  route 3.939ns (70.566%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.727     4.246    reset_cond/butt_reset_IBUF
    SLICE_X51Y15         LUT1 (Prop_lut1_I0_O)        0.124     4.370 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.212     5.582    reset_cond/M_reset_cond_in
    SLICE_X54Y10         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.450     4.855    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y10         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.422ns  (logic 1.643ns (30.298%)  route 3.780ns (69.702%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.727     4.246    reset_cond/butt_reset_IBUF
    SLICE_X51Y15         LUT1 (Prop_lut1_I0_O)        0.124     4.370 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.053     5.422    reset_cond/M_reset_cond_in
    SLICE_X54Y15         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.446     4.851    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y15         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.277ns  (logic 1.474ns (34.460%)  route 2.803ns (65.540%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.803     4.277    butt_cond/sync/D[0]
    SLICE_X33Y65         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.429     4.833    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X33Y65         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.208ns  (logic 1.641ns (39.003%)  route 2.567ns (60.997%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.567     4.084    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.208 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.208    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y33         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.438     4.843    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X30Y33         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2141112123[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.899ns  (logic 1.653ns (42.396%)  route 2.246ns (57.604%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.246     3.775    forLoop_idx_0_2141112123[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y15         LUT1 (Prop_lut1_I0_O)        0.124     3.899 r  forLoop_idx_0_2141112123[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.899    forLoop_idx_0_2141112123[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y15         FDRE                                         r  forLoop_idx_0_2141112123[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.439     4.844    forLoop_idx_0_2141112123[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y15         FDRE                                         r  forLoop_idx_0_2141112123[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1220053371[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.894ns  (logic 1.639ns (42.080%)  route 2.255ns (57.920%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.255     3.770    forLoop_idx_0_1220053371[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y15         LUT1 (Prop_lut1_I0_O)        0.124     3.894 r  forLoop_idx_0_1220053371[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.894    forLoop_idx_0_1220053371[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y15         FDRE                                         r  forLoop_idx_0_1220053371[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.439     4.844    forLoop_idx_0_1220053371[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y15         FDRE                                         r  forLoop_idx_0_1220053371[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2141112123[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.518ns  (logic 1.630ns (46.337%)  route 1.888ns (53.663%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.888     3.394    forLoop_idx_0_2141112123[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y18         LUT1 (Prop_lut1_I0_O)        0.124     3.518 r  forLoop_idx_0_2141112123[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.518    forLoop_idx_0_2141112123[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_2141112123[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.437     4.842    forLoop_idx_0_2141112123[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_2141112123[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1220053371[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.507ns  (logic 1.640ns (46.772%)  route 1.866ns (53.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.866     3.383    forLoop_idx_0_1220053371[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.124     3.507 r  forLoop_idx_0_1220053371[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.507    forLoop_idx_0_1220053371[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X32Y20         FDRE                                         r  forLoop_idx_0_1220053371[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.434     4.839    forLoop_idx_0_1220053371[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  forLoop_idx_0_1220053371[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_2141112123[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.347ns (30.768%)  route 0.780ns (69.232%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.780     1.082    forLoop_idx_0_2141112123[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.127 r  forLoop_idx_0_2141112123[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.127    forLoop_idx_0_2141112123[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X32Y20         FDRE                                         r  forLoop_idx_0_2141112123[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.821     2.011    forLoop_idx_0_2141112123[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  forLoop_idx_0_2141112123[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1220053371[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.329ns (28.350%)  route 0.830ns (71.650%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.830     1.114    forLoop_idx_0_1220053371[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.159 r  forLoop_idx_0_1220053371[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.159    forLoop_idx_0_1220053371[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X32Y20         FDRE                                         r  forLoop_idx_0_1220053371[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.821     2.011    forLoop_idx_0_1220053371[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y20         FDRE                                         r  forLoop_idx_0_1220053371[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_2141112123[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.313ns (26.749%)  route 0.857ns (73.251%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.857     1.125    forLoop_idx_0_2141112123[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.170 r  forLoop_idx_0_2141112123[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.170    forLoop_idx_0_2141112123[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_2141112123[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.824     2.014    forLoop_idx_0_2141112123[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_2141112123[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2141112123[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.319ns (27.256%)  route 0.851ns (72.744%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.851     1.125    forLoop_idx_0_2141112123[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.170 r  forLoop_idx_0_2141112123[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.170    forLoop_idx_0_2141112123[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_2141112123[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.824     2.014    forLoop_idx_0_2141112123[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y18         FDRE                                         r  forLoop_idx_0_2141112123[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1220053371[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.296ns  (logic 0.327ns (25.228%)  route 0.969ns (74.772%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.969     1.251    forLoop_idx_0_1220053371[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X30Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.296 r  forLoop_idx_0_1220053371[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.296    forLoop_idx_0_1220053371[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X30Y15         FDRE                                         r  forLoop_idx_0_1220053371[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.826     2.016    forLoop_idx_0_1220053371[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X30Y15         FDRE                                         r  forLoop_idx_0_1220053371[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2141112123[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.329ns  (logic 0.341ns (25.680%)  route 0.988ns (74.320%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.988     1.284    forLoop_idx_0_2141112123[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X30Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.329 r  forLoop_idx_0_2141112123[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.329    forLoop_idx_0_2141112123[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X30Y15         FDRE                                         r  forLoop_idx_0_2141112123[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.826     2.016    forLoop_idx_0_2141112123[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X30Y15         FDRE                                         r  forLoop_idx_0_2141112123[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.466ns  (logic 0.330ns (22.505%)  route 1.136ns (77.495%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.136     1.421    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.466 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.466    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y33         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.825     2.015    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X30Y33         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.242ns (16.310%)  route 1.240ns (83.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.240     1.482    butt_cond/sync/D[0]
    SLICE_X33Y65         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.823     2.013    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X33Y65         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.954ns  (logic 0.331ns (16.958%)  route 1.623ns (83.042%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.517    reset_cond/butt_reset_IBUF
    SLICE_X51Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.562 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.392     1.954    reset_cond/M_reset_cond_in
    SLICE_X54Y15         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.831     2.021    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y15         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.030ns  (logic 0.331ns (16.321%)  route 1.699ns (83.679%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.231     1.517    reset_cond/butt_reset_IBUF
    SLICE_X51Y15         LUT1 (Prop_lut1_I0_O)        0.045     1.562 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.468     2.030    reset_cond/M_reset_cond_in
    SLICE_X54Y10         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.835     2.025    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y10         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C





