library ieee;
use ieee.std_logic_1164.all;


entity stdlogic is
end entity;

architecture sim of stdlogic is
  signal Slv1 : std_logic_vector(7 downto 0);
  signal Slv2 : std_logic_vector(7 downto 0) := (others => '0');
  signal Slv3 : std_logic_vector(7 downto 0) := (others => '1');
  signal Slv4 : std_logic_vector(7 downto 0) := x"AA";
  signal Slv5 : std_logic_vector(0 to 7)     := "10101010";
  signal Slv6 : std_logic_vector(7 downto 0) := "00000001";
  
begin

  process is
  begin
    wait for 10 ns;
    Signal1 <= not Signal1;
 end process;

      
    
end architecture;