<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>libcox/xi2c.h File Reference</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_89c3d25e772b6d2dad54d628300edb58.html">libcox</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">xi2c.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Prototypes for the I2C Driver.  
<a href="#details">More...</a></p>

<p><a href="xi2c_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga4580fda2325944dd30b56a3c94dbf31e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___i_n_t___master.html#ga4580fda2325944dd30b56a3c94dbf31e">xI2C_MASTER_INT_DATA</a></td></tr>
<tr class="separator:ga4580fda2325944dd30b56a3c94dbf31e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29dc7f77f7152afc7f49e7897006df25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___event___master.html#ga29dc7f77f7152afc7f49e7897006df25">xI2C_MASTER_EVENT_TX</a></td></tr>
<tr class="separator:ga29dc7f77f7152afc7f49e7897006df25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa18cf88da7140459c58e3d1b11e3a22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___event___master.html#gafa18cf88da7140459c58e3d1b11e3a22">xI2C_MASTER_EVENT_RX</a></td></tr>
<tr class="separator:gafa18cf88da7140459c58e3d1b11e3a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7aba5f844828882d6ada6ebf7f81a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___i_n_t___slave.html#gae7aba5f844828882d6ada6ebf7f81a88">xI2C_SLAVE_INT_DATA</a></td></tr>
<tr class="memdesc:gae7aba5f844828882d6ada6ebf7f81a88"><td class="mdescLeft">&#160;</td><td class="mdescRight">A data received or data requested or error occurs.  <a href="group__x_i2_c___i_n_t___slave.html#gae7aba5f844828882d6ada6ebf7f81a88">More...</a><br/></td></tr>
<tr class="separator:gae7aba5f844828882d6ada6ebf7f81a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa73b964e095f6952c10615815991cb4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___event___slave.html#gaa73b964e095f6952c10615815991cb4c">xI2C_SLAVE_EVENT_START</a></td></tr>
<tr class="memdesc:gaa73b964e095f6952c10615815991cb4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start Condition.  <a href="group__x_i2_c___event___slave.html#gaa73b964e095f6952c10615815991cb4c">More...</a><br/></td></tr>
<tr class="separator:gaa73b964e095f6952c10615815991cb4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb39d55dff223c1ab99c7e2a10d4495d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___event___slave.html#gaeb39d55dff223c1ab99c7e2a10d4495d">xI2C_SLAVE_EVENT_STOP</a></td></tr>
<tr class="memdesc:gaeb39d55dff223c1ab99c7e2a10d4495d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop Condition.  <a href="group__x_i2_c___event___slave.html#gaeb39d55dff223c1ab99c7e2a10d4495d">More...</a><br/></td></tr>
<tr class="separator:gaeb39d55dff223c1ab99c7e2a10d4495d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8011d400dfef3fb29022461ead726b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___event___slave.html#ga8011d400dfef3fb29022461ead726b31">xI2C_SLAVE_EVENT_TREQ</a></td></tr>
<tr class="memdesc:ga8011d400dfef3fb29022461ead726b31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Request( or address matched in slave transmit mode)  <a href="group__x_i2_c___event___slave.html#ga8011d400dfef3fb29022461ead726b31">More...</a><br/></td></tr>
<tr class="separator:ga8011d400dfef3fb29022461ead726b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a7fe7b6e373d891dbdb893a9567caa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___event___slave.html#gae8a7fe7b6e373d891dbdb893a9567caa">xI2C_SLAVE_EVENT_RREQ</a></td></tr>
<tr class="memdesc:gae8a7fe7b6e373d891dbdb893a9567caa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Request.  <a href="group__x_i2_c___event___slave.html#gae8a7fe7b6e373d891dbdb893a9567caa">More...</a><br/></td></tr>
<tr class="separator:gae8a7fe7b6e373d891dbdb893a9567caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2bd129f6408ffded70db22c8c17905e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___master___error.html#gae2bd129f6408ffded70db22c8c17905e">xI2C_MASTER_ERR_NONE</a></td></tr>
<tr class="memdesc:gae2bd129f6408ffded70db22c8c17905e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Every thing is OK.  <a href="group__x_i2_c___master___error.html#gae2bd129f6408ffded70db22c8c17905e">More...</a><br/></td></tr>
<tr class="separator:gae2bd129f6408ffded70db22c8c17905e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42eddd49ea64b7ddd9c7b0f73fc1d47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___master___error.html#gac42eddd49ea64b7ddd9c7b0f73fc1d47">xI2C_MASTER_ERR_ADDR_ACK</a></td></tr>
<tr class="memdesc:gac42eddd49ea64b7ddd9c7b0f73fc1d47"><td class="mdescLeft">&#160;</td><td class="mdescRight">The transmitted address was not acknowledged.  <a href="group__x_i2_c___master___error.html#gac42eddd49ea64b7ddd9c7b0f73fc1d47">More...</a><br/></td></tr>
<tr class="separator:gac42eddd49ea64b7ddd9c7b0f73fc1d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga339223ecf44902c7128160dbe8d2d86a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___master___error.html#ga339223ecf44902c7128160dbe8d2d86a">xI2C_MASTER_ERR_DATA_ACK</a></td></tr>
<tr class="memdesc:ga339223ecf44902c7128160dbe8d2d86a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The transmitted data was not acknowledged.  <a href="group__x_i2_c___master___error.html#ga339223ecf44902c7128160dbe8d2d86a">More...</a><br/></td></tr>
<tr class="separator:ga339223ecf44902c7128160dbe8d2d86a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa93bc5f6eda8d2282f711c4918a5b0b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___master___error.html#gaa93bc5f6eda8d2282f711c4918a5b0b6">xI2C_MASTER_ERR_ARB_LOST</a></td></tr>
<tr class="memdesc:gaa93bc5f6eda8d2282f711c4918a5b0b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">The I2C controller lost arbitration.  <a href="group__x_i2_c___master___error.html#gaa93bc5f6eda8d2282f711c4918a5b0b6">More...</a><br/></td></tr>
<tr class="separator:gaa93bc5f6eda8d2282f711c4918a5b0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7f2c5d73e05f6f77c3d983ee9720229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___general___call.html#gae7f2c5d73e05f6f77c3d983ee9720229">xI2C_GENERAL_CALL_EN</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#ga3beff49e6df293bc518b3c92d7cc4349">I2C_GENERAL_CALL_EN</a></td></tr>
<tr class="memdesc:gae7f2c5d73e05f6f77c3d983ee9720229"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I2C general call function.  <a href="group__x_i2_c___general___call.html#gae7f2c5d73e05f6f77c3d983ee9720229">More...</a><br/></td></tr>
<tr class="separator:gae7f2c5d73e05f6f77c3d983ee9720229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecb1c0d80af0e35cbef9abb727df4d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___general___call.html#gaecb1c0d80af0e35cbef9abb727df4d4d">xI2C_GENERAL_CALL_DIS</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#gac802a57e903021def74df6ca23301f22">I2C_GENERAL_CALL_DIS</a></td></tr>
<tr class="memdesc:gaecb1c0d80af0e35cbef9abb727df4d4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2C general call function.  <a href="group__x_i2_c___general___call.html#gaecb1c0d80af0e35cbef9abb727df4d4d">More...</a><br/></td></tr>
<tr class="separator:gaecb1c0d80af0e35cbef9abb727df4d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga875c4381bdd5705649d76d933850f32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#ga875c4381bdd5705649d76d933850f32b">xI2CMasterInit</a>(ulBase, ulI2CClk)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga6201fcdb76160b8b1e86a74e4b4cbc86">I2CMasterInit</a>(ulBase, ulI2CClk)</td></tr>
<tr class="memdesc:ga875c4381bdd5705649d76d933850f32b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the I2C controller. This function initializes operation of the I2C Master block. Upon successful initialization of the I2C block, this function will have set the bus speed for the master, and will have enabled the I2C Master block.  <a href="group__x_i2_c___exported___a_p_is.html#ga875c4381bdd5705649d76d933850f32b">More...</a><br/></td></tr>
<tr class="separator:ga875c4381bdd5705649d76d933850f32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga267cd5219d7a6332f9cf9765b278d361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#ga267cd5219d7a6332f9cf9765b278d361">xI2CMasterEnable</a>(ulBase)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gabf941ce76c95434f8b48d44e18cb3ef4">I2CEnable</a>(ulBase)</td></tr>
<tr class="memdesc:ga267cd5219d7a6332f9cf9765b278d361"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the I2C Master block. This function will enable operation of the I2C Master block.  <a href="group__x_i2_c___exported___a_p_is.html#ga267cd5219d7a6332f9cf9765b278d361">More...</a><br/></td></tr>
<tr class="separator:ga267cd5219d7a6332f9cf9765b278d361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c0e1feb75443a381d890c337852653"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#ga10c0e1feb75443a381d890c337852653">xI2CMasterDisable</a>(ulBase)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gaac129ea09ec0d330c2b332c8c6baaed8">I2CDisable</a>(ulBase)</td></tr>
<tr class="memdesc:ga10c0e1feb75443a381d890c337852653"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the I2C master block. This function will disable operation of the I2C Master block.  <a href="group__x_i2_c___exported___a_p_is.html#ga10c0e1feb75443a381d890c337852653">More...</a><br/></td></tr>
<tr class="separator:ga10c0e1feb75443a381d890c337852653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fa13c93bf453cedc679316a7de631d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#ga1fa13c93bf453cedc679316a7de631d4">xI2CSlaveEnable</a>(ulBase)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gabf941ce76c95434f8b48d44e18cb3ef4">I2CEnable</a>(ulBase)</td></tr>
<tr class="memdesc:ga1fa13c93bf453cedc679316a7de631d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the I2C Slave block. This will enable operation of the I2C Slave block.  <a href="group__x_i2_c___exported___a_p_is.html#ga1fa13c93bf453cedc679316a7de631d4">More...</a><br/></td></tr>
<tr class="separator:ga1fa13c93bf453cedc679316a7de631d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac21cd12d6e3e56b4207097f56f362257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#gac21cd12d6e3e56b4207097f56f362257">xI2CSlaveDisable</a>(ulBase)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gaac129ea09ec0d330c2b332c8c6baaed8">I2CDisable</a>(ulBase)</td></tr>
<tr class="memdesc:gac21cd12d6e3e56b4207097f56f362257"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the I2C slave block. This will disable operation of the I2C slave block.  <a href="group__x_i2_c___exported___a_p_is.html#gac21cd12d6e3e56b4207097f56f362257">More...</a><br/></td></tr>
<tr class="separator:gac21cd12d6e3e56b4207097f56f362257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe01a51f84c3bfc78cf30505e7ceaaee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#gabe01a51f84c3bfc78cf30505e7ceaaee">xI2CMasterBusBusy</a>(ulBase)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gaf330840db7f069adcd3a4b087d1f50ef">I2CBusBusyStatus</a>(ulBase)</td></tr>
<tr class="memdesc:gabe01a51f84c3bfc78cf30505e7ceaaee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether or not the I2C bus is busy. This function returns an indication of whether or not the I2C bus is busy. This function can be used in a multi-master environment to determine if another master is currently using the bus.  <a href="group__x_i2_c___exported___a_p_is.html#gabe01a51f84c3bfc78cf30505e7ceaaee">More...</a><br/></td></tr>
<tr class="separator:gabe01a51f84c3bfc78cf30505e7ceaaee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf967b9db6de93ef417736ffa334474bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#gaf967b9db6de93ef417736ffa334474bc">xI2CMasterBusy</a>(ulBase)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gaf330840db7f069adcd3a4b087d1f50ef">I2CBusBusyStatus</a>(ulBase)</td></tr>
<tr class="memdesc:gaf967b9db6de93ef417736ffa334474bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates whether or not the I2C Master is busy. This function returns an indication of whether or not the I2C Master is busy transmitting or receiving data.  <a href="group__x_i2_c___exported___a_p_is.html#gaf967b9db6de93ef417736ffa334474bc">More...</a><br/></td></tr>
<tr class="separator:gaf967b9db6de93ef417736ffa334474bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad785a2debefa791eb1e87affeae2c412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#gad785a2debefa791eb1e87affeae2c412">xI2CIntCallbackInit</a>(ulBase, xtI2CCallback)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga2fb9f8c119bca08641a21719981fc762">I2CIntCallbackInit</a>(ulBase, xtI2CCallback)</td></tr>
<tr class="memdesc:gad785a2debefa791eb1e87affeae2c412"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register user interrupt callback ISR for the I2C module.  <a href="group__x_i2_c___exported___a_p_is.html#gad785a2debefa791eb1e87affeae2c412">More...</a><br/></td></tr>
<tr class="separator:gad785a2debefa791eb1e87affeae2c412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe261bb5934190a37f1f22efd485b506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#gabe261bb5934190a37f1f22efd485b506">xI2CSlaveDataPut</a>(ulBase, ucData)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga2c077a0198d4711467f76534e9f1260c">I2CDataWrite</a>(ulBase, ucData)</td></tr>
<tr class="memdesc:gabe261bb5934190a37f1f22efd485b506"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave Send a byte to I2C bus. This function is to send a byte on specified I2C BUS.  <a href="group__x_i2_c___exported___a_p_is.html#gabe261bb5934190a37f1f22efd485b506">More...</a><br/></td></tr>
<tr class="separator:gabe261bb5934190a37f1f22efd485b506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c9d1afa00288ed7ab77932531f4b37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#ga61c9d1afa00288ed7ab77932531f4b37">xI2CSlaveDataGet</a>(ulBase)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gaaf82983226a14dc72053b36c1494ffc2">I2CDataRead</a>(ulBase)</td></tr>
<tr class="memdesc:ga61c9d1afa00288ed7ab77932531f4b37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slave receive a byte to I2C bus. This function is to receive a byte on specified I2C BUS.  <a href="group__x_i2_c___exported___a_p_is.html#ga61c9d1afa00288ed7ab77932531f4b37">More...</a><br/></td></tr>
<tr class="separator:ga61c9d1afa00288ed7ab77932531f4b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d9b36cabad8ebf384e13fb6933d369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#ga18d9b36cabad8ebf384e13fb6933d369">xI2CMasterIntEnable</a>(ulBase, ulIntType)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga460ca1414aef7e111dd6bcca3ab08269">I2CIntEnable</a>(ulBase)</td></tr>
<tr class="memdesc:ga18d9b36cabad8ebf384e13fb6933d369"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the I2C Master interrupt. Enables the I2C Master interrupt source.  <a href="group__x_i2_c___exported___a_p_is.html#ga18d9b36cabad8ebf384e13fb6933d369">More...</a><br/></td></tr>
<tr class="separator:ga18d9b36cabad8ebf384e13fb6933d369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabea71315dfd33dd6bc5d149e976377c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#gabea71315dfd33dd6bc5d149e976377c7">xI2CMasterIntDisable</a>(ulBase, ulIntType)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga955eb2793719a3e819553ae2601299df">I2CIntDisable</a>(ulBase)</td></tr>
<tr class="memdesc:gabea71315dfd33dd6bc5d149e976377c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the I2C Master interrupt. Disables the I2C Master interrupt source.  <a href="group__x_i2_c___exported___a_p_is.html#gabea71315dfd33dd6bc5d149e976377c7">More...</a><br/></td></tr>
<tr class="separator:gabea71315dfd33dd6bc5d149e976377c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5fff8eb1cac8c4a52d7678a485fd7ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#gae5fff8eb1cac8c4a52d7678a485fd7ad">xI2CSlaveInit</a>(ulBase, ucSlaveAddr, ulGeneralCall)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga99ab7a4cf5b903798f9d80450b64d52b">I2CSlaveInit</a>(ulBase, ucSlaveAddr, ulGeneralCall)</td></tr>
<tr class="memdesc:gae5fff8eb1cac8c4a52d7678a485fd7ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize I2C slave function. This function is to 7-bit slave addresses and enable General Call function of specified I2C port.  <a href="group__x_i2_c___exported___a_p_is.html#gae5fff8eb1cac8c4a52d7678a485fd7ad">More...</a><br/></td></tr>
<tr class="separator:gae5fff8eb1cac8c4a52d7678a485fd7ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7adba8e166b89b27a4cb489d2d37917a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#ga7adba8e166b89b27a4cb489d2d37917a">xI2CSlaveIntEnable</a>(ulBase, ulIntType)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga460ca1414aef7e111dd6bcca3ab08269">I2CIntEnable</a>(ulBase)</td></tr>
<tr class="memdesc:ga7adba8e166b89b27a4cb489d2d37917a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the I2C Slave interrupt.  <a href="group__x_i2_c___exported___a_p_is.html#ga7adba8e166b89b27a4cb489d2d37917a">More...</a><br/></td></tr>
<tr class="separator:ga7adba8e166b89b27a4cb489d2d37917a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga741922e64c4b2d8873ccd1a7ee58784f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#ga741922e64c4b2d8873ccd1a7ee58784f">xI2CSlaveIntDisable</a>(ulBase, ulIntType)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga955eb2793719a3e819553ae2601299df">I2CIntDisable</a>(ulBase)</td></tr>
<tr class="memdesc:ga741922e64c4b2d8873ccd1a7ee58784f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the I2C Slave interrupt.  <a href="group__x_i2_c___exported___a_p_is.html#ga741922e64c4b2d8873ccd1a7ee58784f">More...</a><br/></td></tr>
<tr class="separator:ga741922e64c4b2d8873ccd1a7ee58784f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c4602405e93c1ea98be425ca6e3b872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#ga2c4602405e93c1ea98be425ca6e3b872">xI2CMasterError</a>(ulBase)</td></tr>
<tr class="memdesc:ga2c4602405e93c1ea98be425ca6e3b872"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the error status of the I2C Master module. This function is used to obtain the error status of the Master module send and receive operations.  <a href="group__x_i2_c___exported___a_p_is.html#ga2c4602405e93c1ea98be425ca6e3b872">More...</a><br/></td></tr>
<tr class="separator:ga2c4602405e93c1ea98be425ca6e3b872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaffd1df090f47268fd03557b71b16738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#gaaffd1df090f47268fd03557b71b16738">xI2CMasterDataPut</a>(ulBase, ucData)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga2c077a0198d4711467f76534e9f1260c">I2CDataWrite</a>(ulBase, ucData)</td></tr>
<tr class="memdesc:gaaffd1df090f47268fd03557b71b16738"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer an byte on the I2C bus. This function will put an byte into I2C bus.  <a href="group__x_i2_c___exported___a_p_is.html#gaaffd1df090f47268fd03557b71b16738">More...</a><br/></td></tr>
<tr class="separator:gaaffd1df090f47268fd03557b71b16738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dcacbc578dcc2edc56b588190ee3164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#ga5dcacbc578dcc2edc56b588190ee3164">xI2CMasterDataGet</a>(ulBase)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gaaf82983226a14dc72053b36c1494ffc2">I2CDataRead</a>(ulBase)</td></tr>
<tr class="memdesc:ga5dcacbc578dcc2edc56b588190ee3164"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive an byte on the I2C bus. This function will get an byte into I2C bus.  <a href="group__x_i2_c___exported___a_p_is.html#ga5dcacbc578dcc2edc56b588190ee3164">More...</a><br/></td></tr>
<tr class="separator:ga5dcacbc578dcc2edc56b588190ee3164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84d5f8fa667e703aaa36e60843afce67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#ga84d5f8fa667e703aaa36e60843afce67">xI2CMasterStop</a>(ulBase)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gabaac3e251c6ea4a24ac4be1fd3cf4250">I2CStopSend</a>(ulBase)</td></tr>
<tr class="memdesc:ga84d5f8fa667e703aaa36e60843afce67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmite the STOP condition, master goes to idle state. This function free the I2C bus. When the master no longer need send or receive any more data, or need to terminate this transmition after getting some errors, call this function.  <a href="group__x_i2_c___exported___a_p_is.html#ga84d5f8fa667e703aaa36e60843afce67">More...</a><br/></td></tr>
<tr class="separator:ga84d5f8fa667e703aaa36e60843afce67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab45314e30117ddff3404aac123049db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#gaab45314e30117ddff3404aac123049db">xI2CMasterWriteRequestS1</a>(ulBase, ucSlaveAddr, ucData, bEndTransmition)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gaef0851fab3126735ae7c8a9edd870aeb">I2CMasterWriteRequestS1</a>(ulBase, ucSlaveAddr, ucData, bEndTransmition)</td></tr>
<tr class="memdesc:gaab45314e30117ddff3404aac123049db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send a master transmit request when the bus is idle.(Write Step1)  <a href="group__x_i2_c___exported___a_p_is.html#gaab45314e30117ddff3404aac123049db">More...</a><br/></td></tr>
<tr class="separator:gaab45314e30117ddff3404aac123049db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d1c7559bc40690ac4331d28180a915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#ga17d1c7559bc40690ac4331d28180a915">xI2CMasterWriteRequestS2</a>(ulBase, ucData, bEndTransmition)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga00a4d8b1334731909181c03ec8a48bd7">I2CMasterWriteRequestS2</a>(ulBase, ucData, bEndTransmition)</td></tr>
<tr class="memdesc:ga17d1c7559bc40690ac4331d28180a915"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send a master data transmit request when the master have obtained control of the bus.(Write Step2)  <a href="group__x_i2_c___exported___a_p_is.html#ga17d1c7559bc40690ac4331d28180a915">More...</a><br/></td></tr>
<tr class="separator:ga17d1c7559bc40690ac4331d28180a915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cb1e806034e9c05d4b085838ec1cba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#ga3cb1e806034e9c05d4b085838ec1cba3">xI2CMasterWriteS1</a>(ulBase, ucSlaveAddr, ucData, bEndTransmition)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga34dec3bda453dfd4bc50a4fce6a7983f">I2CMasterWriteS1</a>(ulBase, ucSlaveAddr, ucData, bEndTransmition)</td></tr>
<tr class="memdesc:ga3cb1e806034e9c05d4b085838ec1cba3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a data to the slave when the bus is idle, and waiting for all bus transmiton complete.(Write Step1)  <a href="group__x_i2_c___exported___a_p_is.html#ga3cb1e806034e9c05d4b085838ec1cba3">More...</a><br/></td></tr>
<tr class="separator:ga3cb1e806034e9c05d4b085838ec1cba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1279a6cf000f36ce91fa3ee3b25afc62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#ga1279a6cf000f36ce91fa3ee3b25afc62">xI2CMasterWriteS2</a>(ulBase, ucData, bEndTransmition)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga46d952c07d11476cdd533693c85d9823">I2CMasterWriteS2</a>(ulBase, ucData, bEndTransmition)</td></tr>
<tr class="memdesc:ga1279a6cf000f36ce91fa3ee3b25afc62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a data to the slave, when the master have obtained control of the bus, and waiting for all bus transmiton complete.(Write Step2)  <a href="group__x_i2_c___exported___a_p_is.html#ga1279a6cf000f36ce91fa3ee3b25afc62">More...</a><br/></td></tr>
<tr class="separator:ga1279a6cf000f36ce91fa3ee3b25afc62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05febcec421234c92c8677ee9c6b502d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#ga05febcec421234c92c8677ee9c6b502d">xI2CMasterWriteBufS1</a>(ulBase, ucSlaveAddr, pucDataBuf, ulLen, bEndTransmition)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga3ea2e53edc2753b2f60d0d87e1c2d6c1">I2CMasterWriteBufS1</a>(ulBase, ucSlaveAddr, pucDataBuf, ulLen, bEndTransmition)</td></tr>
<tr class="memdesc:ga05febcec421234c92c8677ee9c6b502d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a data buffer to the slave when the bus is idle, and waiting for all bus transmiton complete.(Write Buffer Step1)  <a href="group__x_i2_c___exported___a_p_is.html#ga05febcec421234c92c8677ee9c6b502d">More...</a><br/></td></tr>
<tr class="separator:ga05febcec421234c92c8677ee9c6b502d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc1f7ece3ffe0c196325243d0d6d2064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#gafc1f7ece3ffe0c196325243d0d6d2064">xI2CMasterWriteBufS2</a>(ulBase, pucDataBuf, ulLen, bEndTransmition)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga6743c7b1a4ff68cf4cd5d504f4fc481b">I2CMasterWriteBufS2</a>(ulBase, pucDataBuf, ulLen, bEndTransmition)</td></tr>
<tr class="memdesc:gafc1f7ece3ffe0c196325243d0d6d2064"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a data buffer to the slave, when the master have obtained control of the bus, and waiting for all bus transmiton complete. (Write Buffer Step2)  <a href="group__x_i2_c___exported___a_p_is.html#gafc1f7ece3ffe0c196325243d0d6d2064">More...</a><br/></td></tr>
<tr class="separator:gafc1f7ece3ffe0c196325243d0d6d2064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107bc0f8b6bd31e98881faf8e4d916b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#ga107bc0f8b6bd31e98881faf8e4d916b4">xI2CMasterReadRequestS1</a>(ulBase, ucSlaveAddr, bEndTransmition)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga66d3c91d20825ababbe66467deafb47b">I2CMasterReadRequestS1</a>(ulBase, ucSlaveAddr, bEndTransmition)</td></tr>
<tr class="memdesc:ga107bc0f8b6bd31e98881faf8e4d916b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send a master receive request when the bus is idle.(Read Step1)  <a href="group__x_i2_c___exported___a_p_is.html#ga107bc0f8b6bd31e98881faf8e4d916b4">More...</a><br/></td></tr>
<tr class="separator:ga107bc0f8b6bd31e98881faf8e4d916b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e45d6004299ff4293a145644179732b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#ga5e45d6004299ff4293a145644179732b">xI2CMasterReadRequestS2</a>(ulBase, bEndTransmition)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga4ef5d5f23b6755050372fd14a9644f19">I2CMasterReadRequestS2</a>(ulBase, bEndTransmition)</td></tr>
<tr class="memdesc:ga5e45d6004299ff4293a145644179732b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send a master data receive request when the master have obtained control of the bus.(Write Step2)  <a href="group__x_i2_c___exported___a_p_is.html#ga5e45d6004299ff4293a145644179732b">More...</a><br/></td></tr>
<tr class="separator:ga5e45d6004299ff4293a145644179732b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58870e8c4636a5d3b3b414c342d093a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#ga58870e8c4636a5d3b3b414c342d093a1">xI2CMasterReadLastRequestS2</a>(ulBase)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga0a851abb849db0bf4ec4332db73806ad">I2CMasterReadLastRequestS2</a>(ulBase)</td></tr>
<tr class="memdesc:ga58870e8c4636a5d3b3b414c342d093a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send a master data receive request with an NACK when the master have obtained control of the bus(Write Step2).  <a href="group__x_i2_c___exported___a_p_is.html#ga58870e8c4636a5d3b3b414c342d093a1">More...</a><br/></td></tr>
<tr class="separator:ga58870e8c4636a5d3b3b414c342d093a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35803e42f54e97b7ba2efa27997bc651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#ga35803e42f54e97b7ba2efa27997bc651">xI2CMasterReadS1</a>(ulBase, ucSlaveAddr, pucData, bEndTransmition)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga25af65d35d88b8b52af358e87f459af9">I2CMasterReadS1</a>(ulBase, ucSlaveAddr, pucData, bEndTransmition)</td></tr>
<tr class="memdesc:ga35803e42f54e97b7ba2efa27997bc651"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a data from a slave when the bus is idle, and waiting for all bus transmiton complete.(Read Step1)  <a href="group__x_i2_c___exported___a_p_is.html#ga35803e42f54e97b7ba2efa27997bc651">More...</a><br/></td></tr>
<tr class="separator:ga35803e42f54e97b7ba2efa27997bc651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c3d6fece8e5339f43abb10fa82d6b6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#ga5c3d6fece8e5339f43abb10fa82d6b6b">xI2CMasterReadS2</a>(ulBase, pucData, bEndTransmition)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga6dd5024839a144a04c84e5c3b8394afb">I2CMasterReadS2</a>(ulBase, pucData, bEndTransmition)</td></tr>
<tr class="memdesc:ga5c3d6fece8e5339f43abb10fa82d6b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a data from a slave when the master have obtained control of the bus, and waiting for all bus transmiton complete.(Read Step2)  <a href="group__x_i2_c___exported___a_p_is.html#ga5c3d6fece8e5339f43abb10fa82d6b6b">More...</a><br/></td></tr>
<tr class="separator:ga5c3d6fece8e5339f43abb10fa82d6b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59249c6731198118abfb5c1dd7b41278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#ga59249c6731198118abfb5c1dd7b41278">xI2CMasterReadBufS1</a>(ulBase, ucSlaveAddr, pucDataBuf, ulLen, bEndTransmition)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gaec5c6d4aa1bec36dfa2d965e0cd35529">I2CMasterReadBufS1</a>(ulBase, ucSlaveAddr, pucDataBuf, ulLen, bEndTransmition)</td></tr>
<tr class="memdesc:ga59249c6731198118abfb5c1dd7b41278"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read some data from a slave when the bus is idle, and waiting for all bus transmiton complete.(Read Buffer Step1)  <a href="group__x_i2_c___exported___a_p_is.html#ga59249c6731198118abfb5c1dd7b41278">More...</a><br/></td></tr>
<tr class="separator:ga59249c6731198118abfb5c1dd7b41278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9aafd93436cb97d857814c5144243b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_i2_c___exported___a_p_is.html#gaa9aafd93436cb97d857814c5144243b7">xI2CMasterReadBufS2</a>(ulBase, pucDataBuf, ulLen, bEndTransmition)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gad88e174e55f9958af5c4b24545250645">I2CMasterReadBufS2</a>(ulBase, pucDataBuf, ulLen, bEndTransmition)</td></tr>
<tr class="memdesc:gaa9aafd93436cb97d857814c5144243b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read some data from a slave when the master have obtained control of the bus,and waiting for all bus transmiton complete.(Write Buffer Step2)  <a href="group__x_i2_c___exported___a_p_is.html#gaa9aafd93436cb97d857814c5144243b7">More...</a><br/></td></tr>
<tr class="separator:gaa9aafd93436cb97d857814c5144243b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3beff49e6df293bc518b3c92d7cc4349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#ga3beff49e6df293bc518b3c92d7cc4349">I2C_GENERAL_CALL_EN</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:ga3beff49e6df293bc518b3c92d7cc4349"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I2C general call.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#ga3beff49e6df293bc518b3c92d7cc4349">More...</a><br/></td></tr>
<tr class="separator:ga3beff49e6df293bc518b3c92d7cc4349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac802a57e903021def74df6ca23301f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#gac802a57e903021def74df6ca23301f22">I2C_GENERAL_CALL_DIS</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:gac802a57e903021def74df6ca23301f22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2C general call.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#gac802a57e903021def74df6ca23301f22">More...</a><br/></td></tr>
<tr class="separator:gac802a57e903021def74df6ca23301f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad83bb1a812974e741ecb9a540d9b76c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#gaad83bb1a812974e741ecb9a540d9b76c">I2C_SLAVE_ADD0</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:gaad83bb1a812974e741ecb9a540d9b76c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C slave address 0.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#gaad83bb1a812974e741ecb9a540d9b76c">More...</a><br/></td></tr>
<tr class="separator:gaad83bb1a812974e741ecb9a540d9b76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20e4abda2246ea2461d5d884cf5e4589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#ga20e4abda2246ea2461d5d884cf5e4589">I2C_SLAVE_ADD1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga20e4abda2246ea2461d5d884cf5e4589"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C slave address 1.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#ga20e4abda2246ea2461d5d884cf5e4589">More...</a><br/></td></tr>
<tr class="separator:ga20e4abda2246ea2461d5d884cf5e4589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4417b17c1d9a4d7bcc0ad4304d2974b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#ga4417b17c1d9a4d7bcc0ad4304d2974b8">I2C_SLAVE_ADD2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gaf9058ef5b73424034bbe2df628063605">BIT_32_2</a></td></tr>
<tr class="memdesc:ga4417b17c1d9a4d7bcc0ad4304d2974b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C slave address 2.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#ga4417b17c1d9a4d7bcc0ad4304d2974b8">More...</a><br/></td></tr>
<tr class="separator:ga4417b17c1d9a4d7bcc0ad4304d2974b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586d0e47a9139acf871b8a39e0ccdd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#ga586d0e47a9139acf871b8a39e0ccdd58">I2C_SLAVE_ADD3</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga9f1265d2cce9c1ff9b36cfafc5d5980c">BIT_32_3</a></td></tr>
<tr class="memdesc:ga586d0e47a9139acf871b8a39e0ccdd58"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C slave address 3.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#ga586d0e47a9139acf871b8a39e0ccdd58">More...</a><br/></td></tr>
<tr class="separator:ga586d0e47a9139acf871b8a39e0ccdd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be512a8e4dad3c7d174f9f3fe76b30c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#ga5be512a8e4dad3c7d174f9f3fe76b30c">I2C_STAT_NO_INF</a>&#160;&#160;&#160;((unsigned long) 0xF8)</td></tr>
<tr class="memdesc:ga5be512a8e4dad3c7d174f9f3fe76b30c"><td class="mdescLeft">&#160;</td><td class="mdescRight">No relevant information.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#ga5be512a8e4dad3c7d174f9f3fe76b30c">More...</a><br/></td></tr>
<tr class="separator:ga5be512a8e4dad3c7d174f9f3fe76b30c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c717bc82803545169b192f6c0a760a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#ga6c717bc82803545169b192f6c0a760a2">I2C_STAT_BUS_ERROR</a>&#160;&#160;&#160;((unsigned long) 0x00)</td></tr>
<tr class="memdesc:ga6c717bc82803545169b192f6c0a760a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus Error.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#ga6c717bc82803545169b192f6c0a760a2">More...</a><br/></td></tr>
<tr class="separator:ga6c717bc82803545169b192f6c0a760a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85fe0bae9e3020ac0ab0117b11138a69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#ga85fe0bae9e3020ac0ab0117b11138a69">I2C_STAT_M_TX_START</a>&#160;&#160;&#160;((unsigned long) 0x08)</td></tr>
<tr class="memdesc:ga85fe0bae9e3020ac0ab0117b11138a69"><td class="mdescLeft">&#160;</td><td class="mdescRight">A start condition has been transmitted.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#ga85fe0bae9e3020ac0ab0117b11138a69">More...</a><br/></td></tr>
<tr class="separator:ga85fe0bae9e3020ac0ab0117b11138a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49d00426903ac0847958f789f2b8a0b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#ga49d00426903ac0847958f789f2b8a0b2">I2C_STAT_M_TX_RESTART</a>&#160;&#160;&#160;((unsigned long) 0x10)</td></tr>
<tr class="memdesc:ga49d00426903ac0847958f789f2b8a0b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">A repeat start condition has been transmitted.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#ga49d00426903ac0847958f789f2b8a0b2">More...</a><br/></td></tr>
<tr class="separator:ga49d00426903ac0847958f789f2b8a0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga020eae240282cf55fbbbf9b81c86fe10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#ga020eae240282cf55fbbbf9b81c86fe10">I2C_STAT_M_TX_SLAW_ACK</a>&#160;&#160;&#160;((unsigned long) 0x18)</td></tr>
<tr class="memdesc:ga020eae240282cf55fbbbf9b81c86fe10"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLA+W has been transmitted, ACK has been received.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#ga020eae240282cf55fbbbf9b81c86fe10">More...</a><br/></td></tr>
<tr class="separator:ga020eae240282cf55fbbbf9b81c86fe10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga761c6bd0a54d739e63fe51762ccb00a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#ga761c6bd0a54d739e63fe51762ccb00a7">I2C_STAT_M_TX_SLAW_NACK</a>&#160;&#160;&#160;((unsigned long) 0x20)</td></tr>
<tr class="memdesc:ga761c6bd0a54d739e63fe51762ccb00a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLA+W has been transmitted, NACK has been received.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#ga761c6bd0a54d739e63fe51762ccb00a7">More...</a><br/></td></tr>
<tr class="separator:ga761c6bd0a54d739e63fe51762ccb00a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74ef89cf8fe5ca0296cf4ebd030627ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#ga74ef89cf8fe5ca0296cf4ebd030627ba">I2C_STAT_M_TX_DAT_ACK</a>&#160;&#160;&#160;((unsigned long) 0x28)</td></tr>
<tr class="memdesc:ga74ef89cf8fe5ca0296cf4ebd030627ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data has been transmitted, ACK has been received.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#ga74ef89cf8fe5ca0296cf4ebd030627ba">More...</a><br/></td></tr>
<tr class="separator:ga74ef89cf8fe5ca0296cf4ebd030627ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2df4292a89f5865ce6a3f8c5c31dde4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#ga2df4292a89f5865ce6a3f8c5c31dde4d">I2C_STAT_M_TX_DAT_NACK</a>&#160;&#160;&#160;((unsigned long) 0x30)</td></tr>
<tr class="memdesc:ga2df4292a89f5865ce6a3f8c5c31dde4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data has been transmitted, NACK has been received.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#ga2df4292a89f5865ce6a3f8c5c31dde4d">More...</a><br/></td></tr>
<tr class="separator:ga2df4292a89f5865ce6a3f8c5c31dde4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae65490b6de58504f72740303ac8f2b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#gae65490b6de58504f72740303ac8f2b3e">I2C_STAT_M_TX_ARB_LOST</a>&#160;&#160;&#160;((unsigned long) 0x38)</td></tr>
<tr class="memdesc:gae65490b6de58504f72740303ac8f2b3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arbitration lost in SLA+R/W or Data bytes.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#gae65490b6de58504f72740303ac8f2b3e">More...</a><br/></td></tr>
<tr class="separator:gae65490b6de58504f72740303ac8f2b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2022f7bfa4021323dd09ea169a8dcdd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#ga2022f7bfa4021323dd09ea169a8dcdd4">I2C_STAT_M_RX_START</a>&#160;&#160;&#160;((unsigned long) 0x08)</td></tr>
<tr class="memdesc:ga2022f7bfa4021323dd09ea169a8dcdd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">A start condition has been transmitted.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#ga2022f7bfa4021323dd09ea169a8dcdd4">More...</a><br/></td></tr>
<tr class="separator:ga2022f7bfa4021323dd09ea169a8dcdd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b3a9833a6ba24fc6ff8eda8c4c07da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#ga94b3a9833a6ba24fc6ff8eda8c4c07da">I2C_STAT_M_RX_RESTART</a>&#160;&#160;&#160;((unsigned long) 0x10)</td></tr>
<tr class="memdesc:ga94b3a9833a6ba24fc6ff8eda8c4c07da"><td class="mdescLeft">&#160;</td><td class="mdescRight">A repeat start condition has been transmitted.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#ga94b3a9833a6ba24fc6ff8eda8c4c07da">More...</a><br/></td></tr>
<tr class="separator:ga94b3a9833a6ba24fc6ff8eda8c4c07da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc024b18d12d3e8462d17d912abb0397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#gadc024b18d12d3e8462d17d912abb0397">I2C_STAT_M_RX_ARB_LOST</a>&#160;&#160;&#160;((unsigned long) 0x38)</td></tr>
<tr class="memdesc:gadc024b18d12d3e8462d17d912abb0397"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arbitration lost.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#gadc024b18d12d3e8462d17d912abb0397">More...</a><br/></td></tr>
<tr class="separator:gadc024b18d12d3e8462d17d912abb0397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf514c8f98e0dd222dbf60a2132ece7e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#gaf514c8f98e0dd222dbf60a2132ece7e8">I2C_STAT_M_RX_SLAR_ACK</a>&#160;&#160;&#160;((unsigned long) 0x40)</td></tr>
<tr class="memdesc:gaf514c8f98e0dd222dbf60a2132ece7e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLA+R has been transmitted, ACK has been received.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#gaf514c8f98e0dd222dbf60a2132ece7e8">More...</a><br/></td></tr>
<tr class="separator:gaf514c8f98e0dd222dbf60a2132ece7e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931919222ddc675cdc414c0805496af3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#ga931919222ddc675cdc414c0805496af3">I2C_STAT_M_RX_SLAR_NACK</a>&#160;&#160;&#160;((unsigned long) 0x48)</td></tr>
<tr class="memdesc:ga931919222ddc675cdc414c0805496af3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SLA+R has been transmitted, NACK has been received.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#ga931919222ddc675cdc414c0805496af3">More...</a><br/></td></tr>
<tr class="separator:ga931919222ddc675cdc414c0805496af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad810801d3eea5111886076b1508a848a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#gad810801d3eea5111886076b1508a848a">I2C_STAT_M_RX_DAT_ACK</a>&#160;&#160;&#160;((unsigned long) 0x50)</td></tr>
<tr class="memdesc:gad810801d3eea5111886076b1508a848a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data has been received, ACK has been returned.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#gad810801d3eea5111886076b1508a848a">More...</a><br/></td></tr>
<tr class="separator:gad810801d3eea5111886076b1508a848a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32e326ddb4feeec62eff97708eea34b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#ga32e326ddb4feeec62eff97708eea34b3">I2C_STAT_M_RX_DAT_NACK</a>&#160;&#160;&#160;((unsigned long) 0x58)</td></tr>
<tr class="memdesc:ga32e326ddb4feeec62eff97708eea34b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data has been received, NACK has been return.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#ga32e326ddb4feeec62eff97708eea34b3">More...</a><br/></td></tr>
<tr class="separator:ga32e326ddb4feeec62eff97708eea34b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga719480ee03e45230f89b06ecd431c757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#ga719480ee03e45230f89b06ecd431c757">I2C_STAT_S_RX_SLAW_ACK</a>&#160;&#160;&#160;((unsigned long) 0x60)</td></tr>
<tr class="memdesc:ga719480ee03e45230f89b06ecd431c757"><td class="mdescLeft">&#160;</td><td class="mdescRight">Own slave address has been received, ACK has been returned.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#ga719480ee03e45230f89b06ecd431c757">More...</a><br/></td></tr>
<tr class="separator:ga719480ee03e45230f89b06ecd431c757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f820f4b239a84ee86efda374cd996a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#ga5f820f4b239a84ee86efda374cd996a4">I2C_STAT_S_RX_ARB_LOST_M_SLA</a>&#160;&#160;&#160;((unsigned long) 0x68)</td></tr>
<tr class="memdesc:ga5f820f4b239a84ee86efda374cd996a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arbitration lost in SLA+R/W as master.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#ga5f820f4b239a84ee86efda374cd996a4">More...</a><br/></td></tr>
<tr class="separator:ga5f820f4b239a84ee86efda374cd996a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdaa18f5b346fcb9921cbb9ecc44da24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#gafdaa18f5b346fcb9921cbb9ecc44da24">I2C_STAT_S_RX_GENCALL_ACK</a>&#160;&#160;&#160;((unsigned long) 0x70)</td></tr>
<tr class="memdesc:gafdaa18f5b346fcb9921cbb9ecc44da24"><td class="mdescLeft">&#160;</td><td class="mdescRight">General call address has been received, ACK has been returned.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#gafdaa18f5b346fcb9921cbb9ecc44da24">More...</a><br/></td></tr>
<tr class="separator:gafdaa18f5b346fcb9921cbb9ecc44da24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad19e84721185c47d2436116ea5dc31ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#gad19e84721185c47d2436116ea5dc31ed">I2C_STAT_S_RX_ARB_LOST_M_GENCALL</a>&#160;&#160;&#160;((unsigned long) 0x78)</td></tr>
<tr class="memdesc:gad19e84721185c47d2436116ea5dc31ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arbitration lost in SLA+R/W (GENERAL CALL) as master.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#gad19e84721185c47d2436116ea5dc31ed">More...</a><br/></td></tr>
<tr class="separator:gad19e84721185c47d2436116ea5dc31ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21aa31f864212d0675ccb5139e5023ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#ga21aa31f864212d0675ccb5139e5023ae">I2C_STAT_S_RX_PRE_SLA_DAT_ACK</a>&#160;&#160;&#160;((unsigned long) 0x80)</td></tr>
<tr class="separator:ga21aa31f864212d0675ccb5139e5023ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c557402e561fad5b4a027b146d2bbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#ga82c557402e561fad5b4a027b146d2bbc">I2C_STAT_S_RX_PRE_SLA_DAT_NACK</a>&#160;&#160;&#160;((unsigned long) 0x88)</td></tr>
<tr class="separator:ga82c557402e561fad5b4a027b146d2bbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e89fb468576f10a595e195f83c660f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#gaf8e89fb468576f10a595e195f83c660f">I2C_STAT_S_RX_PRE_GENCALL_DAT_ACK</a>&#160;&#160;&#160;((unsigned long) 0x90)</td></tr>
<tr class="separator:gaf8e89fb468576f10a595e195f83c660f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090adb7eec82deda8b2e83820d97249e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#ga090adb7eec82deda8b2e83820d97249e">I2C_STAT_S_RX_PRE_GENCALL_DAT_NACK</a>&#160;&#160;&#160;((unsigned long) 0x98)</td></tr>
<tr class="separator:ga090adb7eec82deda8b2e83820d97249e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ff9cad0ea41534adc0237598f313119"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#ga1ff9cad0ea41534adc0237598f313119">I2C_STAT_S_RX_STA_STO_SLVREC_SLVTRX</a>&#160;&#160;&#160;((unsigned long) 0xA0)</td></tr>
<tr class="separator:ga1ff9cad0ea41534adc0237598f313119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8e6994ed18b00d0153098399536003c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#gac8e6994ed18b00d0153098399536003c">I2C_STAT_S_TX_SLAR_ACK</a>&#160;&#160;&#160;((unsigned long) 0xA8)</td></tr>
<tr class="memdesc:gac8e6994ed18b00d0153098399536003c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Own SLA+R has been received, ACK has been returned.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#gac8e6994ed18b00d0153098399536003c">More...</a><br/></td></tr>
<tr class="separator:gac8e6994ed18b00d0153098399536003c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae83c15ef88eaa7af1724fc80574ccb36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#gae83c15ef88eaa7af1724fc80574ccb36">I2C_STAT_S_TX_ARB_LOST_M_SLA</a>&#160;&#160;&#160;((unsigned long) 0xB0)</td></tr>
<tr class="memdesc:gae83c15ef88eaa7af1724fc80574ccb36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Arbitration lost in SLA+R/W as master.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#gae83c15ef88eaa7af1724fc80574ccb36">More...</a><br/></td></tr>
<tr class="separator:gae83c15ef88eaa7af1724fc80574ccb36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ae3f1a8b7d5ed019dc6f282a82590e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#ga64ae3f1a8b7d5ed019dc6f282a82590e">I2C_STAT_S_TX_DAT_ACK</a>&#160;&#160;&#160;((unsigned long) 0xB8)</td></tr>
<tr class="memdesc:ga64ae3f1a8b7d5ed019dc6f282a82590e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data has been transmitted, ACK has been received.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#ga64ae3f1a8b7d5ed019dc6f282a82590e">More...</a><br/></td></tr>
<tr class="separator:ga64ae3f1a8b7d5ed019dc6f282a82590e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb9b9e8a1246498049e81f30c4c5056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#gacfb9b9e8a1246498049e81f30c4c5056">I2C_STAT_S_TX_DAT_NACK</a>&#160;&#160;&#160;((unsigned long) 0xC0)</td></tr>
<tr class="memdesc:gacfb9b9e8a1246498049e81f30c4c5056"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data has been transmitted, NACK has been received.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#gacfb9b9e8a1246498049e81f30c4c5056">More...</a><br/></td></tr>
<tr class="separator:gacfb9b9e8a1246498049e81f30c4c5056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ac2a3d7477dec9f8272dd3a9114c469"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___c_f_g.html#ga5ac2a3d7477dec9f8272dd3a9114c469">I2C_STAT_S_TX_LAST_DAT_ACK</a>&#160;&#160;&#160;((unsigned long) 0xC8)</td></tr>
<tr class="memdesc:ga5ac2a3d7477dec9f8272dd3a9114c469"><td class="mdescLeft">&#160;</td><td class="mdescRight">Last data byte in I2DAT has been transmitted (AA = 0); ACK has been received.  <a href="group___l_p_c17xx___i2_c___c_f_g.html#ga5ac2a3d7477dec9f8272dd3a9114c469">More...</a><br/></td></tr>
<tr class="separator:ga5ac2a3d7477dec9f8272dd3a9114c469"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga2fb9f8c119bca08641a21719981fc762"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga2fb9f8c119bca08641a21719981fc762">I2CIntCallbackInit</a> (unsigned long ulBase, <a class="el" href="group__x_low_layer.html#ga6ddfa2768a3cc2aae9ef0d0a3c65624f">xtEventCallback</a> pfnCallback)</td></tr>
<tr class="memdesc:ga2fb9f8c119bca08641a21719981fc762"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register user interrupts callback function for the I2C.  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga2fb9f8c119bca08641a21719981fc762">More...</a><br/></td></tr>
<tr class="separator:ga2fb9f8c119bca08641a21719981fc762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6201fcdb76160b8b1e86a74e4b4cbc86"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga6201fcdb76160b8b1e86a74e4b4cbc86">I2CMasterInit</a> (unsigned long ulBase, unsigned long TargetClk)</td></tr>
<tr class="memdesc:ga6201fcdb76160b8b1e86a74e4b4cbc86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the I2C controller. This function initializes operation of the I2C Master block. Upon successful initialization of the I2C block, this function will have set the bus speed for the master, and will have enabled the I2C Master block.  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga6201fcdb76160b8b1e86a74e4b4cbc86">More...</a><br/></td></tr>
<tr class="separator:ga6201fcdb76160b8b1e86a74e4b4cbc86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99ab7a4cf5b903798f9d80450b64d52b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga99ab7a4cf5b903798f9d80450b64d52b">I2CSlaveInit</a> (unsigned long ulBase, unsigned long ulSlaveAddr, unsigned long ulGeneralCall)</td></tr>
<tr class="memdesc:ga99ab7a4cf5b903798f9d80450b64d52b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize I2C slave function. This function is to 7-bit slave addresses and enable General Call function of specified I2C port.  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga99ab7a4cf5b903798f9d80450b64d52b">More...</a><br/></td></tr>
<tr class="separator:ga99ab7a4cf5b903798f9d80450b64d52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf941ce76c95434f8b48d44e18cb3ef4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gabf941ce76c95434f8b48d44e18cb3ef4">I2CEnable</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:gabf941ce76c95434f8b48d44e18cb3ef4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I2C Module.  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gabf941ce76c95434f8b48d44e18cb3ef4">More...</a><br/></td></tr>
<tr class="separator:gabf941ce76c95434f8b48d44e18cb3ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac129ea09ec0d330c2b332c8c6baaed8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gaac129ea09ec0d330c2b332c8c6baaed8">I2CDisable</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:gaac129ea09ec0d330c2b332c8c6baaed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2C Module.  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gaac129ea09ec0d330c2b332c8c6baaed8">More...</a><br/></td></tr>
<tr class="separator:gaac129ea09ec0d330c2b332c8c6baaed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf07ea52c332ba4515279768fc3bc494e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gaf07ea52c332ba4515279768fc3bc494e">I2CStartSend</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:gaf07ea52c332ba4515279768fc3bc494e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release Start signal on i2c bus.  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gaf07ea52c332ba4515279768fc3bc494e">More...</a><br/></td></tr>
<tr class="separator:gaf07ea52c332ba4515279768fc3bc494e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaac3e251c6ea4a24ac4be1fd3cf4250"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gabaac3e251c6ea4a24ac4be1fd3cf4250">I2CStopSend</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:gabaac3e251c6ea4a24ac4be1fd3cf4250"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release Stop signal on i2c bus.  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gabaac3e251c6ea4a24ac4be1fd3cf4250">More...</a><br/></td></tr>
<tr class="separator:gabaac3e251c6ea4a24ac4be1fd3cf4250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga354cac03e57492ca0a4b32905d16640e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga354cac03e57492ca0a4b32905d16640e">I2CGeneralCallEnable</a> (unsigned long ulBase, unsigned long ulID)</td></tr>
<tr class="memdesc:ga354cac03e57492ca0a4b32905d16640e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I2C general call function.  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga354cac03e57492ca0a4b32905d16640e">More...</a><br/></td></tr>
<tr class="separator:ga354cac03e57492ca0a4b32905d16640e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0bee3b3f8be05bd533574a0924df25c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gaa0bee3b3f8be05bd533574a0924df25c">I2CGeneralCallDisable</a> (unsigned long ulBase, unsigned long ulID)</td></tr>
<tr class="memdesc:gaa0bee3b3f8be05bd533574a0924df25c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2C general call function.  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gaa0bee3b3f8be05bd533574a0924df25c">More...</a><br/></td></tr>
<tr class="separator:gaa0bee3b3f8be05bd533574a0924df25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f3f3de47c3afd53d837fd0f8fbc0b29"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga0f3f3de47c3afd53d837fd0f8fbc0b29">I2CSlaveAddrSet</a> (unsigned long ulBase, unsigned long ulID, unsigned long ulVal)</td></tr>
<tr class="memdesc:ga0f3f3de47c3afd53d837fd0f8fbc0b29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure I2C slave address.  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga0f3f3de47c3afd53d837fd0f8fbc0b29">More...</a><br/></td></tr>
<tr class="separator:ga0f3f3de47c3afd53d837fd0f8fbc0b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf82983226a14dc72053b36c1494ffc2"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gaaf82983226a14dc72053b36c1494ffc2">I2CDataRead</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:gaaf82983226a14dc72053b36c1494ffc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read an byte from I2C bus.  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gaaf82983226a14dc72053b36c1494ffc2">More...</a><br/></td></tr>
<tr class="separator:gaaf82983226a14dc72053b36c1494ffc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c077a0198d4711467f76534e9f1260c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga2c077a0198d4711467f76534e9f1260c">I2CDataWrite</a> (unsigned long ulBase, unsigned long ulValue)</td></tr>
<tr class="memdesc:ga2c077a0198d4711467f76534e9f1260c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write an byte to I2C bus.  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga2c077a0198d4711467f76534e9f1260c">More...</a><br/></td></tr>
<tr class="separator:ga2c077a0198d4711467f76534e9f1260c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e70abfab73145119e2553105aa53399"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga9e70abfab73145119e2553105aa53399">I2CStatusGet</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:ga9e70abfab73145119e2553105aa53399"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2C bus status.  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga9e70abfab73145119e2553105aa53399">More...</a><br/></td></tr>
<tr class="separator:ga9e70abfab73145119e2553105aa53399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460ca1414aef7e111dd6bcca3ab08269"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga460ca1414aef7e111dd6bcca3ab08269">I2CIntEnable</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:ga460ca1414aef7e111dd6bcca3ab08269"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable I2C Function Interrupt.  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga460ca1414aef7e111dd6bcca3ab08269">More...</a><br/></td></tr>
<tr class="separator:ga460ca1414aef7e111dd6bcca3ab08269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955eb2793719a3e819553ae2601299df"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga955eb2793719a3e819553ae2601299df">I2CIntDisable</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:ga955eb2793719a3e819553ae2601299df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2C Function Interrupt.  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga955eb2793719a3e819553ae2601299df">More...</a><br/></td></tr>
<tr class="separator:ga955eb2793719a3e819553ae2601299df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef0851fab3126735ae7c8a9edd870aeb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gaef0851fab3126735ae7c8a9edd870aeb">I2CMasterWriteRequestS1</a> (unsigned long ulBase, unsigned long ucSlaveAddr, unsigned long ucData, <a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a> bEndTransmition)</td></tr>
<tr class="memdesc:gaef0851fab3126735ae7c8a9edd870aeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send a master transmit request when the bus is idle.(Write Step1)  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gaef0851fab3126735ae7c8a9edd870aeb">More...</a><br/></td></tr>
<tr class="separator:gaef0851fab3126735ae7c8a9edd870aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00a4d8b1334731909181c03ec8a48bd7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga00a4d8b1334731909181c03ec8a48bd7">I2CMasterWriteRequestS2</a> (unsigned long ulBase, unsigned long ucData, <a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a> bEndTransmition)</td></tr>
<tr class="memdesc:ga00a4d8b1334731909181c03ec8a48bd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send a master data transmit request when the master have obtained control of the bus.(Write Step2)  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga00a4d8b1334731909181c03ec8a48bd7">More...</a><br/></td></tr>
<tr class="separator:ga00a4d8b1334731909181c03ec8a48bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34dec3bda453dfd4bc50a4fce6a7983f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga34dec3bda453dfd4bc50a4fce6a7983f">I2CMasterWriteS1</a> (unsigned long ulBase, unsigned long ucSlaveAddr, unsigned long ucData, <a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a> bEndTransmition)</td></tr>
<tr class="memdesc:ga34dec3bda453dfd4bc50a4fce6a7983f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a data to the slave when the bus is idle, and waiting for all bus transmiton complete.(Write Step1)  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga34dec3bda453dfd4bc50a4fce6a7983f">More...</a><br/></td></tr>
<tr class="separator:ga34dec3bda453dfd4bc50a4fce6a7983f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46d952c07d11476cdd533693c85d9823"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga46d952c07d11476cdd533693c85d9823">I2CMasterWriteS2</a> (unsigned long ulBase, unsigned long ucData, <a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a> bEndTransmition)</td></tr>
<tr class="memdesc:ga46d952c07d11476cdd533693c85d9823"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a data to the slave, when the master have obtained control of the bus, and waiting for all bus transmiton complete.(Write Step2)  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga46d952c07d11476cdd533693c85d9823">More...</a><br/></td></tr>
<tr class="separator:ga46d952c07d11476cdd533693c85d9823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea2e53edc2753b2f60d0d87e1c2d6c1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga3ea2e53edc2753b2f60d0d87e1c2d6c1">I2CMasterWriteBufS1</a> (unsigned long ulBase, unsigned long ucSlaveAddr, unsigned char *pucDataBuf, unsigned long ulLen, <a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a> bEndTransmition)</td></tr>
<tr class="memdesc:ga3ea2e53edc2753b2f60d0d87e1c2d6c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a data buffer to the slave when the bus is idle, and waiting for all bus transmiton complete.(Write Buffer Step1)  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga3ea2e53edc2753b2f60d0d87e1c2d6c1">More...</a><br/></td></tr>
<tr class="separator:ga3ea2e53edc2753b2f60d0d87e1c2d6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6743c7b1a4ff68cf4cd5d504f4fc481b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga6743c7b1a4ff68cf4cd5d504f4fc481b">I2CMasterWriteBufS2</a> (unsigned long ulBase, unsigned char *pucDataBuf, unsigned long ulLen, <a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a> bEndTransmition)</td></tr>
<tr class="memdesc:ga6743c7b1a4ff68cf4cd5d504f4fc481b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a data buffer to the slave, when the master have obtained control of the bus, and waiting for all bus transmiton complete. (Write Buffer Step2)  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga6743c7b1a4ff68cf4cd5d504f4fc481b">More...</a><br/></td></tr>
<tr class="separator:ga6743c7b1a4ff68cf4cd5d504f4fc481b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66d3c91d20825ababbe66467deafb47b"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga66d3c91d20825ababbe66467deafb47b">I2CMasterReadRequestS1</a> (unsigned long ulBase, unsigned long ucSlaveAddr, <a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a> bEndTransmition)</td></tr>
<tr class="memdesc:ga66d3c91d20825ababbe66467deafb47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send a master receive request when the bus is idle.(Read Step1)  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga66d3c91d20825ababbe66467deafb47b">More...</a><br/></td></tr>
<tr class="separator:ga66d3c91d20825ababbe66467deafb47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef5d5f23b6755050372fd14a9644f19"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga4ef5d5f23b6755050372fd14a9644f19">I2CMasterReadRequestS2</a> (unsigned long ulBase, <a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a> bEndTransmition)</td></tr>
<tr class="memdesc:ga4ef5d5f23b6755050372fd14a9644f19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send a master data receive request when the master have obtained control of the bus.(Write Step2)  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga4ef5d5f23b6755050372fd14a9644f19">More...</a><br/></td></tr>
<tr class="separator:ga4ef5d5f23b6755050372fd14a9644f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a851abb849db0bf4ec4332db73806ad"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga0a851abb849db0bf4ec4332db73806ad">I2CMasterReadLastRequestS2</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:ga0a851abb849db0bf4ec4332db73806ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Send a master data receive request with an NACK when the master have obtained control of the bus(Write Step2).  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga0a851abb849db0bf4ec4332db73806ad">More...</a><br/></td></tr>
<tr class="separator:ga0a851abb849db0bf4ec4332db73806ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25af65d35d88b8b52af358e87f459af9"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga25af65d35d88b8b52af358e87f459af9">I2CMasterReadS1</a> (unsigned long ulBase, unsigned long ucSlaveAddr, unsigned char *pucData, <a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a> bEndTransmition)</td></tr>
<tr class="memdesc:ga25af65d35d88b8b52af358e87f459af9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a data from a slave when the bus is idle, and waiting for all bus transmiton complete.(Read Step1)  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga25af65d35d88b8b52af358e87f459af9">More...</a><br/></td></tr>
<tr class="separator:ga25af65d35d88b8b52af358e87f459af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dd5024839a144a04c84e5c3b8394afb"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga6dd5024839a144a04c84e5c3b8394afb">I2CMasterReadS2</a> (unsigned long ulBase, unsigned char *pucData, <a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a> bEndTransmition)</td></tr>
<tr class="memdesc:ga6dd5024839a144a04c84e5c3b8394afb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a data from a slave when the master have obtained control of the bus, and waiting for all bus transmiton complete.(Read Step2)  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#ga6dd5024839a144a04c84e5c3b8394afb">More...</a><br/></td></tr>
<tr class="separator:ga6dd5024839a144a04c84e5c3b8394afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec5c6d4aa1bec36dfa2d965e0cd35529"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gaec5c6d4aa1bec36dfa2d965e0cd35529">I2CMasterReadBufS1</a> (unsigned long ulBase, unsigned long ucSlaveAddr, unsigned char *pucDataBuf, unsigned long ulLen, <a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a> bEndTransmition)</td></tr>
<tr class="memdesc:gaec5c6d4aa1bec36dfa2d965e0cd35529"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read some data from a slave when the bus is idle, and waiting for all bus transmiton complete.(Read Buffer Step1)  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gaec5c6d4aa1bec36dfa2d965e0cd35529">More...</a><br/></td></tr>
<tr class="separator:gaec5c6d4aa1bec36dfa2d965e0cd35529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad88e174e55f9958af5c4b24545250645"><td class="memItemLeft" align="right" valign="top">unsigned long&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gad88e174e55f9958af5c4b24545250645">I2CMasterReadBufS2</a> (unsigned long ulBase, unsigned char *pucDataBuf, unsigned long ulLen, <a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a> bEndTransmition)</td></tr>
<tr class="memdesc:gad88e174e55f9958af5c4b24545250645"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read some data from a slave when the master have obtained control of the bus,and waiting for all bus transmiton complete.(Write Buffer Step2)  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gad88e174e55f9958af5c4b24545250645">More...</a><br/></td></tr>
<tr class="separator:gad88e174e55f9958af5c4b24545250645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf330840db7f069adcd3a4b087d1f50ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__x_low_layer___exported___types.html#gafb8c834e6ba8fb17113f4f3caa033365">xtBoolean</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gaf330840db7f069adcd3a4b087d1f50ef">I2CBusBusyStatus</a> (unsigned long ulBase)</td></tr>
<tr class="memdesc:gaf330840db7f069adcd3a4b087d1f50ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check I2C bus busy status.  <a href="group___l_p_c17xx___i2_c___exported___a_p_is.html#gaf330840db7f069adcd3a4b087d1f50ef">More...</a><br/></td></tr>
<tr class="separator:gaf330840db7f069adcd3a4b087d1f50ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Prototypes for the I2C Driver. </p>
<dl class="section version"><dt>Version</dt><dd>V2.2.1.0 </dd></dl>
<dl class="section date"><dt>Date</dt><dd>$CURRENTTIME$ </dd></dl>
<dl class="section author"><dt>Author</dt><dd>CooCox </dd></dl>
<dl class="section copyright"><dt>Copyright</dt><dd></dd></dl>
<p>Copyright (c) 2011, CooCox All rights reserved.</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<ul>
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of the &lt;ORGANIZATION&gt; nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ul>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSPIBILITY OF SUCH DAMAGE. </p>

<p>Definition in file <a class="el" href="xi2c_8h_source.html">xi2c.h</a>.</p>
</div></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
