// ecpri_oran_top_ecpri_oran_0.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module ecpri_oran_top_ecpri_oran_0 #(
		parameter NUM_OF_ANT              = 8,
		parameter NUM_OF_FFT              = 2,
		parameter CPRI_ETH_DATAWIDTH      = 128,
		parameter XRAN_ETH_DATAWIDTH      = 128,
		parameter CH_DW                   = 8,
		parameter NUM_OF_PRACH            = 2,
		parameter CAPTURE_DMA_WIDTH       = 512,
		parameter IQ_DATAWIDTH            = 32,
		parameter CPRI_FRAME_DATAWIDTH    = 64,
		parameter ECPRI_CAPTURE_INSTANCES = 2,
		parameter DSP_CAPTURE_INSTANCES   = 30,
		parameter ANTENNA_DWIDTH          = 0
	) (
		input  wire [9:0]                                ecpri_csr_address,                   //                     ecpri_csr.address
		input  wire                                      ecpri_csr_write,                     //                              .write
		input  wire                                      ecpri_csr_read,                      //                              .read
		input  wire [31:0]                               ecpri_csr_writedata,                 //                              .writedata
		output wire [31:0]                               ecpri_csr_readdata,                  //                              .readdata
		output wire                                      ecpri_csr_readdatavalid,             //                              .readdatavalid
		output wire                                      ecpri_csr_waitrequest,               //                              .waitrequest
		input  wire [9:0]                                oran_csr_address,                    //                      oran_csr.address
		input  wire                                      oran_csr_write,                      //                              .write
		input  wire                                      oran_csr_read,                       //                              .read
		input  wire [31:0]                               oran_csr_writedata,                  //                              .writedata
		output wire [31:0]                               oran_csr_readdata,                   //                              .readdata
		output wire                                      oran_csr_readdatavalid,              //                              .readdatavalid
		output wire                                      oran_csr_waitrequest,                //                              .waitrequest
		input  wire                                      clk_csr,                             //                     clock_csr.clk
		input  wire                                      clk_dsp,                             //                     clock_dsp.clk
		input  wire                                      clk_ecpri_tx,                        //                clock_ecpri_tx.clk
		input  wire                                      clk_ecpri_rx,                        //                clock_ecpri_rx.clk
		input  wire                                      clk_eth_xran_dl,                     //             clock_eth_xran_dl.clk
		input  wire                                      clk_eth_xran_ul,                     //             clock_eth_xran_ul.clk
		input  wire                                      rst_dsp_n,                           //                   reset_dsp_n.reset_n
		input  wire                                      rst_ecpri_n,                         //                   rst_ecpri_n.reset_n
		input  wire                                      rst_csr_n,                           //                   reset_csr_n.reset_n
		input  wire                                      rst_eth_xran_n_dl,                   //           reset_eth_xran_dl_n.reset_n
		input  wire                                      rst_eth_xran_n_ul,                   //           reset_eth_xran_ul_n.reset_n
		input  wire                                      coupling_pusch_avst_sink_valid_l1,   //        coupling_pusch_sink_l1.valid
		input  wire [31:0]                               coupling_pusch_avst_sink_data_l1,    //                              .data
		input  wire [15:0]                               coupling_pusch_avst_sink_channel_l1, //                              .channel
		input  wire                                      coupling_pusch_avst_sink_sop_l1,     //                              .startofpacket
		input  wire                                      coupling_pusch_avst_sink_eop_l1,     //                              .endofpacket
		input  wire                                      coupling_pusch_avst_sink_valid_l2,   //        coupling_pusch_sink_l2.valid
		input  wire [31:0]                               coupling_pusch_avst_sink_data_l2,    //                              .data
		input  wire [15:0]                               coupling_pusch_avst_sink_channel_l2, //                              .channel
		input  wire                                      coupling_pusch_avst_sink_sop_l2,     //                              .startofpacket
		input  wire                                      coupling_pusch_avst_sink_eop_l2,     //                              .endofpacket
		input  wire                                      coupling_prach_avst_sink_valid_l2,   //        coupling_prach_sink_l2.valid
		input  wire [31:0]                               coupling_prach_avst_sink_data_l2,    //                              .data
		input  wire [15:0]                               coupling_prach_avst_sink_channel_l2, //                              .channel
		input  wire                                      coupling_prach_avst_sink_sop_l2,     //                              .startofpacket
		input  wire                                      coupling_prach_avst_sink_eop_l2,     //                              .endofpacket
		output wire                                      avst_source_ul_bridge_valid,         //         avst_source_ul_bridge.valid
		output wire [63:0]                               avst_source_ul_bridge_data,          //                              .data
		input  wire                                      avst_source_ul_bridge_ready,         //                              .ready
		output wire                                      avst_source_ul_bridge_startofpacket, //                              .startofpacket
		output wire [2:0]                                avst_source_ul_bridge_empty,         //                              .empty
		output wire                                      avst_source_ul_bridge_endofpacket,   //                              .endofpacket
		input  wire                                      avst_sink_dl_valid,                  //                  avst_sink_dl.valid
		input  wire [63:0]                               avst_sink_dl_data,                   //                              .data
		input  wire                                      avst_sink_dl_endofpacket,            //                              .endofpacket
		output wire                                      avst_sink_dl_ready,                  //                              .ready
		input  wire                                      avst_sink_dl_startofpacket,          //                              .startofpacket
		input  wire [2:0]                                avst_sink_dl_empty,                  //                              .empty
		input  wire [5:0]                                avst_sink_dl_error,                  //                              .error
		input  wire                                      ecpri_ext_sink_valid,                //                ecpri_ext_sink.valid
		input  wire [63:0]                               ecpri_ext_sink_data,                 //                              .data
		input  wire                                      ecpri_ext_sink_sop,                  //                              .startofpacket
		input  wire                                      ecpri_ext_sink_eop,                  //                              .endofpacket
		input  wire [2:0]                                ecpri_ext_sink_empty,                //                              .empty
		input  wire                                      ecpri_ext_sink_error,                //                              .error
		output wire                                      ecpri_ext_sink_ready,                //                              .ready
		output wire                                      ecpri_ext_source_valid,              //              ecpri_ext_source.valid
		output wire [63:0]                               ecpri_ext_source_data,               //                              .data
		output wire                                      ecpri_ext_source_sop,                //                              .startofpacket
		output wire                                      ecpri_ext_source_eop,                //                              .endofpacket
		output wire [2:0]                                ecpri_ext_source_empty,              //                              .empty
		output wire [5:0]                                ecpri_ext_source_error,              //                              .error
		output wire                                      xran_demapper_source_valid,          //          xran_demapper_source.valid
		output wire [(((XRAN_ETH_DATAWIDTH-1)-0)+1)-1:0] xran_demapper_source_data,           //                              .data
		output wire [15:0]                               xran_demapper_source_channel,        //                              .channel
		output wire                                      xran_demapper_source_startofpacket,  //                              .startofpacket
		input  wire                                      xran_demapper_source_ready,          //                              .ready
		output wire                                      xran_demapper_source_endofpacket,    //                              .endofpacket
		output wire                                      xran_demapper_cplane_valid,          //   xran_demapper_cplane_source.valid
		output wire                                      xran_demapper_cplane_startofpacket,  //                              .startofpacket
		output wire                                      xran_demapper_cplane_endofpacket,    //                              .endofpacket
		output wire [21:0]                               o_mac_ptp_fp,                        //                       ptp_tod.o_mac_ptp_fp
		output wire                                      o_mac_ptp_ts_req,                    //                              .o_mac_ptp_ts_req
		input  wire                                      i_mac_ptp_tx_ets_valid,              //                              .i_mac_ptp_tx_ets_valid
		input  wire [95:0]                               i_mac_ptp_tx_ets,                    //                              .i_mac_ptp_tx_ets
		input  wire [21:0]                               i_mac_ptp_tx_ets_fp,                 //                              .i_mac_ptp_tx_ets_fp
		input  wire                                      i_mac_ptp_rx_its_valid,              //                              .i_mac_ptp_rx_its_valid
		input  wire [95:0]                               i_mac_ptp_rx_its,                    //                              .i_mac_ptp_rx_its
		input  wire [19:0]                               i_ext_ptp_fp,                        //                              .i_ext_ptp_fp
		input  wire                                      i_ext_ptp_ts_req,                    //                              .i_ext_ptp_ts_req
		output wire                                      o_ext_ptp_tx_ets_valid,              //                              .o_ext_ptp_tx_ets_valid
		output wire [95:0]                               o_ext_ptp_tx_ets,                    //                              .o_ext_ptp_tx_ets
		output wire [19:0]                               o_ext_ptp_tx_ets_fp,                 //                              .o_ext_ptp_tx_ets_fp
		output wire [95:0]                               o_ext_ptp_rx_its,                    //                              .o_ext_ptp_rx_its
		output wire                                      o_ext_ptp_rx_its_valid,              //                              .o_ext_ptp_rx_its_valid
		input  wire                                      rx_pcs_ready,                        //                  rx_pcs_ready.rx_pcs_ready
		input  wire                                      tx_lanes_stable,                     //               tx_lanes_stable.tx_lanes_stable
		input  wire                                      rst_soft_n,                          //                    rst_soft_n.rst_soft_n
		input  wire [95:0]                               oran_tx_time_of_day_96b_data,        //          oran_tx_tod_96b_data.tdata
		input  wire                                      oran_tx_time_of_day_96b_valid,       //                              .tvalid
		input  wire [95:0]                               oran_rx_time_of_day_96b_data,        //          oran_rx_tod_96b_data.tdata
		input  wire                                      oran_rx_time_of_day_96b_valid,       //                              .tvalid
		input  wire [7:0]                                bw_config_cc1,                       //                 bw_config_cc1.bw_config_cc1
		input  wire [7:0]                                bw_config_cc2,                       //                 bw_config_cc2.bw_config_cc2
		input  wire                                      short_long_prach_select,             //       short_long_prach_select.data
		output wire [15:0]                               rx_rtc_id,                           //                     rx_rtc_id.rx_rtc_id
		output wire [15:0]                               rx_rtc_id_dl,                        //                  rx_rtc_id_dl.rx_rtc_id_dl
		output wire [15:0]                               rx_u_axc_id,                         //                   rx_u_axc_id.rx_u_axc_id
		output wire                                      ul_rtc_id_intr,                      //                ul_rtc_id_intr.ul_rtc_id_intr
		output wire                                      dl_rtc_id_intr,                      //                dl_rtc_id_intr.dl_rtc_id_intr
		output wire                                      ul_axc_id_intr,                      //                ul_axc_id_intr.ul_axc_id_intr
		output wire                                      dl_axc_id_intr,                      //                dl_axc_id_intr.dl_axc_id_intr
		input  wire [31:0]                               coupling_pusch_timing_ref,           //     coupling_pusch_timing_ref.data
		input  wire [31:0]                               coupling_prach_timing_ref,           //     coupling_prach_timing_ref.data
		input  wire                                      coupling_prach_avst_sink_valid_l1,   //        coupling_prach_sink_l1.valid
		input  wire [31:0]                               coupling_prach_avst_sink_data_l1,    //                              .data
		input  wire [15:0]                               coupling_prach_avst_sink_channel_l1, //                              .channel
		input  wire                                      coupling_prach_avst_sink_sop_l1,     //                              .startofpacket
		input  wire                                      coupling_prach_avst_sink_eop_l1,     //                              .endofpacket
		input  wire [127:0]                              downlink_eaxc_id_concat,             //       downlink_eaxc_id_concat.data
		output wire [67:0]                               oran_rx_uplane_concat,               //         oran_rx_uplane_concat.data
		output wire [189:0]                              oran_rx_cplane_concat,               //         oran_rx_cplane_concat.data
		input  wire [255:0]                              uplink_eaxc_id_concat,               //         uplink_eaxc_id_concat.data
		input  wire                                      ul_start_pulse_latch,                // coupling_ul_start_pulse_latch.data
		input  wire [3:0]                                fh_comp_csr_address,                 //                   fh_comp_csr.address
		input  wire                                      fh_comp_csr_write,                   //                              .write
		input  wire                                      fh_comp_csr_read,                    //                              .read
		input  wire [31:0]                               fh_comp_csr_writedata,               //                              .writedata
		output wire [31:0]                               fh_comp_csr_readdata,                //                              .readdata
		output wire                                      fh_comp_csr_readdatavalid,           //                              .readdatavalid
		output wire                                      fh_comp_csr_waitrequest,             //                              .waitrequest
		input  wire [7:0]                                oran_ss_config_csr_address,          //            oran_ss_config_csr.address
		input  wire                                      oran_ss_config_csr_write,            //                              .write
		input  wire [31:0]                               oran_ss_config_csr_writedata,        //                              .writedata
		output wire [31:0]                               oran_ss_config_csr_readdata,         //                              .readdata
		input  wire                                      oran_ss_config_csr_read,             //                              .read
		output wire                                      oran_ss_config_csr_readdata_valid,   //                              .readdatavalid
		output wire                                      oran_ss_config_csr_waitrequest,      //                              .waitrequest
		input  wire [95:0]                               tod,                                 //                           tod.data
		input  wire [55:0]                               radio_config_status,                 //           radio_config_status.data
		input  wire                                      dl_input_hfn_pulse,                  //            dl_input_hfn_pulse.data
		input  wire                                      xran_timestamp_ram_read,             //            xran_timestamp_mem.read
		output wire [63:0]                               xran_timestamp_ram_readdata,         //                              .readdata
		output wire                                      timeout_cntr_intr_uplane,            //      timeout_cntr_intr_uplane.irq
		output wire                                      timeout_cntr_intr_cplane,            //      timeout_cntr_intr_cplane.irq
		output wire                                      fifo_full_intr,                      //                fifo_full_intr.irq
		output wire [31:0]                               tx_ptp_fp_bridge,                    //                 tx_ptp_req_fp.fingerprint
		output wire                                      tx_ptp_ts_req_bridge                 //                              .ts_request
	);

	ecpri_oran_ss #(
		.NUM_OF_ANT              (NUM_OF_ANT),
		.NUM_OF_FFT              (NUM_OF_FFT),
		.CPRI_ETH_DATAWIDTH      (CPRI_ETH_DATAWIDTH),
		.XRAN_ETH_DATAWIDTH      (XRAN_ETH_DATAWIDTH),
		.CH_DW                   (CH_DW),
		.NUM_OF_PRACH            (NUM_OF_PRACH),
		.CAPTURE_DMA_WIDTH       (CAPTURE_DMA_WIDTH),
		.IQ_DATAWIDTH            (IQ_DATAWIDTH),
		.CPRI_FRAME_DATAWIDTH    (CPRI_FRAME_DATAWIDTH),
		.ECPRI_CAPTURE_INSTANCES (ECPRI_CAPTURE_INSTANCES),
		.DSP_CAPTURE_INSTANCES   (DSP_CAPTURE_INSTANCES),
		.ANTENNA_DWIDTH          (ANTENNA_DWIDTH)
	) ecpri_oran_0 (
		.ecpri_csr_address                   (ecpri_csr_address),                   //   input,                              width = 10,                     ecpri_csr.address
		.ecpri_csr_write                     (ecpri_csr_write),                     //   input,                               width = 1,                              .write
		.ecpri_csr_read                      (ecpri_csr_read),                      //   input,                               width = 1,                              .read
		.ecpri_csr_writedata                 (ecpri_csr_writedata),                 //   input,                              width = 32,                              .writedata
		.ecpri_csr_readdata                  (ecpri_csr_readdata),                  //  output,                              width = 32,                              .readdata
		.ecpri_csr_readdatavalid             (ecpri_csr_readdatavalid),             //  output,                               width = 1,                              .readdatavalid
		.ecpri_csr_waitrequest               (ecpri_csr_waitrequest),               //  output,                               width = 1,                              .waitrequest
		.oran_csr_address                    (oran_csr_address),                    //   input,                              width = 10,                      oran_csr.address
		.oran_csr_write                      (oran_csr_write),                      //   input,                               width = 1,                              .write
		.oran_csr_read                       (oran_csr_read),                       //   input,                               width = 1,                              .read
		.oran_csr_writedata                  (oran_csr_writedata),                  //   input,                              width = 32,                              .writedata
		.oran_csr_readdata                   (oran_csr_readdata),                   //  output,                              width = 32,                              .readdata
		.oran_csr_readdatavalid              (oran_csr_readdatavalid),              //  output,                               width = 1,                              .readdatavalid
		.oran_csr_waitrequest                (oran_csr_waitrequest),                //  output,                               width = 1,                              .waitrequest
		.clk_csr                             (clk_csr),                             //   input,                               width = 1,                     clock_csr.clk
		.clk_dsp                             (clk_dsp),                             //   input,                               width = 1,                     clock_dsp.clk
		.clk_ecpri_tx                        (clk_ecpri_tx),                        //   input,                               width = 1,                clock_ecpri_tx.clk
		.clk_ecpri_rx                        (clk_ecpri_rx),                        //   input,                               width = 1,                clock_ecpri_rx.clk
		.clk_eth_xran_dl                     (clk_eth_xran_dl),                     //   input,                               width = 1,             clock_eth_xran_dl.clk
		.clk_eth_xran_ul                     (clk_eth_xran_ul),                     //   input,                               width = 1,             clock_eth_xran_ul.clk
		.rst_dsp_n                           (rst_dsp_n),                           //   input,                               width = 1,                   reset_dsp_n.reset_n
		.rst_ecpri_n                         (rst_ecpri_n),                         //   input,                               width = 1,                   rst_ecpri_n.reset_n
		.rst_csr_n                           (rst_csr_n),                           //   input,                               width = 1,                   reset_csr_n.reset_n
		.rst_eth_xran_n_dl                   (rst_eth_xran_n_dl),                   //   input,                               width = 1,           reset_eth_xran_dl_n.reset_n
		.rst_eth_xran_n_ul                   (rst_eth_xran_n_ul),                   //   input,                               width = 1,           reset_eth_xran_ul_n.reset_n
		.coupling_pusch_avst_sink_valid_l1   (coupling_pusch_avst_sink_valid_l1),   //   input,                               width = 1,        coupling_pusch_sink_l1.valid
		.coupling_pusch_avst_sink_data_l1    (coupling_pusch_avst_sink_data_l1),    //   input,                              width = 32,                              .data
		.coupling_pusch_avst_sink_channel_l1 (coupling_pusch_avst_sink_channel_l1), //   input,                              width = 16,                              .channel
		.coupling_pusch_avst_sink_sop_l1     (coupling_pusch_avst_sink_sop_l1),     //   input,                               width = 1,                              .startofpacket
		.coupling_pusch_avst_sink_eop_l1     (coupling_pusch_avst_sink_eop_l1),     //   input,                               width = 1,                              .endofpacket
		.coupling_pusch_avst_sink_valid_l2   (coupling_pusch_avst_sink_valid_l2),   //   input,                               width = 1,        coupling_pusch_sink_l2.valid
		.coupling_pusch_avst_sink_data_l2    (coupling_pusch_avst_sink_data_l2),    //   input,                              width = 32,                              .data
		.coupling_pusch_avst_sink_channel_l2 (coupling_pusch_avst_sink_channel_l2), //   input,                              width = 16,                              .channel
		.coupling_pusch_avst_sink_sop_l2     (coupling_pusch_avst_sink_sop_l2),     //   input,                               width = 1,                              .startofpacket
		.coupling_pusch_avst_sink_eop_l2     (coupling_pusch_avst_sink_eop_l2),     //   input,                               width = 1,                              .endofpacket
		.coupling_prach_avst_sink_valid_l2   (coupling_prach_avst_sink_valid_l2),   //   input,                               width = 1,        coupling_prach_sink_l2.valid
		.coupling_prach_avst_sink_data_l2    (coupling_prach_avst_sink_data_l2),    //   input,                              width = 32,                              .data
		.coupling_prach_avst_sink_channel_l2 (coupling_prach_avst_sink_channel_l2), //   input,                              width = 16,                              .channel
		.coupling_prach_avst_sink_sop_l2     (coupling_prach_avst_sink_sop_l2),     //   input,                               width = 1,                              .startofpacket
		.coupling_prach_avst_sink_eop_l2     (coupling_prach_avst_sink_eop_l2),     //   input,                               width = 1,                              .endofpacket
		.avst_source_ul_bridge_valid         (avst_source_ul_bridge_valid),         //  output,                               width = 1,         avst_source_ul_bridge.valid
		.avst_source_ul_bridge_data          (avst_source_ul_bridge_data),          //  output,                              width = 64,                              .data
		.avst_source_ul_bridge_ready         (avst_source_ul_bridge_ready),         //   input,                               width = 1,                              .ready
		.avst_source_ul_bridge_startofpacket (avst_source_ul_bridge_startofpacket), //  output,                               width = 1,                              .startofpacket
		.avst_source_ul_bridge_empty         (avst_source_ul_bridge_empty),         //  output,                               width = 3,                              .empty
		.avst_source_ul_bridge_endofpacket   (avst_source_ul_bridge_endofpacket),   //  output,                               width = 1,                              .endofpacket
		.avst_sink_dl_valid                  (avst_sink_dl_valid),                  //   input,                               width = 1,                  avst_sink_dl.valid
		.avst_sink_dl_data                   (avst_sink_dl_data),                   //   input,                              width = 64,                              .data
		.avst_sink_dl_endofpacket            (avst_sink_dl_endofpacket),            //   input,                               width = 1,                              .endofpacket
		.avst_sink_dl_ready                  (avst_sink_dl_ready),                  //  output,                               width = 1,                              .ready
		.avst_sink_dl_startofpacket          (avst_sink_dl_startofpacket),          //   input,                               width = 1,                              .startofpacket
		.avst_sink_dl_empty                  (avst_sink_dl_empty),                  //   input,                               width = 3,                              .empty
		.avst_sink_dl_error                  (avst_sink_dl_error),                  //   input,                               width = 6,                              .error
		.ecpri_ext_sink_valid                (ecpri_ext_sink_valid),                //   input,                               width = 1,                ecpri_ext_sink.valid
		.ecpri_ext_sink_data                 (ecpri_ext_sink_data),                 //   input,                              width = 64,                              .data
		.ecpri_ext_sink_sop                  (ecpri_ext_sink_sop),                  //   input,                               width = 1,                              .startofpacket
		.ecpri_ext_sink_eop                  (ecpri_ext_sink_eop),                  //   input,                               width = 1,                              .endofpacket
		.ecpri_ext_sink_empty                (ecpri_ext_sink_empty),                //   input,                               width = 3,                              .empty
		.ecpri_ext_sink_error                (ecpri_ext_sink_error),                //   input,                               width = 1,                              .error
		.ecpri_ext_sink_ready                (ecpri_ext_sink_ready),                //  output,                               width = 1,                              .ready
		.ecpri_ext_source_valid              (ecpri_ext_source_valid),              //  output,                               width = 1,              ecpri_ext_source.valid
		.ecpri_ext_source_data               (ecpri_ext_source_data),               //  output,                              width = 64,                              .data
		.ecpri_ext_source_sop                (ecpri_ext_source_sop),                //  output,                               width = 1,                              .startofpacket
		.ecpri_ext_source_eop                (ecpri_ext_source_eop),                //  output,                               width = 1,                              .endofpacket
		.ecpri_ext_source_empty              (ecpri_ext_source_empty),              //  output,                               width = 3,                              .empty
		.ecpri_ext_source_error              (ecpri_ext_source_error),              //  output,                               width = 6,                              .error
		.xran_demapper_source_valid          (xran_demapper_source_valid),          //  output,                               width = 1,          xran_demapper_source.valid
		.xran_demapper_source_data           (xran_demapper_source_data),           //  output,  width = (((XRAN_ETH_DATAWIDTH-1)-0)+1),                              .data
		.xran_demapper_source_channel        (xran_demapper_source_channel),        //  output,                              width = 16,                              .channel
		.xran_demapper_source_startofpacket  (xran_demapper_source_startofpacket),  //  output,                               width = 1,                              .startofpacket
		.xran_demapper_source_ready          (xran_demapper_source_ready),          //   input,                               width = 1,                              .ready
		.xran_demapper_source_endofpacket    (xran_demapper_source_endofpacket),    //  output,                               width = 1,                              .endofpacket
		.xran_demapper_cplane_valid          (xran_demapper_cplane_valid),          //  output,                               width = 1,   xran_demapper_cplane_source.valid
		.xran_demapper_cplane_startofpacket  (xran_demapper_cplane_startofpacket),  //  output,                               width = 1,                              .startofpacket
		.xran_demapper_cplane_endofpacket    (xran_demapper_cplane_endofpacket),    //  output,                               width = 1,                              .endofpacket
		.o_mac_ptp_fp                        (o_mac_ptp_fp),                        //  output,                              width = 22,                       ptp_tod.o_mac_ptp_fp
		.o_mac_ptp_ts_req                    (o_mac_ptp_ts_req),                    //  output,                               width = 1,                              .o_mac_ptp_ts_req
		.i_mac_ptp_tx_ets_valid              (i_mac_ptp_tx_ets_valid),              //   input,                               width = 1,                              .i_mac_ptp_tx_ets_valid
		.i_mac_ptp_tx_ets                    (i_mac_ptp_tx_ets),                    //   input,                              width = 96,                              .i_mac_ptp_tx_ets
		.i_mac_ptp_tx_ets_fp                 (i_mac_ptp_tx_ets_fp),                 //   input,                              width = 22,                              .i_mac_ptp_tx_ets_fp
		.i_mac_ptp_rx_its_valid              (i_mac_ptp_rx_its_valid),              //   input,                               width = 1,                              .i_mac_ptp_rx_its_valid
		.i_mac_ptp_rx_its                    (i_mac_ptp_rx_its),                    //   input,                              width = 96,                              .i_mac_ptp_rx_its
		.i_ext_ptp_fp                        (i_ext_ptp_fp),                        //   input,                              width = 20,                              .i_ext_ptp_fp
		.i_ext_ptp_ts_req                    (i_ext_ptp_ts_req),                    //   input,                               width = 1,                              .i_ext_ptp_ts_req
		.o_ext_ptp_tx_ets_valid              (o_ext_ptp_tx_ets_valid),              //  output,                               width = 1,                              .o_ext_ptp_tx_ets_valid
		.o_ext_ptp_tx_ets                    (o_ext_ptp_tx_ets),                    //  output,                              width = 96,                              .o_ext_ptp_tx_ets
		.o_ext_ptp_tx_ets_fp                 (o_ext_ptp_tx_ets_fp),                 //  output,                              width = 20,                              .o_ext_ptp_tx_ets_fp
		.o_ext_ptp_rx_its                    (o_ext_ptp_rx_its),                    //  output,                              width = 96,                              .o_ext_ptp_rx_its
		.o_ext_ptp_rx_its_valid              (o_ext_ptp_rx_its_valid),              //  output,                               width = 1,                              .o_ext_ptp_rx_its_valid
		.rx_pcs_ready                        (rx_pcs_ready),                        //   input,                               width = 1,                  rx_pcs_ready.rx_pcs_ready
		.tx_lanes_stable                     (tx_lanes_stable),                     //   input,                               width = 1,               tx_lanes_stable.tx_lanes_stable
		.rst_soft_n                          (rst_soft_n),                          //   input,                               width = 1,                    rst_soft_n.rst_soft_n
		.oran_tx_time_of_day_96b_data        (oran_tx_time_of_day_96b_data),        //   input,                              width = 96,          oran_tx_tod_96b_data.tdata
		.oran_tx_time_of_day_96b_valid       (oran_tx_time_of_day_96b_valid),       //   input,                               width = 1,                              .tvalid
		.oran_rx_time_of_day_96b_data        (oran_rx_time_of_day_96b_data),        //   input,                              width = 96,          oran_rx_tod_96b_data.tdata
		.oran_rx_time_of_day_96b_valid       (oran_rx_time_of_day_96b_valid),       //   input,                               width = 1,                              .tvalid
		.bw_config_cc1                       (bw_config_cc1),                       //   input,                               width = 8,                 bw_config_cc1.bw_config_cc1
		.bw_config_cc2                       (bw_config_cc2),                       //   input,                               width = 8,                 bw_config_cc2.bw_config_cc2
		.short_long_prach_select             (short_long_prach_select),             //   input,                               width = 1,       short_long_prach_select.data
		.rx_rtc_id                           (rx_rtc_id),                           //  output,                              width = 16,                     rx_rtc_id.rx_rtc_id
		.rx_rtc_id_dl                        (rx_rtc_id_dl),                        //  output,                              width = 16,                  rx_rtc_id_dl.rx_rtc_id_dl
		.rx_u_axc_id                         (rx_u_axc_id),                         //  output,                              width = 16,                   rx_u_axc_id.rx_u_axc_id
		.ul_rtc_id_intr                      (ul_rtc_id_intr),                      //  output,                               width = 1,                ul_rtc_id_intr.ul_rtc_id_intr
		.dl_rtc_id_intr                      (dl_rtc_id_intr),                      //  output,                               width = 1,                dl_rtc_id_intr.dl_rtc_id_intr
		.ul_axc_id_intr                      (ul_axc_id_intr),                      //  output,                               width = 1,                ul_axc_id_intr.ul_axc_id_intr
		.dl_axc_id_intr                      (dl_axc_id_intr),                      //  output,                               width = 1,                dl_axc_id_intr.dl_axc_id_intr
		.coupling_pusch_timing_ref           (coupling_pusch_timing_ref),           //   input,                              width = 32,     coupling_pusch_timing_ref.data
		.coupling_prach_timing_ref           (coupling_prach_timing_ref),           //   input,                              width = 32,     coupling_prach_timing_ref.data
		.coupling_prach_avst_sink_valid_l1   (coupling_prach_avst_sink_valid_l1),   //   input,                               width = 1,        coupling_prach_sink_l1.valid
		.coupling_prach_avst_sink_data_l1    (coupling_prach_avst_sink_data_l1),    //   input,                              width = 32,                              .data
		.coupling_prach_avst_sink_channel_l1 (coupling_prach_avst_sink_channel_l1), //   input,                              width = 16,                              .channel
		.coupling_prach_avst_sink_sop_l1     (coupling_prach_avst_sink_sop_l1),     //   input,                               width = 1,                              .startofpacket
		.coupling_prach_avst_sink_eop_l1     (coupling_prach_avst_sink_eop_l1),     //   input,                               width = 1,                              .endofpacket
		.downlink_eaxc_id_concat             (downlink_eaxc_id_concat),             //   input,                             width = 128,       downlink_eaxc_id_concat.data
		.oran_rx_uplane_concat               (oran_rx_uplane_concat),               //  output,                              width = 68,         oran_rx_uplane_concat.data
		.oran_rx_cplane_concat               (oran_rx_cplane_concat),               //  output,                             width = 190,         oran_rx_cplane_concat.data
		.uplink_eaxc_id_concat               (uplink_eaxc_id_concat),               //   input,                             width = 256,         uplink_eaxc_id_concat.data
		.ul_start_pulse_latch                (ul_start_pulse_latch),                //   input,                               width = 1, coupling_ul_start_pulse_latch.data
		.fh_comp_csr_address                 (fh_comp_csr_address),                 //   input,                               width = 4,                   fh_comp_csr.address
		.fh_comp_csr_write                   (fh_comp_csr_write),                   //   input,                               width = 1,                              .write
		.fh_comp_csr_read                    (fh_comp_csr_read),                    //   input,                               width = 1,                              .read
		.fh_comp_csr_writedata               (fh_comp_csr_writedata),               //   input,                              width = 32,                              .writedata
		.fh_comp_csr_readdata                (fh_comp_csr_readdata),                //  output,                              width = 32,                              .readdata
		.fh_comp_csr_readdatavalid           (fh_comp_csr_readdatavalid),           //  output,                               width = 1,                              .readdatavalid
		.fh_comp_csr_waitrequest             (fh_comp_csr_waitrequest),             //  output,                               width = 1,                              .waitrequest
		.oran_ss_config_csr_address          (oran_ss_config_csr_address),          //   input,                               width = 8,            oran_ss_config_csr.address
		.oran_ss_config_csr_write            (oran_ss_config_csr_write),            //   input,                               width = 1,                              .write
		.oran_ss_config_csr_writedata        (oran_ss_config_csr_writedata),        //   input,                              width = 32,                              .writedata
		.oran_ss_config_csr_readdata         (oran_ss_config_csr_readdata),         //  output,                              width = 32,                              .readdata
		.oran_ss_config_csr_read             (oran_ss_config_csr_read),             //   input,                               width = 1,                              .read
		.oran_ss_config_csr_readdata_valid   (oran_ss_config_csr_readdata_valid),   //  output,                               width = 1,                              .readdatavalid
		.oran_ss_config_csr_waitrequest      (oran_ss_config_csr_waitrequest),      //  output,                               width = 1,                              .waitrequest
		.tod                                 (tod),                                 //   input,                              width = 96,                           tod.data
		.radio_config_status                 (radio_config_status),                 //   input,                              width = 56,           radio_config_status.data
		.dl_input_hfn_pulse                  (dl_input_hfn_pulse),                  //   input,                               width = 1,            dl_input_hfn_pulse.data
		.xran_timestamp_ram_read             (xran_timestamp_ram_read),             //   input,                               width = 1,            xran_timestamp_mem.read
		.xran_timestamp_ram_readdata         (xran_timestamp_ram_readdata),         //  output,                              width = 64,                              .readdata
		.timeout_cntr_intr_uplane            (timeout_cntr_intr_uplane),            //  output,                               width = 1,      timeout_cntr_intr_uplane.irq
		.timeout_cntr_intr_cplane            (timeout_cntr_intr_cplane),            //  output,                               width = 1,      timeout_cntr_intr_cplane.irq
		.fifo_full_intr                      (fifo_full_intr),                      //  output,                               width = 1,                fifo_full_intr.irq
		.tx_ptp_fp_bridge                    (tx_ptp_fp_bridge),                    //  output,                              width = 32,                 tx_ptp_req_fp.fingerprint
		.tx_ptp_ts_req_bridge                (tx_ptp_ts_req_bridge)                 //  output,                               width = 1,                              .ts_request
	);

endmodule
