# do alu_output_mux_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /home/sebsikora/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/sebsikora/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/sebsikora/altera/projects/pdp-8/alu_output_mux/alu_output_mux.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_output_mux
# -- Compiling architecture behavior of alu_output_mux
# 
vsim -voptargs=+acc work.alu_output_mux
# vsim -voptargs=+acc work.alu_output_mux 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.alu_output_mux(behavior)
wave create -driver freeze -pattern constant -value 000111000111 -range 11 0 -starttime 0ns -endtime 900ns sim:/alu_output_mux/input_0
wave create -driver freeze -pattern constant -value 111000111000 -range 11 0 -starttime 0ns -endtime 900ns sim:/alu_output_mux/input_1
wave create -driver freeze -pattern constant -value 101010101010 -range 11 0 -starttime 0ns -endtime 900ns sim:/alu_output_mux/input_2
wave create -driver freeze -pattern clock -initialvalue 0 -period 900ns -dutycycle 33 -starttime 0ns -endtime 900ns sim:/alu_output_mux/ALU_OUT_SEL_0
wave create -driver freeze -pattern clock -initialvalue 0 -period 600ns -dutycycle 50 -starttime 0ns -endtime 900ns sim:/alu_output_mux/ALU_OUT_SEL_1
wave modify -driver freeze -pattern clock -initialvalue 0 -period 1350ns -dutycycle 50 -starttime 0ns -endtime 1350ns Edit:/alu_output_mux/ALU_OUT_SEL_0
wave modify -driver freeze -pattern clock -initialvalue 0 -period 1200ns -dutycycle 50 -starttime 0ns -endtime 1200ns Edit:/alu_output_mux/ALU_OUT_SEL_0
wave create -driver freeze -pattern clock -initialvalue 1 -period 900ns -dutycycle 33 -starttime 0ps -endtime 900ps sim:/alu_output_mux/ALU_OUT_SEL_2
wave modify -driver freeze -pattern clock -initialvalue 1 -period 900ns -dutycycle 33 -starttime 0ns -endtime 900ns Edit:/alu_output_mux/ALU_OUT_SEL_2
run -all
restart
add wave  \
sim:/alu_output_mux/output
run
run
run
run
run
run
run
run
run
run
