Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Wed Jul 20 13:46:54 2016
| Host         : andrewandrepowell2-desktop running 64-bit Ubuntu 16.04 LTS
| Command      : report_control_sets -verbose -file block_design_wrapper_control_sets_placed.rpt
| Design       : block_design_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    36 |
| Unused register locations in slices containing registers |   101 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             150 |           42 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             137 |           46 |
| Yes          | No                    | No                     |             338 |           90 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              74 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                     Enable Signal                                                                     |                                                                 Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                  |                1 |              2 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                       | block_design_i/axi_gpio_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                           |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                       | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                  |                3 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                       | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                  |                3 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                       | block_design_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                               |                3 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_gpio_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                       | block_design_i/axi_gpio_io/U0/bus2ip_reset                                                                                                       |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_gpio_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out_reg[0][0]                                               | block_design_i/axi_gpio_io/U0/bus2ip_reset                                                                                                       |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                1 |              4 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                     | block_design_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_gpio_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                       | block_design_i/axi_gpio_io/U0/bus2ip_reset                                                                                                       |                2 |              8 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_gpio_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_OE_reg[0][0]                                                    | block_design_i/axi_gpio_io/U0/bus2ip_reset                                                                                                       |                2 |              9 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_gpio_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                        | block_design_i/axi_gpio_io/U0/bus2ip_reset                                                                                                       |                4 |             10 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                  |                4 |             12 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]     |                                                                                                                                                  |                3 |             12 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                  |                6 |             12 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]     |                                                                                                                                                  |                3 |             12 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                       | block_design_i/axi_gpio_io/U0/gpio_core_1/Read_Reg_Rst                                                                                           |                4 |             13 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                  |                4 |             13 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                  |                3 |             14 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                  |                3 |             14 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_gpio_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                               | block_design_i/axi_gpio_io/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0                       |                5 |             17 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                  |                6 |             20 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2      |                                                                                                                                                  |                5 |             20 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                  |                7 |             20 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0] |                                                                                                                                                  |               10 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                  |               10 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                  |                9 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                  |                8 |             32 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                  |                9 |             34 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                  |               10 |             47 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                  |                8 |             47 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                       | block_design_i/axi_gpio_io/U0/bus2ip_reset                                                                                                       |               17 |             49 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                       | block_design_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               15 |             59 |
|  block_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                       |                                                                                                                                                  |               43 |            151 |
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


