data HELP_TYPE_DES 2
data DESIGN MSS2F
data HPATH 'F:/FPGA_Development/DS_1/designer/MSS2F'
data CPATH 'F:/FPGA_Development/DS_1/constraint/io'
data CDIR 'F:/FPGA_Development/DS_1/constraint'
data NLV_HIDE_OPTION_DLG 1
data REGION_DEFCOLOR_EMPTY 2143322112
data REGION_DEFCOLOR_INCLUSIVE 2147442270
data REGION_DEFCOLOR_EXCLUSIVE 2143338688
data REGION_DEFCOLOR_CLOCK 16735838
data ETYPE IO
data FAM SmartFusion2
data DIE PA4M500
data PACKAGE tq144
data SPEED STD
data HYDRA_EXPORT_DATA 1
data HYDRA_PRESERVE_DATA_FILES 1
data VCCI_1.2_VOLTR COM
data VCCI_1.5_VOLTR COM
data VCCI_1.8_VOLTR COM
data VCCI_2.5_VOLTR COM
data VCCI_3.3_VOLTR COM
data FLOW_TYPE NEW
data PLANNER_IOMODE 1
data AFL 'F:/FPGA_Development/DS_1/designer/MSS2F/COMPILE/MSS2F.afl'
data ADL 'F:/FPGA_Development/DS_1/designer/MSS2F/MSS2F.adl'
data LOC 'F:/FPGA_Development/DS_1/designer/MSS2F/COMPILE/MSS2F.loc'
data SEG 'F:/FPGA_Development/DS_1/designer/MSS2F/COMPILE/MSS2F.seg'

data TARGET_IOPDC  'F:/FPGA_Development/DS_1/constraint/io/user.pdc'
data TARGET_FPPDC  'F:/FPGA_Development/DS_1/constraint/fp/user.pdc'
data TARGET_DEVICES_FOR_MIGRATION 'PA4M500 '
data RESTRICTPROBEPINS 1
data RESTRICTSPIPINS 0
data GDEV_SKIP_UNASSIGN_CMP_CHECK    1 
data HIDE_MIGRATION_PINS_MENU        1 
data PLANNER_IS_READONLY   0 
data IO_DEFT_STD LVCMOS25

