Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto dd714dd909b24601a92ab5d9285f690c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot divider_tb_behav xil_defaultlib.divider_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 15 for port 'A' [D:/vivado_projects/exp4/exp4.srcs/sources_1/new/divider.v:267]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 15 for port 'A' [D:/vivado_projects/exp4/exp4.srcs/sources_1/new/divider.v:304]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.conv
Compiling module xil_defaultlib.abs
Compiling module xil_defaultlib.al
Compiling module xil_defaultlib.ah
Compiling module xil_defaultlib.subtractor
Compiling module xil_defaultlib.rsf
Compiling module xil_defaultlib.lsf
Compiling module xil_defaultlib.attempt
Compiling module xil_defaultlib.sign14
Compiling module xil_defaultlib.sign7
Compiling module xil_defaultlib.subtractor8
Compiling module xil_defaultlib.signQ
Compiling module xil_defaultlib.signR
Compiling module xil_defaultlib.cmp
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.divider_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_tb_behav
