                                                                                           EVALUATION KIT AVAILABLE
MAX9291/MAX9293                                                           3.12Gbps GMSL Serializers
                                                       for Coax or STP Output and HDMI Input
General Description                                        Benefits and Features
The MAX9291/MAX9293 GMSL serializers convert an            ●● Ideal for High-Definition Video Applications
HDMI input to a gigabit multimedia serial link (GMSL)         • HDMI 1.4a Input with Integrated Input Equalizer,
output for transmission of video, audio, and control             DDC, and Input Termination
signals over 15m or more of 50Ω coax or 100Ω shielded         • Drives Low-Cost 50Ω Coax Cable and FAKRA
twisted-pair (STP) cable. The MAX9293 has HDCP                   Connectors or 100Ω STP Cable
content protection, but is otherwise the same as              • 104MHz High-Bandwidth Mode Supports
the MAX9291. The serializers pair with any GMSL                  1920 x 720p/60Hz Display with 24-Bit Color
deserializer capable of coax input. When programmed           • Serializer Pre/Deemphasis Allows 15m Cable at
for STP output, the serializers are backward compatible          Full Speed
with any GMSL deserializer. The output amplitude is           • Up to 192kHz Sample Rate and 32-Bit Sample
programmable 100mV to 500mV single-ended (coax) or               Depth for 7.1 Channel HD Audio
100mV to 400mV differential (STP).                         ●● Multiple Data Rates for System Flexibility
The audio channel supports L-PCM I2S stereo and up to         • Up to 3.12Gbps Serial-Bit Rate
eight channels of L-PCM in TDM mode. Sample rates of          • 25MHz to 104MHz Pixel Clock
32kHz to 192kHz are supported with sample depth up to         • 9.6kbps to 1Mbps Control Channel in UART, Mixed
32 bits.                                                         UART/I2C, or I2C Mode with Clock-Stretch Capability
The embedded control channel operates at 9.6kbps           ●● Reduces EMI and Shielding Requirements
to 1Mbps in UART-to-UART and UART-to-I2C modes,               • Serial Output Programmable for 100mV to 500mV
and up to 1Mbps in I2C-to-I2C mode. Using the control            Single-Ended or 100mV to 400mV Differential
channel, a µC can program serializer, deserializer, and       • Programmable Spread Spectrum Reduces EMI
peripheral device registers at any time, independent of       • Tracks Spread Spectrum on Input
video timing and manage HDCP operation (MAX9293).             • High-Immunity Mode for Maximum Control-
A GPO output supports touch-screen controller interrupt          Channel Noise Rejection
requests from the remote end of the link.                  ●● Peripheral Features for System Power-Up and
For use with longer cables, the serializers have              Verification
programmable pre/deemphasis. Programmable spread              • Built-In PRBS Generator for BER Testing of the
spectrum is available on the serial output. The serial           Serial Link
output meets ISO 10605 and IEC 61000-4-2 ESD                  • Programmable Choice of 9 Default Device
standards. The core supply is 1.8V and 3.3V and the I/O          Addresses
supply is 1.7V to 3.6V. The package is a lead(Pb)-free,       • Dedicated “Up/Down” GPO for Touch-Screen
56-pin, 8mm x 8mm TQFN/SWTQFN with exposed pad                   Interrupt and Other Uses
and 0.5mm lead pitch.                                         • Remote/Local Wake-Up from Sleep Mode
                                                           ●● Meets Rigorous Automotive and Industrial
Applications                                                  Requirements
●● High-Resolution Automotive Navigation                      • -40°C to +105°C Operating Temperature
●● Rear-Seat Infotainment                                     • ±8kV Contact and ±15kV Air ISO 10605 and
●● Megapixel Camera Systems                                      IEC 61000-4-2 ESD Protection
Ordering Information appears at end of data sheet.
19-7544; Rev 3; 2/18


MAX9291/MAX9293                                                                                                     3.12Gbps GMSL Serializers
                                                                                        for Coax or STP Output and HDMI Input
                                                            TABLE OF CONTENTS
General Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Benefits and Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Absolute Maximum Ratings (Note 1)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Package Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
DC Electrical Characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
AC Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Typical Operating Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Pin Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Functional Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Detailed Description  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
   Register Mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  27
   GMSL Input Bit Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
   Serial Link Signaling and Data Format  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  28
   Data-Rate Selection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
   High-Bandwidth Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
   Video Bit Mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
   Audio Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  29
   Audio Channel from HDMI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  31
      HDMI TDM Audio Channel Allocation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
      HDMI Audio Infoframe Data Used in the Packet Header . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  32
   Audio Channel from External Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  35
   Reverse Control Channel . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  36
   Control Channel and Register Programming . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  36
   UART Interface  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  36
      Interfacing Command-Byte-Only I2C Devices
      with UART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39
      UART Bypass Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  39
   I2C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  40
      Bit Transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  41
      Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  41
      Slave Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  41
      Bus Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  41
      Format for Writing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42
      Format for Reading . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  42
   I2C Communication with Remote-Side Devices  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  43
   I2C Address Translation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  43
www.maximintegrated.com                                                                                                                                Maxim Integrated │ 2


MAX9291/MAX9293                                                                                                     3.12Gbps GMSL Serializers
                                                                                        for Coax or STP Output and HDMI Input
                                            TABLE OF CONTENTS (CONTINUED)
   GPO/GPI Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  43
   Pre/Deemphasis Driver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
   Spread Spectrum . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  44
   Manual Programming of the
   Spread-Spectrum Divider  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45
   Serial Output  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45
   Coax Splitter Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  45
   High-Immunity Reverse Control-Channel Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  46
   Sleep Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
   Power-Down Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
   Configuration Link  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
   HDMI Power and Support Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
      HDMI Source Power Detect (HSPD)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
      Hot-Plug Detect (HPD) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
      Display Data Channel (DDC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
      EDID . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
      HDMI Termination Supply (HVDD) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  47
Link Startup Procedure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
High-Bandwidth Digital Content Protection (HDCP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
   Encryption Enable . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  50
   Synchronization of Encryption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51
   Repeater Support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51
HDCP Authentication Procedures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
   HDCP Protocol Summary  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51
   GMSL HDMI HDCP Protocol Summary  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51
      Example Repeater Network—Three µCs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51
   Detection and Action Upon New Device
   Connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51
   Notification of Start of Authentication and
   Enable of Encryption to Downstream Links . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  51
Applications Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  59
   Self-PRBS Test  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  59
   Dual µC Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  59
   RXC_ Spread Tracking  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
   Changing the Clock Frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
   Fast Detection of Loss of Synchronization  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
   Providing a Frame Sync (Camera Applications) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
www.maximintegrated.com                                                                                                                                Maxim Integrated │ 3


MAX9291/MAX9293                                                                                                    3.12Gbps GMSL Serializers
                                                                                       for Coax or STP Output and HDMI Input
                                           TABLE OF CONTENTS (CONTINUED)
   Selection and Programming of the Device
   Addresses  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
       GMSL Registers Device Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
       HDMI Registers Device Address  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  60
   3-Level Configuration Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
   Configuration Blocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
   Compatibility with Other GMSL Devices . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
   HS/VS/DE Inversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
   WS/SCK Inversion . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
   Line-Fault Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
   Internal Input Pulldowns . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
   Choosing I2C/UART Pullup Resistors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
   AC-Coupling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
   Selection of AC-Coupling Capacitors  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  61
   Power-Supply Circuits and Bypassing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
   Cables and Connectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
   Board Layout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  62
   ESD Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  63
Typical Application Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85
Chip Information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85
Package Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85
Revision History  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86
                                                                 LIST OF FIGURES
Figure 1. Serial Output Parameters  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 2. Output Waveforms at OUT+, OUT-  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 3. Single-Ended Output Template . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 4. Line-Fault Detector Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22
Figure 5. Worst-Case Pattern Input  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 6. I2C Timing Parameters  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
Figure 7. Differential Output Template  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 8. HDMI Receiver Input Skew Margin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 9. GPI-to-GPO Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 10. Serializer Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
www.maximintegrated.com                                                                                                                               Maxim Integrated │ 4


MAX9291/MAX9293                                                                                                  3.12Gbps GMSL Serializers
                                                                                    for Coax or STP Output and HDMI Input
                                              LIST OF FIGURES (CONTINUED)
Figure 11. Link Startup Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
Figure 12. Power-Up Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Figure 13. Input I2S Timing Parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Figure 14. 32-Bit Mode Serial Data Format  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Figure 15. High-Bandwidth Mode Serial Data Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Figure 17. 8-Channel TDM (24-Bit Samples, Padded with Zeros) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Figure 18. 6-Channel TDM (24-Bit Samples, No Padding)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Figure 16. Audio Channel Input Format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Figure 19. Stereo I2S (24-Bit Samples, Padded with Zeros)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Figure 20. Stereo I2S (16-Bit Samples, No Padding) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36
Figure 21. GMSL UART Protocol for Base Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Figure 22. GMSL UART Data Format for Base Mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Figure 23. Sync Byte (0x79) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Figure 25. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 0)  . . . . . . . . 38
Figure 24. ACK Byte (0xC3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
Figure 26. Format Conversion Between GMSL UART and I2C without Register Address (I2CMETHOD = 1) . . . . . . 39
Figure 27. START and STOP Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Figure 28. Bit Transfer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Figure 29. Acknowledge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Figure 30. Slave Address . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Figure 31. Format for I2C Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
Figure 32. Format for I2C Write to Multiple Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
Figure 33. Format for I2C Read  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
Figure 34. Coax Splitter Connection Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
Figure 35. Coax Connection Diagram  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Figure 36. State Diagram, CDS = Low (Display Applications) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Figure 37. State Diagram, CDS = High (Image Sensing) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Figure 38. Example Repeater Network—Three µCs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Figure 39. Human Body Model ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Figure 40. IEC 61000-4-2 Contact Discharge ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Figure 41. ISO 10605 Contact Discharge ESD Test Circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
www.maximintegrated.com                                                                                                                             Maxim Integrated │ 5


MAX9291/MAX9293                                                                                              3.12Gbps GMSL Serializers
                                                                                for Coax or STP Output and HDMI Input
                                                            LIST OF TABLES
Table 1. Device Address Defaults (Register 0x00, 0x01) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27
Table 2. GMSL Equivalent Input Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28
Table 3. Data-Rate Selection Table  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
Table 4. RGB/YUV Input Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Table 5. Maximum Audio WS Frequency (kHz) for Various RXC_ Frequencies . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Table 6. Packet Header Infoframe  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Table 7. Channel Allocation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
Table 8. Channel Allocation Label ID . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
Table 9. I2C Bit Rate Ranges . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Table 10. TP/COAX Drive Current (400mV Output Drive Levels) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Table 11. Output Spread . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
Table 12. Spread Limitations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
Table 13. Modulation Coefficients and Maximum SDIV Settings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
Table 14. Reverse Control-Channel Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Table 15. Fast High-Immunity Mode Requirements . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
Table 16. Startup Procedure for Video-Display Applications (CDS = Low, See Figure 36) . . . . . . . . . . . . . . . . . . . . . 48
Table 17. Startup Procedure for Image-Sensing Applications (CDS = High, See Figure 37)  . . . . . . . . . . . . . . . . . . . 49
Table 18. Startup, HDCP Authentication, and Normal Operation (Deserializer is Not a Repeater)—First Part
          of the HDCP Authentication Protocol  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Table 19. Link Integrity Check (Normal)—Performed Every 128 Frames After Encryption is Enabled . . . . . . . . . . . . 54
Table 20. Optional Enhanced Link Integrity Check—Performed Every 16 Frames After Encryption is Enabled  . . . . 55
Table 21. HDCP Authentication and Normal Operation (Two Repeaters)—First and Second Parts
          of the HDCP Authentication Protocol  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Table 22. MAX9291/MAX9293 Feature Compatibility  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Table 23. Line-Fault Mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59
Table 23A. Additional Supply Current from HDCP (MAX9293 Only) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
Table 24. Suggested Connectors and Cables for GMSL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
Table 25. Register Table Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Table 26. GMSL Register Table  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
Table 28. HDMI Audio Register Table (I2C Address 0x10) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75
Table 29. HDMI PWD Register Table (I2C Address 0x30) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76
Table 30. HDMI Depacketization Register Table (I2C Address 0x4E) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
Table 31. HDMI Always On (AON) Register Table (I2C Address 0x60 or 0x62)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79
Table 32. HDMI PHY Register Table (I2C Address 0x64 or 0x62) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
Table 33. HDMI Video Register Table (I2C Address 0xA0)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82
Table 34. HDMI MHL Register Table (I2C Address 0xF0)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83
Table 35. HDMI EDID Register Table (GMSL I2C Address 0xFE, DDC I2C Address 0xA0) . . . . . . . . . . . . . . . . . . . . 83
www.maximintegrated.com                                                                                                                         Maxim Integrated │ 6


MAX9291/MAX9293                                                                                                                3.12Gbps GMSL Serializers
                                                                                                   for Coax or STP Output and HDMI Input
Absolute Maximum Ratings (Note 1)
AVDD to EP...........................................................-0.5V      to +1.9V              All Other Pins to EP......................... -0.5V to + (VIOVDD + 0.5V)
DVDD to EP..........................................................-0.5V       to +1.9V              OUT+, OUT- Short Circuit to Ground or Supply........Continuous
RVDD to EP..........................................................-0.5V       to +1.9V              Continuous Power Dissipation (TA = +70°C)
IOVDD to EP.........................................................-0.5V       to +3.9V                  TQFN/SWTQFN......................................... derate 47.6mW/°C
HVDD to EP..........................................................-0.5V       to +3.9V                  above +70°C)..........................................................3809.5mW
PLLVDD to EP.......................................................-0.5V        to +3.9V              Junction Temperature.......................................................+150°C
XVDD to EP...........................................................-0.5V      to +3.9V              Storage Temperature Range..............................-65ºC to +150°C
RX_, RXC_ to EP..................................................-0.5V          to +3.9V              Lead Temperature (soldering, 10s).................................. +300°C
LMN_ to EP (15mA current limit)..........................-0.5V                  to +3.9V              Soldering Temperature (reflow)........................................+260°C
OUT+, OUT- to EP................................................-0.5V           to +1.9V
Note 1: EP connected to PCB ground.
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these
or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
device reliability.
Package Thermal Characteristics (Note 2)
TQFN/SWTQFN
    Junction-to-Ambient Thermal Resistance (θJA)...........21°C/W
    Junction-to-Case Thermal Resistance (θJC)..................1°C/W
Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer
             board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.
DC Electrical Characteristics
(VRVDD = VDVDD = VAVDD = 1.7V to 1.9V, VHVDD = 3.135V to 3.465V, VIOVDD = 1.7V to 3.6V, VPLLVDD = VXVDD = 3.0V to 3.6V, RL
= 100Ω ±1% (differential), RL = 50Ω ± 1% (single-ended), EP connected to PCV PCB ground, TA = -40°C to +105°C, unless otherwise
noted. Typical values are at VRVDD = VDVDD = VAVDD = VIOVDD = 1.8V, VHVDD = VPLLVDD = VXVDD = 3.3V, TA = +25°C.)
                    PARAMETER                            SYMBOL                           CONDITIONS                                MIN            TYP              MAX            UNITS
  TWO-LEVEL INPUTS (HSPD, I2CSEL, PWDN, CDS, MS, AUTOS, CX/TP, SD, SCK, WS, CNTL1, CNTL2, SSEN, DRS, HIM)
                                                                                                                                   0.65 x
  High-Level Input Voltage                                   VIH1                                                                                                                     V
                                                                                                                                 VIOVDD
                                                                                                                                                                    0.35 x
  Low-Level Input Voltage                                    VIL1                                                                                                                     V
                                                                                                                                                                  VIOVDD
  Input Current                                               IIN1          VIN = 0 to VIOVDD                                        -20                             +20             µA
  THREE-LEVEL INPUTS (ADD0, ADD1, BWS)
                                                                                                                                    0.7 x
  High-Level Input Voltage                                   VIH2                                                                                                                     V
                                                                                                                                 VIOVDD
                                                                                                                                                                     0.3 x
  Low-Level Input Voltage                                    VIL2                                                                                                                     V
                                                                                                                                                                  VIOVDD
  Mid-Level Input Current                                    IINM           (Note 3)                                                 -10                             +10             µA
  Input Current                                               IIN2                                                                  -150                            +150             µA
www.maximintegrated.com                                                                                                                                           Maxim Integrated │ 7


MAX9291/MAX9293                                                                    3.12Gbps GMSL Serializers
                                                                  for Coax or STP Output and HDMI Input
DC Electrical Characteristics (continued)
(VRVDD = VDVDD = VAVDD = 1.7V to 1.9V, VHVDD = 3.135V to 3.465V, VIOVDD = 1.7V to 3.6V, VPLLVDD = VXVDD = 3.0V to 3.6V, RL
= 100Ω ±1% (differential), RL = 50Ω ± 1% (single-ended), EP connected to PCV PCB ground, TA = -40°C to +105°C, unless otherwise
noted. Typical values are at VRVDD = VDVDD = VAVDD = VIOVDD = 1.8V, VHVDD = VPLLVDD = VXVDD = 3.3V, TA = +25°C.)
             PARAMETER                 SYMBOL                CONDITIONS               MIN        TYP        MAX        UNITS
 HOT-PLUG DETECT OUTPUT (HPD)
                                                                                    VHVDD -
 High-Level Output Voltage               VOH1       IOH = -2mA                                                            V
                                                                                       0.2
 Low-Level Output Voltage                VOL1       IOL = 2mA                                                0.2          V
 Output Short-Circuit Current            IOS1       VO = 0V                             16         35         64         mA
 SINGLE-ENDED OUTPUTS (GPO, SD, SCK, WS, INTOUT)
                                                                                    VIOVDD
 High-Level Output Voltage               VOH2       IOH = -2mA                                                            V
                                                                                      - 0.2
 Low-Level Output Voltage                VOL2       IOL = 2mA                                                0.2          V
                                                               VIOVDD =
                                                                                        16         35         64
                                                               3.0V to 3.6V
 Output Short-Circuit Current            IOS2       VO = 0V                                                              mA
                                                               VIOVDD =
                                                                                         3         12         21
                                                               1.7V to 1.9V
 OPEN-DRAIN INPUT/OUTPUTS (RX/SDA, TX/SCL, DDCSDA, DDCSCL, LFLT)
                                                                                     0.7 x
 High-Level Input Voltage                VIH3                                                                             V
                                                                                    VIOVDD
                                                                                                            0.3 x
 Low-Level Input Voltage                  VIL3                                                                            V
                                                                                                           VIOVDD
                                                               RX/SDA, TX/SCL,
                                                                                      -110                     5
 Input Current                            IIN3      (Note 4)   DDCSDA, DDCSCL                                            µA
                                                               LFLT                    -80                     5
                                                               VIOVDD = 1.7V to
                                                                                                             0.4
                                                    IOL =      1.9V
 Low-Level Output Voltage                VOL3                                                                             V
                                                    3mA        VIOVDD = 3.0V to
                                                                                                             0.3
                                                               3.6V
 Capacitance                               Ci       Each pin (Note 5)                                         10         pF
 GMSL DIFFERENTIAL OUTPUTS (OUT+, OUT-)
                                                    Pre/deemphasis off                300         400        500
 Differential Output Voltage              VOD       3.3dB preemphasis (Note 5)        350                    610         mV
                                                    3.3dB deemphasis                  240                    425
 Change in VOD Between                              Preemphasis off and
                                         ∆VOD                                                                 25         mV
 Complimentary Output States                        deemphasis only
 Output Offset Voltage (VOUT+ +
                                          VOS       Preemphasis off                    1.1        1.4       1.56          V
 VOUT-)/2 = VOS
www.maximintegrated.com                                                                                    Maxim Integrated │ 8


MAX9291/MAX9293                                                                    3.12Gbps GMSL Serializers
                                                                  for Coax or STP Output and HDMI Input
DC Electrical Characteristics (continued)
(VRVDD = VDVDD = VAVDD = 1.7V to 1.9V, VHVDD = 3.135V to 3.465V, VIOVDD = 1.7V to 3.6V, VPLLVDD = VXVDD = 3.0V to 3.6V, RL
= 100Ω ±1% (differential), RL = 50Ω ± 1% (single-ended), EP connected to PCV PCB ground, TA = -40°C to +105°C, unless otherwise
noted. Typical values are at VRVDD = VDVDD = VAVDD = VIOVDD = 1.8V, VHVDD = VPLLVDD = VXVDD = 3.3V, TA = +25°C.)
             PARAMETER                 SYMBOL                CONDITIONS               MIN        TYP        MAX        UNITS
 Change in VOS Between
                                         ∆VOS                                                                 25         mV
 Complimentary Output States
                                                    VOUT+ or VOUT- = 0V               -62
 Output Short-Circuit Current             IOS                                                                            mA
                                                    VOUT+ or VOUT- = 1.9V                                     25
 Magnitude of Differential Output
                                         IOSD       VOD = 0V                                                  25         mA
 Short-Circuit Current
 Output Termination Resistance
                                          RO        From OUT+ or OUT- to VAVDD         45          54         63         Ω
 (Internal)
 REVERSE CONTROL-CHANNEL RECEIVER (Internally Connected to OUT+, OUT-)
                                                    Legacy                                                    27
 High Switching Threshold                VCHR                                                                            mV
                                                    High-immunity                                             40
                                                    Legacy                            -27
 Low Switching Threshold                 VCLR                                                                            mV
                                                    High-immunity                     -40
 GMSL SINGLE-ENDED OUTPUTS (OUT+, OUT-)
                                                    Pre/deemphasis off                375         500        625
 Single-Ended Output Voltage             VOUT       3.3dB preemphasis (Note 5)        435                    765         mV
                                                    3.3dB deemphasis                  300                    535
                                                    VOUT+ or VOUT- = 0V               -69
 Output Short-Circuit Current             IOS                                                                            mA
                                                    VOUT+ or VOUT- = 1.9V                                     32
 Output Termination Resistance
                                          RO        From OUT+ or OUT- to VAVDD         45          54         63         Ω
 (Internal)
 LINE-FAULT DETECTION INPUTS (LMN0, LMN1)
 Short-to-GND Threshold                   VTG                                                                0.3          V
 Normal Thresholds                        VTN                                         0.57                  1.07          V
 Open Thresholds                          VTO                                         1.45               VIO + 0.06       V
 Open Input Voltage                       VIO                                         1.47                  1.75          V
 Short-to-Battery Threshold               VTE                                         2.47                                V
 HDMI DIFFERENTIAL INPUTS (RX_, RXC_)
 Input Differential Voltage Level       VIDIFF1     (Note 5)                          150                   1200       mVP-P
www.maximintegrated.com                                                                                    Maxim Integrated │ 9


MAX9291/MAX9293                                                                       3.12Gbps GMSL Serializers
                                                                   for Coax or STP Output and HDMI Input
DC Electrical Characteristics (continued)
(VRVDD = VDVDD = VAVDD = 1.7V to 1.9V, VHVDD = 3.135V to 3.465V, VIOVDD = 1.7V to 3.6V, VPLLVDD = VXVDD = 3.0V to 3.6V, RL
= 100Ω ±1% (differential), RL = 50Ω ± 1% (single-ended), EP connected to PCV PCB ground, TA = -40°C to +105°C, unless otherwise
noted. Typical values are at VRVDD = VDVDD = VAVDD = VIOVDD = 1.8V, VHVDD = VPLLVDD = VXVDD = 3.3V, TA = +25°C.)
             PARAMETER                 SYMBOL                 CONDITIONS                MIN      TYP        MAX        UNITS
 Differential Voltage Level             VDIFFD      Source disabled or disconnected     -10                   10         mV
                                                                                      VHVDD -              VHVDD -
                                                    DC-coupled (Note 5)
                                                                                        300                  37.5
 Input Common-Mode Voltage               VICM                                                                            mV
                                                                                       VHVDD               VHVDD
                                                    AC-coupled (Note 5)
                                                                                        - 10                 + 10
                                                                      TERM_CNTL =
                                                    Each pin to                          49       55          61
                                                                      ‘010’ (default)
 Termination Resistance                    RT       VHVDD                                                                Ω
                                                    (Note 5)          TERM_CNTL =
                                                                                         44       50          56
                                                                      ‘011’
 CRYSTAL OSCILLATOR (X1, X2)
                                                    Fundamental mode only;
 Frequency                                                                                        27                    MHz
                                                    includes crystal tolerance
 Input Capacitance                     CX1, CX2     Each pin                                       4                     pF
 Load Capacitance                      CL1, CL2     XTAL property                                 18                     pF
 OSCILLATOR INPUT (X1)
                                                                                       0.70 x
 High-Level Input Voltage                VIHX       X1 as frequency Input                                                 V
                                                                                       VXVDD
                                                                                                            0.30 x
 Low-Level Input Voltage                  VILX      X1 as frequency Input                                                 V
                                                                                                           VXVDD
 Input Current                            IINX      VIN = 0 to VXVDD                     -5                   +5         µA
 Input Frequency Range                              X1 as frequency Input (Note 5)       26                  28.5       MHz
www.maximintegrated.com                                                                                   Maxim Integrated │ 10


MAX9291/MAX9293                                                                    3.12Gbps GMSL Serializers
                                                                 for Coax or STP Output and HDMI Input
DC Electrical Characteristics (continued)
(VRVDD = VDVDD = VAVDD = 1.7V to 1.9V, VHVDD = 3.135V to 3.465V, VIOVDD = 1.7V to 3.6V, VPLLVDD = VXVDD = 3.0V to 3.6V, RL
= 100Ω ±1% (differential), RL = 50Ω ± 1% (single-ended), EP connected to PCV PCB ground, TA = -40°C to +105°C, unless otherwise
noted. Typical values are at VRVDD = VDVDD = VAVDD = VIOVDD = 1.8V, VHVDD = VPLLVDD = VXVDD = 3.3V, TA = +25°C.)
            PARAMETER                  SYMBOL                CONDITIONS               MIN        TYP        MAX        UNITS
 POWER SUPPLY
                                                                   HVDD                            46        61
                                                                   RVDD + AVDD
                                                                                                  172       237
                                                                   + DVDD
                                                    fRXC_ =        PLLVDD +
                                                                                                   11        16
                                                    25MHz          XVDD
                                                    BWS = high
                                                                   IOVDD
                                                                                                    2         2
                                                                   (3.0V to 3.6V)
                                                                   IOVDD
                                                                                                  0.5        0.6
                                                                   (1.7V to 1.9)
                                                                   HVDD                            46        61
                                                                   RVDD + AVDD
                                                                                                  297       425
                                                                   + DVDD
                                                    fRXC_ =        PLLVDD +
                                                                                                   11        16
                                                    78MHz          XVDD
                                                    BWS = high
                                                                   IOVDD
                                                                                                    2         2
                                                                   (3.0V to 3.6V)
                                                                   IOVDD
                                                                                                  0.5        0.6
 Worst-Case Pattern Supply                                         (1.7V to 1.9)
                                        IWCS2                                                                            mA
 Current, DRS = low) (Notes 6, 7)                                  HVDD                            46        61
                                                                   RVDD + AVDD
                                                                                                  195       275
                                                                   + DVDD
                                                    fRXC_ =        PLLVDD +
                                                                                                   11        16
                                                    36.66MHz       XVDD
                                                    BWS = open
                                                                   IOVDD
                                                                                                    2         2
                                                                   (3.0V to 3.6V)
                                                                   IOVDD
                                                                                                  0.5        0.6
                                                                   (1.7V to 1.9)
                                                                   HVDD                            46        61
                                                                   RVDD + AVDD
                                                                                                  347       500
                                                                   + DVDD
                                                    fRXC_ =        PLLVDD +
                                                                                                   11        16
                                                    104MHz         XVDD
                                                    BWS = open
                                                                   IOVDD
                                                                                                    2         2
                                                                   (3.0V to 3.6V)
                                                                   IOVDD
                                                                                                  0.5        0.6
                                                                   (1.7V to 1.9)
www.maximintegrated.com                                                                                   Maxim Integrated │ 11


MAX9291/MAX9293                                                                      3.12Gbps GMSL Serializers
                                                                   for Coax or STP Output and HDMI Input
DC Electrical Characteristics (continued)
(VRVDD = VDVDD = VAVDD = 1.7V to 1.9V, VHVDD = 3.135V to 3.465V, VIOVDD = 1.7V to 3.6V, VPLLVDD = VXVDD = 3.0V to 3.6V, RL
= 100Ω ±1% (differential), RL = 50Ω ± 1% (single-ended), EP connected to PCV PCB ground, TA = -40°C to +105°C, unless otherwise
noted. Typical values are at VRVDD = VDVDD = VAVDD = VIOVDD = 1.8V, VHVDD = VPLLVDD = VXVDD = 3.3V, TA = +25°C.)
            PARAMETER                  SYMBOL                 CONDITIONS               MIN       TYP        MAX        UNITS
 Sleep-Mode Supply Current                ICCS      Single wake-up receiver enabled                           2          mA
 Power-Down Supply Current                ICCZ      PWDN = EP                                                 2          mA
 ESD PROTECTION
                                                    Human Body Model,
                                                                                                   ±8
                                                    RD = 1.5kΩ, CS = 100pF
                                                    IEC 61000-4-2,     Contact
                                                                                                   ±8
                                                    RD = 330Ω, CS      discharge
 OUT+, OUT- (Pin to EP)                   VESD      = 150pF                                                              kV
                                                                       Air discharge              ±12
                                                    ISO 10605, RD      Contact
                                                                                                  ±10
                                                    = 2kΩ, CS =        discharge
                                                    330pF              Air discharge              ±25
                                                    Human Body Model,
                                                                                                   ±4                    kV
 All Other Pins (to EP or Supply)         VESD      RD = 1.5kΩ, CS = 100pF
                                                    Machine Model                                ±250                     V
                                                    Human Body Model,
 All Other Pins (to All Other Pins)       VESD                                                   ±2.5                    kV
                                                    RD = 1.5kΩ, CS = 100pF
AC Electrical Characteristics
(VRVDD =VDVDD = VAVDD = 1.7V to 1.9V, VHVDD = 3.135V to 3.465V, VIOVDD = 1.7V to 3.6V, VPLLVDD = VXVDD = 3.0V to 3.6V, RL
= 100Ω ±1% (differential), RL = 50Ω ±1% (single-ended), EP connected to PCV PCB ground, TA = -40°C to +105°C, unless otherwise
noted. Typical values are at VRVDD = VDVDD = VAVDD = VIOVDD = 1.8V, VHVDD = VPLLVDD = VXVDD = 3.3V, TA = +25°C.)
            PARAMETER                   SYMBOL                 CONDITIONS               MIN       TYP       MAX        UNITS
 OPEN-DRAIN OUTPUTS (RX/SDA, TX/SCL)
                                                     0.3 x VIOVDD to 0.7 x VIOVDD,
 Output Rise Time                           tR       CL = 10pF to 100pF, 1kΩ pullup      20                  150         ns
                                                     to VIOVDD
                                                     0.7 x VIOVDD to 0.3 x VIOVDD,
 Output Fall Time                            tF      CL = 10pF to 100pF, 1kΩ pullup      20                  150         ns
                                                     to VIOVDD
 I2C (SDA, SCL, DDCSDA, DDCSCL) (see Figure 6) (Note 8)
                                                                   Low range             9.6                 100
 SCL Clock Frequency                       fSCL                    Mid range           > 100                 400        kHz
                                                                   High range          > 400                1000
                                                                   Low                   4.0
 START Condition Hold Time               tHD:STA      fSCL range   Mid                   0.6                             µs
                                                                   High                 0.26
www.maximintegrated.com                                                                                   Maxim Integrated │ 12


MAX9291/MAX9293                                                                   3.12Gbps GMSL Serializers
                                                                 for Coax or STP Output and HDMI Input
AC Electrical Characteristics (continued)
(VRVDD =VDVDD = VAVDD = 1.7V to 1.9V, VHVDD = 3.135V to 3.465V, VIOVDD = 1.7V to 3.6V, VPLLVDD = VXVDD = 3.0V to 3.6V, RL
= 100Ω ±1% (differential), RL = 50Ω ±1% (single-ended), EP connected to PCV PCB ground, TA = -40°C to +105°C, unless otherwise
noted. Typical values are at VRVDD = VDVDD = VAVDD = VIOVDD = 1.8V, VHVDD = VPLLVDD = VXVDD = 3.3V, TA = +25°C.)
            PARAMETER                  SYMBOL                CONDITIONS               MIN        TYP       MAX        UNITS
                                                                 Low                   4.7
 Low Period of SCL Clock                  tLOW      fSCL range   Mid                   1.3                              µs
                                                                 High                  0.5
                                                                 Low                   4.0
 High Period of SCL Clock                tHIGH      fSCL range   Mid                   0.6                              µs
                                                                 High                 0.26
                                                                 Low                   4.7
 Repeated START Condition
                                        tSU:STA     fSCL range   Mid                   0.6                              µs
 Setup Time
                                                                 High                 0.26
                                                                 Low                    0
 Data Hold Time                         tHD:DAT     fSCL range   Mid                    0                               µs
                                                                 High                   0
                                                                 Low                  250
 Data Setup Time                        tSU:DAT     fSCL range   Mid                  100                               ns
                                                                 High                  50
                                                                 Low                   4.0
 Setup Time for STOP Condition          tSU:STO     fSCL range   Mid                   0.6                              µs
                                                                 High                 0.26
                                                                 Low                   4.7
 Bus Free Time                            tBUF      fSCL range   Mid                   1.3                              µs
                                                                 High                  0.5
                                                                 Low                                       3.45
 Data Valid Time                        tVD:DAT     fSCL range   Mid                                        0.9         µs
                                                                 High                                      0.45
                                                                 Low                                       3.45
 Data Valid Acknowledge Time            tVD:ACK     fSCL range   Mid                                        0.9         µs
                                                                 High                                      0.45
                                                                 Low                                         50
 Pulse Width of Spikes Suppressed          tSP      fSCL range   Mid                                         50         ns
                                                                 High                                        50
 Capacitive Load Each Bus Line             CB                                                               100         pF
 SINGLE-ENDED OUTPUTS (GPO, SD, SCK, WS, INTOUT)
                                                   20% to        VIOVDD = 1.7V to
                                                                                       0.5                  3.6
                                                   80%, CL =     1.9V
 Rise-and-Fall Time                       tR, tF                                                                        ns
                                                   10pF          VIOVDD = 3.0 to
                                                   (Note 5)                            0.3                  2.2
                                                                 3.6V
www.maximintegrated.com                                                                                  Maxim Integrated │ 13


MAX9291/MAX9293                                                                     3.12Gbps GMSL Serializers
                                                                  for Coax or STP Output and HDMI Input
AC Electrical Characteristics (continued)
(VRVDD =VDVDD = VAVDD = 1.7V to 1.9V, VHVDD = 3.135V to 3.465V, VIOVDD = 1.7V to 3.6V, VPLLVDD = VXVDD = 3.0V to 3.6V, RL
= 100Ω ±1% (differential), RL = 50Ω ±1% (single-ended), EP connected to PCV PCB ground, TA = -40°C to +105°C, unless otherwise
noted. Typical values are at VRVDD = VDVDD = VAVDD = VIOVDD = 1.8V, VHVDD = VPLLVDD = VXVDD = 3.3V, TA = +25°C.)
             PARAMETER                 SYMBOL                CONDITIONS                MIN       TYP        MAX       UNITS
 GMSL DIFFERENTIAL OUTPUTS (OUT+, OUT-)
                                                   20% to 80%, VOD ≥ 400mV,
 Rise-and-Fall Time                       tR, tF   RL = 100Ω, serial bit rate =                   90      160           ps
                                                   3.12Gbps (Note 5)
                                                   3.12Gbps PRBS, measured
 Total Serial Output Jitter              tTSOJ1    at VOD = 0V, pre/deemphasis                   0.25                   UI
                                                   disabled
                                                   3.12Gbps PRBS, measured
 Deterministic Serial Output Jitter     tDSOJ2     at VOD = 0V, pre/deemphasis                   0.15                   UI
                                                   disabled
 GMSL SINGLE-ENDED OUTPUT (OUT+ or OUT-)
                                                   20% to 80%, VO ≥ 500mV,
 Rise-and-Fall Time                       tR, tF   RL = 50Ω, serial bit rate =                    90         160        ps
                                                   3.12Gbps (Note 5)
                                                   3.12Gbps PRBS, measured at
 Total Serial Output Jitter              tTSOJ1                                                  0.25                   UI
                                                   VO/2, pre/deemphasis disabled
                                                   3.12Gbps PRBS, measured at
 Deterministic Serial Output Jitter     tDSOJ2                                                   0.15                   UI
                                                   VO/2, pre/deemphasis disabled
 HDMI DIFFERENTIAL INPUTS (RX_ _, RXC_) (Note 5)
 Input Differential Voltage Level       VIDIFF2    .                                   150                  1560      mVP-P
 Intra-Pair Skew                        tSKEW1                                                           0.4 x tBIT     ns
                                                                                                            0.2 x
 Inter-Pair Skew                        tSKEW2                                                            tCHAR +       ns
                                                                                                            1.78
                                                   BWS = high, DRS = low                25                    78
 Clock Frequency                           fRxC    BWS = open, DRS = low              36.6                   104       MHz
                                                   BWS = open, DRS bit = high           25                    52
 TMDS Clock-Jitter Tolerance            tJTMDS     Relative to ideal recovery clock                      0.3 x tBIT     ns
                                                                      VICM within
                                                   TDR rise time      VICM2 range,
 Termination Impedance                  ZTERM      ≤ 200ps, 10%       AC-coupled,       65       100         135        Ω
                                                   to 90%             VHVDD ±10mV
                                                                      (Note 9)
 GENERAL TIMING
                                                   Deserializer GPI to MAX9291/
 GPI-to-GPO Delay                         tGPIO                                                              350        µs
                                                   MAX9293 GPO
www.maximintegrated.com                                                                                  Maxim Integrated │ 14


MAX9291/MAX9293                                                                         3.12Gbps GMSL Serializers
                                                                      for Coax or STP Output and HDMI Input
AC Electrical Characteristics (continued)
(VRVDD =VDVDD = VAVDD = 1.7V to 1.9V, VHVDD = 3.135V to 3.465V, VIOVDD = 1.7V to 3.6V, VPLLVDD = VXVDD = 3.0V to 3.6V, RL
= 100Ω ±1% (differential), RL = 50Ω ±1% (single-ended), EP connected to PCV PCB ground, TA = -40°C to +105°C, unless otherwise
noted. Typical values are at VRVDD = VDVDD = VAVDD = VIOVDD = 1.8V, VHVDD = VPLLVDD = VXVDD = 3.3V, TA = +25°C.)
             PARAMETER                   SYMBOL                   CONDITIONS                  MIN        TYP        MAX       UNITS
                                                                      Spread spectrum
                                                                                               83                    174
                                                        (Notes 5,     enabled
 Device Delay                                 tSD                                                                               Bits
                                                        10)           Spread spectrum
                                                                                               99                    126
                                                                      disabled
 Link Start Time                            tLOCK       PLLs locked                                                  3.5        ms
 Power-Up Time                                tPU                                                                      8        ms
 I2S/TDM
 WS Frequency                                 fWS                                               8                    192       kHz
 Sample Word Length                          nWS                                                8                     32        Bits
                                                                                            (8 x 8)                (192 x
 SCK Frequency                               fSCK       fSCK = fWS x nWS x (2 or 8)                                            kHz
                                                                                               x2                 32) x 8
                                                                                             0.35 x
 SCK Clock High Time                          tHC       VSCK ≥ VIH, tSCK = 1/fSCK                                               ns
                                                                                              tSCK
                                                                                             0.35 x
 SCK Clock Low Time                            tLC      VSCK ≤ VIL, tSCK = 1/fSCK                                               ns
                                                                                              tSCK
 SD, WS Setup Time                           tSET                                               2                               ns
 SD, WS Hold Time                           tHOLD                                               2                               ns
Note 3: For mid-level, leave the input open. If driven, put driver in high impedance with high-impedance leakage current ±10µA
         (max).
Note 4: IIN MIN due to voltage drop across the internal pullup resistor.
Note 5: Not production tested. Guaranteed by design.
Note 6: Typical values measured at VHVDD = VPLLVDD = VXVDD = 3.3V, VRVDD = VAVDD = VDVDD = VIOVDD = 1.8V.
Note 7: HDCP not enabled (MAX9293 only).
Note 8: DDCSDA and DDCSCL specified for operation in 100kHz (low range) only. Characterized at 100kHz and 400kHz..
Note 9: A single excursion is permitted to 100Ω ±25% with duration less than 250ps.
Note 10: Measured in serial link bit times. Bit time = 1/(30 x fPCLKIN) for BWS = open. Bit time = 1/(40 x fPCLKIN) for BWS = high.
www.maximintegrated.com                                                                                          Maxim Integrated │ 15


MAX9291/MAX9293                                                                                                                                                                        3.12Gbps GMSL Serializers
                                                                                                                                                                           for Coax or STP Output and HDMI Input
Typical Operating Characteristics
(VRVDD = VDVDD = VAVDD = VIOVDD = 1.8V, VHVDD = VPLLVDD = VXVDD = 3.3V, TA = +25°C, unless otherwise noted.)
                                         SUPPLY CURRENT                                                                                                   SUPPLY CURRENT                                                                                                           SUPPLY CURRENT
                            vs. PIXEL CLOCK FREQUENCY (BWS = OPEN)                                                                            vs. PIXEL CLOCK FREQUENCY (BWS = HIGH)                                                                                  vs. PIXEL CLOCK FREQUENCY (BWS = OPEN)
                                                                                                  toc01                                                                                                                toc02                                                                                                 toc03
                      420                                                                                                               360                                                                                                                      400
                                  PRBS ON,                                                                                                          PRBS ON,
                                                                                                                                                   COAX MODE,                                                                                                                PRBS ON,                      ALL SPREAD
                      400        COAX MODE,                                     PE ON                                                                                                                                                                            380
                                                                                                                                        340          SS OFF,                                                                                                                COAX MODE,                       VALUES
                                   SS OFF,                                                                                                                                                                                                                                    PE OFF,
                      380                                                                                                                           HDCP OFF                                                                                                     360
                                  HDCP OFF                                                                                                                         PE ON                                                                                                     HDCP OFF
                      360                                                                                                               320
                                                                                                                                                                                                                                                                 340
SUPPLY CURRENT (mA)                                                                                               SUPPLY CURRENT (mA)                                                                                                      SUPPLY CURRENT (mA)
                      340
                                                                                                                                        300                                                                                                                      320
                      320
                                                                                                                                        280                                                                                                                      300
                      300
                                                                                                                                                                                                                                                                 280
                      280                                                                                                               260
                      260                                                                                                                                                                                                                                        260
                                                                                                                                        240
                      240                                                                                                                                                                                                                                        240
                                                                               PE OFF                                                                                       PE OFF
                      220                                                                                                               220                                                                                                                      220
                            15      30        45                         60          75     90      105                                       25             40        55            70                                    85                                          15         30         45       60        75      90     105
                                     PIXEL CLOCK FREQUENCY (MHz)                                                                                           PIXEL CLOCK FREQUENCY (MHz)                                                                                            PIXEL CLOCK FREQUENCY (MHz)
                                                                                            SUPPLY CURRENT
                                                                                vs. PIXEL CLOCK FREQUENCY (BWS = HIGH)                                                                                                      OUTPUT SPECTRUM vs. PIXEL CLOCK
                                                                                                                                                                                                                              FREQUENCY (VARIOUS SPREAD)
                                                                                                                                               toc04                                                                                                                                              toc05
                                                                         360                                                                                                                                         10
                                                                                      PRBS ON,
                                                                                                                                                                                                                                                                             fPCLKIN = 66.6MHz
                                                                                                                                                                                                                      0                 0%
                                                                         340         COAX MODE,                                                                                                                                                                                              0.5%
                                                                                       PE OFF,                                                                                                                       -10              SPREAD
                                                                                                ALL SPREAD                                                                                                                                                                                  SPREAD
                                                                                      HDCP OFF
                                                                                                                                                                                      OUTPUT POWER (dBm)
                                                                         320                      VALUES                                                                                                             -20
                                                   SUPPLY CURRENT (mA)
                                                                                                                                                                                                                     -30
                                                                         300
                                                                                                                                                                                                                     -40
                                                                         280                                                                                                                                         -50
                                                                                                                                                                                                                     -60
                                                                         260
                                                                                                                                                                                                                     -70
                                                                         240                                                                                                                                         -80                                          2% SPREAD
                                                                                                                                                                                                                     -90        1% SPREAD                                    4% SPREAD
                                                                         220
                                                                                                                                                                                                                    -100
                                                                                25           40           55                      70                 85
                                                                                                                                                                                                                           62    63   64            65           66     67    68       69    70   71
                                                                                          PIXEL CLOCK FREQUENCY (MHz)
                                                                                                                                                                                                                                   PIXEL CLOCK FREQUENCY (MHz)
                                                                                 OUTPUT SPECTRUM vs. PIXEL CLOCK                                                                                                           MAXIMUM PIXEL CLOCK FREQUENCY
                                                                                   FREQUENCY (VARIOUS SPREAD)                                                                                                              vs. COAX CABLE LENGTH (BER ≤ 10-10)
                                                                                                                                                   toc06                                                                                                                                           toc07
                                                                         10                                                                                                                                         120
                                                                                                               fPCLKIN = 33.3MHz
                                                                          0                  0%
                                                                                                                                         0.5%
                                                                                                                                                                                      PIXEL CLOCK FREQUENCY (MHz)
                                                                                           SPREAD                                                                                                                   100
                                                                         -10                                                            SPREAD
                                                   OUTPUT POWER (dBm)
                                                                         -20                                                                                                                                                     OPTIMUM PE/EQ
                                                                                                                                                                                                                     80
                                                                         -30                                                                                                                                                                                      NO PE/EQ
                                                                         -40                                                                                                                                         60
                                                                                                                                                                                                                                                                       NO PE, 10.7dB EQ
                                                                         -50
                                                                                                                                                                                                                     40
                                                                         -60
                                                                         -70                          2% SPREAD                                                                                                      20
                                                                         -80                                                                                                                                                    BER CAN BE AS LOW AS 10-12 FOR
                                                                                      1% SPREAD                4% SPREAD                                                                                                        CABLE LENGTHS LESS THAN 15m
                                                                         -90                                                                                                                                          0
                                                                               31.0 31.5 32.0 32.5 33.0 33.5 34.0 34.5 35.0 35.5                                                                                           0          5                          10          15             20         25
                                                                                          PIXEL CLOCK FREQUENCY (MHz)                                                                                                                            CABLE LENGTH (m)
www.maximintegrated.com                                                                                                                                                                                                                                                                              Maxim Integrated │ 16


MAX9291/MAX9293                                                                                          3.12Gbps GMSL Serializers
                                                                                             for Coax or STP Output and HDMI Input
Pin Configuration
                           TOP VIEW
                                           AVDD   DRS     GPO    LFLT   LMN0   AVDD   OUT+   OUT-   LMN1   SSEN   N.C.   TX/SCL   RX/SDA   DVDD
                                            42 41 40 39 38 37 36 35 34 33 32 31 30 29
                              IOVDD   43                                                                                                          28 IOVDD
                              RSVD    44                                                                                                          27 INTOUT
                              DVDD    45                                                                                                          26 CNTL2
                              ADD0    46                                                                                                          25 CNTL1
                              ADD1    47                                                                                                          24 DDCSCL
                               BWS    48                                                                                                          23 DDCSDA
                                                                                 MAX9291
                              PWDN    49                                         MAX9293                                                          22 WS
                               CDS    50                                                                                                          21 SCK
                                MS    51                                                                                                          20 SD
                             AUTOS    52                                                                                                          19 DVDD
                              DVDD    53                                                                                                          18 X2
                              AVDD    54                                                                                                          17 X1/OSC
                                                                                                                                  EP
                                HIM   55          +                                                                                               16 XVDD
                              CX/TP   56                                                                                                          15 PLLVDD
                                            1         2    3      4      5      6       7     8      9      10     11 12 13 14
                                           HSPD   HPD     HVDD   RXC-   RXC+   RX0-   RX0+   RX1-   RX1+   RX2-   RX2+   HVDD     I2CSEL   RVDD
                                                                          TQFN/SWTQFN
                                                                           (8mm x 8mm)
Pin Description
   PIN        NAME                                                                                          FUNCTION
                          HDMI Source Power-Detect Input. Internal pulldown to EP. Connect a voltage-divider to divide the 5V
    1          HSPD
                          HDMI voltage down to VIOVDD.
    2          HPD        HDMI Hot-Plug Detect Output
                          3.135V to 3.465V HDMI Input Termination Power Supply. Bypass HVDD to EP with 0.1μF and 0.001μF
  3, 12        HVDD
                          capacitors as close as possible to the device, with the smaller value capacitor closest to HVDD.
   4, 5     RXC-, RXC+    HDMI Clock Inputs with Internal 50Ω Termination to HVDD
  6–11      RX_-, RX_+    HDMI Data Inputs with Internal 50Ω Termination to HVDD
                          I2C Select. Control-channel interface protocol select input with internal pulldown to EP. Set I2CSEL
   13         I2CSEL      = high to select I2C-to-I2C interface. Set I2CSEL = low to select UART-to-UART or UART-to-I2C
                          interface.
                          1.8V HDMI Receiver Input Power Supply. Bypass RVDD to EP with 0.1μF and 0.001μF capacitors as
   14          RVDD
                          close as possible to the device, with the smaller value capacitor closest to RVDD.
                          3.3V PLL Power Supply. Bypass PLLVDD to EP with 0.1μF and 0.001μF capacitors as close as
   15         PLLVDD
                          possible to the device, with the smaller value capacitor closest to PLLVDD.
                          3.3V Crystal Oscillator Power Supply. Bypass XVDD to EP with 0.1μF and 0.001μF capacitors as
   16          XVDD
                          close as possible to the device, with the smaller value capacitor closest to XVDD.
   17         X1/OSC      Crystal/Oscillator Input. If crystal used, connect to one terminal of a 27MHz crystal.
www.maximintegrated.com                                                                                                                                       Maxim Integrated │ 17


MAX9291/MAX9293                                                                      3.12Gbps GMSL Serializers
                                                                 for Coax or STP Output and HDMI Input
Pin Description (continued)
   PIN         NAME                                                     FUNCTION
   18             X2    Crystal Input. Connect to one terminal of a 27MHz crystal.
 19, 29,                1.8V Digital Power Supply. Bypass DVDD to EP with 0.1μF and 0.001μF capacitors as close as
                DVDD
  45, 53                possible to the device, with the smaller value capacitor closest to DVDD.
                        I2S/TDM Serial-Data Input/Output, with Internal Pulldown to EP. Outputs HDMI audio data or accepts
   20            SD     external audio data (encrypted when HDCP is enabled). Disable I2S/TDM encoding to use SD as an
                        additional control/data input valid on the selected edge of the pixel clock.
                        I2S/TDM Serial-Clock Input/Output, with Internal Pulldown to EP. Outputs HDMI audio bit clock data or
   21            SCK
                        accepts external audio bit clock.
                        I2S/TDM Word-Select Input/Output, with Internal Pulldown to EP. Outputs HDMI audio word select
   22            WS
                        clock or accepts external audio word select clock.
                        DDC I2C Serial-Data Input/Output, with Internal 40kΩ Pullup to IOVDD. Used by the HDMI source to
   23        DDCSDA
                        read the EDID.
                        DDC I2C Serial-Clock Input/Output, with Internal 40kΩ Pullup to IOVDD. Used by the HDMI source to
   24        DDCSCL
                        read the EDID.
                        Control Input with Internal Pulldown to EP. Input data is latched every PCLK cycle (Figure 15).
   25          CNTL1    CNTL1 or the HDMI control signal is mapped to internal bit DIN27/CNTL1. CNTL1 not encrypted when
                        HDCP is on (MAX9293 only).
                        Control Input with Internal Pulldown to EP. Input data is latched every PCLK cycle (Figure 15).
   26          CNTL2    CNTL1 or the HDMI control signal is mapped to internal bit DIN28/CNTL2. CNTL2 not encrypted when
                        HDCP is on (MAX9293 only).
                        Interrupt Output. Indicates new data in the interrupt registers. INTOUT is reset when the interrupts are
   27         INTOUT
                        read.
                        I/O Supply Voltage. 1.8V to 3.3V Logic I/O Power Supply. Bypass IOVDD to EP with 0.1μF and
  28, 43       IOVDD    0.001μF capacitors as close as possible to the device with the smallest value capacitor closest to
                        IOVDD.
                        UART Receive/I2C Serial-Data Input/Output, with Internal 40kΩ Pullup to IOVDD. Function is
                        determined by the state of I2CSEL at power-up. RX/SDA has an open-drain driver and requires a
   30         RX/SDA    pullup resistor.
                        RX: Input of the serializer’s UART.
                        SDA: Data input/output of the serializer’s I2C master/slave.
                        UART Transmit/I2C Serial-Clock Input/Output, with Internal 40kΩ Pullup to IOVDD. Function is
                        determined by the state of I2CSEL at power-up. TX/SCL has an open-drain driver and requires a
   31         TX/SCL    pullup resistor.
                        TX: Output of the serializer’s UART.
                        SCL: Clock input/output of the serializer’s I2C master/slave.
   32            N.C.   Not Connected. Not internally connected.
                        Spread-Spectrum Enable Input with Internal Pulldown to EP. The state of SSEN latches upon
   33           SSEN    power-up or when resuming from power-down mode (PWDN = low). Set SSEN = high for ±0.5%
                        spread spectrum on the serial link. Set SSEN = low to use the serial link without spread spectrum.
   34           LMN1    Line-Fault Monitor Input 1 (see Figure 4 for details)
   35           OUT-    Inverting Coax/Twisted-Pair Serial-Data Output
   36           OUT+    Noninverting Coax/Twisted-Pair Serial-Data Output
www.maximintegrated.com                                                                                    Maxim Integrated │ 18


MAX9291/MAX9293                                                                     3.12Gbps GMSL Serializers
                                                                 for Coax or STP Output and HDMI Input
Pin Description (continued)
  PIN          NAME                                                    FUNCTION
 37, 42,                1.8V Analog Power Supply. Bypass AVDD to EP with 0.1μF and 0.001μF capacitors as close as
               AVDD
   54                   possible to the device, with the smaller capacitor closest to AVDD.
   38          LMN0     Line-Fault Monitor Input 0 (see Figure 4 for details)
                        Active-Low Open-Drain Line-Fault Output. LFLT has a 60kΩ internal pullup to IOVDD. LFLT = low
   39           LFLT
                        indicates a line fault. LFLT is output high when PWDN = low.
                        General-Purpose Output. GPO is low after power-up or when PWDN is low. GPO follows the state of
   40           GPO
                        the GPI (or INT) input on the deserializer.
                        Data-Rate Select Input with Internal Pulldown to EP. Set DRS = low to select high data-rate mode. Set
   41           DRS
                        DRS = high to select low data-rate mode.
   44          RSVD     Reserved. Connect to IOVDD.
                        Three-Level Address Selection Input. The state of ADD0 latches at power-up or when resuming from
   46          ADD0     power-down mode (PWDN = low). Use a 6kΩ (max) pullup to IOVDD or a pulldown resistor for setting
                        to high or low. See Table 1 for details.
                        Three-Level Address Selection Input. The state of ADD1 latches at power-up or when resuming from
   47          ADD1     power-down mode (PWDN = low). Use a 6kΩ (max) pullup to IOVDD or a pulldown resistor for setting
                        to high or low. See Table 1 for details.
                        Three-Level Bus-Width Select Input. Set BWS to the same level on both sides of the serial link. Set
   48           BWS     BWS = high, with a 6kΩ (max) pullup to IOVDD, for 32-bit mode. Set BWS = open for high-bandwidth
                        mode. Do not set BWS = low.
                        Active-Low, Power-Down Input with Internal Pulldown to EP. Set PWDN low to enter power-down
   49          PWDN
                        mode to reduce power consumption.
                        Control Direction Selection with Internal Pulldown to EP. Set CDS = low when the control-channel
   50           CDS     master µC is connected to the MAX9291/MAX9293. Set CDS = high when the control-channel master
                        µC is connected to the deserializer.
                        Mode-Select Input with Internal Pulldown to EP. Set MS = low, to select base mode. MS sets the
   51            MS
                        control-link (see the Control Channel and Register Programming section).
                        Active-Low Auto-Start Input with Internal Pulldown to GND. Set AUTOS = high to disable serialization
   52         AUTOS     at power-up or when resuming from power-down mode (PWDN = low). Set AUTOS = low to enable
                        serialization and automatic PLL range selection power-up or when resuming from power-down mode.
                        High-Immunity Mode Input. Default HIGHIMM bit value is latched at power-up or when resuming from
   55           HIM     power-down mode (PWDN = low) and is active high. HIGHIMM can be programmed to a different
                        value after power-up. HIGHIMM in the deserializer must be set to the same value.
                        Coax/Twisted-Pair Input with Internal Pulldown to GND. Set CX/TP = low for twisted-pair cable drive
   56          CX/TP
                        (differential output). Set CX/TP = high for coax cable drive (single-ended output).
                        Exposed Pad. EP is internally connected to device ground. EP must be connected to the PCB ground
   —             EP
                        plane through an array of vias for proper thermal and electrical performance.
www.maximintegrated.com                                                                                     Maxim Integrated │ 19


MAX9291/MAX9293                                                                                                    3.12Gbps GMSL Serializers
                                                                                      for Coax or STP Output and HDMI Input
Functional Diagram
                                                    X1, X2                                                                                            LFLT
  HSPD              POWER-UP SENSE AND
                                                                                                   SSPLL
    HPD                HOT PLUG DETECT
                                                 AUDIO PLL
                                                                                                                              MAX9291                 LINE           LMN0
    RXC               PLL                                                                                                     MAX9293                FAULT
                                                                                                   CLKDIV                                           DETECT           LMN1
     RX0                                                          RGB                                                                                                CX/TP
                                                                                          RGB
                                                                                                   HDCP
                                                                                                 ENCRYPT*
                                                    HDCP                       VIDEO
                     TMDS          SERIAL TO      DECRYPT                                                                                                            OUT+
     RX1                                                           HS                     HS                                          PARALLEL
                   DECODE          PARALLEL          AND            VS                     VS                                         TO SERIAL    CML TX
                                                                               SYNC                                                                                   OUT-
                                                  CONTROL*         DE                     DE
                                                                  AUDIO
     RX2                                                        CNTL
                                                                                               HDCP      HDCP       SCRAMBLE/
                                                                                               KEYS*  CONTROL*       PARITY/
           EDID AND                                                            FIFO                                   8b/10b/
                                                                                        CNTL[2:1]                     9b/10b/
    DDC     HDCP                                                                                                                                RX
                                                                                          (4-CH)                     ENCODE
          REGISTERS                                                         CONTROL     CNTL[3:0]
                                  INFOFRAME                                   (9b10b)
                                                    HDCP                                 (9b10b)
                                  REGISTERS                                                                                            REVERSE
             HDMI                                   KEYS*                                           HDCP                               CONTROL
                                                                                         ACB
  INTOUT RECEIVER                                                            I2S/TDM                                                   CHANNEL
                                                                                                  ENCRYPT*
                                                                                         FCC                                                             MS, CDS
                                                                                                                                                                    ADD[1:0]
                                                                                                                                        CONTROL
                                                           MS,CDS
                                                                                                      UART/I2C
                                              CNTL0/MS,                                                                             PWDN BWS AUTOS    SSEN     DRS HIM
                                                                SD, SCK, WS                  GPO        TX/    RX/
                 *MAX9293 ONLY               CNTL1, CNTL2
                                                                                                        SCL   SDA
                                              CNTL3/CDS
www.maximintegrated.com                                                                                                                           Maxim Integrated │ 20


MAX9291/MAX9293                                                                        3.12Gbps GMSL Serializers
                                                           for Coax or STP Output and HDMI Input
                                                                               RL/2
                                                             OUT+
                                                                 VOD
                                                                                                        VOS
                                                              OUT-
                                                                               RL/2
                                                                                                    GND
                                                                                ((OUT+) + (OUT-))/2
       OUT-
                           VOS(-)                                    VOS(+)                                      VOS(-)
       OUT+
                                                             DVOS = |VOS(+) - VOS(-)|
                                                                   VOD(+)
                                                                                                                        VOD = 0V
                               VOD(-)                       DVOD = |VOD(+) - VOD(-)|                             VOD(-)
    (OUT+) - (OUT-)
Figure 1. Serial Output Parameters
                                          OUT+
                                      VOS                                       VOD(P)     VOD(D)
                                          OUT-
                                                     SERIAL-BIT
                                                        TIME
Figure 2. Output Waveforms at OUT+, OUT-
                                          OUT+  VO/2   VO             VO/2           VO
                                            OR
                                           OUT-
Figure 3. Single-Ended Output Template
www.maximintegrated.com                                                                                     Maxim Integrated │ 21


MAX9291/MAX9293                                                                 3.12Gbps GMSL Serializers
                                                          for Coax or STP Output and HDMI Input
                                                                                  1.8V
                                                                        45.3kΩ*          45.3kΩ*
                                                                      LMN0
                                        GMSL                          LMN1
                                      SERIALIZER
                                                 LMN0       GMSL        4.99kΩ*          4.99kΩ*
                                                          SERIALIZER
                                                                                              TWISTED PAIR
                                                                      OUT+
           OUTPUT
            LOGIC                                                     OUT-
            (OUT+)
                                                                                                         49.9kΩ*        49.9kΩ*
                                                                                     CONNECTORS
                                                                                  1.8V
   LFLT                               REFERENCE
                                       VOLTAGE
                                      GENERATOR
                                                                        45.3kΩ*
                                                                      LMN0
                                                 LMN1
                                                                                         49.9Ω*
                                                            GMSL        4.99kΩ*
           OUTPUT                                         SERIALIZER
            LOGIC                                                                             COAX
            (OUT-)                                                    OUT+
                                                                      OUT-
                                                                                                               49.9kΩ*
                                                                                          CONNECTORS
                                                                 LEAVE UNUSED LINE FAULT
                                                                   INPUT UNCONNECTED
                                                  *±1% TOLERANCE
Figure 4. Line-Fault Detector Circuit
www.maximintegrated.com                                                                                    Maxim Integrated │ 22


MAX9291/MAX9293                                                                                           3.12Gbps GMSL Serializers
                                                                                    for Coax or STP Output and HDMI Input
                                                                                            200 PCLK                                             200 PCLK
                                                                 2000 PCLK CYCLES            CYCLES                2000 PCLK CYCLES               CYCLES
         SIGNAL (NOTE 1)
                HS
   DIN_ (EVEN INPUTS)
    DIN_ (ODD INPUTS)
           PCLK
                 NOTE 1: GMSL DESERIALIZER OUTPUT SIGNAL.
                 NOTE 2: VS PERIOD IS 4750 PCLK CYCLES.
Figure 5. Worst-Case Pattern Input
                             START               BIT 7                                                                           STOP
                           CONDITION             MSB                 BIT 6                     BIT 0      ACKNOWLEDGE         CONDITION
   PROTOCOL
                              (S)                (A7)                (A6)                      (R/W)           (A)                (P)
                    tSU;STA                 tLOW     tHIGH
                                                                  1/fSCL
                                                                                                                                              VIOVDD x 0.7
          SCL
                                                                                                                                              VIOVDD x 0.3
                      tBUF                                                              tSP
                                                  tr       tf
                                                                                                                                                   VIOVDD x 0.7
          SDA
                                                                                                                                                   VIOVDD x 0.3
                                tHD;STA                       tSU;DAT       tHD;DAT                  tVD;DAT             tVD;ACK      tSU;STO
Figure 6. I2C Timing Parameters
www.maximintegrated.com                                                                                                                  Maxim Integrated │ 23


MAX9291/MAX9293                                                                                     3.12Gbps GMSL Serializers
                                                                           for Coax or STP Output and HDMI Input
                                  800mVP-P
                                                t TSOJ1                                               t TSOJ1
                                                    2                                                     2
Figure 7. Differential Output Template
                                                               IDEAL SERIAL-BIT TIME
                                                        tRSKM                        tRSKM
                                                                       IDEAL
                                                                   MIN       MAX
                                                                 INTERNAL STROBE
Figure 8. HDMI Receiver Input Skew Margin
                                                                                        VIH_MIN
                                   DESERIALIZER
                                       GPI
                                                VIL_MAX
                                                           tGPIO                      tGPIO
                                                                     VOH_MIN
                                    SERIALIZER
                                       GPO
                                                                                                VOL_MAX
Figure 9. GPI-to-GPO Delay
www.maximintegrated.com                                                                                        Maxim Integrated │ 24


MAX9291/MAX9293                                                                        3.12Gbps GMSL Serializers
                                                                for Coax or STP Output and HDMI Input
                                                                                        EXPANDED TIME SCALE
                      N-1    N                  N+1                                N+2                             N+3
   RXIN_+/RXIN_-
                                                                         N-1                                N
      OUT+/OUT-
                                                    tSD                                 FIRST BIT                         LAST BIT
Figure 10. Serializer Delay
                               RXC-
                               RXC+
                                                       tLOCK
                                                             500µs
                                   SERIAL LINK INACTIVE               SERIAL LINK ACTIVE
                                     REVERSE CONTROL        CHANNEL   REVERSE CONTROL
                                     CHANNEL ENABLED       DISABLED   CHANNEL ENABLED
                                                      PWDN MUST BE HIGH
Figure 11. Link Startup Time
www.maximintegrated.com                                                                                       Maxim Integrated │ 25


MAX9291/MAX9293                                                                    3.12Gbps GMSL Serializers
                                                                 for Coax or STP Output and HDMI Input
     RXC-
    RXC+
                     PWDN            VIH1
                                              tPU
                                          POWERED UP, SERIAL
                  POWERED DOWN                                                    POWERED UP, SERIAL LINK ACTIVE
                                             LINK INACTIVE
                                                                            500µs
                REVERSE CONTROL            REVERSE CONTROL             REVERSE CONTROL                  REVERSE CONTROL
                CHANNEL DISABLED           CHANNEL ENABLED             CHANNEL DISABLED                  CHANNEL ENABLED
Figure 12. Power-Up Delay
                                       WS
                                                    tHOLD   tSET                  tSCK
                                                                                       tLC
                                      SCK
                                                           tHOLD  tSET        tHC
                                 SD/CNTL0
Figure 13. Input I2S Timing Parameters
www.maximintegrated.com                                                                                       Maxim Integrated │ 26


MAX9291/MAX9293                                                                            3.12Gbps GMSL Serializers
                                                                       for Coax or STP Output and HDMI Input
Detailed Description                                                     The control channel enables a µC to program the
The MAX9291/MAX9293 serializers, when paired with the                    serializer and deserializer registers and program registers
MAX9276/MAX9280 deserializers, provide the full set of                   on peripherals. The control channel is also used to perform
operating features, but is backward compatible with the                  HDCP functions (MAX9281 only). The µC can be located at
MAX9249–MAX9270 family of Gigabit multimedia serial                      either end of the link, or when using two µCs, at both ends.
link (GMSL) devices, and has basic functionality when                    Two modes of control-channel operation are available.
paired with any GMSL device. The MAX9293 has high-                       Base mode uses either I2C or GMSL UART protocol, while
bandwidth digital content protection (HDCP), while the                   bypass mode uses a user-defined UART protocol. UART
MAX9291 does not.                                                        protocol allows full-duplex communication, while I2C allows
                                                                         half-duplex communication.
The serializers have a maximum serial-bit rate of 3.12Gbps
for up to 15m of cable and operate up to a maximum                       Spread spectrum is available to reduce EMI on the serial
output clock of 104MHz in 27-bit high-bandwidth mode,                    output. The serial output and HDMI input complies with
or 78MHz in 32-bit mode. This bit rate and output                        ISO 10605 and IEC 61000-4-2 ESD protection standards.
flexibility support a wide range of displays, from QVGA (320             Register Mapping
x 240) to 1920 x 720 and higher with 24-bit color, as well as
                                                                         Registers set the operating conditions of the serializers and
megapixel image sensors. An encoded audio channel
                                                                         are programmed using the control channel in base mode.
supports L-PCM I2S stereo and up to 8 channels of L-PCM
                                                                         The MAX9291/MAX9293 hold their own device address
in TDM mode. Sample rates of 32kHz to 192kHz are
                                                                         and the device address of the deserializer it is paired with.
supported with sample depth from 8 to 32 bits. Output
                                                                         Similarly, the deserializer holds its own device address
pre/deemphasis, combined with GMSL deserializer
                                                                         and the address of the MAX9291/MAX9293. Whenever
equalization, extends the cable length and enhances link
                                                                         a device address is changed be sure to write the new
reliability.
                                                                         address to both devices. The default device address of the
                                                                         deserializer is set by the ADD[1:0] inputs (see Table 1).
                                                                         Registers 0x00 and 0x01 hold the device addresses.
Table 1. Device Address Defaults (Register 0x00, 0x01)
            PIN                            DEVICE ADDRESS (BIN)                               SERIALIZER          DESERIALIZER
                                                                                         DEVICE ADDRESS          DEVICE ADDRESS
   ADD1         ADD0       D7     D6      D5     D4     D3      D2      D1       D0               (hex)                (hex)
    Low          Low        1      0       0      X*      0      0       0       R/W               80                    90
    Low         High        1      0       0      X*      0      1       0       R/W               84                    94
    Low         Open        1      0       0      X*      1      0       0       R/W               88                    98
    High         Low        1      1       0      X*      0      0       0       R/W               C0                   D0
    High        High        1      1       0      X*      0      1       0       R/W               C4                   D4
    High        Open        1      1       0      X*      1      0       0       R/W               C8                   D8
    Open         Low        0      1       0      X*      0      0       0       R/W               40                    50
    Open        High        0      1       0      X*      0      1       0       R/W               44                    54
    Open        Open        0      1       0      X*      1      0       0       R/W               48                    58
*X = 0 for the serializer address, X = 1 for the deserializer address.
www.maximintegrated.com                                                                                          Maxim Integrated │ 27


MAX9291/MAX9293                                                                                                             3.12Gbps GMSL Serializers
                                                                                                  for Coax or STP Output and HDMI Input
GMSL Input Bit Map                                                                                   Input data is scrambled and then 8b/10b coded (9b/10b
The input bit width depends on settings of the bus width                                             in high-bandwidth mode). The deserializer recovers the
(BWS) pin. Table 2 lists the bit map.                                                                embedded serial clock, then samples, decodes, and
                                                                                                     descrambles the data. In 32-bit mode, the first 29 bits
Serial Link Signaling and Data Format                                                                contain video data. In high-bandwidth mode, the first 24
The serializer uses differential CML signaling to drive                                              bits contain video data, or special control signal packets.
twisted-pair cable and single-ended CML to drive                                                     The last 3 bits contain the embedded audio channel, the
coaxial cable with programmable pre/deemphasis and                                                   embedded forward control channel, and the parity bit of
AC-coupling. The deserializer uses AC-coupling and                                                   the serial word (see Figure 14 and Figure 15).
programmable channel equalization.
Table 2. GMSL Equivalent Input Map
                                                                                                                         HIGH-BANDWIDTH                      32-BIT MODE
            SIGNAL                                            INPUT PIN/BIT POSITION
                                                                                                                         MODE (BWS = MID)                   (BWS = HIGH)
              R[5:0]                                                       DIN[5:0]                                                  Used                          Used
              G[5:0]                                                     DIN [11:6]                                                  Used                          Used
              B[5:0]                                                    DIN [17:12]                                                  Used                          Used
          HS, VS, DE                                      DIN18/HS, DIN19/VS, DIN20/DE                                              Used*                         Used*
              R[7:6]                                                    DIN [22:21]                                                  Used                          Used
              G[7:6]                                                    DIN [24:23]                                                  Used                          Used
              B[7:6]                                                    DIN [26:25]                                                  Used                          Used
           CNTL[2:1]                                                     CNTL[2:1]                                                Used*/**                        Used*
       CNTL3, CNTL0                                                   CNTL3, CNTL0                                                Used*/**                      Not used
            I2S/TDM                                                                                                                  Used                          Used
                                                                       WS, SCK, SD
        AUX SIGNAL                                                                                                                   Used                          Used
*Not encrypted when HDCP is enabled (MAX9293 only).
**See the High-Bandwidth Mode section for details on timing requirements.
                                                                                                                               AUX
                                                                                                                            CONTROL          I2S / TDM
                              RGB DATA                        CONTROL BITS                       RGB DATA                      BITS           AUDIO          UART/ I2C
   INPUT SIGNAL   R0      R1                       B5       HS     VS     DE     R6      R7     G6      G7     B6   B7
                                                          DIN18/ DIN19/ DIN20/                                            DIN27/ DIN28/                     RX/     TX/
      INPUT PIN  DIN0    DIN1                     DIN17                         DIN21   DIN22  DIN23   DIN24 DIN25 DIN26                 WS    SCK     SD
                                                            HS     VS     DE                                             CNTL1 CNTL2                        SDA     SCL
                                                                                                                                                             FORWARD     PACKET
                                                                                                                                          AUDIO ENCODE       CONTROL-    PARITY-
                                                                                                                                                            CHANNEL BIT CHECK BIT
    SERIAL DATA   D0      D1                       D17     D18     D19    D20    D21     D22    D23     D24   D25   D26    D27      D28 ACB    FCC     PCB
                                                                                       32 BITS
                MAX9293 NOTE: ONLY DIN[17:0], DIN[26:21] AND ACB HAVE HDCP ENCRYPTION.
Figure 14. 32-Bit Mode Serial Data Format
www.maximintegrated.com                                                                                                                                    Maxim Integrated │ 28


MAX9291/MAX9293                                                                                                          3.12Gbps GMSL Serializers
                                                                                             for Coax or STP Output and HDMI Input
                             RGB DATA                                  RGB DATA              I2S/TDM AUDIO     UART/I2C                  AUX CONTROL             CONTROL BITS
   INPUT SIGNAL   R0     R1                    B5      R6      R7     G6     G7  B6    B7                                                                      HS    VS     DE
                                                                                                              RX/    TX/            MS/ DIN27/ DIN28/ CDS/ DIN18/ DIN19/ DIN20/
      INPUT PIN  DIN0   DIN1                  DIN17 DIN21 DIN22 DIN23 DIN24 DIN25 DIN26    WS     SCK    SD
                                                                                                              SDA    SCL           CNTL0 CNTL1 CNTL2 CNTL3 HS        VS     DE
                                                                                                               FORWARD     PACKET
                                                                                            AUDIO ENCODE       CONTROL     PARITY            CONTROL SIGNAL ENCODING
                                                                                                             CHANNEL BIT CHECK BIT
    SERIAL DATA   D0     D1                    D17     D18    D19     D20   D21  D22   D23 ACB     FCC   PCB                                SPECIAL SERIAL DATA PACKET
                                                                27 BITS                                                                               27 BITS
                MAX9293 NOTE: ONLY DIN[17:0], DIN[26:21] AND ACB HAVE HDCP ENCRYPTION.
Figure 15. High-Bandwidth Mode Serial Data Format
Table 3. Data-Rate Selection Table
      DRS BIT SETTING                                         BWS PIN SETTING                                HDMI OUTPUT FREQUENCY RANGE* (MHz)
                                                         Mid (high bandwidth mode)                                                  36.66 to 104
        0 (high data rate)
                                                               High (32-bit mode)                                                    12.5 to 78
                                                                          Mid                                                      18.33 to 36.66
        1 (low data rate)
                                                                          High                                                      6.25 to 12.5
*HDMI output frequency can be 1x, 1/2x, or 1/4x the RXC_ clock frequency.
Data-Rate Selection                                                                             cycles. By default, CNTL[3:0] are sampled continuously
The RXC_ clock frequency is specified to be ≥ 25MHz,                                            when DE is low. CNTL[3:0] are sampled only on HS/VS
however, pixel repetition could divide the HDMI receiver                                        transitions when DE is high. If DE triggering of encoded
output frequency up to a factor of four. Set the DRS bit,                                       packets is not desired, set the serializer’s DISDETRIG
and BWS input according to the HDMI output frequency                                            = 0 and the CNTLTRIG bits to their desired value (reg-
range (Table 3). Set DRS = 1 for low data rate RXC_                                             ister 0x15) to change the CNTL triggering behavior.
frequency range. Set DRS = 0 for high data rate output                                          Set DETREN = 0 on the deserializer when DE is not
frequency range.                                                                                periodic.
High-Bandwidth Mode                                                                             Video Bit Mapping
Each serializer uses a 27-bit high-bandwidth mode to                                            HDMI video data is mapped to the equivalent input bits
support 24-bit RGB at 104MHz pixel clock. Set BWS =                                             shown in Table 4.
open in both the serializer and deserializer to use high-                                       Audio Channel
bandwidth mode. In high-bandwidth mode, the serial-                                             The audio channel supports 8kHz to 192kHz audio
izer encodes HS, VS, DE, and CNTL[3:0] to special                                               sampling rates and audio word lengths from 8 bits to 32 bits
packets. Packets are sent by replacing a pixel before                                           (2-channel I2S) or 64 to 256 bits (TDM64 to TDM256). The
the rising edge and after the falling edge of HS, VS, DE                                        audio bit clock (SCK) does not have to be synchronized
signals. However, for CNTL[3:0], which is not always                                            with RXC_. The serializer automatically encodes audio
continuously sampled, packets always replace a pixel                                            data into a single bit stream synchronous with RXC_. The
before the transition of the sampled CNTL[3:0]. Keep                                            deserializer decodes the audio stream and stores audio
HS, VS, and DE low pulse widths at least two pixel clock                                        words in a FIFO. Audio rate detection uses an internal
www.maximintegrated.com                                                                                                                                Maxim Integrated │ 29


MAX9291/MAX9293                                                                   3.12Gbps GMSL Serializers
                                                               for Coax or STP Output and HDMI Input
Table 4. RGB/YUV Input Map
    GMSL                         RGB888                                   YCBCR444
                                                                                                   YCBCR422
    INPUT           SELVESA = 1            SELVESA = 0         SELVESA = 1          SELVESA = 0   SELVESA = 03
    BITS1              (VESA)                 (oLDI2)             (VESA)                (oLDI2)
    DIN[0]               R[0]                   R[2]               CR[0]                  CR[2]      Cb/Cr [0]
    DIN[1]               R[1]                   R[3]               CR[1]                  CR[3]      Cb/Cr [1]
    DIN[2]               R[2]                   R[4]               CR[2]                  CR[4]      Cb/Cr [2]
    DIN[3]               R[3]                   R[5]               CR[3]                  CR[5]      Cb/Cr [3]
    DIN[4]               R[4]                   R[6]               CR[4]                  CR[6]      Cb/Cr [4]
    DIN[5]               R[5]                   R[7]               CR[5]                  CR[7]      Cb/Cr [5]
    DIN[6]               G[0]                   G[2]                Y[0]                   Y[2]      Cb/Cr [6]
    DIN[7]               G[1]                   G[3]                Y[1]                   Y[3]      Cb/Cr [7]
    DIN[8]               G[2]                   G[4]                Y[2]                   Y[4]        Y[0]
    DIN[9]               G[3]                   G[5]                Y[3]                   Y[5]        Y[1]
   DIN[10]               G[4]                   G[6]                Y[4]                   Y[6]        Y[2]
   DIN[11]               G[5]                   G[7]                Y[5]                   Y[7]        Y[3]
   DIN[12]               B[0]                   B[2]               CB[0]                  CB[2]        Y[4]
   DIN[13]               B[1]                   B[3]               CB[1]                  CB[3]        Y[5]
   DIN[14]               B[2]                   B[4]               CB[2]                  CB[4]        Y[6]
   DIN[15]               B[3]                   B[5]               CB[3]                  CB[5]        Y[7]
   DIN[16]               B[4]                   B[6]               CB[4]                  CB[6]         —
   DIN[17]               B[5]                   B[7]               CB[5]                  CB[7]         —
   DIN[18]               HS                     HS                  HS                     HS           HS
   DIN[19]               VS                     VS                  VS                     VS           VS
   DIN[20]               DE                     DE                  DE                     DE           DE
   DIN[21]               R[6]                   R[0]               CR[6]                  CR[0]         —
   DIN[22]               R[7]                   R[1]               CR[7]                  CR[1]         —
   DIN[23]               G[6]                   G[0]                Y[6]                   Y[0]         —
   DIN[24]               G[7]                   G[1]                Y[7]                   Y[1]         —
   DIN[25]               B[6]                   B[0]               CB[6]                  CB[0]         —
   DIN[26]               B[7]                   B[1]               CB[7]                  CB[1]         —
Note 1: Equivalent GMSL input bit. Refer to the MAX9276/MAX9280 IC data sheet for details.
Note 2: oLDI bit weights shown. oLDI bit names remain the same as SELVESA = 1.
Note 3: Do not use SELVESA = 1.
www.maximintegrated.com                                                                         Maxim Integrated │ 30


MAX9291/MAX9293                                                               3.12Gbps GMSL Serializers
                                                                  for Coax or STP Output and HDMI Input
oscillator to continuously determine the audio data rate               spectrum settings do not affect the I2S/TDM data rate or
and output the audio in I2S format. For audio output on the            WS clock frequency.
I2S/TDM pins, WS and SCK clocks can be driven by the
audio source or sink. The audio channel is enabled by                  Audio Channel from HDMI
default. When the audio channel is disabled, SD is treated             Audio from the HDMI source can be output from the
as an auxiliary control signal.                                        serializer, deserializer, or both. When the device uses the
                                                                       HDMI audio source, the output formats are the same as
Since the audio data sent through the serial link is
                                                                       the HDMI source.
synchronized with RXC_, low RXC_ frequencies limit the
maximum audio sampling rate. Table 5 lists the maximum                 Audio from the HDMI source is stored in a FIFO and
audio sampling rate for various RXC_ frequencies. Spread-              clocked out by a master clock. The master clock is
Table 5. Maximum Audio WS Frequency (kHz) for Various RXC_ Frequencies
 CHANNELS
                                                                 RXC_ FREQUENCY
            BITS PER                                              (DRS = 0*) (MHz)
            CHANNEL
                             12.5   15.0     16.6      20.0     25.0        30.0      35.0      40.0     45.0        50.0     100
                8             +      +         +        +         +           +        +         +         +          +        +
                16            +      +         +        +         +           +        +         +         +          +        +
                18        185.5      +         +        +         +           +        +         +         +          +        +
   2
                20        174.6      +         +        +         +           +        +         +         +          +        +
                24        152.2     182.7      +        +         +           +        +         +         +          +        +
                32        123.7     148.4    164.3      +         +           +        +         +         +          +        +
                8             +      +         +        +         +           +        +         +         +          +        +
                16        123.7     148.4    164.3      +         +           +        +         +         +          +        +
                18        112.0     134.4    148.8    179.2       +           +        +         +         +          +        +
   4
                20        104.2     125.0    138.3    166.7       +           +        +         +         +          +        +
                24           88.6   106.3    117.7    141.8     177.2         +        +         +         +          +        +
                32           69.9   83.8     92.8     111.8     139.7       167.6      +         +         +          +        +
                8         152.2     182.7      +        +         +           +        +         +         +          +        +
                16           88.6   106.3    117.7    141.8     177.2         +        +         +         +          +        +
                18           80.2   93.3     106.6    128.4     160.5         +        +         +         +          +        +
   6
                20           73.3   88.0     97.3     117.3     146.6       175.9      +         +         +          +        +
                24           62.5   75.0     83.0      100       125         150      175        +         +          +        +
                32           48.3   57.9     64.1      77.2     96.5        115.9    135.2     154.5     173.8        +        +
                8         123.7     148.4    164.3      +         +           +        +         +         +          +        +
                16           69.9   83.8     92.8     111.8     139.7       167.6      +         +         +          +        +
                18           62.5   75.0     83.0     100.0     125.0       150.0    175.0       +         +          +        +
   8
                20           57.1   68.5     75.8      91.3     114.2       137.0    159.9     182.7       +          +        +
                24           48.3   57.9     64.1      77.2     96.5        115.9    135.2     154.5     173.8        +        +
                32           37.1   44.5     49.3      59.4     74.2        89.1     103.9     118.8     133.6      148.4      +
            COLOR CODING
               < 48kHz
                                    *DRS = 0 RXC_ frequency is equal to 2x the DRS = 1 RXC_ frequency.
            48kHz to 96kHz          +Max WS rate is greater than 192kHz.
            96kHz to 192kHz
               > 192kHz
www.maximintegrated.com                                                                                        Maxim Integrated │ 31


MAX9291/MAX9293                                                                  3.12Gbps GMSL Serializers
                                                               for Coax or STP Output and HDMI Input
generated by an audio PLL. The audio PLL uses N and             HDMI TDM Audio Channel Allocation
CTS values from the HDMI source, calculated from                HDMI TDM channel content is assigned according to
a crystal reference and the TMDS pixel clock, to stay           channel allocation data received in audio infoframes. Table
synchronized with the HDMI source.                              7 shows the CEA-861-E mapping of channel allocation
Audio infoframes describe the audio characteristics for the     data to TDM channels. If more than one speaker channel
next video frame. When a new audio infoframe arrives, an        can be mapped to a TDM channel, the EDID tells the HDMI
interrupt is generated on INTOUT. The link µC responds          source which speaker channel to send.
and writes relevant infoframe data to remote registers in
                                                                HDMI Audio Infoframe Data Used in the Packet
the deserializer, SoC or audio packet header.                   Header
Audio in one of four formats is output at the I2S/TDM pins of   Infoframe data relevant to audio packet header generation
the MAX9291/MAX9293, the deserializer, or both. Format          is shown in Table 6.
selection is based on sink capability and preferences
                                                                The HDMI controller should offer channel allocation
indicated in the EDID and on the audio available at the
                                                                according to CEA-861-E (specified by HDMI 1.4). The
source. The audio formats are:
                                                                controller should have an automatic channel mapping
Format 1: 2-channel (stereo) I2S                                option, which changes the audio output whenever the
Format 2: 8-channel TDM                                         audio infoframe changes. If it does, the default should be
                                                                “automatic.”
Format 3: 8-channel TDM with packet header and
              packed 16-bit samples
Format 4: 8-channel TDM with packet header and
              packed 24-bit samples
Table 6. Packet Header Infoframe
       BITS                  NAME                   VALUE                               FUNCTION
                                                       0      Samples in the packet are not valid
       D15                DATA_VALID
                                                       1      Samples in the packet are valid
                                                       0      Compressed modulation
       D14          STREAM_MODULATION
                                                       1      LPCM modulation
                                                      00      32kHz sample rate
                                                      01      44.1kHz sample rate
     D[13:12]            SAMPLE_RATE
                                                      10      48kHz sample rate
                                                      11      Reserved
                                                       0      16-bit sample size
       D11               SAMPLE_SIZE
                                                       1      24-bit sample size
      D[10:8]                   —                     —       Reserved
      D[7:0]        CHANNEL_ALLOCATION                —       Indicates which samples in the TDM packet are active (Table 7)
www.maximintegrated.com                                                                                 Maxim Integrated │ 32


MAX9291/MAX9293                                           3.12Gbps GMSL Serializers
                                              for Coax or STP Output and HDMI Input
Table 7. Channel Allocation
                      CA (bin)           CA                CHANNEL NUMBER
 D7    D6     D5      D4    D3 D2 D1 D0 (hex)  8     7    6     5     4    3       2       1
  0     0      0       0     0  0  0  0 0x00   —     —    —    —     —     —      FR      FL
  0     0      0       0     0  0  0  1 0x01   —     —    —    —     —    LFE     FR      FL
  0     0      0       0     0  0  1  0 0x02   —     —    —    —     FC    —      FR      FL
  0     0      0       0     0  0  1  1 0x03   —     —    —    —     FC   LFE     FR      FL
  0     0      0       0     0  1  0  0 0x04   —     —    —    RC    —     —      FR      FL
  0     0      0       0     0  1  0  1 0x05   —     —    —    RC    —    LFE     FR      FL
  0     0      0       0     0  1  1  0 0x06   —     —    —    RC    FC    —      FR      FL
  0     0      0       0     0  1  1  1 0x07   —     —    —    RC    FC   LFE     FR      FL
  0     0      0       0     1  0  0  0 0x08   —     —   RR    RL    —     —      FR      FL
  0     0      0       0     1  0  0  1 0x09   —     —   RR    RL    —    LFE     FR      FL
  0     0      0       0     1  0  1  0 0x0A   —     —   RR    RL    FC    —      FR      FL
  0     0      0       0     1  0  1  1 0x0B   —     —   RR    RL    FC   LFE     FR      FL
  0     0      0       0     1  1  0  0 0x0C   —    RC   RR    RL    —     —      FR      FL
  0     0      0       0     1  1  0  1 0x0D   —    RC   RR    RL    —    LFE     FR      FL
  0     0      0       0     1  1  1  0 0x0E   —    RC   RR    RL    FC    -      FR      FL
  0     0      0       0     1  1  1  1 0x0F   —    RC   RR    RL    FC   LFE     FR      FL
  0     0      0       1     0  0  0  0 0x10  RRC   RLC  RR    RL    —     —      FR      FL
  0     0      0       1     0  0  0  1 0x11  RRC   RLC  RR    RL    —    LFE     FR      FL
  0     0      0       1     0  0  1  0 0x12  RRC   RLC  RR    RL    FC    —      FR      FL
  0     0      0       1     0  0  1  1 0x13  RRC   RLC  RR    RL    FC   LFE     FR      FL
  0     0      0       1     0  1  0  0 0x14  FRC   FLC   —    —     —     —      FR      FL
  0     0      0       1     0  1  0  1 0x15  FRC   FLC   —    —     —    LFE     FR      FL
  0     0      0       1     0  1  1  0 0x16  FRC   FLC   —    —     FC    -      FR      FL
  0     0      0       1     0  1  1  1 0x17  FRC   FLC   —    —     FC   LFE     FR      FL
  0     0      0       1     1  0  0  0 0x18  FRC   FLC   —    RC    —     —      FR      FL
  0     0      0       1     1  0  0  1 0x19  FRC   FLC   —    RC    —    LFE     FR      FL
  0     0      0       1     1  0  1  0 0x1A  FRC   FLC   —    RC    FC    —      FR      FL
  0     0      0       1     1  0  1  1 0x1B  FRC   FLC   —    RC    FC   LFE     FR      FL
  0     0      0       1     1  1  0  0 0x1C  FRC   FLC  RR    RL    —     —      FR      FL
  0     0      0       1     1  1  0  1 0x1D  FRC   FLC  RR    RL    —    LFE     FR      FL
  0     0      0       1     1  1  1  0 0x1E  FRC   FLC  RR    RL    FC    —      FR      FL
  0     0      0       1     1  1  1  1 0x1F  FRC   FLC  RR    RL    FC   LFE     FR      FL
  0     0      1       0     0  0  0  0 0x20   —    FCH  RR    RL    FC    —      FR      FL
  0     0      1       0     0  0  0  1 0x21   —    FCH  RR    RL    FC   LFE     FR      FL
www.maximintegrated.com                                                   Maxim Integrated │ 33


MAX9291/MAX9293                                                    3.12Gbps GMSL Serializers
                                                       for Coax or STP Output and HDMI Input
Table 7. Channel Allocation (continued)
                      CA (bin)                    CA                CHANNEL NUMBER
 D7      D6    D5     D4     D3    D2      D1 D0 (hex)   8     7   6      5        4      3       2       1
  0       0     1      0      0     0       1  0 0x22   TC    —   RR     RL       FC      —      FR      FL
  0       0     1      0      0     0       1  1 0x23   TC    —   RR     RL       FC     LFE     FR      FL
  0       0     1      0      0     1       0  0 0x24  FRH   FLH  RR     RL       —       —      FR      FL
  0       0     1      0      0     1       0  1 0x25  FRH   FLH  RR     RL       —      LFE     FR      FL
  0       0     1      0      0     1       1  0 0x26  FRW   FLW  RR     RL       —       -      FR      FL
  0       0     1      0      0     1       1  1 0x27  FRW   FLW  RR     RL       —      LFE     FR      FL
  0       0     1      0      1     0       0  0 0x28   TC   RC   RR     RL       FC      —      FR      FL
  0       0     1      0      1     0       0  1 0x29   TC   RC   RR     RL       FC     LFE     FR      FL
  0       0     1      0      1     0       1  0 0x2A  FCH   RC   RR     RL       FC      —      FR      FL
  0       0     1      0      1     0       1  1 0x2B  FCH   RC   RR     RL       FC     LFE     FR      FL
  0       0     1      0      1     1       0  0 0x2C   TC   FCH  RR     RL       FC      —      FR      FL
  0       0     1      0      1     1       0  1 0x2D   TC   FCH  RR     RL       FC     LFE     FR      FL
  0       0     1      0      1     1       1  0 0x2E  FRH   FLH  RR     RL       FC      —      FR      FL
  0       0     1      0      1     1       1  1 0x2F  FRH   FLH  RR     RL       FC     LFE     FR      FL
  0       0     1      1      0     0       0  0 0x30  FRW   FLW  RR     RL       FC      —      FR      FL
  0       0     1      1      0     0       0  1 0x31  FRW   FLW  RR     RL       FC     LFE     FR      FL
Note: Table 8 shows the labels abbreviations.
Table 8. Channel Allocation Label ID
       LABEL                        LOCATION                LABEL                    LOCATION
         FL           Front Left                              RRC      Rear-Right Center
         FC           Front Center                            LFE      Lower Frequency Effect
         FR           Front Right                             FLW      Front-Left Wide
        FLC           Front-Left Center                       FRW      Front-Right Wide
        FRC           Front-Right Center                      FLH      Front-Left High
         RL           Rear Left                               FCH      Front-Center High
        RC            Rear Center                             FRH      Front-Right High
        RR            Rear Right                               TC      Top Center
        RLC           Rear-Left Center
www.maximintegrated.com                                                                  Maxim Integrated │ 34


MAX9291/MAX9293                                                                    3.12Gbps GMSL Serializers
                                                                for Coax or STP Output and HDMI Input
Audio Channel from External Input
The audio channel input works with 8-channel TDM and                                          FRAME
stereo I2S, as well as nonstandard formats. Figure 16
shows the input format.
                                                                           WS
The period of the WS can be 8 to 256 SCK periods. The
WS frame starts with the falling edge and can be low for
                                                                          SCK
1 to 255 SCK periods. SD is one SCK period, sampled
on the rising edge. MSB/LSB order, zero padding or any
                                                                           SD        0  1 2                           N
other significance assigned to the serial data does not
affect operation of the audio channel. The polarity for WS
                                                                                              16 TO 256 BITS
and SCK edges is programmable.
Figure 17, Figure 18, Figure 19, and Figure 20 are
examples of acceptable input formats.                             Figure 16. Audio Channel Input Format
                                                               256 SCK
     WS
    SCK
     SD            CH1         CH2         CH3          CH4            CH5          CH6           CH7            CH8
                 32 SCK
             MSB 24-BIT DATA
             LSB 8 BITS ZERO
Figure 17. 8-Channel TDM (24-Bit Samples, Padded with Zeros)
                                                          SCK 144
   WS
  SCK
   SD                  CH1          CH2               CH3                CH4              CH5                 CH6
                     24 SCK
                   24-BIT DATA
Figure 18. 6-Channel TDM (24-Bit Samples, No Padding)
www.maximintegrated.com                                                                                      Maxim Integrated │ 35


MAX9291/MAX9293                                                                      3.12Gbps GMSL Serializers
                                                                  for Coax or STP Output and HDMI Input
                                                            64 SCK
    WS
   SCK
    SD                             LEFT CHANNEL                                         RIGHT CHANNEL
                                       32 SCK
                                  MSB 24-BIT DATA
                                  LSB 8 BITS ZERO
Figure 19. Stereo I2S (24-Bit Samples, Padded with Zeros)
                                                            32 SCK
    WS
   SCK
    SD                             LEFT CHANNEL                                         RIGHT CHANNEL
                                       16 SCK
                                     16-BIT DATA
Figure 20. Stereo I2S (16-Bit Samples, No Padding)
Reverse Control Channel                                            (MS) input of the device connected to the µC. Base mode
The serializer uses the reverse control channel to receive         is a half-duplex control channel and the bypass mode is a
I2C/UART, MS, and GPO signals from the deserializer in             full-duplex control channel. The total maximum forward or
the opposite direction of the video stream. The reverse            reverse control-channel delay is 2µs (UART) or 2 bit times
control channel and forward video data coexist on the              (I2C) from the input of one device to the output of the other.
same serial cable forming a bidirectional link. The reverse        I2C delay is measured from a START condition to START
control channel operates independently from the forward            condition.
control channel. The reverse control channel is available          UART Interface
2ms after power-up. The serializer temporarily disables
                                                                   In base mode, the µC is the host and can access the GMSL
the reverse control channel for 500µs after starting/
                                                                   registers of both the serializer and deserializer from either
stopping the forward serial link.
                                                                   side of the link using the GMSL UART protocol. The µC
Control Channel and Register Programming                           can also program the peripherals on the remote side by
The control channel is available for the µC to send and            sending the UART packets to the serializer or deserializer,
receive control data over the serial link simultaneously with      with the UART packets converted to I2C by the device
the high-speed data. The µC controls the link from either          on the remote side of the link. The µC communicates
the serializer or the deserializer side to support video-          with a UART peripheral in base mode (through INTTYPE
display or image-sensing applications. The control channel         register settings), using the half-duplex default GMSL UART
between the µC and serializer or deserializer runs in base         protocol of the serializer/deserializer. The device
mode or bypass mode according to the mode selection
www.maximintegrated.com                                                                                      Maxim Integrated │ 36


MAX9291/MAX9293                                                                                  3.12Gbps GMSL Serializers
                                                                           for Coax or STP Output and HDMI Input
addresses of the serializer and deserializer in base mode                   bit rate changes can be made in steps of up to 3.5 times
are programmable.                                                           higher or lower than the previous bit rate. See the
When the peripheral interface is I2C, the serializer/                       Changing the Clock Frequency section for more
deserializer converts UART packets to I2C that have                         information on changing the control-channel bit rate.
device addresses different from those of the serializer or                  Figure 21 shows the UART protocol for writing and read-
deserializer. The converted I2C bit rate is the same as the                 ing in base mode between the µC and the serializer/
original UART bit rate.                                                     deserializer.
The deserializer uses differential line coding to send                      Figure 22 shows the UART data format. Even parity
signals over the reverse channel to the serializer. The bit                 is used. Figure 23 and Figure 24 detail the formats of
rate of the control channel is 9.6kbps to 1Mbps in both                     the SYNC byte (0x79) and the ACK byte (0xC3). The
directions. The serializer and deserializer automatically                   µC and the connected slave chip generate the SYNC
detect the control-channel bit rate in base mode. Packet                    byte and ACK byte, respectively. Events such as device
                                                                 WRITE DATA FORMAT
                        SYNC     DEV ADDR + R/W  REG ADDR   NUMBER OF BYTES      BYTE 1               BYTE N
                                                            MASTER WRITES TO SLAVE                                    ACK
                                                                                                      MASTER READS FROM SLAVE
                                                                READ DATA FORMAT
                        SYNC     DEV ADDR + R/W  REG ADDR NUMBER OF BYTES
                                             MASTER WRITES TO SLAVE               ACK          BYTE 1               BYTE N
                                                                             MASTER READS FROM SLAVE
Figure 21. GMSL UART Protocol for Base Mode
                                                                 1 UART FRAME
                    START      D0        D1        D2        D3         D4        D5        D6         D7     PARITY*     STOP
                               FRAME 1                                      FRAME 2                                     FRAME 3
                                                STOP      START                                STOP     START
             *BASE MODE USES EVEN PARITY
Figure 22. GMSL UART Data Format for Base Mode
www.maximintegrated.com                                                                                                     Maxim Integrated │ 37


MAX9291/MAX9293                                                                                                3.12Gbps GMSL Serializers
                                                                                    for Coax or STP Output and HDMI Input
            D0     D1     D2     D3    D4      D5    D6     D7                                      D0     D1     D2   D3      D4    D5  D6    D7
    START    1      0      0      1     1       1     1      0  PARITY STOP                START     1      1      0    0       0     0   1     1   PARITY STOP
Figure 23. Sync Byte (0x79)                                                          Figure 24. ACK Byte (0xC3)
        UART-TO-I2C CONVERSION OF WRITE PACKET (I2CMETHOD = 0)
        µC            SERIALIZER/DESERIALIZER
                 11                  11                   11                 11                  11                        11                   11
            SYNC FRAME         DEVICE ID + WR     REGISTER ADDRESS NUMBER OF BYTES            DATA 0                     DATA N             ACK FRAME
   SERIALIZER/DESERIALIZER             PERIPHERAL
                                                  1     7      1 1       8      1                                   8     1               8       1 1
                                                  S   DEV ID   W A   REG ADDR   A                               DATA 0    A             DATA N    A P
        UART-TO-I2C CONVERSION OF READ PACKET (I2CMETHOD = 0)
        µC            SERIALIZER/DESERIALIZER
                 11                  11                   11                 11                             11                   11                    11
            SYNC FRAME          DEVICE ID + RD    REGISTER ADDRESS NUMBER OF BYTES                      ACK FRAME             DATA 0                 DATA N
   SERIALIZER/DESERIALIZER             PERIPHERAL
                                                  1     7      1 1       8      1 1      7      1 1       8      1           8      1 1
                                                  S   DEV ID   W A   REG ADDR   A S   DEV ID   R A      DATA 0   A        DATA N    A P
                                              : MASTER TO SLAVE    : SLAVE TO MASTER   S: START     P: STOP    A: ACKNOWLEDGE
Figure 25. Format Conversion Between GMSL UART and I2C with Register Address (I2CMETHOD = 0)
www.maximintegrated.com                                                                                                                   Maxim Integrated │ 38


MAX9291/MAX9293                                                                                             3.12Gbps GMSL Serializers
                                                                                  for Coax or STP Output and HDMI Input
              UART-TO-I2C CONVERSION OF WRITE PACKET (I2CMETHOD = 1)
         µC               SERIALIZER/DESERIALIZER
                  11                  11                 11                11                 11                        11                    11
            SYNC FRAME          DEVICE ID + WR   REGISTER ADDRESS NUMBER OF BYTES           DATA 0                   DATA N               ACK FRAME
    SERIALIZER/DESERIALIZER               PERIPHERAL
                                                 1     7     1 1                                                8     1                 8       1 1
                                                 S DEV ID    W A                                              DATA 0  A              DATA N     A P
               UART-TO-I2C CONVERSION OF READ PACKET (I2CMETHOD = 1)
         µC               SERIALIZER/DESERIALIZER
                 11                   11                 11                11                            11                  11                     11
             SYNC FRAME        DEVICE ID + RD    REGISTER ADDRESS NUMBER OF BYTES                    ACK FRAME             DATA 0                 DATA N
    SERIALIZER/DESERIALIZER               PERIPHERAL
                                                                                1     7      1 1         8       1                8    1 1
                                                                                S   DEV ID   R A      DATA 0     A            DATA N   A P
                                             MASTER TO SLAVE     SLAVE TO MASTER   S: START      P: STOP    A: ACKNOWLEDGE
Figure 26. Format Conversion Between GMSL UART and I2C without Register Address (I2CMETHOD = 1)
wake-up and GPI generate transitions on the control                                Interfacing Command-Byte-Only I2C Devices
channel that can be ignored by the µC. Data written to                             with UART
the serializer registers do not take effect until after the                        The serializers’ UART-to-I2C conversion can interface
acknowledge byte is sent. This allows the µC to verify                             with devices that do not require register addresses, such
that write commands are received without error, even if                            as the MAX7324 GPIO expander. In this mode, the I2C
the result of the write command directly affects the serial                        master ignores the register address byte and directly reads/
link. The slave uses the SYNC byte to synchronize with                             writes the subsequent data bytes (Figure 26). Change the
the host UART’s data rate. If the GPI or MS inputs of the                          communication method of the I2C master using the
deserializer toggle while there is control-channel com-                            I2CMETHOD bit. I2CMETHOD = 1 sets command-byte-
munication, or if a line fault occurs, the control-channel                         only mode, while I2CMETHOD = 0 sets normal mode
communication will be corrupted. In the event of a missed                          where the first byte in the data stream is the register
or delayed acknowledge (~1ms due to control-channel                                address.
timeout), the µC should assume there was an error in
the packet transmission or response. In base mode,                                 UART Bypass Mode
the µC must keep the UART Tx/Rx lines high no more                                 In bypass mode, the serializers ignore UART
than four bit times between bytes in a packet. Keep                                commands from the µC and the µC communicates with the
UART Tx/Rx lines high for at least 16 bit times before                             peripherals directly using its own defined UART
starting to send a new packet.                                                     protocol. The µC cannot access the serializer/deseri-
                                                                                   alizer’s registers in this mode. Peripherals accessed
As shown in Figure 25, the remote-side device converts
                                                                                   through the forward control channel using the UART
packets going to or coming from the peripherals from
                                                                                   interface need to handle at least one RXC_ period
UART format to I2C format and vice versa. The remote
                                                                                   ±10ns of jitter due to the asynchronous sampling of
device removes the byte number count and adds or
                                                                                   the UART signal by RXC_. Set MS = high in the serial-
receives the ACK between the data bytes of I2C. The I2C
                                                                                   izer to put the control channel into bypass mode. For
bit rate is the same as the UART bit rate.
                                                                                   applications with the µC connected to the deserializer,
                                                                                   set the MS pin on the deserializer. There is a 1ms
                                                                                   wait time between switching MS and the bypass con-
www.maximintegrated.com                                                                                                                Maxim Integrated │ 39


MAX9291/MAX9293                                                                    3.12Gbps GMSL Serializers
                                                                for Coax or STP Output and HDMI Input
trol channel being active. Do not send a UART com-                compatible 2-wire interface. The interface uses a serial-
mand during this time. There is no delay time when                data line (SDA) and a serial-clock line (SCL) to achieve
switching to bypass mode when the µC is connected                 bidirectional communication between master and slave(s).
to the serializer. Although MS on either the serializer or        A µC master initiates all data transfers to and from the
deserializer sets the control-channel bypass mode, only           device and generates the SCL clock that synchronizes the
the local-side device (connected to the µC) should be             data transfer. When an I2C transaction starts on the local
used to set bypass mode. Do not switch MS while a UART            side device’s control-channel port, the remote side device’s
command is being sent. Do not send a logic-low value              control-channel port becomes an I2C master that interfaces
longer than 100µs to ensure proper GPO functionality.             with remote side I2C peripherals. The I2C master must
Bypass mode accepts bit rates down to 10kbps in either            accept clock-stretching which is imposed by the serializer
direction. See the GPO/GPI Control section for GPI                (holding SCL low) The SDA and SCL lines operate as both
functionality limitations. The control-channel data pattern       an input and an open-drain output. Pullup resistors are
should not be held low longer than 100µs if GPI control           required on SDA and SCL. Each transmission consists of
is used.                                                          a START condition (Figure 6) sent by a master, followed by
                                                                  the device’s 7-bit slave address plus a R/W bit, a register
I2C Interface                                                     address byte, one or more data bytes, and finally a STOP
In I2C-to-I2C mode, the serializer’s control-channel              condition.
interface sends and receives data through an I2C-
       SDA
        SCL
                    S                                                                                            P
                  START                                                                                        STOP
                CONDITION                                                                                    CONDITION
Figure 27. START and STOP Conditions
       SDA
       SCL
                             DATA LINE STABLE;     CHANGE OF DATA
                               DATA VALID            ALLOWED
Figure 28. Bit Transfer
www.maximintegrated.com                                                                                   Maxim Integrated │ 40


MAX9291/MAX9293                                                                  3.12Gbps GMSL Serializers
                                                              for Coax or STP Output and HDMI Input
START and STOP Conditions                                       master is transmitting to the slave device, the slave
Both SCL and SDA remain high when the interface is not          device generates the acknowledge bit because the
busy. A master signals the beginning of a transmission with     slave device is the recipient. When the slave device is
a START (S) condition by transitioning SDA from high to         transmitting to the master, the master generates the
low while SCL is high (Figure 27). When the master has          acknowledge bit because the master is the recipient. The
finished communicating with the slave, it issues a STOP (P)     device generates an acknowledge even when the forward
condition by transitioning SDA from low to high while SCL is    control channel is not active. To prevent acknowledge
high. The bus is then free for another transmission.            generation when the forward control channel is not active,
                                                                set the I2CLOCACK bit low.
Bit Transfer
                                                                Slave Address
One data bit is transferred during each clock pulse
(Figure 28). The data on SDA must remain stable while           The serializers have 7-bit long slave addresses. The bit
SCL is high.                                                    following a 7-bit slave address is the R/W bit, which is
                                                                low for a write command and high for a read command.
Acknowledge                                                     The slave address for the serializer is XX00XX01 for read
The acknowledge bit is a clocked 9th bit that the               commands and XX00XX00 for write commands. See
recipient uses to handshake receipt of each byte of data        Figure 30.
(Figure 29). Thus, each byte transferred effectively
                                                                Bus Reset
requires nine bits. The master generates the 9th clock
pulse, and the recipient pulls down SDA during the              The device resets the bus with the I2C START condition
acknowledge clock pulse. The SDA line is stable low             for reads. When the R/W bit is set to 1, the serializers
during the high period of the clock pulse. When the             transmit data to the master, thus the master is reading
                                                                from the device.
                       START                                                            CLOCK PULSE FOR
                     CONDITION                                                            ACKNOWLEDGE
                                         1                  2                         8                   9
                SCL
                SDA
                 BY
       TRANSMITTER
                SDA
                 BY
           RECEIVER
                         S
Figure 29. Acknowledge
            SDA      X         X         0          0         X          X         0           R/W       ACK
                    MSB                                                                        LSB
            SCL
Figure 30. Slave Address
www.maximintegrated.com                                                                                 Maxim Integrated │ 41


MAX9291/MAX9293                                                                                                 3.12Gbps GMSL Serializers
                                                                                       for Coax or STP Output and HDMI Input
Format for Writing                                                                       a STOP condition, these bytes are stored in subsequent
Writes to the serializers comprise the transmission of the                               registers because the register addresses autoincrements.
slave address with the R/W bit set to zero, followed by at                               Format for Reading
least one byte of information. The first byte of information
                                                                                         The serializers are read using the internally stored
is the register address or command byte. The register
                                                                                         register address as an address pointer, the same way
address determines which register of the device is to
                                                                                         the stored register address is used as an address pointer
be written by the next byte, if received. If a STOP (P)
                                                                                         for a write. The pointer autoincrements after each data
condition is detected after the register address is received,
                                                                                         byte is read using the same rules as for a write. Thus, a
the device takes no further action beyond storing the
                                                                                         read is initiated by first configuring the register address
register address (Figure 31). Any bytes received after
                                                                                         by performing a write (Figure 33). The master can now
the register address are data bytes. The first data byte
                                                                                         read consecutive bytes from the device, with the first data
goes into the register selected by the register address,
                                                                                         byte being read from the register address pointed by the
and subsequent data bytes go into subsequent registers
                                                                                         previously written register address. Once the master
(Figure 32). If multiple data bytes are transmitted before
                                                                                         sends a NACK, the device stops sending valid data.
                                              0 = WRITE
                            ADDRESS = 0x80                              REGISTER ADDRESS = 0x00                     REGISTER 0x00 WRITE DATA
         S       1    0    0    0     0    0  0     0    A        0    0    0   0    0    0    0     0  A      D7  D6   D5   D4  D3   D2   D1    D0   A     P
               S = START BIT
               P = STOP BIT
               A = ACK
               D_ = DATA BIT
Figure 31. Format for I2C Write
                                                            0 = WRITE
                                     ADDRESS = 0x80                                        REGISTER ADDRESS = 0x00
             S       1       0    0     0     0      0     0        0     A       0     0     0      0    0      0    0    0      A           S = START BIT
                                                                                                                                              P = STOP BIT
                                                                                                                                              A = ACK
                               REGISTER 0x00 WRITE DATA                                    REGISTER 0x01 WRITE DATA                           N = NACK
                                                                                                                                              D_ = DATA BIT
                     D7    D6     D5    D4   D3     D2     D1      D0     A      D7    D6     D5     D4  D3     D2   D1    D0     N      P
Figure 32. Format for I2C Write to Multiple Registers
                                                                0 = WRITE
                                     ADDRESS = 0x80                                              REGISTER ADDRESS = 0x00
           S        1       0     0      0     0       0      0       0      A      0       0      0    0       0     0     0      0     A
                                                                                                                                                    S = START BIT
                                                                                                                                                    P = STOP BIT
                                                                1 = READ                                                                            A = ACK
    REPEATED START                   ADDRESS = 0x81                                              REGISTER 0x00 READ DATA                            N = NACK
                                                                                                                                                    D_ = DATA BIT
           S        1       0     0      0     0       0      0       1      A      D7     D6     D5    D4     D3    D2    D1     D0     N        P
Figure 33. Format for I2C Read
www.maximintegrated.com                                                                                                                     Maxim Integrated │ 42


MAX9291/MAX9293                                                                     3.12Gbps GMSL Serializers
                                                                 for Coax or STP Output and HDMI Input
I2C Communication with Remote-Side Devices                        In a multilink situation where there are multiple
The serializers support I2C communication with a                  deserializers and/or peripheral devices connected to these
peripheral on the remote side of the communication                serializers, the deserializers support broadcast commands
link using SCL clock stretching. While multiple masters           to control these multiple devices. Select an unused device
can reside on either side of the communication link,              address to use as a broadcast device address. Program
arbitration is not provided. The connected masters need to        all the remote side serializer devices to translate the
support SCL clock stretching. The remote side I2C bit rate        broadcast device address (source address stored in
range must be set according to the local side I2C bit rate.       registers 0x0F, 0x11) to the peripherals’ address
Supported remote side bit rates can be found in Table 9. Set      (destination address stored in registers 0x10, 0x12).
the I2CMSTBT (register 0x1C) to set the remote I2C bit rate.      Any commands sent to the broadcast address (selected
If using a bit rate different from 400kbps, local and remote      unused address) will be sent to all deserializers and/or
side I2C setup and hold times should be adjusted by setting       peripheral devices connected to the deserializers whose
the I2CSLVSH register settings on both sides.                     addresses match the translated broadcast address.
I2C Address Translation                                           GPO/GPI Control
The serializers support I2C address translation for up to         GPO on the serializer follows GPI transitions on the
two device addresses. Use address translation to assign           deserializer. This GPO/GPI function can be used to
unique device addresses to peripherals with limited               transmit signals such as a frame sync in a surround-view
I2C addresses. Source addresses (address to translate             camera system. The GPI-to-GPO delay is 0.35ms max.
from) are stored in registers 0x0F and 0x11. Destination          Keep time between GPI transitions to a minimum 0.35ms.
addresses (address to translate to) are stored in registers       This includes transitions from the other deserializer in coax
0x10 and 0x12.                                                    splitter mode. Bit D4 of register 0x06 in the deserializer
                                                                  stores the GPI input state. GPO is low after power-up. The
Table 9. I2C Bit Rate Ranges                                      µC can set GPO by writing to the SETGPO register bit.
                             REMOTE BIT        I2CMSTBT           Do not send a logic-low value on the deserializer RX/SDA
    LOCAL BIT RATE                                                input (UART mode) longer than 100µs in either base or
                            RATE RANGE          SETTING
        f > 50kbps           Up to 1Mbps          ANY
                                                                  bypass mode to ensure proper GPO/GPI functionality. GPI/
                                                                  GPO commands will override and corrupt an I2C/UART
   20kbps < f < 50kbps      Up to 400kbps       Up to 110         command in progress.
        f < 20kbps           Up to 10kbps          000
Table 10. TP/COAX Drive Current (400mV Output Drive Levels)
   PREEMPHASIS           PREEMPHASIS SETTING         ICML    IPRE                SINGLE-ENDED VOLTAGE SWING
     LEVEL (dB)*                (0x06 D[3:0])        (mA)    (mA)       BOOSTED LEVEL (mV)         UNBOOSTED LEVEL (mV)
          -6.0                      0100               12      4                  400                         200
          -4.1                      0011               13      3                  400                         250
          -2.5                      0010               14      2                  400                         300
          -1.2                      0001               15      1                  400                         350
            0                       0000               16      0                  400                         400
           1.1                      1000               16      1                  425                         375
           2.2                      1001               16      2                  450                         350
           3.3                      1010               16      3                  475                         325
           4.4                      1011               16      4                  500                         300
           6.0                      1100               15      5                  500                         250
           8.0                      1101               14      6                  500                         200
          10.5                      1110               13      7                  500                         150
          14.0                      1111               12      8                  500                         100
www.maximintegrated.com                                                                                   Maxim Integrated │ 43


MAX9291/MAX9293                                                                     3.12Gbps GMSL Serializers
                                                               for Coax or STP Output and HDMI Input
Pre/Deemphasis Driver                                            Spread Spectrum
The serial line driver employs current-mode logic (CML)          To reduce the EMI generated by the transitions on
signaling. The driver is differential when programmed for        the serial link, the deserializer output is programmable
twisted pair. When programmed for coax, one side of the          for spread spectrum. If the deserializer, paired with
CML driver is used. The line driver has programmable             the MAX9291/MAX9293, has programmable spread
pre/deemphasis, which modifies the output to compen-             spectrum, do not enable spread for both at the same time
sate for cable length. There are 13 preemphasis settings         or their interaction will cancel benefits. The deserializer will
as shown in Table 10. Negative preemphasis levels are            track the serializer spread and will pass the spread to the
deemphasis levels in which the preemphasized swing level         deserializer output. The programmable spread-spectrum
is the same as normal swing, but the no-transition data is       amplitudes are ±0.5%, ±1%, ±1.5%, ±2%, ±3%, and ±4%
deemphasized. Program the preemphasis levels through             (Table 11). Some spread-spectrum amplitudes can only
register 0x05 D[3:0] of the serializer. This preemphasis         be used at lower RXC_ frequencies (Table 12). There is
function compensates the high frequency loss of the              no RXC_ frequency limit for the ±0.5% spread rate.
cable and enables reliable transmission over longer link         The deserializer includes a sawtooth divider to
distances. Current drive for both TP and coax modes is           control the spread modulation rate. Autodetection of the
programmable. CMLLVL bits (0x05, D[5:4]) program drive           RXC_ operation range guarantees a spread-spectrum
current in TP mode. CMLLVLCX (0x14, D[7:4]) program              modulation frequency within 20kHz to 40kHz. Additionally,
drive current in coax mode.                                      manual configuration of the sawtooth divider (SDIV: 0x03,
                                                                 D[5:0]) allows the user to set a modulation frequency
                                                                 according to the RXC_ frequency. When ranges are
                                                                 manually selected, program the SDIV value for a fixed
                                                                 modulation frequency around 20kHz.
Table 11. Output Spread
           SS                                                        SPREAD (%)
           000             No spread spectrum. Power-up default when SSEN = low.
           001             ±0.5% spread spectrum. Power-up default when SSEN = high.
           010             ±1.5% spread spectrum.
           011             ±2% spread spectrum.
           100             No spread spectrum.
           101             ±1% spread spectrum.
           110             ±3% spread spectrum.
           111             ±4% spread spectrum.
Table 12. Spread Limitations
      HIGH-BANDWIDTH MODE                       32-BIT MODE                SERIAL LINK BIT-RATE         AVAILABLE SPREAD
      RXC_FREQUENCY (MHz)                RXC_ FREQUENCY (MHz)                       (Mbps)                       RATES
                < 33.3                              < 25                            < 1000                 All rates available
            33.3 to < 66.7                        25 to < 50                    1000 to < 2000            1.5%, 1.0%, 0.5%
                66.7+                                50+                             2000+                        0.5%
www.maximintegrated.com                                                                                     Maxim Integrated │ 44


MAX9291/MAX9293                                                              3.12Gbps GMSL Serializers
                                                           for Coax or STP Output and HDMI Input
Table 13. Modulation Coefficients and Maximum SDIV Settings
                               SPREAD SPECTURM              MODULATION COEFFICIENT                   SDIV UPPER
    BIT WIDTH MODE
                                    SETTING (%)                      MOD (dec)                        LIMIT (dec)
                                         1                               104                              40
                                        0.5                              104                              63
                                         6                               152                              27
       32-bit mode
                                        1.5                              152                              54
                                         4                               204                              15
                                         2                               204                              30
                                         1                                80                              52
                                        0.5                               80                              63
     High-bandwidth                      3                               112                              37
          mode                          1.5                              112                              63
                                         4                               152                              21
                                         2                               152                              42
Manual Programming of the                                   Coax Splitter Mode
Spread-Spectrum Divider                                     In coax mode, OUT+ and OUT- of the serializer are active.
The modulation rate relates to the RXC_ frequency as        This enables the use as a 1:2 splitter (Figure 34). In coax
follows:                                                    mode, connect OUT+ to IN+ of the deserializer. Connect
          fM = (1 + DRS) fPCLKIN/(MOD x SDIV)               OUT- to IN- of the second deserializer. Control-channel
                                                            data is broadcast from the serializer to both deserializers
where:                                                      and their attached peripherals. Assign a unique address
fM = Modulation frequency                                   to send control data to one deserializer. Leave all unused
DRS = DRS value (0 or 1)                                    IN_ pins unconnected, or connect them to ground through
                                                            50Ω and a capacitor for increased power-supply rejection.
fRXC_ = RXC_ frequency
MOD = Modulation coefficient given in Table 13
SDIV = 6-bit SDIV setting, manually programmed by the µC        MAX9291                                          GMSL
                                                                                                              DESERIALIZER
To program the SDIV setting, first look up the modulation       MAX9293
coefficient according to the desired bus-width and spread-           OUT+                                    IN+
spectrum settings. Solve the above equation for SDIV using
the desired pixel clock and modulation frequencies. If the            OUT-                                   IN-
                                                                                        OPTIONAL
calculated SDIV value is larger than the maximum allowed                            COMPONENTS
SDIV value in Table 13, set SDIV to the maximum value.                            FOR INCREASED
                                                                                  POWER-SUPPLY                   GMSL
                                                                                                              DESERIALIZER
Serial Output                                                                          REJECTION
The driver output is programmable for two kinds of cable:                                                    IN+
100Ω twisted pair and 50Ω coax (contact the factory for
devices compatible with 75Ω cables).                                                                         IN-
                                                            Figure 34. Coax Splitter Connection Diagram
www.maximintegrated.com                                                                              Maxim Integrated │ 45


MAX9291/MAX9293                                                                       3.12Gbps GMSL Serializers
                                                                 for Coax or STP Output and HDMI Input
If OUT- is not used, connect OUT- to VDD through a 50Ω              or 40 (BWS = high)] is larger than 1Gbps when BWS
resistor (Figure 35). When there are µCs at the serializer,         is high. When BWS = open, set HPFTUNE = 00 when
and at each deserializer, only one µC can communicate               the serial bit rate is larger than 2GBps. In addition, use
at a time. Disable forward and reverse channel links                47nF AC-coupling capacitors. Note that legacy reverse
according to the communicating deserializer connection              control-channel mode may not function when using 47nF
to prevent contention in I2C-to-I2C mode. Use ENREVP                AC-coupling capacitors.
or ENREVN register bits to disable/enable the control-              By default, high-immunity mode uses a 500kbps bit rate.
channel link. In UART mode, the serializer provides                 Set REVFAST =1 (D7 in register 0x1A in the serializer and
arbitration of the control-channel link.                            register 0x11 in the deserializer) in both devices to use a
High-Immunity Reverse Control-Channel Mode                          1Mbps bit rate. Certain limitations apply when using the
                                                                    fast high-immunity mode (Table 15).
The serializers contain a high-immunity reverse control-
channel mode, which has increased robustness at half
the bit rate over the standard GMSL reverse control
channel link (Table 14). Set HIM on the serial-
izer and deserializer to use high-immunity mode at                                                                   GMSL
                                                                           MAX9291
power-up. Set the HIGHIMM bit high in both the serial-                                                            DESERIALIZER
                                                                           MAX9293
izer and deserializer to enable high-immunity mode
at any time after power-up. Set the HIGHIMM bit                                    OUT+                         IN+
low in both the serializer and deserializer to use the
legacy reverse control-channel mode. The serializer                                OUT-
                                                                                              AVDD
                                                                                                                IN-
reverse channel mode is not available for 500µs/1.92ms
after the reverse control-channel mode is changed                                                         OPTIONAL COMPONENTS
through the serializer/deserializer’s HIGHIMM bit setting,                                        50Ω     FOR INCREASED
respectively. The user must set HIM or the HIGHIMM                                                        POWER-SUPPLY REJECTION
bits to the same value for proper reverse control-channel
communication.
In high-immunity mode, set HPFTUNE = 00 in the                      Figure 35. Coax Connection Diagram
equalizer, if the serial bit rate = [RXC_ x 30 (BWS = open)
Table 14. Reverse Control-Channel Modes
    HIGHIMM BIT OR                                                                                    MAX UART/I2C BITRATE
                             REVFAST BIT          REVERSE CONTROL-CHANNEL MODE
    HIM PIN SETTING                                                                                             (kbps)
                                               Legacy reverse control-channel mode (compatible
          Low (1)                   X                                                                            1000
                                                           with all GMSL devices)
                                    0                       High-immunity mode                                    500
         High (1)
                                    1                     Fast high-immunity mode                                1000
Table 15. Fast High-Immunity Mode Requirements
                          BWS SETTING                                          ALLOWED RXC_ FREQUENCY (MHz)
                                High                                                            > 30
                                Open                                                          > 83.33
Note: Fast high-immunity mode requires DRS = 0.
www.maximintegrated.com                                                                                     Maxim Integrated │ 46


MAX9291/MAX9293                                                                   3.12Gbps GMSL Serializers
                                                               for Coax or STP Output and HDMI Input
Sleep Mode                                                      HDMI Power and Support Pins
The serializers have sleep mode to reduce power                 HDMI Source Power Detect (HSPD)
consumption when powered up. The devices enter or exit          The HDMI source supplies 5V ±0.3V when using the DDC
sleep mode by a command from a local µC or a remote             or TMDS signals. Connect a voltage-divider between the
µC using the control channel. Set the SLEEP bit to 1 to         5V source power and HSPD, so that 5V at the input of
initiate sleep mode. Entering sleep mode resets the HDCP        the divider corresponds with VIOVDD input high voltage at
registers, but not the configuration registers. The serializer  HSPD. The power-on circuitry senses when 5V power is
sleeps immediately after setting its SLEEP = 1. The serial      applied and stable.
outputs has a wake-up receiver to accept wake-up com-
mands from the attached deserializer. Wake-up from the          Hot-Plug Detect (HPD)
remote side is not supported in coax splitter mode. Disable     HPD should be driven high when the EDID is ready to
the wake-up receiver (through DISRWAKE), if wake-up             read, and HSPD is asserted (source power is detected).
from remote side is not used in order to reduce sleep mode      HPD is pulsed by the control-channel µC when a new
current. If the wake-up receiver is disabled, the device can    device is connected, or after the EDID is programmed.
only be woken up from the local control channel. See the        The HPD buffer is powered by HVDD. The output
Link Startup Procedure section for details on waking up the     impedance of HPD is 1000Ω ±20% HPD is high
device for different µC and starting conditions.                impedance during power-down or sleep mode.
To wake up from the local or remote side, send an               Display Data Channel (DDC)
arbitrary control-channel command to serializer, wait for
                                                                The HDMI source uses the DDC I2C port to read the
5ms for the chip to power up and then write 0 to SLEEP
                                                                EDID. The MAX9291/MAX9293 limit DDC access to EDID
register bit to make the wake-up permanent.
                                                                registers to prevent contention between DDC and GMSL
The serializer cannot power up into sleep mode when             control-channel operations. DDC accessible registers
CDS = 0 (for LCD applications), however after power-up,         reside at DDC address 0x74, while DDC EDID resides at
the device can be put to sleep.                                 DDC address 0xA0. DDC is disabled by default.
Power-Down Mode                                                 EDID
The serializers have a power-down mode that further             The MAX9291/MAX9293 store EDID information in a 256-
reduces power consumption compared to sleep mode.               byte memory EDID is undefined at power-up. Program
Set PWDN low to enter power-down mode. In power-                EDID through the GMSL I2C interface (address 0xFE).
down, the serial outputs remain high impedance. Entering        DDC has access to the EDID through DDC address 0xA0.
power-down resets the device’s registers. Upon exiting
power-down, the state of external pins SSEN, DRS,
                                                                HDMI Termination Supply (HVDD)
AUTOS, ADD[1:0], CX/TP, HIM, and BWS are latched.               HVDD is the 3.3V ±5% input termination supply for the
                                                                TMDS inputs. Each pin of the RX_ inputs is pulled up to
Configuration Link                                              HVDD through a 50Ω ±10% termination resistor. HVDD
The control channel can operate in a low-speed mode             must be powered up by the time the source finishes
called configuration link in the absence of a clock input.      reading the EDID.
This allows a microprocessor to program configura-
tion registers before starting the video link. An internal      Link Startup Procedure
oscillator provides the clock for the configuration link. Set   Table 16 lists the startup procedure for display
CLINKEN = 1 on the serializer to enable configuration link.     applications (CDS = low). Table 17 lists the startup procedure
Configuration link is active until the video link is enabled.   for image-sensing applications (CDS = high). The control
The video link overrides the configuration link and attempts    channel is available after the video link or the configuration
to lock when SEREN = 1.                                         link is established. If the deserializer powers up after the
                                                                serializer, the control channel becomes unavailable for 2ms
                                                                after power-up.
www.maximintegrated.com                                                                                   Maxim Integrated │ 47


MAX9291/MAX9293                                                                            3.12Gbps GMSL Serializers
                                                                     for Coax or STP Output and HDMI Input
Table 16. Startup Procedure for Video-Display Applications (CDS = Low, See Figure 36)
                                                                   SERIALIZER
   NO.                  µC                                                                                      DESERIALIZER
                                           (AUTOSTART ENABLED)             (AUTOSTART DISABLED)
                                          Set all configuration inputs.    Set all configuration inputs. Set all configuration inputs.
                                          Set . If any configuration       If any configuration inputs   If any configuration inputs
                                          inputs are available on one      are available on one end      are available on one end
    —    µC connected to serializer
                                          end of the link but not the      of the link but not the       of the link but not the
                                          other, always connects that      other, always connects that   other, always connects that
                                          configuration input low.         configuration input low.      configuration input low.
                                          Powers up and loads
                                                                                                         Powers up and loads
                                          default settings.                Powers up and loads
    1    Powers up                                                                                       default settings. Locks to
                                          Establishes video link when      default settings.
                                                                                                         video link signal if available.
                                          valid RXC_ available.
         Enables serial link by setting
         SEREN = 1 or configuration
         link by setting SEREN = 0 and
                                                                           Establishes configuration     Locks to configuration or
    2    CLINKEN = 1 (if valid RXC_       —
                                                                           or video link                 video link signal.
         not available) and gets an
         acknowledge. Waits for link to
         be establish (~3ms).
         Writes configuration bits in the
                                                                                                         Configuration changed
    3    serializer/deserializer and gets Configuration changed from default settings.
                                                                                                         from default settings.
         an acknowledge.
         If not already enabled,
         sets SEREN = 1, gets an
                                          Establishes video link when valid RXC_ available               Locks to video link signal
    4    acknowledge and waits for
                                          (if not already enabled).                                      (if not already locked).
         video link to be established
         (~3ms).
         Begin sending video data to                                                                     Video data received and
    5                                     Video data serialized and sent across serial link.
         input                                                                                           deserialized.
High-Bandwidth Digital Content                                        izer public key selection vector (AKSV) and writes it to
                                                                      the deserializer. The µC then reads the deserializer KSV
Protection (HDCP)                                                     (BKSV) and writes it to the GMSL serializer. The µC
Note: HDMI HDCP operation is explained in the HDMI                    begins checking BKSV against the revocation list. Using
HDCP System documents. The explanation of HDCP                        the cipher, the GMSL serializer and deserializer calcu-
operation in this data sheet is provided as a guide for gen-          late a 16-bit response value, R0 and R0’, respectively.
eral understanding. Implementation of HDCP in a product               The GMSL amendment for HDCP reduces the 100ms
must meet the requirements given in the HDCP System                   minimum wait time allowed for the receiver to generate
v1.3 Amendment for GMSL, which is available from DCP.                 R0’ (specified in HDCP rev 1.3) to 128 pixel clock cycles
HDCP has two main phases of operation, authentication                 in the GMSL amendment.
and the link integrity check. The µC starts authentica-               There are two response-value comparison modes, inter-
tion by writing to the START_AUTHENTICATION bit in                    nal comparison and µC comparison. Set EN_INT_COMP
the GMSL serializer. The GMSL serializer generates a                  = 1 to select internal comparison mode. Set EN_INT_
64-bit random number. The host µC first reads the 64-bit              COMP = 0 to select µC comparison mode. In internal
random number from the GMSL serializer and writes it                  comparison mode, the µC reads the deserializer response
to the deserializer. The µC then reads the GMSL serial-               R0’ and writes it to the GMSL serializer. The GMSL
www.maximintegrated.com                                                                                          Maxim Integrated │ 48


MAX9291/MAX9293                                                                                           3.12Gbps GMSL Serializers
                                                                                  for Coax or STP Output and HDMI Input
                      AUTOS        POWER-UP VALUE
                     SETTING            SEREN
                       LOW                1                                                                    CLINKEN = 0 OR
                       HIGH               0                                                                      SEREN = 1
                                                                                               CLINKEN = 0 OR
                                       SLEEP = 1                                                 SEREN = 1                    CONFIG LINK     CONFIG LINK
                                       FOR > 8ms                    SLEEP = 0,      POWER-ON                        CONFIG     UNLOCKED       OPERATING
                          SLEEP                       WAKE-UP
                                    WAKE-UP SIGNAL                  SEREN = 0          IDLE     CLINKEN = 1     LINK STARTED  CONFIG LINK      PROGRAM
                                                                                                                                 LOCKED        REGISTERS
                                                                   SEREN = 1,
                                                                                                  SEREN = 0 OR
                                                     SLEEP = 0,   RXC RUNNING
           SLEEP = 1                                                                                 NO RXC
                                                     SLEEP = 1
                                                                                 SEREN = 0 OR
                                                                                    NO RXC
                                                   PWDN = HIGH,                                                    PRBSEN = 0
                     PWDN = LOW OR   POWER-DOWN                                   VIDEO LINK
                                                    POWER-ON            VIDEO                     VIDEO LINK                   VIDEO LINK
       ALL STATES                         OR
                       POWER-OFF                   AUTOS = LOW      LINK LOCKING   LOCKED         OPERATING        PRBSEN = 1   PRBS TEST
                                      POWER-OFF
                                                                                  VIDEO LINK
                                                                                  UNLOCKED
Figure 36. State Diagram, CDS = Low (Display Applications)
Table 17. Startup Procedure for Image-Sensing Applications (CDS = High, See Figure 37)
                                                                                       SERIALIZER
  NO.                           µC                                                                                                      DESERIALIZER
                                                            (AUTOSTART ENABLED)               (AUTOSTART DISABLED)
                                                           Set all configuration                                                    Set all configuration
   —     µC connected to deserializer.                                                        Set all configuration inputs.
                                                           inputs.                                                                  inputs.
                                                           Powers up and loads                                                      Powers up and loads
                                                                                              Powers up and loads
                                                           default settings.                                                        default settings. Locks
   1     Powers up.                                                                           default settings. Goes to
                                                           Establishes video link                                                   to video link signal if
                                                                                              sleep after 8ms.
                                                           when valid RXC_ available.                                               available.
                                                                                                                                    Configuration
         Writes deserializer configuration bits
   2                                                       —                                  —                                     changed from default
         and gets an acknowledge.
                                                                                                                                    settings.
         Wakes up the serializer by sending
         dummy packet, and then writing
   3     SLEEP = 0 within 8ms. May not get                 —                                  Wakes up.                             —
         an acknowledge (or gets a dummy
         acknowledge) if not locked.
         Writes serializer configuration bits.
   4     May not get an acknowledge (or gets               Configuration changed from default settings.                             —
         a dummy acknowledge) if not locked.
         If not already enabled, sets SEREN
                                                                                                                                    Locks to video link
         = 1, gets an acknowledge and waits                Establishes video link when valid RXC_ available
   5                                                                                                                                signal (if not already
         for serial link to be established                 (if not already enabled).
                                                                                                                                    locked).
         (~3ms).
                                                                                                                                    Video data received
   6     Begin sending video data to input.                Video data serialized and sent across serial link.
                                                                                                                                    and deserialized.
www.maximintegrated.com                                                                                                               Maxim Integrated │ 49


MAX9291/MAX9293                                                                                            3.12Gbps GMSL Serializers
                                                                                   for Coax or STP Output and HDMI Input
                       AUTOS        POWER-UP VALUE
                      SETTING     SEREN           SLEEP
                        LOW         1               0                                                           CLINKEN = 0 OR
                        HIGH        0               1                                                             SEREN = 1
                                                                                                CLINKEN = 0 OR
                                         SLEEP = 1                                                SEREN = 1                    CONFIG LINK   CONFIG LINK
                                         FOR > 8ms                    SLEEP = 0,     POWER-ON                       CONFIG      UNLOCKED     OPERATING
                           SLEEP                          WAKE-UP
                                                                      SEREN = 0         IDLE     CLINKEN = 1     LINK STARTED  CONFIG LINK    PROGRAM
                                      REVERSE LINK
                                                                                                                                  LOCKED     REGISTERS
                                    WAKE-UP SIGNAL
                                       PWDN = HIGH,                  SEREN = 1,
                                                                                                   SEREN = 0 OR
                                        POWER-ON,        SLEEP = 0, RXC RUNNING
            SLEEP = 1                                                                                 NO RXC
                                      AUTOS = HIGH       SLEEP = 1
                                                                                  SEREN = 0 OR
                                                                                    NO RXC
                                                       PWDN = HIGH,                                                 PRBSEN = 0
                      PWDN = LOW OR   POWER-DOWN                                   VIDEO LINK
                                                        POWER-ON         VIDEO                     VIDEO LINK                   VIDEO LINK
        ALL STATES                          OR
                        POWER-OFF                      AUTOS = LOW   LINK LOCKING   LOCKED         OPERATING        PRBSEN = 1   PRBS TEST
                                        POWER-OFF
                                                                                   VIDEO LINK
                                                                                   UNLOCKED
Figure 37. State Diagram, CDS = High (Image Sensing)
serializer compares R0’ to its internally generated                                   (PJ and PJ’) every 16 frames. The host must detect three
response value R0, and sets R0_RI_MATCHED. In µC                                      consecutive PJ/PJ’ mismatches before resampling.
comparison mode, the µC reads and compares the R0/
R0’ values from the GMSL serializer/deserializer.                                     Encryption Enable
                                                                                      The GMSL link transfers either encrypted or
During response-value generation and comparison, the
                                                                                      nonencrypted data. To encrypt data, the host µC sets
host µC checks for a valid BKSV (having 20 1s and 20
                                                                                      the encryption enable (ENCRYPTION_ENABLE) bit in
0s is also reported in BKSV_INVALID) and checks BKSV
                                                                                      both the GMSL serializer and deserializer. The µC must
against the revocation list. If BKSV is not on the list
                                                                                      set ENCRYPTION_ENABLE in the same VSYNC cycle
and the response values match, the host authenticates
                                                                                      in both the GMSL serializer and deserializer (no internal
the link. If the response values do not match, the µC
                                                                                      VSYNC falling edges between the two writes). The same
resamples the response values (as described in HDCP
                                                                                      timing applies when clearing ENCRYPTION_ENABLE to
rev 1.3, Appendix C). If resampling fails, the µC restarts
                                                                                      disable encryption.
authentication by setting the RESET_HDCP bit in the
GMSL serializer. If BKSV appears on the revocation list,                              Note: ENCRYPTION_ENABLE enables/disables encryp-
the host cannot transmit data that requires protection. The                           tion on the GMSL irrespective of the content. To comply
host knows when the link is authenticated and decides                                 with HDCP, the µC must not allow content requiring
when to output data requiring protection. The µC performs                             encryption to cross the GMSL unencrypted.
a link integrity check every 128 frames or every 2s ±0.5s.                            The µC must complete the authentication process before
The GMSL serializer/deserializer generate response                                    enabling encryption. In addition, encryption must be dis-
values every 128 frames. These values are compared                                    abled before starting a new authentication session.
internally (internal comparison mode) or can be compared
                                                                                      The MAX9293 only permits unencrypted video to pass
in the host µC.
                                                                                      through the GMSL output port when the HDMI receiver
In addition, the GMSL serializer/deserializer provide                                 is also unencrypted. If the HDMI receiver is encrypted
response values for the enhanced link verification.                                   (determined by the HDMI source), the GMSL output port
Enhanced link verification is an optional method of link                              forces a blank screen until GMSL encryption is enabled.
verification for faster detection of loss-of-synchronization.
For this option, the GMSL serializer and deserializer
generate 8-bit enhanced link-verification response values
www.maximintegrated.com                                                                                                                Maxim Integrated │ 50


MAX9291/MAX9293                                                               3.12Gbps GMSL Serializers
                                                           for Coax or STP Output and HDMI Input
Synchronization of Encryption                               GMSL HDMI HDCP Protocol Summary
The video vertical sync (VSYNC) synchronizes the start      After initial setup of the HDMI PWD registers (device
of encryption. Once encryption has started, the GMSL        address 0x30), the device automatically performs required
generates a new encryption key for each frame and each      functions needed when the HDMI source runs the first
line, with the internal falling edge of VSYNC and HSYNC.    part of authentication, encryption enable/disable, and link
Rekeying is transparent to data and does not disrupt the    integrity checks. During the second part of authentica-
encryption of video or audio data.                          tion, the microcontroller enters the downstream topology,
                                                            populates the KSV list, triggers SHA calculation and
Repeater Support                                            sets the HDMI receiver’s KSV_READY bit (Table 21).
The GMSL serializer/deserializer include features to build  The HDMI source then verifies the SHA calculation and
an HDCP repeater. An HDCP repeater receives and             checks the KSV list against the revocation list to complete
decrypts HDCP content and then encrypts and transmits       the second part of authentication.
on one or more downstream links. A repeater can also use
decrypted HDCP content (e.g., to display on a screen). To   Example Repeater Network—Three µCs
support HDCP repeater-authentication protocol, the HDMI     The example shown in Figure 38 has two repeaters and three
deserializer has a REPEATER register bit. This register     µCs. Table 21 summarizes the authentication operation.
bit must be set to 1 by a µC (most likely on the repeater
                                                            Detection and Action Upon New Device
module). Both the GMSL serializer and deserializer use
                                                            Connection
SHA-1 hash-value calculation over the assembled KSV
lists. HDCP GMSL links support a maximum of 15 receiv-      When a new device is connected to the system, the
ers (total number including the ones in repeater modules).  device must be authenticated and the device’s KSV
If the total number of downstream receivers exceeds 14,     checked against the revocation list. The downstream
the µC must set the MAX_DEVS_EXCEEDED register bit          µCs can set the NEW_DEV_CONN bit of the upstream
when it assembles the KSV list.                             receiver and invoke an interrupt to notify upstream µCs.
                                                            Notification of Start of Authentication and
HDCP Authentication Procedures                              Enable of Encryption to Downstream Links
The GMSL serializer generates a 64-bit random number        HDCP repeaters do not immediately begin authentication
exceeding the HDCP requirement. The GMSL serial-            upon startup or detection of a new device, but instead
izer/deserializer internal one-time programmable (OTP)      wait for an authentication request from the upstream
memories contain a unique HDCP keyset programmed at         transmitter/repeaters.
the factory. The host µC initiates and controls the HDCP
authentication procedure. The GMSL serializer and dese-     Use the following procedure to notify downstream links of
rializer generate HDCP authentication response values       the start of a new authentication request:
for the verification of authentication. Use the following   1) HDMI µC begins authentication with the HDCP
procedures to authenticate the HDCP GMSL encryption             repeater’s input receiver.
(refer to the HDCP 1.3 Amendment for GMSL for details).     2) When HDMI authentication starts, the HDCP
The µC must perform link integrity checks while encryp-         repeater’s HDMI input receiver, HDCP_AUTH_
tion is enabled (see Table 19). Any event that indicates        START_INTR interrupt triggers (if interrupts are set).
that the deserializer has lost link synchronization should
                                                            3) HDCP repeater’s µC waits for the HDCP_AUTH_
retrigger authentication. The µC must first write 1 to the
                                                                START_INTR interrupt starts authentication
RESET_HDCP bit in the GMSL serializer before starting
                                                                downstream.
a new authentication attempt.
                                                            Set HDCP_AUTH_DONE_INTR interrupt and then poll
HDCP Protocol Summary                                       the HDCP_DECRYPTING bit to follow encryption enable
Table 18, Table 19, and Table 20 list the summaries of the  from the HDMI Transmitter.
HDCP protocol. These tables serve as an implementation
guide only. Meet the requirements in the GMSL amend-
ment for HDCP to be in full compliance.
www.maximintegrated.com                                                                            Maxim Integrated │ 51


MAX9291/MAX9293                                                                             3.12Gbps GMSL Serializers
                                                                      for Coax or STP Output and HDMI Input
   BD-DRIVE                           HDMI INPUT REPEATER              GMSL REPEATER                                DISPLAY 1
                                                                                                  TX_R1             RX_D1
             TX_B1                RX_H1             TX_H1          RX_R1
                                  (0x30)            (0x80)
                                                                                    VIDEO
                                                  MAX9293                          ROUTING
      µC_B
                                                                                                                    DISPLAY 2
      MEMORY                                                       RX_R2             µC_R         TX_R2             RX_D2
      WITH SRM                            µC_H
            VIDEO CONNECTION
            CONTROL CONNECTION 1 (µC_B IN BD-DRIVE IS MASTER)
            CONTROL CONNECTION 2 (µC_H IN HDMI REPEATER IS MASTER)
            CONTROL CONNECTION 3 (µC_R IN REPEATER IS MASTER)
Figure 38. Example Repeater Network—Three µCs
Table 18. Startup, HDCP Authentication, and Normal Operation (Deserializer is Not a
Repeater)—First Part of the HDCP Authentication Protocol
  NO.                               µC                          HDCP GMSL SERIALIZER                HDCP GMSL DESERIALIZER
                                                              Powers up waiting for HDCP         Powers up waiting for HDCP
    1      Initial state after power-up.
                                                              authentication.                    authentication.
           Makes sure that A/V data not requiring
           protection (low-value content) is available at
           the GMSL serializer inputs (such as blue or
           informative screen). Alternatively, uses the
    2      FORCE_VIDEO and FORCE_AUDIO bits of                                 —                                  —
           the GMSL serializer to mask A/V data at the
           input of the GMSL serializer. Starts the link by
           writing SEREN = H or link starts automatically
           if AUTOS is low.
                                                              Starts serialization and transmits Locks to incoming data stream and
    3                               —
                                                              low-value content A/V data.        outputs low-value content A/V data.
           Reads the locked bit of the deserializer and
    4                                                                          —                                  —
           makes sure the link is established.
                                                              Combines seed with internally
           Optionally writes a random-number seed to          generated random number. If
    5                                                                                                             —
           the GMSL serializer.                               no seed provided, only internal
                                                              random number is used.
www.maximintegrated.com                                                                                          Maxim Integrated │ 52


MAX9291/MAX9293                                                                       3.12Gbps GMSL Serializers
                                                                   for Coax or STP Output and HDMI Input
Table 18. Startup, HDCP Authentication, and Normal Operation (Deserializer is Not a
Repeater)—First Part of the HDCP Authentication Protocol (continued)
  NO.                             µC                         HDCP GMSL SERIALIZER             HDCP GMSL DESERIALIZER
        If HDCP encryption is required, starts            Generates (stores) AN, and
        authentication by writing 1 to the                resets the
   6                                                                                                       —
        START_AUTHENTICATION bit of the GMSL              START_AUTHENTICATION bit
        serializer.                                       to 0.
        Reads AN and AKSV from the GMSL serializer                                        Generates R0’ triggered by the µC’s
   7                                                                     —
        and writes to the deserializer.                                                   write of AKSV.
        Reads the BKSV and REPEATER bit from the          Generates R0, triggered by the
   8                                                                                                       —
        deserializer and writes to the GMSL serializer.   µC’s write of BKSV.
        Reads the INVALID_BKSV bit of the GMSL
        serializer and continues with authentication
   9    if it is 0. Authentication can be restarted if it                —                                 —
        fails (set RESET_HDCP = 1 before restarting
        authentication).
        Reads R0’ from the deserializer and reads
        R0 from the GMSL serializer. If they match,
        continues with authentication; otherwise,
        retries up to two more times (optionally, GMSL
  10                                                                     —                                 —
        serializer comparison can be used to detect if
        R0/R0’ match). Authentication can be restarted
        if it fails (set RESET_HDCP = 1 before
        restarting authentication).
        Waits for the VSYNC falling edge (internal to
        the GMSL serializer) and then sets the
        ENCRYPTION_ENABLE bit to 1 in the                 Encryption enabled after the    Decryption enabled after the next
   11
        deserializer and GMSL serializer (if the FC is    next VSYNC falling edge.        VSYNC falling edge.
        not able to monitor VSYNC, it can utilize the
        VSYNC_DET bit in the GMSL serializer).
        Checks that BKSV is not in the Key
        Revocation list and continues if it is not.
  12    Authentication can be restarted if it fails.                     —                                 —
        Note: Revocation list check can start after
        BKSV is read in step 8.
        Starts transmission of A/V content that needs     Performs HDCP encryption on     Performs HDCP decryption on high-
  13
        protection.                                       high-value content A/V data.    value content A/V data.
www.maximintegrated.com                                                                                   Maxim Integrated │ 53


MAX9291/MAX9293                                                                       3.12Gbps GMSL Serializers
                                                                   for Coax or STP Output and HDMI Input
Table 19. Link Integrity Check (Normal)—Performed Every 128 Frames After Encryption
is Enabled
  NO.                           µC                           HDCP GMSL SERIALIZER            HDCP GMSL DESERIALIZER
                                                          Generates Ri and updates the
                                                                                          Generates Ri’ and updates the RI’
   1                             —                        RI register every 128 VSYNC
                                                                                          register every 128 VSYNC cycles.
                                                          cycles.
                                                          Continues to encrypt and        Continues to receive, decrypt, and
   2                             —
                                                          transmit A/V data.              output A/V data.
        Every 128 video frames (VSYNC cycles) or
   3                                                                      —                                 —
        every 2s.
   4    Reads RI from the GMSL serializer.                                —                                 —
   5    Reads RI’ from the deserializer.                                  —                                 —
        Reads RI again from the GMSL serializer and
        makes sure it is stable (matches the previous
   6                                                                      —                                 —
        RI that it has read from the GMSL serializer). If
        RI is not stable, go back to step 5.
        If RI matches RI’, the link integrity check is
   7                                                                      —                                 —
        successful; go back to step 3.
        If RI does not match RI’, the link integrity
        check fails. After the detection of failure of
        link integrity check, the FC makes sure that
        A/V data not requiring protection (low-value
        content) is available at the GMSL serializer
   8                                                                      —                                 —
        inputs (such as blue or informative screen).
        Alternatively, the FORCE_VIDEO and
        FORCE_AUDIO bits of the GMSL serializer
        can be used to mask A/V data input of the
        GMSL serializer.
                                                          Disables encryption and
        Writes 0 to the ENCRYPTION_ENABLE bit of                                          Disables decryption and outputs low-
   9                                                      transmits low-value content A/V
        the GMSL serializer and deserializer.                                             value content A/V data.
                                                          data.
        Restarts authentication by writing 1 to the
        RESET_HDCP bit followed by writing 1 to the
  10                                                                      —                                 —
        START_AUTHENTICATION bit in the GMSL
        serializer.
www.maximintegrated.com                                                                                    Maxim Integrated │ 54


MAX9291/MAX9293                                                                     3.12Gbps GMSL Serializers
                                                                 for Coax or STP Output and HDMI Input
Table 20. Optional Enhanced Link Integrity Check—Performed Every 16 Frames After
Encryption is Enabled
 NO.                            µC                          HDCP GMSL SERIALIZER            HDCP GMSL DESERIALIZER
                                                        Generates PJ and updates the PJ   Generates PJ’ and updates the PJ’
   1                            —
                                                        register every 16 VSYNC cycles.   register every 16 VSYNC cycles.
                                                        Continues to encrypt and transmit Continues to receive, decrypt, and
   2                            —
                                                        A/V data.                         output A/V data.
        Every 16 video frames, reads PJ from the
   3                                                                    —                                  —
        GMSL serializer and PJ’ from the deserializer.
        If PJ matches PJ’, the enhanced link integrity
   4                                                                    —                                  —
        check is successful; go back to step 3.
        If there is a mismatch, retry up to two more
        times from step 3. Enhanced link integrity
        check fails after 3 mismatches. After the
        detection of failure of enhanced link integrity
        check, the µC makes sure that A/V data not
   5    requiring protection (low-value content) is                     —                                  —
        available at the GMSL serializer inputs (such
        as blue or informative screen). Alternatively,
        the FORCE_VIDEO and FORCE_AUDIO bits
        of the GMSL serializer can be used to mask
        A/V data input of the GMSL serializer.
        Writes 0 to the ENCRYPTION_ENABLE bit of        Disables encryption and transmits Disables decryption and outputs
   6
        the GMSL serializer and deserializer.           low-value content A/V data.       low-value content A/V data.
        Restarts authentication by writing 1 to the
        RESET_HDCP bit followed by writing 1 to the
   7                                                                    —                                  —
        START_AUTHENTICATION bit in the GMSL
        serializer.
www.maximintegrated.com                                                                                  Maxim Integrated │ 55


MAX9291/MAX9293                                                                         3.12Gbps GMSL Serializers
                                                                       for Coax or STP Output and HDMI Input
Table 21. HDCP Authentication and Normal Operation (Two Repeaters)—First and
Second Parts of the HDCP Authentication Protocol
                                                                                                        HDCP GMSL REPEATER
                                                                              MAX9293 HDMI INPUT
                HDMI SOURCE                                                                               AND DOWNSTREAM
 NO.                                                      µC_H                  GMSL SERIALIZER
                 (µC_B, TX_B1)                                                                                   DEVICES
                                                                                  (RX_H1, TX_H1)
                                                                                                           (RX_R1, µC_R, etc.)
                                                                             All: Power-up waiting for All: Power-up waiting for
  1     Initial state after power-up.    Initial state after power-up.
                                                                             HDCP authentication.      HDCP authentication.
                                         Writes REPEATER = 1 in RX_H1.
                                         Retries until proper acknowledge
                                         frame received.                                               µC_R sets up RX_R1 as a
                                         Note: This step must be                                       repeater.
                                         completed before the first part of                            Note: This step must be
  2                     —                authentication is started between               —             completed before the first
                                         TX_B1 and RX_H1 by the µC_B                                   part of authentication is
                                         (step 7). For example, to satisfy                             started between TX_H1
                                         this requirement, write the                                   and RX_R1
                                         REPEATER bit before enabling
                                         DDC or setting HPD output.
        Makes sure that A/V data
        not requiring protection (low-
                                                                             RX_H1: Locks to
  3     value content) is available                         —
                                                                             incoming data stream.
        from TX_B1 (such as blue or
        informative screen).
                                                                                                       µC_R starts all
                                         Starts downstream link by writing   TX_H1: Starts
                                                                                                       downstream links. all links
                                         SEREN = H to TX_H1, or links        serialization and
  4                     —                                                                              are locked and outputs
                                         start automatically if AUTOS of     transmits low-value
                                                                                                       low-value content A/V
                                         transmitters are low.               content A/V data.
                                                                                                       data.
        Ensures the link between         Reads the locked bit of RX_R1                                    µC_R makes sure the
  5     TX_B1 and RX_H1 is               and makes sure the link between                 —                 downstream links are
        established.                     TX_H1 and RX_R1 is established.                                        established.
                                                                                                               Writes 1 to the
                                                                                                        GPIO_0_FUNCTION and
                                         Sets up authentication interrupts                                 GPIO_1_FUNCTION
  6                     —                                                                —
                                         (Register 0x50)                                                 bits in RX_R1 to change
                                                                                                       GPIO functionality used for
                                                                                                               HDCP purpose
        Starts and completes the
                                                                             RX_H1: According to       Waits for authentication
        first part of the authentication
  7                                                         —                commands from µC_B,       start from upstream
        protocol between TX_B1,
                                                                             computes R0’.             devices
        RX_H1
www.maximintegrated.com                                                                                        Maxim Integrated │ 56


MAX9291/MAX9293                                                                       3.12Gbps GMSL Serializers
                                                                      for Coax or STP Output and HDMI Input
Table 21. HDCP Authentication and Normal Operation (Two Repeaters)—First and
Second Parts of the HDCP Authentication Protocol (continued)
                                                                                                     HDCP GMSL REPEATER
                                                                             MAX9293 HDMI INPUT
               HDMI SOURCE                                                                             AND DOWNSTREAM
 NO.                                                    µC_H                  GMSL SERIALIZER
               (µC_B, TX_B1)                                                                                  DEVICES
                                                                                (RX_H1, TX_H1)
                                                                                                        (RX_R1, µC_R, etc.)
                                                                                                    RX_H1: According to
                                       When authentication start interrupt                          commands from µC_B,
                                       is detected, starts and completes    TX_H1: According        computes R0’.
                                       the first part of the authentication to commands from        µC_R : When GPIO_1 =
   8                  —
                                       protocol between the TX_H1,          µC_R, generates AN,     1 is detected, starts and
                                       RX_R1 links (see steps 6–10 in       computes R0.            completes the first part of
                                       Table 18).                                                   the authentication protocol
                                                                                                    for downstream links
        Enables encryption on
        the (TX_B1, RX_H1) link.
        Full authentication is not
        complete yet so it makes
        sure A/V content that needs                                         RX_H1: Decryption
   9                                                       —                                                      —
        protection is not transmitted.                                      enabled.
        Since REPEATER = 1
        was read from RX_H1,
        the second part of
        authentication is required.
                                                                                                    RX_R1: Decryption
                                       Waits until authentication done
                                                                                                    enabled after next VSYNC
                                       interrupt is detected. Then waits
                                                                            TX_H1: Encryption       falling edge.
                                       for the VSYNC falling edge
  10                  —                                                     enabled after next      µC_R: When GPIO_0 =
                                       (polling VSYNC_DET in TX_H1)
                                                                            VSYNC falling edge.     1 is detected, enables
                                       sets the ENCRYPTION_ENABLE
                                                                                                    encryption on downstream
                                       = 1 in TX_H1.
                                                                                                    links.
        Waits for some time to
                                                                                                    µC_R: Performs second
        allow µC_H to make the         Waits for some time to allow
                                                                                                    part of authentication.
        KSV list ready in RX_H1.       µC_R to make the KSV list ready
                                                                                                    Stores KSV list and KSV_
  11    Then polls (reads) the         in RX_R1. Then polls (reads) the                 —
                                                                                                    READY = 1 to RX_R1.
        KSV_LIST_READY bit of          KSV_LIST_READY bit of RX_R1
                                                                                                    RX_R1: calculates hash
        RX_H1 regularly until bit is   regularly until bit is read as 1.
                                                                                                    value (V’)
        read as 1.
                                       Reads the KSV list and BINFO
                                       from RX_R1 and writes them             TX_H1: Triggered by
                                       to TX_H1. If any of the MAX_          µC_H’s write of BINFO,
                                       DEVS_EXCEEDED or MAX_                  calculates hash value
  12                  —                                                                                           —
                                       CASCADE_EXCEEDED bits is                (V) on the KSV list,
                                       1, then authentication fails. Note:   BINFO and the secret-
                                       BINFO must be written after the              value M0
                                       KSV list.
                                       Reads V from TX_H1 and V’ from
                                       RX_R1. If they match, continues
  13                  —                                                                 —                         —
                                       with authentication; otherwise,
                                       retries up to two more times.
www.maximintegrated.com                                                                                    Maxim Integrated │ 57


MAX9291/MAX9293                                                                        3.12Gbps GMSL Serializers
                                                                      for Coax or STP Output and HDMI Input
Table 21. HDCP Authentication and Normal Operation (Two Repeaters)—First and
Second Parts of the HDCP Authentication Protocol (continued)
                                                                                                     HDCP GMSL REPEATER
                                                                            MAX9293 HDMI INPUT
                HDMI SOURCE                                                                             AND DOWNSTREAM
 NO.                                                   µC_H                   GMSL SERIALIZER
                (µC_B, TX_B1)                                                                                  DEVICES
                                                                                 (RX_H1, TX_H1)
                                                                                                         (RX_R1, µC_R, etc.)
                                      Appends BKSV from RX_R1 to
                                      the KSV list. Writes the appended     RX_H1: calculates hash
                                      KSV list, list length, list start      value (V’) on the KSV
  14                   —                                                                                          —
                                      pointer, and BINFO to RX_H1 and          list, BINFO and the
                                      SHA_GO_STAT to trigger SHA                 secret-value M0’
                                      calculation.
                                      Writes 1 to the KSV_LIST_
  15                   —                                                                —                         —
                                      READY bit of RX_H1.
        Reads the KSV list and
        BINFO from RX_H1. If any
        of the PT_CASC_EXCEED
  16                                                    —                               —                         —
        or DEVS_EXCEEDED bits
        is 1, then authentication
        fails.
        Reads V from TX_B1 and
        V’ from RX_H1. If they
  17    match, continues with                           —                               —                         —
        authentication; otherwise,
        retries up to two more times.
        Searches for each KSV
        in the KSV list and BKSV
  18                                                    —                               —                         —
        of RX_H1 in the Key
        Revocation list.
        If keys are not revoked,
        the second part of the
  19                                                    —                               —                         —
        authentication protocol is
        completed.
        Starts transmission of                                              All: Perform HDCP        All: Perform HDCP
  20    A/V content that needs                          —                   encryption on high-value decryption on high-value
        protection.                                                         A/V data.                A/V data.
www.maximintegrated.com                                                                                    Maxim Integrated │ 58


MAX9291/MAX9293                                                                           3.12Gbps GMSL Serializers
                                                                    for Coax or STP Output and HDMI Input
Table 22. MAX9291/MAX9293 Feature Compatibility
        MAX9291/MAX9293
                                                                         GMSL DESERIALIZER
             FEATURES
       High-bandwidth mode         If feature not supported in deserializer, must only use 32-bit mode.
              I2C to I2C           If feature not supported in deserializer, must use UART to I2C or UART to UART.
                                   If feature not supported in deserializer, must connect unused serial input through 200nF and
                 Coax
                                   50Ω in series to VDD and set the reverse control channel amplitude to 100mV.
   High-immunity control channel   If feature not supported in deserializer, must use the legacy reverse control channel mode.
                                   If feature not supported in deserializer, must use I2S encoding (with 50% WS duty cycle),if
           TDM encoding
                                   supported.
            I2S encoding           If feature not supported in deserializer, must disable I2S in the MAX9291/MAX9293.
      HDCP (MAX9293 only)          If feature not supported in deserializer, must not be turned on in the MAX9293.
Table 23. Line-Fault Mapping
     REGISTER ADDRESS               BITS         NAME          VALUE                            LINE-FAULT TYPE
                                                                 00          Negative cable wire shorted to supply voltage
                                                                 01          Negative cable wire shorted to ground
                                   D[3:2]        LFNEG
                                                                 10          Normal operation
                                                                 11          Negative cable wire disconnected
                0x08
                                                                 00          Positive cable wire shorted to supply voltage
                                                                 01          Positive cable wire shorted to ground
                                   D[1:0]        LFPOS
                                                                 10          Normal operation
                                                                 11          Positive cable wire disconnected
Applications Information                                              Contention will occur if both µCs attempt to use the control
                                                                      channel at the same time. It is up to the user to prevent
Self-PRBS Test                                                        this contention by implementing a higher level protocol. In
The serializers include a PRBS pattern generator that                 addition, the control channel does not provide arbitration
works with bit-error verification in the deserializer. To run         between I2C masters on both sides of the link. An acknowl-
the PRBS test, first disable HDCP encryption. Next, set               edge frame is not generated when communication fails due
DISHSFILT, DISVSFILT and DISDEFILT to 1, to disable                   to contention. If communication across the serial link is
glitch filter in the deserializer. Then, set PRBSEN = 1               not required, the µCs can disable the forward and reverse
(0x04, D5) in the serializer and then in the deserializer.            control channel using the FWDCCEN and REVCCEN bits
To exit the PRBS test, set PRBSEN = 0 (0x04, D5) in the               (0x04, D[1:0]) in the serializer/deserializer. Communication
deserializer and then in the serializer.                              across the serial link is stopped and contention between
                                                                      µCs cannot occur.
Dual µC Control
Usually, systems have one microcontroller to run the                  As an example of dual µC use in an image-sensing
control channel, located on the serializer side for display           application, the serializer can be in sleep mode and
applications or on the deserializer side for image-sensing            waiting for wake-up by µC on the deserializer side. After
applications. However, a µC can reside on each side                   wake-up, the serializer-side µC assumes master control
simultaneously, and trade off running the control channel.            of the serializer’s registers.
In this case, each µC can communicate with the serializer
and deserializer and any peripheral devices.
www.maximintegrated.com                                                                                           Maxim Integrated │ 59


MAX9291/MAX9293                                                                     3.12Gbps GMSL Serializers
                                                                for Coax or STP Output and HDMI Input
RXC_ Spread Tracking                                             Selection and Programming of the Device
The serializers can operate with a spread RXC_ signal.           Addresses
Do not exceed 0.5% spread for fRXC_ > 50MHz, and 1%              The serializers and deserializers have selectable and
spread for fRXC_ < 50MHz, and keep modulation less               programmable device addresses. This allows multiple
than 40kHz. In addition, turn off spread spectrum in the         GMSL devices, along with I2C peripherals, to coexist on
serializer and deserializer. The serializer and deserializer     the same control channel.
track the spread on RXC_.
                                                                 GMSL Registers Device Address
Changing the Clock Frequency                                     The serializer GMSL device address is in register 0x00 of
It is recommended that the serial link be enabled after          each device, while the deserializer device address is in
the video clock (fRXC_) and the control-channel clock            register 0x01 of each device (see Table 26). ADD_ pins
(fUART/fµC) are stable. When changing the clock                  set the default GMSL register device address To change
frequency, stop the video clock for 5µs, apply the clock         a device address, first write to the device whose address
at the new frequency, then restart the serial link or            changes (register 0x00 of the serializer for serializer GMSL
toggle SEREN. On-the-fly changes in clock frequency are          device address change, or register 0x01 of the deserializer
possible if the new frequency is immediately stable and          for deserializer device address change). Then write the
without glitches. The reverse control channel remains            same address into the corresponding register on the other
unavailable for 500µs after serial link start or stop. When      device (register 0x00 of the deserializer for serializer GMSL
using the UART interface, limit on-the-fly changes in fUART      device address change, or register 0x01 of the serializer for
to factors of less than 3.5 at a time to ensure that the device  deserializer device address change).
recognizes the UART sync pattern. For example, when              HDMI Registers Device Address
lowering the UART frequency from 1Mbps to 100kbps, first
send data at 333kbps, then at 100kbps for reduction ratios       Register device addresses for the HDMI registers (see
of 3 and 3.333, respectively.                                    Table 28, Table 29, Table 30, Table 31, Table 32, Table
                                                                 33, Table 34, and Table 35) can be changed by using this
Fast Detection of Loss of Synchronization                        procedure:
A measure of link quality is the recovery time from loss of      1)   Choose ADD pins such that GMSL register bank is
synchronization. The host can be quickly notified of loss-            not conflicting with any other device on the bus. ADD
of-lock by connecting the deserializer’s LOCK output to               pins do not affect default addresses of HDMI register
the GPI input. If other sources use the GPI input, such as            banks.
a touch-screen controller, the µC can implement a routine        2)   HDMI has nine register banks and a bank for PHY
to distinguish between interrupts from loss-of-sync and               registers and out of these nine, AON controls the
normal interrupts. Reverse control-channel communica-                 addresses of the remaining eight register banks.
tion does not require an active forward link to operate and           Unlike the rest, PHY register bank’s address(10th
accurately tracks the LOCK status of the GMSL link. LOCK              bank) is not register programmable but has only two
asserts for video link only and not for the configuration link.       alternative addresses (0x64, 0x66), which are select-
Providing a Frame Sync (Camera Applications)                          able by the I2C_PAGE_ADDR_CTRL bit in GMSL.
The GPI/GPO provide a simple solution for camera                      a. If AON has a conflict, the same GMSL register bit
applications that require a frame sync signal from the                    used for selecting the alternative address of PHY
ECU (e.g., surround view systems). Connect the ECU                        bank (I2C_PAGE_ADDR_CTRL) is used to change
frame sync signal to the GPI input, and connect GPO                       default address of AON page from 0x60 to 0x62. If
output to the camera frame sync input. GPI/GPO has                        both of these addresses conflict, go to step 3.
a typical delay of 275µs. Skew between multiple GPI/                  b. If AON does not have a conflict, programming
GPO channels is typically 115µs. If a lower skew signal                   registers in AON sets all other eight register bank’s
is required, connect the camera’s frame sync input one of                 addresses.
the deserializer’s GPIOs and use an I2C broadcast write
                                                                 3.   If both possible addresses 0x60 and 0x62 of AON
command to change the GPIO output state. This has a
                                                                      bank conflicts then the conflicting device needs to be
maximum skew of 0.5µs + 1 I2C bit time.
                                                                      powered down and the device address for AON needs
                                                                      to be changed to any desired value by setting registers
                                                                      in AON register bank. Go to 2.b.
www.maximintegrated.com                                                                                   Maxim Integrated │ 60


MAX9291/MAX9293                                                                  3.12Gbps GMSL Serializers
                                                              for Coax or STP Output and HDMI Input
3-Level Configuration Inputs                                   For the fault-detection circuit, select the resistor’s power
ADD[1:0] and BWS are 3-level inputs that control the seri-     rating to handle a short to the battery. In coax mode,
al interface configuration and power-up defaults. Connect      leave the unused line-fault inputs unconnected. To detect
3-level inputs through a pullup resistor to IOVDD to set a     the short-together case, refer to Application Note 4709:
high level, a pulldown resistor to GND to set a low level, or  MAX9259 GMSL Line Fault Detection.
open to set a mid level. For digital control, use three-state  Table 19 lists the mapping for line-fault types.
logic to drive the 3-level logic input.
                                                               Internal Input Pulldowns
Configuration Blocking                                         The control and configuration inputs (except 3-level
The serializers can block changes to registers. Set            inputs) include a pulldown resistor to GND. External
CFGBLOCK to make registers 0x00 to registers 0x1F as           pulldown resistors are not needed.
read only. Once set, the registers remain blocked until the
supplies are removed or until PWDN is low.                     Choosing I2C/UART Pullup Resistors
                                                               I2C and UART open-drain lines require a pullup resistor
Compatibility with Other GMSL Devices                          to provide a logic-high level. There are tradeoffs between
The serializers are designed to pair with the MAX9276–         power dissipation and speed, and a compromise may
MAX9290 deserializers but interoperates with any GMSL          be required when choosing pullup resistor values. Every
serializers. See Table 22 for operating limitations.           device connected to the bus introduces some capacitance
                                                               even when the device is not in operation. I2C specifies
HS/VS/DE Inversion                                             300ns rise times (30% to 70%) for fast mode, which
The serializer uses an active high HS, VS, and DE              is defined for data rates up to 400kbps (see the I2C
for encoding and HDCO encryption. Set INVHSYNC,                specifications in the AC Electrical Characteristics table
INVVSYNC, and INVDE in the serializer Device address           for details). To meet the fast-mode rise-time requirement,
0xA0, Register 0x48 to invert active low input signals for     choose the pullup resistors so that rise time tR = 0.85
use with the GMSL devices. Set INVHSYNC, INVVSYNC,             x RPULLUP x CBUS < 300ns. The waveforms are not
and INVDE in the deserializer to output active-low signals     recognized if the transition time becomes too slow. The
for use with downstream devices.                               device supports I2C/UART rates up to 1Mbps.
WS/SCK Inversion                                               AC-Coupling
The serializer uses standard polarities for I2S. Set           AC-coupling isolates the receiver from DC voltages up
INVWS, INVSCK in the serializer (register 0x1B) to invert      to the voltage rating of the capacitor. Capacitors at the
opposite polarity signals for use with the GMSL devices.       serializer output and at the deserializer input are needed
Set INVWS, INVSCK in the deserializer (register 0x1D) to       for proper link operation and to provide protection if either
output reverse polarity signals for downstream use.            end of the cable is shorted to a battery. AC-coupling
Line-Fault Detection                                           blocks low-frequency ground shifts and low-frequency
                                                               common-mode noise.
The line-fault detector in the serializer monitors for line
failures such as short to ground, short to battery, and        Selection of AC-Coupling Capacitors
open link for system fault diagnosis. Figure 4 shows the       Voltage droop and the digital sum variation (DSV) of
required external resistor connections. LFLT = low when        transmitted symbols cause signal transitions to start from
a line fault is detected and LFLT goes high when the line      different voltage levels. Because the transition time is fixed,
returns to normal. The line-fault type is stored in 0x08       starting the signal transition from different voltage levels
D[3:0] of the serializer. Filter LFLT with the µC to reduce    causes timing jitter. The time constant for an AC-coupled
the detector’s susceptibility to short ground shifts. The      link needs to be chosen to reduce droop and jitter to an
fault detector threshold voltages are referenced to the        acceptable level. The RC network for an AC-coupled link
serializer ground. Additional passive components set           consists of the CML/coax receiver termination resistor
the DC level of the cable (Figure 4). If the serializer and    (RTR), the CML/coax driver termination resistor (RTD),
GMSL deserializer grounds are different, the link DC           and the series AC-coupling capacitors (C). The RC time
voltage during normal operation can vary and cross one         constant for four equal-value series capacitors is (C x
of the fault-detection thresholds.                             (RTD + RTR))/4. RTD and RTR are required to match the
                                                               transmission line impedance (usually 100Ω differential,
www.maximintegrated.com                                                                                Maxim Integrated │ 61


MAX9291/MAX9293                                                                3.12Gbps GMSL Serializers
                                                            for Coax or STP Output and HDMI Input
50Ω single ended). This leaves the capacitor selection to    Cables and Connectors
change the system time constant. Use at 0.22µF (using        Interconnect for CML typically has a differential
legacy reverse control channel), 47nF (using high-immunity   impedance of 100Ω. Use cables and connectors that have
reverse control channel), or larger high-frequency surface-  matched differential impedance to minimize impedance
mount ceramic capacitors, with sufficient voltage rating     discontinuities. Coax cables typically have a characteristic
to withstand a short to battery, to pass the lower speed     impedance of 50Ω. Contact the factory for 75Ω operation.
reverse control-channel signal. Use capacitors with a case   Table 24 lists the suggested cables and connectors used
size less than 3.2mm x 1.6mm to have lower parasitic         in the GMSL link.
effects to the high-speed signal.
                                                             Board Layout
Power-Supply Circuits and Bypassing                          Separate HDMI, CMOS logic signals, and CML/coax
The serializers use an VAVDD and VDVDD of 1.7V to 1.9V.      high-speed signals to prevent crosstalk. Use a four-layer
All single-ended inputs and outputs except for the serial    PCB with separate layers for power, ground, CML/coax,
output derive power from an VIOVDD of 1.7V to 3.6V,          and LVCMOS/HDMI logic signals. Layout PCB traces
which scale with IOVDD. Proper voltage-supply bypass-        close to each other for a 100Ω differential characteristic
ing is essential for high-frequency circuit stability. HDCP  impedance for STP. The trace dimensions depend on the
draws additional current (MAX9293 only). This is shown       type of trace used (microstrip or stripline). Note that two
in Table 23A.                                                50Ω PCB traces do not have 100Ω differential impedance
                                                             when brought close together—the impedance goes down
                                                             when the traces are brought closer. Use a 50Ω trace for
Table 23A. Additional Supply Current                         the single-ended output when driving coax. Route the
from HDCP (MAX9293 Only)                                     PCB traces for differential CML channel in parallel to
       PIXEL CLOCK            MAXIMUM HDCP CURRENT           maintain the differential characteristic impedance. Avoid
            (MHz)                         (mA)               vias. Keep PCB traces that make up a differential pair
              25                           10                equal length to avoid skew within the differential pair.
              36                           12
              78                           22
             104                           29
Table 24. Suggested Connectors and Cables for GMSL
            VENDOR                      CONNECTOR                      CABLE                           TYPE
          Rosenberger                  59S2AX-400A5-Y                Dacar 302                         Coax
          Rosenberger                  D4S10A-40ML5-Z               Dacar 535-2                         STP
              Nissei                       GT11L-2S               F-2WME AWG28                          STP
               JAE                         MX38-FF                  A-BW-Lxxxxx                         STP
www.maximintegrated.com                                                                             Maxim Integrated │ 62


MAX9291/MAX9293                                                                      3.12Gbps GMSL Serializers
                                                               for Coax or STP Output and HDMI Input
ESD Protection
                                                                                                      RD
ESD tolerance is rated for Human Body Model, IEC                                                     330Ω
61000-4-2, and ISO 10605. The ISO 10605 and IEC
61000-4-2 standards specify ESD tolerance for electronic                         CHARGE-CURRENT-  DISCHARGE
systems. The serial link inputs are rated for ISO 10605                            LIMIT RESISTOR RESISTANCE
                                                                          HIGH-
ESD protection and IEC 61000-4-2 ESD protection. All                     VOLTAGE              CS   STORAGE             DEVICE
                                                                                                                       UNDER
pins are tested for the Human Body Model. The Human                         DC             150pF   CAPACITOR
                                                                                                                        TEST
Body Model discharge components are CS = 100pF and                       SOURCE
RD = 1.5kΩ (Figure 39). The IEC 61000-4-2 discharge
components are CS = 150pF and RD = 330Ω (Figure 40).
The ISO 10605 discharge components are CS = 330pF
and RD = 2kΩ (Figure 41).                                        Figure 40. IEC 61000-4-2 Contact Discharge ESD Test Circuit
                                                                                                      RD
                                     RD                                                              2kΩ
                          1MΩ      1.5kΩ
                                                                                 CHARGE-CURRENT-  DISCHARGE
                CHARGE-CURRENT-  DISCHARGE                                        LIMIT RESISTOR  RESISTANCE
                  LIMIT RESISTOR RESISTANCE                               HIGH-
         HIGH-                                                                                CS   STORAGE            DEVICE
                             CS                DEVICE                    VOLTAGE
        VOLTAGE                   STORAGE                                                  330pF   CAPACITOR          UNDER
                          100pF                UNDER                       DC
          DC                      CAPACITOR                                                                             TEST
                                                TEST                     SOURCE
        SOURCE
Figure 39. Human Body Model ESD Test Circuit                     Figure 41. ISO 10605 Contact Discharge ESD Test Circuit
Table 25. Register Table Map
   DEFAULT I2C DEVICE            DDC DEVICE
                                                                                DESCRIPTION
         ADDRESS                  ADDRESS
                                             AON System Control and Status registers
             0x60                      N/A   0x00 to 0x2A: AON System Control and Status
                                             0x70 to 0x93: AON Interrupt Serializer Device Address
             0x10                      N/A   Audio registers (PWD Domain)
             0x30                      N/A   HDMI HDCP registers (PWD Domain)
            0x4E                       N/A   Depacketization-1 register
            0xF0                       N/A   MHL registers
            0xA0                       N/A   Video registers (PWD Domain)
            0xFE                       N/A   EDID Write and Read Accessible registers
            0xDE                       N/A   Depacketization-2 register
             0x64                      N/A   HDMI PHY registers
                                             EDID Read Accessible registers (read-only copy of the EDIC Write and Read
              N/A                     0xA0
                                             Accessible registers)
              N/A                     0x74   HDMI compliant data map of “HDMI HDCP registers”
            0xXX                       N/A   GMSL registers (includes GMSL HDCP registers)
www.maximintegrated.com                                                                                      Maxim Integrated │ 63


MAX9291/MAX9293                                                      3.12Gbps GMSL Serializers
                                                for Coax or STP Output and HDMI Input
Table 26. GMSL Register Table
 REGISTER                                                                                           DEFAULT
                BITS      NAME    VALUE                         FUNCTION
 ADDRESS                                                                                              VALUE
                                         Serializer device address (power-up default value
                D[7:1]  SERADDR  XXXXXXX                                                            XX00XX0
                                         depends on latched address pin level)
    0x00
                                      0  Normal operation
                  D0    CFGBLOCK                                                                         0
                                      1  Registers 0x00 to 0x1F are read only
                                         Deserializer device address (power-up default value
                D[7:1]  DESADDR  XXXXXXX                                                            XX01XX0
    0x01                                 depends on latched address pin level)
                  D0        —         0  Reserved                                                        0
                                         No spread spectrum. (Power-up default values depend
                                    000
                                         on values of SSEN at power-up)
                                         ±0.5% spread spectrum (Power-up default values
                                    001
                                         depend on values of SSEN at power-up)
                                    010  ±1.5% spread spectrum
                D[7:5]      SS                                                                       000, 001
                                    011  ±2% spread spectrum
                                    100  No spread spectrum
                                    101  ±1% spread spectrum
                                    110  ±3% spread spectrum
                                    111  ±4% spread spectrum
    0x02
                                      0  Disable I2S/TDM channel
                  D4     AUDIOEN                                                                         1
                                      1  Enable I2S/TDM channel
                                     00  12.5MHz to 25MHz pixel clock
                                     01  25MHz to 50MHz pixel clock
                D[3:2]    PRNG                                                                          11
                                     10  50MHz to 104MHz pixel clock
                                     11  Automatically detect the pixel clock range
                                     00  0.5 to 1Gbps serial bit rate
                                     01  1 to 2Gbps serial bit rate
                D[1:0]    SRNG                                                                          11
                                     10  2 to 3.12Gbps serial bit rate
                                     11  Automatically detect serial bit rate
                                         Calibrate spread modulation rate only once after
                                     00
                                         locking
                                         Calibrate spread modulation rate every 2ms after
                                     01
                                         locking
                D[7:6]   AUTOFM                                                                         00
                                         Calibrate spread modulation rate every 16ms after
                                     10
    0x03                                 locking
                                         Calibrate spread modulation rate every 256ms after
                                     11
                                         locking
                                  000000 Auto calibrate sawtooth divider
                D[5:0]     SDIV          Manual SDIV setting. See Manual Programming of              000000
                                 XXXXXX
                                         Spread Spectrum Divider section.
www.maximintegrated.com                                                                    Maxim Integrated │ 64


MAX9291/MAX9293                                                   3.12Gbps GMSL Serializers
                                              for Coax or STP Output and HDMI Input
Table 26. GMSL Register Table (continued)
 REGISTER                                                                                            DEFAULT
                BITS       NAME  VALUE                         FUNCTION
 ADDRESS                                                                                              VALUE
                                       Disable serial link. (Power-up default when AUTOS =
                                       high. Reverse control channel communication remains
                                    0
                                       unavailable for 500µs after the serializer starts/stops
                                       the serial link
                  D7      SEREN                                                                         0, 1
                                       Enable serial link. Power-up default when AUTOS =
                                       low. Reverse control channel communication remains
                                    1
                                       unavailable for 500µs after the serializer starts/stops
                                       the serial link
                                    0  Disable configuration link
                  D6     CLINKEN                                                                          0
                                    1  Enable configuration link
                                    0  Disable PRBS test
                  D5     PRBSEN                                                                           0
                                    1  Enable PRBS test
                                       Normal mode (power-up default value depends on
                                    0
                                       CDS/CNTL3 and AUTOS pin values at power-up).
                  D4      SLEEP                                                                         0, 1
    0x04                               Activate sleep mode. (power-up default value depends
                                    1
                                       on CDS/CNTL3 and AUTOS pin values at power-up)
                                       Base mode uses I2C interface when I2CSEL = 0,
                                   00
                                       CDS = 1
                D[3:2]   INTTYPE       Base mode uses UART interface when I2CSEL = 0,                    01
                                   01
                                       CDS = 1
                                   1X  Local control channel disabled
                                       Disable reverse control channel from deserializer
                                    0
                                       (receiving)
                  D1    REVCCEN                                                                           1
                                       Enable reverse control channel from deserializer
                                    1
                                       (receiving)
                                       Disable forward control channel to deserializer
                                    0
                                       (sending)
                  D0    FWDCCEN                                                                           1
                                       Enable forward control channel to deserializer
                                    1
                                       (sending)
www.maximintegrated.com                                                                     Maxim Integrated │ 65


MAX9291/MAX9293                                                       3.12Gbps GMSL Serializers
                                                  for Coax or STP Output and HDMI Input
Table 26. GMSL Register Table (continued)
 REGISTER                                                                                           DEFAULT
                BITS       NAME    VALUE                          FUNCTION
 ADDRESS                                                                                             VALUE
                                           I2C conversion sends the register address when
                                      0
                                           converting UART to I2C
                  D7    I2CMETHOD                                                                        0
                                           Disable sending of I2C register address when
                                      1
                                           converting UART to I2C (command-byte-only mode)
                                      0    Deserializer uses standard PRBS test
                  D6     PRBSTYPE                                                                        0
                                      1    Deserializer uses MAX9272 compatible PRBS test
                                     00    100mV CML twisted-pair output level (see Table 7).
                                     01    200mV CML twisted-pair output level
                D[5:4]    CMLLVL                                                                        11
                                     10    300mV CML twisted-pair output level
                                     11    400mV CML twisted-pair output level
                                    0000   Preemphasis off
                                    0001   -1.2dB Preemphasis
                                    0010   -2.5dB Preemphasis
    0x05
                                    0011   -4.1dB Preemphasis
                                    0100   -6.0dB Preemphasis
                                    0101   Do not use
                                    0110   Do not use
                                    0111   Do not use
                D[3:0]    PREEMP                                                                       0000
                                    1000   1.1dB Preemphasis
                                    1001   2.2dB Preemphasis
                                    1010   3.3dB Preemphasis
                                    1011   4.4dB Preemphasis
                                    1100   6.0dB Preemphasis
                                    1101   8.0dB Preemphasis
                                    1110   10.5dB Preemphasis
                                    1111   14.0dB Preemphasis
    0x06        D[7:0]       —    01000000 Reserved                                                 01000000
    0x07        D[7:0]       —    00100010 Reserved                                                 00100010
                                                                                                       0000
                D[7:4]       —      0000   Reserved
                                                                                                   (Read only)
                                     00    Negative cable wire shorted to supply voltage
                                     01    Negative cable wire shorted to ground                        10
                D[3:2]     LFNEG
                                     10    Normal operation                                        (Read only)
    0x08                             11    Negative cable wire disconnected
                                     00    Positive cable wire shorted to supply voltage
                                     01    Positive cable wire shorted to ground                        10
                D[1:0]     LFPOS
                                     10    Normal operation                                        (Read only)
                                     11    Positive cable wire disconnected
www.maximintegrated.com                                                                    Maxim Integrated │ 66


MAX9291/MAX9293                                                      3.12Gbps GMSL Serializers
                                                  for Coax or STP Output and HDMI Input
Table 26. GMSL Register Table (continued)
 REGISTER                                                                                             DEFAULT
                BITS        NAME    VALUE                        FUNCTION
 ADDRESS                                                                                               VALUE
    0x09        D[7:0]       —    XXXXXXXX Reserved                                                  (Read only)
    0x0A        D[7:0]       —    XXXXXXXX Reserved                                                  (Read only)
    0x0B        D[7:0]       —    XXXXXXXX Reserved                                                  (Read only)
                                      00   HDMI audio sent to deserializer only
                                      01   HDMI audio sent out of serializer I2S only
                D[7:6]    I2SCFG                                                                          10
                                      10   HDMI audio sent to both serializer and deserializer I2S
                                      11   Local I2S audio sent to deserializer
                                      00   Audio uses stereo I2S
                                      01   Audio uses TDM
                D[5:4]  I2STDMCFG                                                                         10
                                      10   Auto select Audio format
                                      11   Do not use
    0x0C                              00   Use auto extracted audio header information
                                           Use audio header information programmed in
                                      01
                D[3:2]  I2SHDRCFG          registers AUDHDR_                                              10
                                      10   No audio header used
                                      11   Do not use
                                       0   Do not invert SCK input
                  D1      INVSCK                                                                           0
                                       1   Invert SCK input
                                       0   Do not invert WS input
                  D0       INVWS                                                                           0
                                       1   Invert WS input
www.maximintegrated.com                                                                      Maxim Integrated │ 67


MAX9291/MAX9293                                                       3.12Gbps GMSL Serializers
                                                 for Coax or STP Output and HDMI Input
Table 26. GMSL Register Table (continued)
 REGISTER                                                                                             DEFAULT
                BITS       NAME    VALUE                        FUNCTION
 ADDRESS                                                                                                VALUE
                                      0   Set GPO to output low
                  D7     SETGPO                                                                            0
                                      1   Set GPO to output high
                                          Continuous PRBS test length (when using MAX9272
                                     00
                                          compatible test)
                                          9.83Mbits PRBS test length (when using MAX9272
                                     01
                                          compatible test)
                D[6:5]   PRBSLEN                                                                          00
                                          167.1Mbits PRBS test length (when using MAX9272
                                     10
                                          compatible test)
                                          1341.5Mbits PRBS test length (when using MAX9272
                                     11
                                          compatible test)
                  D4        —         0   Reserved                                                         0
    0x0D
                                          Configuration link enabled only when CLINKEN = 1
                                      0
                                          and SEREN = 0
                  D3    AUTOCLINK                                                                          0
                                          Automatically enable configuration link if HDMI input is
                                      1
                                          invalid (when SEREN = 1)
                                      0   HDMI CNTL bits sent to deserializer
                  D2     SELCNTL                                                                           0
                                      1   Serializer CNTL bits sent to deserializer
                                      0   INTOUT pin controlled by INTOUTX bit below
                  D1     AUTOINT          INTOUT pin controlled by HDMI receiver register                  1
                                      1
                                          settings
                                      0   Drive INTOUT low when AUTOINT = 0
                  D0     INTOUTX                                                                           0
                                      1   Drive INTOUT high when AUTOINT = 0
                D[7:2]       -     100000 Reserved                                                      100000
                                      0   Disable line fault monitoring on OUT+ in coax mode.
                  D1    ENLFLTCXP         Enable line fault monitoring on OUT+ in coax mode.               1
                                      1
    0x0E                                  Power-on default.
                                          Disable line fault monitoring on OUT- in coax mode.
                                      0
                  D0    ENLFLTCXM         Power-on default.                                                0
                                      1   Enable line fault monitoring on OUT- in coax mode.
                D[7:1]   I2CSRCA  XXXXXXX I2C address translator source A                              0000000
    0x0F
                  D0        —         0   Reserved                                                         0
                D[7:1]   I2CDSTA  XXXXXXX I2C address translator destination A                         0000000
    0x10
                  D0        —         0   Reserved                                                         0
                D[7:1]   I2CSRCB  XXXXXXX I2C address translator source B                              0000000
    0x11
                  D0        —         0   Reserved                                                         0
                D[7:1]   I2CDSTB  XXXXXXX I2C address translator destination B                         0000000
    0x12
                  D0        —         0   Reserved                                                         0
www.maximintegrated.com                                                                      Maxim Integrated │ 68


MAX9291/MAX9293                                                    3.12Gbps GMSL Serializers
                                               for Coax or STP Output and HDMI Input
Table 26. GMSL Register Table (continued)
 REGISTER                                                                                          DEFAULT
                BITS       NAME   VALUE                        FUNCTION
 ADDRESS                                                                                            VALUE
                                        Acknowledge not generated when forward channel is
                                      0
                                        not available
                  D7    I2CLOCACK                                                                        1
                                        I2C to I2C-slave generates local acknowledge when
                                      1
                                        forward channel is not available
                                     00 352ns/117ns I2C setup/hold time
                                     01 469ns/234ns I2C setup/hold time
                D[6:5]   I2CMSTBT                                                                       01
                                     10 938ns/352ns I2C setup/hold time
                                     11 1046ns/469ns I2C setup/hold time
                                    000 8.47kbps (typ) I2C to I2C-master bit rate setting
                                    001 28.3kbps (typ) I2C to I2C-master bit rate setting
    0x13
                                    010 84.7kbps (typ) I2C to I2C-master bit rate setting
                                    011 105kbps (typ) I2C to I2C-master bit rate setting
                D[4:2]   I2CSLVSH                                                                      101
                                    100 173kbps (typ) I2C to I2C-master bit rate setting
                                    101 339kbps (typ) I2C to I2C-master bit rate setting
                                    110 533kbps (typ) I2C to I2C-master bit rate setting
                                    111 837kbps (typ) I2C to I2C-master bit rate setting
                                     00 64µs (typ) I2C to I2C-slave remote timeout
                                     01 256µs (typ) I2C to I2C-slave remote timeout
                D[1:0]   I2CMSTBT                                                                       10
                                     10 1024µs (typ) I2C to I2C-slave remote timeout
                                     11 No I2C to I2C-slave remote timeout
                                   0000 Do not use
                                   0001 50mV CML coax output level
                                   0010 100mV CML coax output level
                                   0011 150mV CML coax output level
                                   0100 200mV CML coax output level
                                   0101 250mV CML coax output level
                D[7:4]   CMLLVLCX  0110 300mV CML coax output level                                   1010
                                   0111 350mV CML coax output level
                                   1000 400mV CML coax output level
    0x14
                                   1001 450mV CML coax output level
                                   1010 500mV CML coax output level
                                   1011 Do not use
                                   11XX Do not use
                D[3:2]       —       00 Reserved                                                        00
                                      0 Output uses oLDI bitmapping
                  D1      SELVESA                                                                        1
                                      1 Output uses VESA bitmapping
                                      0 Enable wake-up receiver (enable remote wakeup
                  D0     DISRWAKE                                                                        0
                                      1 Disable wake-up receiver (disable remote wakeup)
www.maximintegrated.com                                                                   Maxim Integrated │ 69


MAX9291/MAX9293                                                       3.12Gbps GMSL Serializers
                                                   for Coax or STP Output and HDMI Input
Table 26. GMSL Register Table (continued)
 REGISTER                                                                                              DEFAULT
                BITS        NAME    VALUE                         FUNCTION
 ADDRESS                                                                                                VALUE
                                            Enable DE trigger of encoded packets in high-
                                        0
                                            bandwidth mode
                  D7     DISDETRIG                                                                          0
                                            Disable DE trigger of encoded packets in high-
                                        1
                                            bandwidth mode
                                            No trigger of encoded CNTL packets in high-bandwidth
                                       00
                                            mode
                                            Always trigger encoded CNTL packets in high-
                                       01
                                            bandwidth mode
                D[6:5]    CNTLTRIG                                                                         10
                                            Trigger encoded CNTL packets in high-bandwidth
                                       10
                                            mode when DE is low
    0x15                                    Trigger encoded CNTL packets in high-bandwidth
                                       11
                                            mode when HS is low
                                            Disable reverse channel from positive input with coax
                                        0
                                            cable
                  D4       ENREVP                                                                           1
                                            Enable reverse channel from positive input with coax
                                        1
                                            cable
                                            Disable reverse channel from negative input with coax
                                        0
                                            cable
                  D3       ENREVN                                                                           0
                                            Enable reverse channel from negative input with coax
                                        1
                                            cable
                D[2:0]       —        010   Reserved                                                      010
                  D7         —         X    Reserved                                                       X
                                       00   Auto detect color map from HDMI source
                                       01   HDMI source is YCC422
    0x16        D[6:5]   COLORMAP                                                                          00
                                       10   HDMI source is YCC422 muxed
                                       11   HDMI source is YCC444 or RGB444
                D[4:0]       —      XXXXX   Reserved                                                    XXXXX
                                            Set reverse channel to legacy mode. (power-up default
                                        0
                                            value depends on HIM pin value at power-up)
                  D7      HIGHIMM                                                                         0, 1
    0x17                                    Set reverse channel to high-immunity mode (power-up
                                        1
                                            default value depends on HIM pin value at power-up)
                D[6:0]       —      0011111 Reserved                                                    0011111
                                        0   Do not use HDMI even/odd frame indicator as CNTL1
                  D7     FRMINDSEL          Use HDMI even/odd frame indicator as CNTL1 (when                0
                                        1
                                            SELCNTL = 0)
                                            AON, PHY block uses I2C addresses 0x60 and 0x64
    0x18                                0
                                            respectively
                  D6    HDMIAONADDR                                                                         0
                                            AON, PHY block uses alternate I2C addresses 0x62
                                        1
                                            and 0x66, respectively
                D[5:0]       —      000000  Reserved                                                    000000
www.maximintegrated.com                                                                       Maxim Integrated │ 70


MAX9291/MAX9293                                                       3.12Gbps GMSL Serializers
                                                   for Coax or STP Output and HDMI Input
Table 26. GMSL Register Table (continued)
 REGISTER                                                                                             DEFAULT
                BITS      NAME     VALUE                          FUNCTION
 ADDRESS                                                                                               VALUE
    0x19        D[7:0]      —     01001010 Reserved                                                   01001010
                                           High-Immunity Reverse Channel Mode uses 500kbps
                                       0
                                           bit rate
                  D7     REVFAST                                                                           0
                                           High-Immunity Reverse Channel Mode uses 1Mbps bit
                                       1
                                           rate
                  D6        —          0   Reserved                                                        0
                                       0   MS functions as MS input
                  D5     MSCNTL0                                                                           0
                                       1   MS functions as CNTL0 input (when SELCNTL = 1)
    0x1A
                                       0   CDS functions as CDS input
                  D4    CDSCNTL3                                                                           0
                                       1   CDS functions as CNTL3 input (when SELCNTL = 1)
                D[3:1]      —        000   Reserved                                                      000
                                           256µs reverse channel arbitration time out duration
                                       0
                                           (coax splitter mode only)
                  D0    REVARBTO                                                                           0
                                           4ms reverse channel arbitration time out duration (coax
                                       1
                                           splitter mode only)
                                           First byte of audio header data (DV, SM, SR1, SR0,
    0x1B        D[7:0]  AUDHDR1  XXXXXXXX                                                             00000000
                                           SS, Reserved[2:0]). Used when I2SHDRCFG = 01
                                           Second byte of audio header data (C8C, C7C, C6C,
    0x1C        D[7:0]  AUDHDR2  XXXXXXXX  C5C, C4C, C3C, C2C, C1C, C0C). Used when                   00000000
                                           I2SHDRCFG = 01
                                           Third byte of audio header data. Used for packed 24-
    0x1D        D[7:0]  AUDHDR3  XXXXXXXX                                                             00000000
                                           bit samples only when I2SHDRCFG = 01
                                  00101111 Device is a MAX9291 (0x2F)
    0x1E        D[7:0]    DEVID                                                                      (Read only)
                                  00101001 Device is a MAX9293 (0x29)
                                                                                                          00
                D[7:6]      —         00   Reserved
                                                                                                     (Read only)
    0x1F                              00   Not HDCP capable (MAX9291)
                D[5:4]    CAPS                                                                       (Read only)
                                      11   HDCP capable (MAX9293)
                D[3:0]  REVISION    XXXX   Device revision                                           (Read only)
www.maximintegrated.com                                                                      Maxim Integrated │ 71


MAX9291/MAX9293                                                               3.12Gbps GMSL Serializers
                                                         for Coax or STP Output and HDMI Input
Table 27. HDCP Register Table (MAX9293 Only)
                                                                                                          DEFAULT
  REGISTER        SIZE            READ/
                         NAME                                         FUNCTION                             VALUE
  ADDRESS        (Bytes)          WRITE
                                                                                                            (hex)
 0x80 to 0x84       5    BKSV    Read/write HDCP receiver KSV                                          0x0000000000
                                            RI (read only) of the transmitter when EN_INT_COMP = 0
 0x85 to 0x86       2     RI/RI’ Read/write                                                                0x0000
                                            RI’ (read/write) of the receiver when EN_INT_COMP = 1
                                            PJ (read only) of the transmitter when EN_INT_COMP = 0
     0x87           1    PJ/PJ’  Read/write                                                                 0x00
                                            PJ’ (read/write) of the receiver when EN_INT_COMP = 1
 0x88 to 0x8F       8      AN    Read only  Session random number                                        (Read only)
 0x90 to 0x94       5    AKSV    Read only  HDCP transmitter KSV                                         (Read only)
                                            D7 = PD_HDCP
                                            1 = Power-down HDCP circuits
                                            0 = HDCP circuits normal
                                            D6 = EN_INT_COMP
                                            1 = Internal comparison mode
                                            0 = µC comparison mode
                                            D5 = FORCE_AUDIO
                                            1 = Force audio data to 0
                                            0 = Normal operation
                                            D4 = FORCE_VIDEO
                                            1 = Force video data DFORCE value
                                            0 = Normal operation
     0x95           1    ACTRL   Read/write D3 = RESET_HDCP                                                 0x00
                                            1 = Reset HDCP circuits. Automatically set to 0 upon
                                            completion.
                                            0 = Normal operation
                                            D2 = START_AUTHENTICATION
                                            1 = Start authentication. Automatically set to 0 once
                                            authentication starts.
                                            0 = Normal operation
                                            D1 = VSYNC_DET
                                            1 = Internal falling edge on VSYNC detected
                                            0 = No falling edge detected
                                            D0 = ENCRYPTION_ENABLE
                                            1 = Enable encryption
                                            0 = Disable encryption
www.maximintegrated.com                                                                           Maxim Integrated │ 72


MAX9291/MAX9293                                                                3.12Gbps GMSL Serializers
                                                         for Coax or STP Output and HDMI Input
Table 27. HDCP Register Table (MAX9293 Only) (continued)
                                                                                                         DEFAULT
  REGISTER        SIZE            READ/
                          NAME                                        FUNCTION                            VALUE
  ADDRESS        (Bytes)          WRITE
                                                                                                           (hex)
                                            D[7:4] = Reserved
                                            D3 = V_MATCHED
                                            1 = V matches V’ (when EN_INT_COMP = 1)
                                            0 = V does not match V’ or EN_INT_COMP = 0
                                            D2 = PJ_MATCHED
                                            1 = PJ matches PJ’ (when EN_INT_COMP = 1)
                                            0 = PJ does not match PJ’ or EN_INT_COMP = 0                   0x00
     0x96           1    ASTATUS Read only
                                                                                                        (Read only)
                                            D1 = R0_RI_MATCHED
                                            1 = RI matches RI’ (when EN_INT_COMP = 1)
                                            0 = RI does not match RI’ or EN_INT_COMP = 0
                                            D0 = BKSV_INVALID
                                            1 = BKSV is not valid
                                            0 = BKSV is valid
                                            D[7:1] = RESERVED
     0x97           1     BCAPS  Read/write D0 = REPEATER                                                  0x00
                                            1 = Set to one if device is a repeater
                                            0 = Set to zero if device is not a repeater
 0x98 to 0x9C       5     ASEED  Read/write internal random number generator optional seed value      0x0000000000
                                            Forced video data transmitted when FORCE_VIDEO = 1.
                                            R[7:0] = DFORCE[7:0]
 0x9D to 0x9F       3    DFORCE  Read/write                                                              0x000000
                                            G[7:0] = DFORCE[15:8]
                                            B[7:0] = DFORCE[23:16]
                                            H0 part of SHA-1 hash value.
                           V.H0,
 0xA0 to 0xA3       4            Read/write V (read only) of the transmitter when EN_INT_COMP = 0      0x00000000
                           V’.H0
                                            V’ (read/write) of the receiver when EN_INT_COMP = 1
                                            H1 part of SHA-1 hash value.
                           V.H1,
 0xA4 to 0xA7       4            Read/write V (read only) of the transmitter when EN_INT_COMP = 0      0x00000000
                           V’.H1
                                            V’ (read/write) of the receiver when EN_INT_COMP = 1
www.maximintegrated.com                                                                          Maxim Integrated │ 73


MAX9291/MAX9293                                                                3.12Gbps GMSL Serializers
                                                          for Coax or STP Output and HDMI Input
Table 27. HDCP Register Table (MAX9293 Only) (continued)
                                                                                                             DEFAULT
  REGISTER        SIZE             READ/
                           NAME                                        FUNCTION                               VALUE
  ADDRESS        (Bytes)           WRITE
                                                                                                               (hex)
                                             H2 part of SHA-1 hash value.
                           V.H2,
 0xA8 to 0xAB       4             Read/write V (read only) of the transmitter when EN_INT_COMP = 0         0x00000000
                           V’.H2
                                             V’ (read/write) of the receiver when EN_INT_COMP = 1
                                             H3 part of SHA-1 hash value.
                           V.H3,
 0xAC to 0xAF       4             Read/write V (read only) of the transmitter when EN_INT_COMP = 0         0x00000000
                           V’.H3
                                             V’ (read/write) of the receiver when EN_INT_COMP = 1
                                             H4 part of SHA-1 hash value.
                           V.H4,
 0xB0 to 0xB3       4             Read/write V (read only) of the transmitter when EN_INT_COMP = 0         0x00000000
                           V’.H4
                                             V’ (read/write) of the receiver when EN_INT_COMP = 1
                                             D[15:12] = Reserved
                                             D11 = MAX_CASCADE_EXCEEDED
                                             1 = Set to one if more than 7 cascaded devices attached
                                             0 = Set to zero if 7 or fewer cascaded devices attached
 0xB4 to 0xB5       2     BINFO   Read/write D[10:8] = DEPTH                                                  0x0000
                                             Depth of cascaded devices
                                             D7 = MAX_DEVS_EXCEEDED
                                             1 = Set to one if more than 14 devices attached
                                             0 = Set to zero if 14 or fewer devices attached
                                             D[6:0] = DEVICE_COUNT
                                             Number of devices attached
    0xB6            1     GPMEM   Read/write General purpose memory byte                                       0x00
 0xB7 to 0xB9       3       —     Read only  Reserved                                                        0x000000
                                             List of KSVs downstream repeaters and receivers
 0xBA to 0xFF      70    KSV_LIST Read/write                                                                  All Zero
                                             (Maximum of 14 devices)
www.maximintegrated.com                                                                              Maxim Integrated │ 74


MAX9291/MAX9293                                                         3.12Gbps GMSL Serializers
                                                   for Coax or STP Output and HDMI Input
Table 28. HDMI Audio Register Table (I2C Address 0x10)
 REGISTER                                                                                              DEFAULT
                BITS       NAME      VALUE                         FUNCTION
 ADDRESS                                                                                                VALUE
                D[7:5]       —          000 Reserved                                                       000
                                            Auto-clock-regeneration uses hardware determined
                                          0
                        CTS_HW_SW_          CTS value
                  D4                                                                                         0
                            SEL             Auto-clock-regeneration uses software determined
                                          1
                                            CTS value
    0x00
                                            Auto-clock-regeneration uses hardware determined
                                          0
                         N_HW_SW_           N value
                  D3                                                                                         0
                            SEL             Auto-clock-regeneration uses software determined N
                                          1
                                            value
                D[2:0]       —          000 Reserved                                                       000
                        N_VALUE_SW          Bits [7:0] of Audio clock regeneration N value
    0x03        D[7:0]             XXXXXXXX                                                            00000000
                            [7:0]           (effective when REG_N_HW_SW _SEL = 1).
                        N_VALUE_SW          Bits [15:8] of Audio clock regeneration N value
    0x04        D[7:0]             XXXXXXXX                                                            00000000
                           [15:8]           (effective when REG_N_HW_SW _SEL = 1).
                D[7:4]       —         0000 Reserved                                                      0000
    0x05                N_VALUE_SW          Bits [19:16] of Audio clock regeneration N value
                D[3:0]                XXXX                                                                0000
                           [19:6]           (effective when REG_CTS_HW_SW _SEL = 1).
                        CTS_VAL_SW          Bits [7:0] of Audio clock regeneration CTS value
    0x09        D[7:0]             XXXXXXXX                                                            00000000
                            [7:0]           (effective when REG_CTS_HW_SW _SEL = 1).
                        CTS_VAL_SW          Bits [15:8] of Audio clock regeneration CTS value
    0x0A        D[7:0]             XXXXXXXX                                                            00000000
                           [15:8]           (effective when REG_CTS_HW_SW _SEL = 1).
                D[7:4]       —         0000 Reserved                                                      0000
    0x0B                CTS_VAL_SW          Bits [19:16] of Audio clock regeneration CTS value
                D[3:0]                XXXX                                                                0000
                           [19:6]           (effective when REG_CTS_HW_SW _SEL = 1).
                D[7:6]       —           00 Reserved                                                        00
                                            Hardware would repeat the previous good sample
                                          0
                                            (during audio mute)
    0x29          D5    HW_MUTE_EN                                                                           0
                                            Hardware would do a gradual decrement to 0 (during
                                          1
                                            audio mute)
                D[4:0]       —        11010 Reserved                                                     11010
                D[7:2]       —      000000  Reserved                                                    000000
                                          0 Do not mute Audio
    0x37          D1    AUDIO_MUTE                                                                           0
                                          1 Mute Audio (method determined by HW_MUTE_EN)
                  D0         —            0 Reserved                                                         0
www.maximintegrated.com                                                                       Maxim Integrated │ 75


MAX9291/MAX9293                                                             3.12Gbps GMSL Serializers
                                                      for Coax or STP Output and HDMI Input
Table 29. HDMI PWD Register Table (I2C Address 0x30)
 REGISTER       SIZE            READ/                                                       DEFAULT VALUE
                         NAME                                FUNCTION
 ADDRESS      (Bytes)           WRITE                                                            (hex)
                                          D[7:2] = Reserved
                                          D1 = HDCP_AUTH_START_INTR
                                          0 = No HDCP authentication start interrupt
                                          invoked.
                                          1 = HDCP authentication start interrupt
    0x40          1       INT  Read/write invoked. Write a 1 to this bit to clear                0x00
                                          D0 = HDCP_AUTH_DONE_INTR
                                          0 = No HDCP authentication done interrupt
                                          invoked.
                                          1 = HDCP authentication done interrupt
                                          invoked. Write a 1 to this bit to clear
                                          D[7:2] = Reserved
                                          D1 = HDCP_AUTH_START_INTR_EN
                                          0 = Disable HDCP authentication start
                                          interrupt.
                                          1 = Enable HDCP authentication start
    0x50          1     INT_EN Read/write interrupt                                              0x00
                                          D0 = HDCP_AUTH_DONE_INTR_EN
                                          0 = Disable HDCP authentication done
                                          interrupt.
                                          1 = Enable HDCP authentication done
                                          interrupt
  0x8A to
                  5      BKSV  Read only  HDCP receiver KSV                                   (Read only)
    0x8E
  0x8F to
                  2        RI’ Read only  Link verification response                          (Read only)
    0x90
  0x91 to
                  5      AKSV  Read/write HDCP transmitter KSV                              0xXXXXXXXXXX
    0x95
  0x96 to
                  8       AN   Read/write Session random number                          0xXXXXXXXXXXXXXXXX
   0x9D
                                          D7 = HDMI_CAPABLE
                                          (Shadowed in DDC BCAPS register)
                                          1 = Device is HDMI capable
                                          0 = 1 = Device is not HDMI capable
                                          D6 = REPEATER
                                          1 = Set to one if device is a repeater
                                          0 = Set to zero if device is not a repeater
    0x9E          1        —   Read/write D5 = FIFO_READY                                        0x80
                                          bit cleared when write to last AKSV clears
                                          1 = Set to 1 if KSV list and BINFO is ready
                                          0 = Set to 0 if KSV list or BINFO is not ready
                                          D4 = FAST
                                          1 = 400kbps I2C available
                                          0 = 100kbps I2C available
                                          D[3:0] = Reserved
www.maximintegrated.com                                                                      Maxim Integrated │ 76


MAX9291/MAX9293                                                            3.12Gbps GMSL Serializers
                                                       for Coax or STP Output and HDMI Input
Table 29. HDMI PWD Register Table (I2C Address 0x30) (continued)
 REGISTER       SIZE            READ/                                                     DEFAULT VALUE
                         NAME                                FUNCTION
 ADDRESS      (Bytes)           WRITE                                                          (hex)
                                          D[15:13] = BSTATUS bits
                                          D12 = HDMI_MODE (Read only)
                                          1 = Receiver is in HDMI mode
                                          0 = Receiver is in DVI mode
                                          D11 = RPT_CASC_EXCEED
                                          1 = Set to one if more than seven cascaded
                                          devices attached
                                          0 = Set to zero if seven or fewer cascaded
  0x9F to                                 devices attached
                  2      BINFO Read/write                                                     0x0000
    0xA0
                                          D[10:8] = DEPTH
                                          Depth of cascaded devices
                                          D7 = DEV_EXCEEDED
                                          1 = Set to one if more than 16 devices
                                          attached
                                          0 = Set to zero if 16 or fewer devices attached
                                          D[6:0] = DEVICE_COUNT
                                          Number of devices attached
                                          D[7:6] = Reserved
                                          D5 = HDCP_DECRYPTING
                                          1 = HDCP is decrypting
                                          0 = HDCP is not decrypting
    0xA2          1      BCTRL Read only                                                       0x00
                                          D4 HDCP_AUTHENTICATED
                                          1 = HDCP is Authenticated
                                          0 = HDCP is not Authenticated
                                          D[3:0] = Reserved
                                          D[15:10] = Reserved
                                          D[9:0] = START_ADDR, KSV FIFO start
                                          pointer or pointer to the SHA stack:
                                          Pointer to the address within KSV FIFO.
  0xA3 to                                 When I2C transaction starts with offset
                  2     F_ADDR Read/write address of 0xA8 then HDCP repeater takes            0x0000
    0xA4
                                          over decoding instead of register block.
                                          Firmware from the local side allowed to read
                                          or write from any location within KSV FIFO.
                                          The value in KSV_FIFO_start register points
                                          to the start address of the read or write I2C
                                          transaction
                                          D[15:10] = Reserved
  0xA5 to                                 D[9:0] = SHA_LENGTH
                  2      SHA_L Read/write                                                     0x0000
    0xA6                                  Number of KSVs to process in bytes
                                          (16 x 5 = 80 byte limit)
www.maximintegrated.com                                                                    Maxim Integrated │ 77


MAX9291/MAX9293                                                                3.12Gbps GMSL Serializers
                                                         for Coax or STP Output and HDMI Input
Table 29. HDMI PWD Register Table (I2C Address 0x30) (continued)
 REGISTER       SIZE              READ/                                                    DEFAULT VALUE
                         NAME                                  FUNCTION
 ADDRESS      (Bytes)             WRITE                                                         (hex)
                                            D[7:3] = Reserved
                                            D2 = SHA_MODE
                                            1 = SHA set for downstream use
                                            0 = SHA set for internal use
                                            D1 = Reserved
    0xA7          1      SHA_C   Read/write                                                     0x01
                                            D0 = SHA_GO_STAT
                                            write a 1 to this bit to begin calculation.
                                            SHA_GO_STAT remains low until the SHA
                                            calculation is complete
                                            1 = SHA calculation is done
                                            0 = SHA calculation is not done
                                            D[7:0] = KSV FIFO Output port
                                            When the firmware starts a I2C transaction
                                            with the offset address set at 0xA8 the access
                                            control will be transferred to the KSV FIFO.
    0xA8          1     KSV_F_O  Read/write The address located inside the “KSV Start           0x00
                                            Address” register acts as the start offset
                                            within the KSV FIFO space. Consecutive I2C
                                            transactions to address 0xA8 will be auto-
                                            incremented in the KSV FIFO Address space.
                                            D[15:13] = Downstream BSTATUS bits
                                            D12 = DS_HDMI_MODE (Read only)
                                            1 = Downstream receiver is in HDMI mode
                                            0 = Downstream receiver is in DVI mode
                                            D11 = DS_ CASC_EXCEED
                                            1 = Set to one if more than seven cascaded
                                            devices attached downstream
                                            0 = Set to zero if seven or fewer cascaded
  0xD5 to                                   devices attached downstream
                  2     DS_BINFO Read/write                                                    0x0000
   0xD6                                     D[10:8] = DS_DEPTH
                                            Depth of downstream cascaded devices
                                            D7 = DEV_EXCEEDED
                                            1 = Set to one if the device count is exceeded
                                            downstream
                                            0 = Set to zero if the downstream device
                                            count is not exceeded
                                            D[6:0] = DEVICE_COUNT
                                            Number of downstream devices attached
www.maximintegrated.com                                                                     Maxim Integrated │ 78


MAX9291/MAX9293                                                              3.12Gbps GMSL Serializers
                                                         for Coax or STP Output and HDMI Input
Table 29. HDMI PWD Register Table (I2C Address 0x30) (continued)
 REGISTER       SIZE                READ/                                                       DEFAULT VALUE
                          NAME                                 FUNCTION
 ADDRESS      (Bytes)               WRITE                                                             (hex)
  0xD7 to
                  8     RX_DS_MO   Read/write D[63:0] = Down Stream M0 bits                 0xXXXXXXXXXXXXXXXX
   0xDE
  0xDF to
                  4      RX_VH0    Read/write H0 part of SHA-1 hash value                         0xXXXXXXXX
    0xE2
  0xE3 to
                  4      RX_VH1    Read/write H1 part of SHA-1 hash value                         0xXXXXXXXX
    0xE6
  0xE7 to
                  4      RX_VH2    Read/write H2 part of SHA-1 hash value                         0xXXXXXXXX
   0xEA
  0xEB to
                  4      RX_VH3    Read/write H3 part of SHA-1 hash value                         0xXXXXXXXX
   0xEE
  0xEF to
                  4      RX_VH4    Read/write H4 part of SHA-1 hash value                         0xXXXXXXXX
     xF2
Table 30. HDMI Depacketization Register Table (I2C Address 0x4E)
 REGISTER                                                                                                  DEFAULT
                BITS       NAME         VALUE                           FUNCTION
 ADDRESS                                                                                                    VALUE
                D[7:1]       —         0000000      Reserved                                               0000000
    0x22                                    0       Do not mute video
                  D0    VIDEO_MUTE                                                                              0
                                            1       Video muted (0 output from HDMI)
Table 31. HDMI Always On (AON) Register Table (I2C Address 0x60 or 0x62)
 REGISTER                                                                                                  DEFAULT
                BITS           NAME            VALUE                         FUNCTION
 ADDRESS                                                                                                    VALUE
                D[7:5]           —                000       Reserved                                          000
                                                    0       Manual software reset
    0x05         D4        SW_RST_AUTO                                                                          1
                                                    1       Auto software reset whenever SCDT = 0
                D[3:0]           —               0000       Reserved                                         0000
                D[7:5]           —                100       Reserved                                          100
                                                    0       DDC communication disabled
    0x09         D4           DDC_EN                                                                            0
                                                    1       Enable DDC communication
                D[3:0]           —               0000       Reserved                                         0000
                                                                                                             0000
                D[7:4]           —               0000       Reserved
                                                                                                          (Read only)
                                                    0       HSPD input is low                                   0
                 D3     HDMI_TX_CONNECTION
                                                    1       HSPD input is high                            (Read only)
    0x0C
                                                                                                               00
                D[2:1]           —                 00       Reserved
                                                                                                          (Read only)
                                                    0       Valid HDMI sync not detected                        0
                 D0            SCDT
                                                    1       Valid HDMI sync detected                      (Read only)
www.maximintegrated.com                                                                           Maxim Integrated │ 79


MAX9291/MAX9293                                                          3.12Gbps GMSL Serializers
                                                    for Coax or STP Output and HDMI Input
Table 31. HDMI Always On (AON) Register Table (I2C Address 0x60 or 0x62) (continued)
 REGISTER                                                                                               DEFAULT
                BITS           NAME          VALUE                       FUNCTION
 ADDRESS                                                                                                 VALUE
                                                      MSBs D[7:2] of the HDMI AON page’s
                                                      programmable I2C slave address. Bit D1 of
                D[7:2]    SLAVE_ADDR_AON   XXXXXX                                                         011000
    0x20                                              the AON page’s I2C address is determined
                                                      by HDMI_AON_ADDR (D0 is the R/W bit)
                D[1:0]            —            00     Reserved                                              00
                                                      HDMI MHL page programmable I2C slave
                D[7:1]    SLAVE_ADDR_MHL   XXXXXXX                                                       1111000
    0x21                                              address.
                  D0              —             0     Reserved                                               0
                                                      HDMI audio page programmable I2C slave
                D[7:1]   SLAVE_ADDR_AUDIO  XXXXXXX                                                      0001000
    0x24                                              address.
                  D0              —             0     Reserved                                               0
                                                      HDMI video page programmable I2C slave
                D[7:1]   SLAVE_ADDR_VIDEO  XXXXXXX                                                      1010000
    0x25                                              address.
                  D0              —             0     Reserved                                               0
                                                      HDMI EDID page programmable I2C slave
                D[7:1]    SLAVE_ADDR_EDID  XXXXXXX                                                       1111111
    0x26                                              address.
                  D0              —             0     Reserved                                               0
                                                      HDMI depacketization 1 page programmable
               D[7:1]   SLAVE_ADDR_DEPACK1 XXXXXXX                                                       0100111
    0x27                                              I2C slave address.
                  D0              —             0     Reserved                                               0
                                                      HDMI depacketization 2 page programmable
               D[7:1]   SLAVE_ADDR_DEPACK2 XXXXXXX                                                       1101111
    0x28                                              I2C slave address.
                  D0              —             0     Reserved                                               0
                                                      HDMI PWD page programmable I2C slave
               D[7:1]     SLAVE_ADDR_PWD   XXXXXXX                                                       0011000
    0x29                                              address.
                  D0              —             0     Reserved                                               0
                                                      HDMI TMDS BIST page programmable I2C
               D[7:1]    SLAVE_ADDR_TBIST  XXXXXXX                                                       1110000
    0x2A                                              slave address.
                  D0              —             0     Reserved                                               0
                                                                                                        0000000
                D[7:1]            —         0000000   Reserved
                                                                                                       (Read only)
    0x70
                                                0     Interrupt is not active                                0
                  D0            INTR
                                                1     Interrupt is active                              (Read-only)
                D[7:4]            —           0000    Reserved                                             0000
                                                0     Do not trigger software interrupt
                  D3        SOFT_INTR_EN              Trigger software interrupt until SOFT_INTR_            0
                                                1
                                                      EN is cleared
                  D2              —             0     Reserved                                               0
    0x79
                                                      INTOUT output set to 1 when interrupt is
                                                0
                                                      asserted
                  D1       INTR_POLARITY                                                                     0
                                                      INTOUT output set to 0 when interrupt is
                                                1
                                                      asserted
                  D0              —             0     Reserved                                               0
www.maximintegrated.com                                                                        Maxim Integrated │ 80


MAX9291/MAX9293                                                          3.12Gbps GMSL Serializers
                                                     for Coax or STP Output and HDMI Input
Table 31. HDMI Always On (AON) Register Table (I2C Address 0x60 or 0x62) (continued)
 REGISTER                                                                                                 DEFAULT
                 BITS           NAME          VALUE                       FUNCTION
  ADDRESS                                                                                                   VALUE
                D[7:6]            —              00    Reserved                                                00
                                                  0    Software-induced interrupt not asserted
                  D5      SW_INDUCED_INTR              Software-induced interrupt asserted. Write 1             0
                                                  1
                                                       to SW_INDUCED_INTR to clear
                  D4              —               0    Reserved                                                 0
                                                  0    Sync-detect interrupt not asserted
    0x80
                                                       Sync-detect interrupt asserted (valid HDMI
                                                       sync signal is detected). Write 1 to SYNC_
                  D3     SYNC_DETECT_INTR              DETECT_INTR to clear (for the change                     0
                                                  1
                                                       of sync detect when going from 1 to 0 to
                                                       be effective, SW_RST_AUTO should be
                                                       programmed to 1.)
                D[2:0]            —             000    Reserved                                               000
                D[7:1]            —          0000000   Reserved                                            0000000
                                                  0    No HDMI cable unplug interrupt asserted
                                                       HDMI cable unplug interrupt asserted (HSPD
    0x81                                               falling and rising edge detected). Write a 1
                  D0     HSPD_UNPLUG_INTR                                                                       0
                                                  1    to HSPD_UNPLUG_INTR to clear. (To be
                                                       effective when there is no valid HDMI input,
                                                       set SW_RST_AUTO = 1.)
                D[7:2]            —           000000   Reserved                                             000000
                                                  0    No HDMI cable plugged-in interrupt asserted
                                                       HDMI cable plugged-in interrupt asserted
    0x83          D1    HSPD_PLUGGED_INTR              (HSPD rising edge detected). Write a 1 to                0
                                                  1    HSPD_PLUGGED_INTR to clear. (To be
                                                       effective when there is no valid HDMI input,
                                                       set SW_RST_AUTO = 1.)
                  D0              —               0    Reserved                                                 0
                D[7:6]            —              00    Reserved                                                00
                                                  0    Software-induced interrupts disabled
                  D5       SW_INDUCED_IN_EN                                                                     0
                                                  1    Enable software-induced interrupts
    0x90          D4              —               0    Reserved                                                 0
                                                  0    HDMI sync-detect interrupts disabled
                  D3     SYNC_DETECT_INTR_EN                                                                    0
                                                  1    Enable sync-detect interrupts
                D[2:0]            —             000    Reserved                                               000
                D[7:1]            —          0000000   Reserved                                            0000000
    0x91                                          0    HDMI cable unplug interrupts disabled
                  D0     HSPD_UNPLUG_INTR_EN                                                                    0
                                                  1    HDMI cable unplug interrupts enabled
                D[7:2]            —           000000   Reserved                                             000000
                                                  0    HDMI cable plugged-in interrupts disabled
    0x93          D1    HSPD_PLUGGED_INTR_EN                                                                    0
                                                  1    HDMI cable plugged-in interrupts enabled
                  D0              —               0    Reserved                                                 0
www.maximintegrated.com                                                                          Maxim Integrated │ 81


MAX9291/MAX9293                                                   3.12Gbps GMSL Serializers
                                               for Coax or STP Output and HDMI Input
Table 32. HDMI PHY Register Table (I2C Address 0x64 or 0x66)
 REGISTER                                                                                       DEFAULT
                BITS        NAME   VALUE                       FUNCTION
 ADDRESS                                                                                         VALUE
                D[7:5]        —     000  Reserved                                                  000
                                    000  50Ω termination set to 65Ω (nominal)
                                    001  50Ω termination set to 60Ω (nominal)
                                    010  50Ω termination set to 55Ω (nominal)
                                    011  50Ω termination set to 50Ω (nominal)
                D[4:2]   TERM_CNTL                                                                 010
                                    100  50Ω termination set to 45Ω (nominal)
                                    101  Do not use
    0x82
                                    110  Do not use
                                    111  Do not use
                                     00  HDMI uses 50Ω termination
                                         HDMI uses 50Ω data termination and 100Ω clock
                                     01
                D[1:0]    TERM_SEL       termination (dual link)                                    00
                                     10  HDMI uses 3kΩ termination (hot plugging)
                                     11  HDMI termination open
Table 33. HDMI Video Register Table (I2C Address 0xA0)
 REGISTER                                                                                       DEFAULT
                BITS        NAME   VALUE                       FUNCTION
 ADDRESS                                                                                         VALUE
                           INVERT_    0  Do not invert TMDS decoded VSYNC
                  D7                                                                                 0
                            VSYNC     1  Invert TMDS decoded VSYNC
                           INVERT_    0  Do not invert TMDS decoded HSYNC
                  D6                                                                                 0
                            HSYNC     1  Invert TMDS decoded HSYNC
                D[5:3]        —     000  Reserved                                                  000
    0x48
                        YCBCR2RGB_    0  YCbCr Color space conversion uses BT601
                  D2                                                                                 0
                            MODE      1  YCbCr Color space conversion uses BT709
                  D1          —       0  Reserved                                                    0
                        RGB2YCBCR_    0  RGB color space use BT601 conversion
                  D0                                                                                 0
                            MODE      1  RGB color space use BT709 conversion
                D[7:3]        —    00000 Reserved                                                00000
                             EN_      0  Disable YCbCr to RGB conversion
    0x49          D2                                                                                 0
                        YCBCR2RGB     1  Enable YCbCr to RGB conversion
                D[1:0]        —      00  Reserved                                                   00
www.maximintegrated.com                                                                Maxim Integrated │ 82


MAX9291/MAX9293                                                           3.12Gbps GMSL Serializers
                                                     for Coax or STP Output and HDMI Input
Table 33. HDMI Video Register Table (I2C Address 0xA0) (continued)
 REGISTER                                                                                                  DEFAULT
                BITS       NAME        VALUE                          FUNCTION
 ADDRESS                                                                                                    VALUE
                D[7:4]        —         0000    Reserved                                                     0000
                            EN_           0     Disable RGB to YCbCr conversion
                  D3                                                                                           0
                        RGB2YCBCR         1     Enable RGB to YCbCr conversion
                          EN_UP_          0     Disable 4:2:2 to 4:4:4 chroma up sampler
    0x4A          D2                                                                                           0
                          SAMPLE          1     Enable 4:2:2 to 4:4:4 chroma up sampler
                         EN_DOWN_         0     Disable 4:4:4 to 4:2:2 chroma down sampler
                  D1                                                                                           0
                          SAMPLE          1     Enable 4:4:4 to 4:2:2 chroma down sampler
                  D0          —           0     Reserved                                                       0
                                         00     HDMI output clock uses divide by 1
                                         01     HDMI output clock uses divide by 2
                D[7:6]    OCLKDIV                                                                             00
                                         10     Do not use
                                         11     HDMI output clock uses divide by 4
    0xBC                                 00     HDMI input uses 1x clock (no pixel replication)
                                         01     HDMI input uses 2x clock (pixels sent twice)
                D[5:4]      ICLK                                                                              00
                                         10     Do not use
                                         11     HDMI input uses 4x clock (pixels sent four times)
                D[3:0]        —         0100    Reserved                                                     0100
Table 34. HDMI MHL Register Table (I2C Address 0xF0)
 REGISTER                                                                                                  DEFAULT
                BITS       NAME        VALUE                          FUNCTION
 ADDRESS                                                                                                    VALUE
                D[7:1]        —       0000000   Reserved                                                   0000000
    0xE9                                  0     Reset HPD output to 0
                  D0    HPD_C_CTRL                                                                             0
                                          1     Set HPD output to 1
                D[7:1]        —       0000000   Reserved                                                   0000000
    0xEA                                  0     Disable HPD output pin control
                  D0    HPD_OEN_CTRL                                                                           0
                                          1     Enable HPD output pin control
Table 35. HDMI EDID Register Table (GMSL I2C Address 0xFE, DDC I2C Address 0xA0)
                                                                                                           DEFAULT
 REGISTER         SIZE                 READ/
                             NAME                                     FUNCTION                              VALUE
 ADDRESS       (BYTES)                 WRITE
                                                                                                             (hex)
   0x00 to
                   256         —     Read/write EDID                                                       Undefined
    0xFF
www.maximintegrated.com                                                                           Maxim Integrated │ 83


MAX9291/MAX9293                                                                              3.12Gbps GMSL Serializers
                                                                       for Coax or STP Output and HDMI Input
Typical Application Circuit
                              RXC                                                                 PCLKOUT         PCLK
          HDMI
                              RX                                                                 DOUT(26:0)       RGBHV
                              CDS                                                                   I2CSEL             DISPLAY
                              CX /TP
      GPU
                                  MAX9291     45.3kΩ        45.3kΩ
                                                                                      CNTL0/ADD0
                                                                                      CNTL3/ADD1
                                        LMN1
                                                                                      INTOUT/ADD2
                                        LMN0
                                              4.99kΩ        4.99kΩ                         MAX9276
       ECU
                                                                                           MAX9280
                                                                                                                TO PERIPHERALS
                                                                                                        GPI
                                                                                                    RX/SDA
           TX                 RX/SDA
    UART                                                                                            TX/SCL
           RX                 TX/SCL    OUT+                                          IN+
                                         OUT-                                         IN-                         SCL
             LFLT             LFLT                                                                    LOCK        SDA
              INT             GPO
                                                                   49.9kΩ      49.9kΩ                               MAX9850
               MS             MS
                                                                                                        WS        WS
           WS                 WS
                                                                                                       SCK        SCK
    AUDIO SCK                 SCK                                                                   SD/HIM        SD
                                                                                      CX / TP
            SD                SD                                                              DOUT28/CNTL2        MCLK
  NOTE: NOT ALL PULLUP/PULLDOWN RESISTORS ARE SHOWN. SEE PIN DESCRIPTION FOR DETAILS.
                                                     VIDEO-DISPLAY APPLICATION
www.maximintegrated.com                                                                                     Maxim Integrated │ 84


MAX9291/MAX9293                                                                    3.12Gbps GMSL Serializers
                                                             for Coax or STP Output and HDMI Input
Ordering Information                                          Chip Information
          PART                HDCP         PIN-PACKAGE        PROCESS: CMOS
  MAX9291GTN+                   No         56 TQFN-EP*
  MAX9291GTN/V+                 No         56 TQFN-EP*        Package Information
  MAX9291GTNY+**                No         56 SWTQFN-EP*      For the latest package outline information and land patterns
  MAX9291GTN/VY+                No         56 SWTQFN-EP*      (footprints), go to www.maximintegrated.com/packages. Note
                                                              that a “+”, “#”, or “-” in the package code indicates RoHS status
  MAX9293GTN+                 Yes***       56 TQFN-EP*
                                                              only. Package drawings may show a different suffix character, but
  MAX9293GTN/V+               Yes***       56 TQFN-EP*        the drawing pertains to the package regardless of RoHS status.
  MAX9293GTNY+**              Yes***       56 SWTQFN-EP*          PACKAGE            PACKAGE                         LAND
                                                                                                 OUTLINE NO.
  MAX9293GTN/VY+**            Yes***       56 SWTQFN-EP*             TYPE               CODE                     PATTERN NO.
Note: All devices operate over the -40°C to +105°C operating     56 TQFN-EP           T5688+5       21-0135         90-0046
temperature range.                                             56 SWTQFN-EP          T5688Y+5      21-100046       90-100023
+Denotes a lead(Pb)-free/RoHS-compliant package.
/V denotes an automotive qualified product.
*EP = Exposed pad.
**Future product—contact Factory for availability.
***HDCP parts require registration with Digital Content
Protection, LLC.
www.maximintegrated.com                                                                                   Maxim Integrated │ 85


MAX9291/MAX9293                                                                                               3.12Gbps GMSL Serializers
                                                                                     for Coax or STP Output and HDMI Input
Revision History
  REVISION           REVISION                                                                                                                       PAGES
                                                                             DESCRIPTION
   NUMBER               DATE                                                                                                                     CHANGED
        0                4/15        Initial release                                                                                                    —
                                     Added MAX9293 to data sheet; corrected Thermal Package Characteristics for
                                     TQFN package; deleted last sentence in the I2C Interface section and corrected
        1                9/15        a typo in the Figure 38 and Figure 39 captions; changed TQFN package code                                       1–84
                                     to T56888+5 in Package Information; changed MAX9291GGN/V+ OPN to
                                     MAX9291GTN/VY+ in Ordering Information, removed QFND package
                                     Added side-wettable TQFN package (SWTQFN) information, new Table 23A,                                  1, 7, 17–19, 22, 29,
                                     four new parts (MAX9291GTNY+, MAX9291GTN/VY+, MAX9293GTNY+, and                                      36, 39, 43, 46, 51, 58,
        2                8/17
                                     MAX9293GTN/VY+) in Ordering Information as future products; added Pass 3                             60–64, 70, 75–79, 81,
                                     changes and fixed typos and errors                                                                              83, 84
                                     Changed I2C address in Table 32 title from “0x64 or 0x62” to “0x64 or 0x66,” and
        3                2/18        removed future product status from MAX9291GTN/VY+ in Ordering Information                                      82, 85
                                     table
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated’s website at www.maximintegrated.com.
Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses
are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits)
shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.
Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.                 © 2018 Maxim Integrated Products, Inc. │ 86


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Maxim Integrated:
 MAX9291GTN+ MAX9291GTN+T MAX9291GTN/V+ MAX9291GTN/V+T MAX9293GTN+T MAX9293GTN/V+
MAX9293GTN/V+T MAX9291GTN/VY+ MAX9291BGTN/V+T MAX9293BGTN/V+T MAX9291BGTN/V+
MAX9293BGTN/V+
