// Seed: 1161171880
module module_0 (
    input wor id_0,
    input wire id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri id_5,
    input supply1 id_6,
    output wor id_7,
    output wor id_8,
    output tri0 id_9,
    input tri1 id_10,
    input tri0 id_11,
    input wire id_12,
    output supply0 id_13,
    output tri1 id_14,
    input wand id_15,
    input supply1 id_16,
    input tri1 id_17,
    output tri id_18
);
  wire id_20;
  assign id_7  = 1;
  assign id_13 = id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1
);
  assign id_3 = id_1;
  module_0(
      id_3,
      id_1,
      id_1,
      id_0,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_0,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3,
      id_3
  );
endmodule
