

================================================================
== Vitis HLS Report for 'prep_Pipeline_VITIS_LOOP_334_1'
================================================================
* Date:           Mon May  2 01:13:02 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ECE418FinalProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.110 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.700 us|  0.700 us|   70|   70|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_334_1  |       68|       68|         5|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.64>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y_assign = alloca i32 1"   --->   Operation 8 'alloca' 'y_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add172345_i = alloca i32 1"   --->   Operation 9 'alloca' 'add172345_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%y_assign_1 = alloca i32 1"   --->   Operation 10 'alloca' 'y_assign_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add186789_i = alloca i32 1"   --->   Operation 11 'alloca' 'add186789_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_assign_2 = alloca i32 1"   --->   Operation 13 'alloca' 'x_assign_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%z_assign = alloca i32 1"   --->   Operation 14 'alloca' 'z_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_assign_3 = alloca i32 1"   --->   Operation 15 'alloca' 'x_assign_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%z_assign_1 = alloca i32 1"   --->   Operation 16 'alloca' 'z_assign_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty"   --->   Operation 17 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty_18"   --->   Operation 18 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_2 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty_17"   --->   Operation 19 'read' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty_16"   --->   Operation 20 'read' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_4 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty_15"   --->   Operation 21 'read' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty_14"   --->   Operation 22 'read' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_6 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty_13"   --->   Operation 23 'read' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_7 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty_12"   --->   Operation 24 'read' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %tmp_6, i32 %z_assign_1"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 26 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %tmp_4, i32 %x_assign_3"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 27 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %tmp_2, i32 %z_assign"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 28 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %tmp, i32 %x_assign_2"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 29 [1/1] (1.61ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 30 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %tmp_7, i32 %add186789_i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 31 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %tmp_5, i32 %y_assign_1"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 32 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %tmp_3, i32 %add172345_i"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 33 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %tmp_1, i32 %y_assign"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %createMessageSchedule.exit"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [ECE418FinalProject/fullCode.c:334]   --->   Operation 35 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.46ns)   --->   "%icmp_ln334 = icmp_eq  i7 %i_1, i7 64" [ECE418FinalProject/fullCode.c:334]   --->   Operation 36 'icmp' 'icmp_ln334' <Predicate = true> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.03ns)   --->   "%add_ln334 = add i7 %i_1, i7 1" [ECE418FinalProject/fullCode.c:334]   --->   Operation 37 'add' 'add_ln334' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln334 = br i1 %icmp_ln334, void %.split8, void %compression.exit.exitStub" [ECE418FinalProject/fullCode.c:334]   --->   Operation 38 'br' 'br_ln334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i_3_cast = zext i7 %i_1" [ECE418FinalProject/fullCode.c:334]   --->   Operation 39 'zext' 'i_3_cast' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%constants_addr = getelementptr i32 %constants, i64 0, i64 %i_3_cast" [ECE418FinalProject/fullCode.c:337]   --->   Operation 40 'getelementptr' 'constants_addr' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%constants_load = load i6 %constants_addr" [ECE418FinalProject/fullCode.c:337]   --->   Operation 41 'load' 'constants_load' <Predicate = (!icmp_ln334)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%messageSchedule_addr = getelementptr i32 %messageSchedule, i64 0, i64 %i_3_cast" [ECE418FinalProject/fullCode.c:337]   --->   Operation 42 'getelementptr' 'messageSchedule_addr' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%messageSchedule_load = load i6 %messageSchedule_addr" [ECE418FinalProject/fullCode.c:337]   --->   Operation 43 'load' 'messageSchedule_load' <Predicate = (!icmp_ln334)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 44 [1/1] (1.61ns)   --->   "%store_ln334 = store i7 %add_ln334, i7 %i" [ECE418FinalProject/fullCode.c:334]   --->   Operation 44 'store' 'store_ln334' <Predicate = (!icmp_ln334)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 45 [1/2] (3.25ns)   --->   "%constants_load = load i6 %constants_addr" [ECE418FinalProject/fullCode.c:337]   --->   Operation 45 'load' 'constants_load' <Predicate = (!icmp_ln334)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 46 [1/2] (3.25ns)   --->   "%messageSchedule_load = load i6 %messageSchedule_addr" [ECE418FinalProject/fullCode.c:337]   --->   Operation 46 'load' 'messageSchedule_load' <Predicate = (!icmp_ln334)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 4.50>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%add172345_i_load = load i32 %add172345_i" [ECE418FinalProject/fullCode.c:337]   --->   Operation 47 'load' 'add172345_i_load' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln337 = add i32 %messageSchedule_load, i32 %constants_load" [ECE418FinalProject/fullCode.c:337]   --->   Operation 48 'add' 'add_ln337' <Predicate = (!icmp_ln334)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 49 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln337_2 = add i32 %add_ln337, i32 %add172345_i_load" [ECE418FinalProject/fullCode.c:337]   --->   Operation 49 'add' 'add_ln337_2' <Predicate = (!icmp_ln334)> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 5.50>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%x_assign_2_load = load i32 %x_assign_2" [ECE418FinalProject/fullCode.c:261]   --->   Operation 50 'load' 'x_assign_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%z_assign_load = load i32 %z_assign" [ECE418FinalProject/fullCode.c:303]   --->   Operation 51 'load' 'z_assign_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%y_assign_load = load i32 %y_assign"   --->   Operation 52 'load' 'y_assign_load' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node S1)   --->   "%lshr_ln261_4 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %x_assign_2_load, i32 6, i32 31" [ECE418FinalProject/fullCode.c:261]   --->   Operation 53 'partselect' 'lshr_ln261_4' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node S1)   --->   "%trunc_ln261 = trunc i32 %x_assign_2_load" [ECE418FinalProject/fullCode.c:261]   --->   Operation 54 'trunc' 'trunc_ln261' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node S1)   --->   "%or_ln261_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln261, i26 %lshr_ln261_4" [ECE418FinalProject/fullCode.c:261]   --->   Operation 55 'bitconcatenate' 'or_ln261_4' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node S1)   --->   "%lshr_ln261_5 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %x_assign_2_load, i32 11, i32 31" [ECE418FinalProject/fullCode.c:261]   --->   Operation 56 'partselect' 'lshr_ln261_5' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node S1)   --->   "%trunc_ln261_1 = trunc i32 %x_assign_2_load" [ECE418FinalProject/fullCode.c:261]   --->   Operation 57 'trunc' 'trunc_ln261_1' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node S1)   --->   "%or_ln261_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln261_1, i21 %lshr_ln261_5" [ECE418FinalProject/fullCode.c:261]   --->   Operation 58 'bitconcatenate' 'or_ln261_5' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node S1)   --->   "%lshr_ln261_6 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %x_assign_2_load, i32 25, i32 31" [ECE418FinalProject/fullCode.c:261]   --->   Operation 59 'partselect' 'lshr_ln261_6' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node S1)   --->   "%trunc_ln261_2 = trunc i32 %x_assign_2_load" [ECE418FinalProject/fullCode.c:261]   --->   Operation 60 'trunc' 'trunc_ln261_2' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node S1)   --->   "%or_ln261_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln261_2, i7 %lshr_ln261_6" [ECE418FinalProject/fullCode.c:261]   --->   Operation 61 'bitconcatenate' 'or_ln261_6' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node S1)   --->   "%xor_ln335 = xor i32 %or_ln261_4, i32 %or_ln261_5" [ECE418FinalProject/fullCode.c:335]   --->   Operation 62 'xor' 'xor_ln335' <Predicate = (!icmp_ln334)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.99ns) (out node of the LUT)   --->   "%S1 = xor i32 %xor_ln335, i32 %or_ln261_6" [ECE418FinalProject/fullCode.c:335]   --->   Operation 63 'xor' 'S1' <Predicate = (!icmp_ln334)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node ch)   --->   "%and_ln303 = and i32 %x_assign_2_load, i32 %y_assign_load" [ECE418FinalProject/fullCode.c:303]   --->   Operation 64 'and' 'and_ln303' <Predicate = (!icmp_ln334)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node ch)   --->   "%xor_ln303 = xor i32 %x_assign_2_load, i32 4294967295" [ECE418FinalProject/fullCode.c:303]   --->   Operation 65 'xor' 'xor_ln303' <Predicate = (!icmp_ln334)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node ch)   --->   "%and_ln303_1 = and i32 %z_assign_load, i32 %xor_ln303" [ECE418FinalProject/fullCode.c:303]   --->   Operation 66 'and' 'and_ln303_1' <Predicate = (!icmp_ln334)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.99ns) (out node of the LUT)   --->   "%ch = xor i32 %and_ln303, i32 %and_ln303_1" [ECE418FinalProject/fullCode.c:303]   --->   Operation 67 'xor' 'ch' <Predicate = (!icmp_ln334)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln337_1 = add i32 %ch, i32 %S1" [ECE418FinalProject/fullCode.c:337]   --->   Operation 68 'add' 'add_ln337_1' <Predicate = (!icmp_ln334)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%temp1 = add i32 %add_ln337_2, i32 %add_ln337_1" [ECE418FinalProject/fullCode.c:337]   --->   Operation 69 'add' 'temp1' <Predicate = (!icmp_ln334)> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 70 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %y_assign_load, i32 %z_assign"   --->   Operation 70 'store' 'store_ln0' <Predicate = (!icmp_ln334)> <Delay = 1.61>
ST_4 : Operation 71 [1/1] (1.61ns)   --->   "%store_ln303 = store i32 %z_assign_load, i32 %add172345_i" [ECE418FinalProject/fullCode.c:303]   --->   Operation 71 'store' 'store_ln303' <Predicate = (!icmp_ln334)> <Delay = 1.61>
ST_4 : Operation 72 [1/1] (1.61ns)   --->   "%store_ln261 = store i32 %x_assign_2_load, i32 %y_assign" [ECE418FinalProject/fullCode.c:261]   --->   Operation 72 'store' 'store_ln261' <Predicate = (!icmp_ln334)> <Delay = 1.61>

State 5 <SV = 4> <Delay = 7.11>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%x_assign_3_load = load i32 %x_assign_3" [ECE418FinalProject/fullCode.c:261]   --->   Operation 73 'load' 'x_assign_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%z_assign_1_load = load i32 %z_assign_1" [ECE418FinalProject/fullCode.c:307]   --->   Operation 74 'load' 'z_assign_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 75 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 76 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%y_assign_1_load = load i32 %y_assign_1"   --->   Operation 77 'load' 'y_assign_1_load' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%add186789_i_load = load i32 %add186789_i" [ECE418FinalProject/fullCode.c:344]   --->   Operation 78 'load' 'add186789_i_load' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln324 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [ECE418FinalProject/fullCode.c:324]   --->   Operation 79 'specloopname' 'specloopname_ln324' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node S0)   --->   "%lshr_ln261_7 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %x_assign_3_load, i32 2, i32 31" [ECE418FinalProject/fullCode.c:261]   --->   Operation 80 'partselect' 'lshr_ln261_7' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node S0)   --->   "%trunc_ln261_3 = trunc i32 %x_assign_3_load" [ECE418FinalProject/fullCode.c:261]   --->   Operation 81 'trunc' 'trunc_ln261_3' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node S0)   --->   "%or_ln261_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln261_3, i30 %lshr_ln261_7" [ECE418FinalProject/fullCode.c:261]   --->   Operation 82 'bitconcatenate' 'or_ln261_7' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node S0)   --->   "%lshr_ln261_8 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %x_assign_3_load, i32 13, i32 31" [ECE418FinalProject/fullCode.c:261]   --->   Operation 83 'partselect' 'lshr_ln261_8' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node S0)   --->   "%trunc_ln261_4 = trunc i32 %x_assign_3_load" [ECE418FinalProject/fullCode.c:261]   --->   Operation 84 'trunc' 'trunc_ln261_4' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node S0)   --->   "%or_ln261_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln261_4, i19 %lshr_ln261_8" [ECE418FinalProject/fullCode.c:261]   --->   Operation 85 'bitconcatenate' 'or_ln261_8' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node S0)   --->   "%lshr_ln261_9 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %x_assign_3_load, i32 22, i32 31" [ECE418FinalProject/fullCode.c:261]   --->   Operation 86 'partselect' 'lshr_ln261_9' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node S0)   --->   "%trunc_ln261_5 = trunc i32 %x_assign_3_load" [ECE418FinalProject/fullCode.c:261]   --->   Operation 87 'trunc' 'trunc_ln261_5' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node S0)   --->   "%or_ln261_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln261_5, i10 %lshr_ln261_9" [ECE418FinalProject/fullCode.c:261]   --->   Operation 88 'bitconcatenate' 'or_ln261_9' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node S0)   --->   "%xor_ln338 = xor i32 %or_ln261_7, i32 %or_ln261_8" [ECE418FinalProject/fullCode.c:338]   --->   Operation 89 'xor' 'xor_ln338' <Predicate = (!icmp_ln334)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.99ns) (out node of the LUT)   --->   "%S0 = xor i32 %xor_ln338, i32 %or_ln261_9" [ECE418FinalProject/fullCode.c:338]   --->   Operation 90 'xor' 'S0' <Predicate = (!icmp_ln334)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node maj)   --->   "%xor_ln307 = xor i32 %y_assign_1_load, i32 %z_assign_1_load" [ECE418FinalProject/fullCode.c:307]   --->   Operation 91 'xor' 'xor_ln307' <Predicate = (!icmp_ln334)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node maj)   --->   "%and_ln307 = and i32 %x_assign_3_load, i32 %xor_ln307" [ECE418FinalProject/fullCode.c:307]   --->   Operation 92 'and' 'and_ln307' <Predicate = (!icmp_ln334)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node maj)   --->   "%and_ln307_1 = and i32 %y_assign_1_load, i32 %z_assign_1_load" [ECE418FinalProject/fullCode.c:307]   --->   Operation 93 'and' 'and_ln307_1' <Predicate = (!icmp_ln334)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.99ns) (out node of the LUT)   --->   "%maj = xor i32 %and_ln307, i32 %and_ln307_1" [ECE418FinalProject/fullCode.c:307]   --->   Operation 94 'xor' 'maj' <Predicate = (!icmp_ln334)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (2.70ns)   --->   "%add_ln344 = add i32 %temp1, i32 %add186789_i_load" [ECE418FinalProject/fullCode.c:344]   --->   Operation 95 'add' 'add_ln344' <Predicate = (!icmp_ln334)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln348_1 = add i32 %temp1, i32 %maj" [ECE418FinalProject/fullCode.c:348]   --->   Operation 96 'add' 'add_ln348_1' <Predicate = (!icmp_ln334)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 97 [1/1] (4.50ns) (root node of TernaryAdder)   --->   "%add_ln348 = add i32 %add_ln348_1, i32 %S0" [ECE418FinalProject/fullCode.c:348]   --->   Operation 97 'add' 'add_ln348' <Predicate = (!icmp_ln334)> <Delay = 4.50> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 98 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 %y_assign_1_load, i32 %z_assign_1"   --->   Operation 98 'store' 'store_ln0' <Predicate = (!icmp_ln334)> <Delay = 1.61>
ST_5 : Operation 99 [1/1] (1.61ns)   --->   "%store_ln348 = store i32 %add_ln348, i32 %x_assign_3" [ECE418FinalProject/fullCode.c:348]   --->   Operation 99 'store' 'store_ln348' <Predicate = (!icmp_ln334)> <Delay = 1.61>
ST_5 : Operation 100 [1/1] (1.61ns)   --->   "%store_ln344 = store i32 %add_ln344, i32 %x_assign_2" [ECE418FinalProject/fullCode.c:344]   --->   Operation 100 'store' 'store_ln344' <Predicate = (!icmp_ln334)> <Delay = 1.61>
ST_5 : Operation 101 [1/1] (1.61ns)   --->   "%store_ln307 = store i32 %z_assign_1_load, i32 %add186789_i" [ECE418FinalProject/fullCode.c:307]   --->   Operation 101 'store' 'store_ln307' <Predicate = (!icmp_ln334)> <Delay = 1.61>
ST_5 : Operation 102 [1/1] (1.61ns)   --->   "%store_ln261 = store i32 %x_assign_3_load, i32 %y_assign_1" [ECE418FinalProject/fullCode.c:261]   --->   Operation 102 'store' 'store_ln261' <Predicate = (!icmp_ln334)> <Delay = 1.61>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %createMessageSchedule.exit"   --->   Operation 103 'br' 'br_ln0' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%y_assign_load_1 = load i32 %y_assign"   --->   Operation 104 'load' 'y_assign_load_1' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%add172345_i_load_1 = load i32 %add172345_i"   --->   Operation 105 'load' 'add172345_i_load_1' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%y_assign_1_load_1 = load i32 %y_assign_1"   --->   Operation 106 'load' 'y_assign_1_load_1' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%add186789_i_load_1 = load i32 %add186789_i"   --->   Operation 107 'load' 'add186789_i_load_1' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add186789_i_out, i32 %add186789_i_load_1"   --->   Operation 108 'write' 'write_ln0' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%write_ln307 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %z_assign_1_out, i32 %z_assign_1_load" [ECE418FinalProject/fullCode.c:307]   --->   Operation 109 'write' 'write_ln307' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y_assign_1_out, i32 %y_assign_1_load_1"   --->   Operation 110 'write' 'write_ln0' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%write_ln261 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %x_assign_3_out, i32 %x_assign_3_load" [ECE418FinalProject/fullCode.c:261]   --->   Operation 111 'write' 'write_ln261' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add172345_i_out, i32 %add172345_i_load_1"   --->   Operation 112 'write' 'write_ln0' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%write_ln303 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %z_assign_out, i32 %z_assign_load" [ECE418FinalProject/fullCode.c:303]   --->   Operation 113 'write' 'write_ln303' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %y_assign_out, i32 %y_assign_load_1"   --->   Operation 114 'write' 'write_ln0' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%write_ln261 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %x_assign_2_out, i32 %x_assign_2_load" [ECE418FinalProject/fullCode.c:261]   --->   Operation 115 'write' 'write_ln261' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 116 'ret' 'ret_ln0' <Predicate = (icmp_ln334)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.64ns
The critical path consists of the following:
	'alloca' operation ('i') [23]  (0 ns)
	'load' operation ('i', ECE418FinalProject/fullCode.c:334) on local variable 'i' [47]  (0 ns)
	'add' operation ('add_ln334', ECE418FinalProject/fullCode.c:334) [55]  (2.03 ns)
	'store' operation ('store_ln334', ECE418FinalProject/fullCode.c:334) of variable 'add_ln334', ECE418FinalProject/fullCode.c:334 on local variable 'i' [109]  (1.61 ns)

 <State 2>: 3.26ns
The critical path consists of the following:
	'load' operation ('constants_load', ECE418FinalProject/fullCode.c:337) on array 'constants' [80]  (3.26 ns)

 <State 3>: 4.5ns
The critical path consists of the following:
	'load' operation ('add172345_i_load', ECE418FinalProject/fullCode.c:337) on local variable 'z' [59]  (0 ns)
	'add' operation ('add_ln337_2', ECE418FinalProject/fullCode.c:337) [85]  (4.5 ns)

 <State 4>: 5.5ns
The critical path consists of the following:
	'load' operation ('x', ECE418FinalProject/fullCode.c:261) on local variable 'x' [48]  (0 ns)
	'xor' operation ('S1', ECE418FinalProject/fullCode.c:335) [74]  (0.995 ns)
	'add' operation ('add_ln337_1', ECE418FinalProject/fullCode.c:337) [83]  (0 ns)
	'add' operation ('temp1', ECE418FinalProject/fullCode.c:337) [86]  (4.5 ns)

 <State 5>: 7.11ns
The critical path consists of the following:
	'load' operation ('x', ECE418FinalProject/fullCode.c:261) on local variable 'x' [50]  (0 ns)
	'xor' operation ('xor_ln338', ECE418FinalProject/fullCode.c:338) [96]  (0 ns)
	'xor' operation ('S0', ECE418FinalProject/fullCode.c:338) [97]  (0.995 ns)
	'add' operation ('add_ln348', ECE418FinalProject/fullCode.c:348) [104]  (4.5 ns)
	'store' operation ('store_ln348', ECE418FinalProject/fullCode.c:348) of variable 'add_ln348', ECE418FinalProject/fullCode.c:348 on local variable 'x' [106]  (1.61 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
