verilog xil_defaultlib --include "D:/Xilinx2023.1/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../tangerineZ7_20.gen/sources_1/bd/tangerineZ7_20/ipshared/ec67/hdl" --include "../../../../tangerineZ7_20.gen/sources_1/bd/tangerineZ7_20/ipshared/aed8/hdl" --include "../../../../tangerineZ7_20.gen/sources_1/bd/tangerineZ7_20/ipshared/30ef" \
"../../../../tangerineZ7_20.gen/sources_1/bd/tangerineZ7_20/ip/tangerineZ7_20_processing_system7_0_0/sim/tangerineZ7_20_processing_system7_0_0.v" \
"../../../../tangerineZ7_20.gen/sources_1/bd/tangerineZ7_20/ip/tangerineZ7_20_xbar_0/sim/tangerineZ7_20_xbar_0.v" \
"../../../../tangerineZ7_20.gen/sources_1/bd/tangerineZ7_20/ip/tangerineZ7_20_clk_wiz_0_0/tangerineZ7_20_clk_wiz_0_0_clk_wiz.v" \
"../../../../tangerineZ7_20.gen/sources_1/bd/tangerineZ7_20/ip/tangerineZ7_20_clk_wiz_0_0/tangerineZ7_20_clk_wiz_0_0.v" \
"../../../../tangerineZ7_20.gen/sources_1/bd/tangerineZ7_20/ip/tangerineZ7_20_blk_mem_gen_0_0/sim/tangerineZ7_20_blk_mem_gen_0_0.v" \
"../../../../tangerineZ7_20.gen/sources_1/bd/tangerineZ7_20/ip/tangerineZ7_20_blk_mem_gen_1_0/sim/tangerineZ7_20_blk_mem_gen_1_0.v" \
"../../../../tangerineZ7_20.gen/sources_1/bd/tangerineZ7_20/ip/tangerineZ7_20_ps2Host_0_0/sim/tangerineZ7_20_ps2Host_0_0.v" \
"../../../../tangerineZ7_20.gen/sources_1/bd/tangerineZ7_20/ip/tangerineZ7_20_is2Controller_0_0/sim/tangerineZ7_20_is2Controller_0_0.v" \
"../../../../tangerineZ7_20.gen/sources_1/bd/tangerineZ7_20/ip/tangerineZ7_20_tangerine_0_0/sim/tangerineZ7_20_tangerine_0_0.v" \
"../../../../tangerineZ7_20.gen/sources_1/bd/tangerineZ7_20/ip/tangerineZ7_20_auto_pc_3/sim/tangerineZ7_20_auto_pc_3.v" \
"../../../../tangerineZ7_20.gen/sources_1/bd/tangerineZ7_20/ip/tangerineZ7_20_auto_pc_0/sim/tangerineZ7_20_auto_pc_0.v" \
"../../../../tangerineZ7_20.gen/sources_1/bd/tangerineZ7_20/ip/tangerineZ7_20_auto_pc_1/sim/tangerineZ7_20_auto_pc_1.v" \
"../../../../tangerineZ7_20.gen/sources_1/bd/tangerineZ7_20/ip/tangerineZ7_20_auto_pc_2/sim/tangerineZ7_20_auto_pc_2.v" \
"../../../../tangerineZ7_20.gen/sources_1/bd/tangerineZ7_20/sim/tangerineZ7_20.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
