Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Wed Nov 16 18:24:26 2016
| Host             : eecs-digital-03 running 64-bit Ubuntu 14.04.5 LTS
| Command          : report_power -file Oscilloscope_v1_power_routed.rpt -pb Oscilloscope_v1_power_summary_routed.pb -rpx Oscilloscope_v1_power_routed.rpx
| Design           : Oscilloscope_v1
| Device           : xc7a100tcsg324-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.246 |
| Dynamic (W)              | 0.149 |
| Device Static (W)        | 0.098 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 98.9  |
| Junction Temperature (C) | 26.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.004 |        8 |       --- |             --- |
| Slice Logic             |     0.002 |     1534 |       --- |             --- |
|   LUT as Logic          |     0.002 |      515 |     63400 |            0.81 |
|   CARRY4                |    <0.001 |      126 |     15850 |            0.79 |
|   Register              |    <0.001 |      666 |    126800 |            0.53 |
|   LUT as Shift Register |    <0.001 |        4 |     19000 |            0.02 |
|   Others                |     0.000 |       62 |       --- |             --- |
| Signals                 |     0.003 |     1252 |       --- |             --- |
| Block RAM               |     0.012 |        6 |       135 |            4.44 |
| MMCM                    |     0.123 |        1 |         6 |           16.67 |
| I/O                     |     0.003 |       36 |       210 |           17.14 |
| XADC                    |     0.002 |        1 |       --- |             --- |
| Static Power            |     0.098 |          |           |                 |
| Total                   |     0.246 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.036 |       0.021 |      0.015 |
| Vccaux    |       1.800 |     0.086 |       0.068 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.001 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+--------------------------------------+-----------------+
| Clock                | Domain                               | Constraint (ns) |
+----------------------+--------------------------------------+-----------------+
| CLK100MHZ            | CLK100MHZ                            |            10.0 |
| clk_out1_clk_wiz_0   | ClockDivider/inst/clk_out1_clk_wiz_0 |             9.3 |
| clk_out1_clk_wiz_0_1 | ClockDivider/inst/clk_out1_clk_wiz_0 |             9.3 |
| clkfbout_clk_wiz_0   | ClockDivider/inst/clkfbout_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_0_1 | ClockDivider/inst/clkfbout_clk_wiz_0 |            10.0 |
| sys_clk_pin          | CLK100MHZ                            |            10.0 |
+----------------------+--------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| Oscilloscope_v1                                |     0.149 |
|   Buffer                                       |     0.007 |
|     bram0                                      |     0.003 |
|       U0                                       |     0.003 |
|         inst_blk_mem_gen                       |     0.003 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.003 |
|             valid.cstr                         |     0.003 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[1].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|     bram1                                      |     0.003 |
|       U0                                       |     0.003 |
|         inst_blk_mem_gen                       |     0.003 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.003 |
|             valid.cstr                         |     0.003 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[1].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|   Buffer2                                      |     0.007 |
|     bram0                                      |     0.003 |
|       U0                                       |     0.003 |
|         inst_blk_mem_gen                       |     0.003 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.003 |
|             valid.cstr                         |     0.003 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[1].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|     bram1                                      |     0.003 |
|       U0                                       |     0.003 |
|         inst_blk_mem_gen                       |     0.003 |
|           gnbram.gnativebmg.native_blk_mem_gen |     0.003 |
|             valid.cstr                         |     0.003 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[1].ram.r                 |     0.002 |
|                 prim_init.ram                  |     0.002 |
|   ClockDivider                                 |     0.124 |
|     inst                                       |     0.124 |
|   Trigger                                      |    <0.001 |
|   XLXI_7                                       |     0.002 |
|   adcc                                         |    <0.001 |
|   myCurve                                      |     0.001 |
|   myCurve2                                     |    <0.001 |
|   myGrid                                       |    <0.001 |
|   myXVGA                                       |    <0.001 |
|   mybs                                         |    <0.001 |
|   myed                                         |     0.002 |
|   myss                                         |    <0.001 |
|   mytls                                        |    <0.001 |
|   nolabel_line70                               |    <0.001 |
|   nolabel_line71                               |    <0.001 |
|   nolabel_line72                               |    <0.001 |
|   nolabel_line74                               |    <0.001 |
|   nolabel_line75                               |    <0.001 |
|   nolabel_line76                               |    <0.001 |
+------------------------------------------------+-----------+


