```verilog
assign Y1 = (y[4] == 1) ? 1 : 0;
assign Y3 = (y[2] == 1) ? 1 : 0;
endmodule
```