<__main__.Utility object at 0x7fe3f46c0210>
dict_items([('UNDEFINED', ['perf::PERF_COUNT_HW_CPU_CYCLES:u=0', 'perf::CYCLES:u=0', 'perf::CPU-CYCLES:u=0', 'perf::PERF_COUNT_HW_INSTRUCTIONS:u=0', 'perf::INSTRUCTIONS:u=0', 'perf::PERF_COUNT_HW_CACHE_REFERENCES:u=0', 'perf::CACHE-REFERENCES:u=0', 'perf::PERF_COUNT_HW_CACHE_MISSES:u=0', 'perf::CACHE-MISSES:u=0', 'perf::IDLE-CYCLES-FRONTEND:u=0', 'perf::IDLE-CYCLES-BACKEND:u=0', 'perf::PERF_COUNT_SW_CPU_CLOCK:u=0', 'perf::CPU-CLOCK:u=0', 'perf::PERF_COUNT_SW_TASK_CLOCK:u=0', 'perf::TASK-CLOCK:u=0', 'perf::PERF_COUNT_SW_PAGE_FAULTS:u=0', 'perf::PAGE-FAULTS:u=0', 'perf::FAULTS:u=0', 'perf::PERF_COUNT_SW_CONTEXT_SWITCHES:u=0', 'perf::CONTEXT-SWITCHES:u=0', 'perf::CS:u=0', 'perf::PERF_COUNT_SW_CPU_MIGRATIONS:u=0', 'perf::CPU-MIGRATIONS:u=0', 'perf::MIGRATIONS:u=0', 'perf::PERF_COUNT_SW_PAGE_FAULTS_MIN:u=0', 'perf::MINOR-FAULTS:u=0', 'perf::PERF_COUNT_SW_PAGE_FAULTS_MAJ:u=0', 'perf::MAJOR-FAULTS:u=0', 'perf::PERF_COUNT_HW_CACHE_L1D:READ', 'perf::L1-DCACHE-LOADS:u=0', 'perf::L1-DCACHE-LOAD-MISSES:u=0', 'perf::L1-DCACHE-STORE-MISSES:u=0', 'perf::L1-DCACHE-PREFETCHES:u=0', 'perf::PERF_COUNT_HW_CACHE_L1I:READ', 'perf::L1-ICACHE-LOADS:u=0', 'perf::L1-ICACHE-LOAD-MISSES:u=0', 'perf::L1-ICACHE-PREFETCHES:u=0', 'perf::PERF_COUNT_HW_CACHE_LL:READ', 'perf::LLC-LOADS:u=0', 'perf::LLC-LOAD-MISSES:u=0', 'perf::LLC-STORES:u=0', 'perf::LLC-STORE-MISSES:u=0', 'perf::LLC-PREFETCHES:u=0', 'perf::PERF_COUNT_HW_CACHE_BPU:READ', 'perf_raw::r0000:u=0', 'PM_1FLOP_CMPL:u=0', 'PM_1PLUS_PPC_CMPL:u=0', 'PM_1PLUS_PPC_DISP:u=0', 'PM_2FLOP_CMPL:u=0', 'PM_4FLOP_CMPL:u=0', 'PM_8FLOP_CMPL:u=0', 'PM_ANY_THRD_RUN_CYC:u=0', 'PM_BANK_CONFLICT:u=0', 'PM_BTAC_BAD_RESULT:u=0', 'PM_BTAC_GOOD_RESULT:u=0', 'PM_CHIP_PUMP_CPRED:u=0', 'PM_CLB_HELD:u=0', 'PM_CO0_BUSY:u=0', 'PM_CO0_BUSY_ALT:u=0', 'PM_CO_DISP_FAIL:u=0', 'PM_CO_USAGE:u=0', 'PM_CYC:u=0', 'PM_DARQ0_0_3_ENTRIES:u=0', 'PM_DARQ0_10_12_ENTRIES:u=0', 'PM_DARQ0_4_6_ENTRIES:u=0', 'PM_DARQ0_7_9_ENTRIES:u=0', 'PM_DARQ1_0_3_ENTRIES:u=0', 'PM_DARQ1_10_12_ENTRIES:u=0', 'PM_DARQ1_4_6_ENTRIES:u=0', 'PM_DARQ1_7_9_ENTRIES:u=0', 'PM_DARQ_STORE_REJECT:u=0', 'PM_DARQ_STORE_XMIT:u=0', 'PM_DATA_CHIP_PUMP_CPRED:u=0', 'PM_DATA_FROM_DL4:u=0', 'PM_DATA_FROM_DMEM:u=0', 'PM_DATA_FROM_LL4:u=0', 'PM_DATA_FROM_LMEM:u=0', 'PM_DATA_FROM_MEMORY:u=0', 'PM_DATA_FROM_OFF_CHIP_CACHE:u=0', 'PM_DATA_FROM_ON_CHIP_CACHE:u=0', 'PM_DATA_FROM_RL4:u=0', 'PM_DATA_FROM_RMEM:u=0', 'PM_DATA_GRP_PUMP_CPRED:u=0', 'PM_DATA_GRP_PUMP_MPRED_RTY:u=0', 'PM_DATA_GRP_PUMP_MPRED:u=0', 'PM_DATA_PUMP_CPRED:u=0', 'PM_DATA_PUMP_MPRED:u=0', 'PM_DATA_STORE:u=0', 'PM_DATA_SYS_PUMP_CPRED:u=0', 'PM_DATA_SYS_PUMP_MPRED_RTY:u=0', 'PM_DATA_SYS_PUMP_MPRED:u=0', 'PM_DATA_TABLEWALK_CYC:u=0', 'PM_DC_DEALLOC_NO_CONF:u=0', 'PM_DC_PREF_CONF:u=0', 'PM_DC_PREF_CONS_ALLOC:u=0', 'PM_DC_PREF_FUZZY_CONF:u=0', 'PM_DC_PREF_HW_ALLOC:u=0', 'PM_DC_PREF_STRIDED_CONF:u=0', 'PM_DC_PREF_SW_ALLOC:u=0', 'PM_DC_PREF_XCONS_ALLOC:u=0', 'PM_DERAT_MISS_16G:u=0', 'PM_DERAT_MISS_16M:u=0', 'PM_DERAT_MISS_1G:u=0', 'PM_DERAT_MISS_2M:u=0', 'PM_DERAT_MISS_4K:u=0', 'PM_DERAT_MISS_64K:u=0', 'PM_DFU_BUSY:u=0', 'PM_DP_QP_FLOP_CMPL:u=0', 'PM_DSIDE_MRU_TOUCH:u=0', 'PM_DSLB_MISS:u=0', 'PM_DSLB_MISS_ALT:u=0', 'PM_SPACEHOLDER_0000040062:u=0', 'PM_SPACEHOLDER_0000040064:u=0', 'PM_EAT_FORCE_MISPRED:u=0', 'PM_EAT_FULL_CYC:u=0', 'PM_EE_OFF_EXT_INT:u=0', 'PM_EXT_INT:u=0', 'PM_FLOP_CMPL:u=0', 'PM_FMA_CMPL:u=0', 'PM_FORCED_NOP:u=0', 'PM_FREQ_DOWN:u=0', 'PM_FREQ_UP:u=0', 'PM_GRP_PUMP_CPRED:u=0', 'PM_GRP_PUMP_MPRED_RTY:u=0', 'PM_GRP_PUMP_MPRED:u=0', 'PM_HV_CYC:u=0', 'PM_HWSYNC:u=0', 'PM_IBUF_FULL_CYC:u=0', 'PM_IERAT_RELOAD_16M:u=0', 'PM_IERAT_RELOAD_4K:u=0', 'PM_IERAT_RELOAD_64K:u=0', 'PM_IERAT_RELOAD:u=0', 'PM_IFETCH_THROTTLE:u=0', 'PM_IOPS_CMPL:u=0', 'PM_ISIDE_DISP_FAIL_ADDR:u=0', 'PM_ISIDE_DISP_FAIL_OTHER:u=0', 'PM_ISIDE_DISP:u=0', 'PM_ISIDE_MRU_TOUCH:u=0', 'PM_ISLB_MISS:u=0', 'PM_ISLB_MISS_ALT:u=0', 'PM_ISYNC:u=0', 'PM_LARX_FIN:u=0', 'PM_LMQ_EMPTY_CYC:u=0', 'PM_LMQ_MERGE:u=0', 'PM_LRQ_REJECT:u=0', 'PM_LS0_DC_COLLISIONS:u=0', 'PM_LS0_ERAT_MISS_PREF:u=0', 'PM_LS0_LAUNCH_HELD_PREF:u=0', 'PM_LS0_PTE_TABLEWALK_CYC:u=0', 'PM_LS0_UNALIGNED_LD:u=0', 'PM_LS0_UNALIGNED_ST:u=0', 'PM_LS1_DC_COLLISIONS:u=0', 'PM_LS1_ERAT_MISS_PREF:u=0', 'PM_LS1_LAUNCH_HELD_PREF:u=0', 'PM_LS1_PTE_TABLEWALK_CYC:u=0', 'PM_LS1_UNALIGNED_LD:u=0', 'PM_LS1_UNALIGNED_ST:u=0', 'PM_LS2_DC_COLLISIONS:u=0', 'PM_LS2_ERAT_MISS_PREF:u=0', 'PM_LS2_UNALIGNED_LD:u=0', 'PM_LS2_UNALIGNED_ST:u=0', 'PM_LS3_DC_COLLISIONS:u=0', 'PM_LS3_ERAT_MISS_PREF:u=0', 'PM_LS3_UNALIGNED_LD:u=0', 'PM_LS3_UNALIGNED_ST:u=0', 'PM_LWSYNC:u=0', 'PM_MATH_FLOP_CMPL:u=0', 'PM_MULT_MRK:u=0', 'PM_NEST_REF_CLK:u=0', 'PM_NON_DATA_STORE:u=0', 'PM_NON_FMA_FLOP_CMPL:u=0', 'PM_NON_MATH_FLOP_CMPL:u=0', 'PM_NTC_ALL_FIN:u=0', 'PM_NTC_FIN:u=0', 'PM_NTC_ISSUE_HELD_ARB:u=0', 'PM_NTC_ISSUE_HELD_DARQ_FULL:u=0', 'PM_NTC_ISSUE_HELD_OTHER:u=0', 'PM_PARTIAL_ST_FIN:u=0', 'PM_PMC1_OVERFLOW:u=0', 'PM_PMC1_REWIND:u=0', 'PM_PMC1_SAVED:u=0', 'PM_PMC2_OVERFLOW:u=0', 'PM_PMC2_REWIND:u=0', 'PM_PMC2_SAVED:u=0', 'PM_PMC3_OVERFLOW:u=0', 'PM_PMC3_REWIND:u=0', 'PM_PMC3_SAVED:u=0', 'PM_PMC4_OVERFLOW:u=0', 'PM_PMC4_REWIND:u=0', 'PM_PMC4_SAVED:u=0', 'PM_PMC5_OVERFLOW:u=0', 'PM_PMC6_OVERFLOW:u=0', 'PM_PROBE_NOP_DISP:u=0', 'PM_PTE_PREFETCH:u=0', 'PM_PTESYNC:u=0', 'PM_PUMP_CPRED:u=0', 'PM_PUMP_MPRED:u=0', 'PM_RC0_BUSY:u=0', 'PM_RC0_BUSY_ALT:u=0', 'PM_RC_USAGE:u=0', 'PM_RD_CLEARING_SC:u=0', 'PM_RD_FORMING_SC:u=0', 'PM_RD_HIT_PF:u=0', 'PM_RUN_CYC_SMT2_MODE:u=0', 'PM_RUN_CYC_SMT4_MODE:u=0', 'PM_RUN_CYC_ST_MODE:u=0', 'PM_RUN_CYC:u=0', 'PM_RUN_INST_CMPL:u=0', 'PM_RUN_PURR:u=0', 'PM_RUN_SPURR:u=0', 'PM_S2Q_FULL:u=0', 'PM_SHL_CREATED:u=0', 'PM_SHL_ST_DEP_CREATED:u=0', 'PM_SHL_ST_DISABLE:u=0', 'PM_SLB_TABLEWALK_CYC:u=0', 'PM_SN0_BUSY:u=0', 'PM_SN0_BUSY_ALT:u=0', 'PM_SN_HIT:u=0', 'PM_SN_INVL:u=0', 'PM_SN_MISS:u=0', 'PM_SN_USAGE:u=0', 'PM_SP_FLOP_CMPL:u=0', 'PM_SRQ_EMPTY_CYC:u=0', 'PM_SRQ_SYNC_CYC:u=0', 'PM_SUSPENDED:u=0', 'PM_SYNC_MRK_FX_DIVIDE:u=0', 'PM_SYNC_MRK_PROBE_NOP:u=0', 'PM_SYS_PUMP_CPRED:u=0', 'PM_SYS_PUMP_MPRED_RTY:u=0', 'PM_SYS_PUMP_MPRED:u=0', 'PM_TABLEWALK_CYC_PREF:u=0', 'PM_TABLEWALK_CYC:u=0', 'PM_TAGE_CORRECT_TAKEN_CMPL:u=0', 'PM_TAGE_CORRECT:u=0', 'PM_TAGE_OVERRIDE_WRONG_SPEC:u=0', 'PM_TAGE_OVERRIDE_WRONG:u=0', 'PM_TB_BIT_TRANS:u=0', 'PM_TEND_PEND_CYC:u=0', 'PM_THRESH_ACC:u=0', 'PM_THRESH_EXC_1024:u=0', 'PM_THRESH_EXC_128:u=0', 'PM_THRESH_EXC_2048:u=0', 'PM_THRESH_EXC_256:u=0', 'PM_THRESH_EXC_32:u=0', 'PM_THRESH_EXC_4096:u=0', 'PM_THRESH_EXC_512:u=0', 'PM_THRESH_EXC_64:u=0', 'PM_THRESH_MET:u=0', 'PM_THRESH_NOT_MET:u=0', 'PM_XLATE_HPT_MODE:u=0', 'PM_XLATE_MISS:u=0', 'PM_CYC_ALT:u=0', 'PM_CYC_ALT2:u=0', 'PM_CYC_ALT3:u=0', 'PM_SUSPENDED_ALT:u=0', 'PM_SUSPENDED_ALT2:u=0', 'PM_SUSPENDED_ALT3:u=0']), ('BR', ['perf::PERF_COUNT_HW_BRANCH_INSTRUCTIONS:u=0', 'perf::BRANCH-INSTRUCTIONS:u=0', 'perf::BRANCHES:u=0', 'perf::PERF_COUNT_HW_BRANCH_MISSES:u=0', 'perf::BRANCH-MISSES:u=0', 'perf::BRANCH-LOADS:u=0', 'perf::BRANCH-LOAD-MISSES:u=0', 'PM_BACK_BR_CMPL:u=0', 'PM_BFU_BUSY:u=0', 'PM_BR_2PATH:u=0', 'PM_BR_CMPL:u=0', 'PM_BR_CORECT_PRED_TAKEN_CMPL:u=0', 'PM_BR_MPRED_CCACHE:u=0', 'PM_BR_MPRED_CMPL:u=0', 'PM_BR_MPRED_LSTACK:u=0', 'PM_BR_MPRED_PCACHE:u=0', 'PM_BR_MPRED_TAKEN_CR:u=0', 'PM_BR_MPRED_TAKEN_TA:u=0', 'PM_BR_PRED_CCACHE:u=0', 'PM_BR_PRED_LSTACK:u=0', 'PM_BR_PRED_PCACHE:u=0', 'PM_BR_PRED_TAKEN_CR:u=0', 'PM_BR_PRED_TA:u=0', 'PM_BR_PRED:u=0', 'PM_BR_TAKEN_CMPL:u=0', 'PM_BRU_FIN:u=0', 'PM_BR_UNCOND:u=0', 'PM_IC_DEMAND_L2_BR_REDIRECT:u=0', 'PM_SYNC_MRK_BR_LINK:u=0', 'PM_SYNC_MRK_BR_MPRED:u=0', 'PM_TAKEN_BR_MPRED_CMPL:u=0', 'PM_BR_2PATH_ALT:u=0']), ('STALL', ['perf::PERF_COUNT_HW_STALLED_CYCLES_FRONTEND:u=0', 'perf::STALLED-CYCLES-FRONTEND:u=0', 'perf::PERF_COUNT_HW_STALLED_CYCLES_BACKEND:u=0', 'perf::STALLED-CYCLES-BACKEND:u=0', 'PM_CMPLU_STALL_ANY_SYNC:u=0', 'PM_CMPLU_STALL_BRU:u=0', 'PM_CMPLU_STALL_CRYPTO:u=0', 'PM_CMPLU_STALL_DCACHE_MISS:u=0', 'PM_CMPLU_STALL_DFLONG:u=0', 'PM_CMPLU_STALL_DFU:u=0', 'PM_CMPLU_STALL_DMISS_L21_L31:u=0', 'PM_CMPLU_STALL_DMISS_L2L3_CONFLICT:u=0', 'PM_CMPLU_STALL_DMISS_L2L3:u=0', 'PM_CMPLU_STALL_DMISS_L3MISS:u=0', 'PM_CMPLU_STALL_DMISS_LMEM:u=0', 'PM_CMPLU_STALL_DMISS_REMOTE:u=0', 'PM_CMPLU_STALL_DPLONG:u=0', 'PM_CMPLU_STALL_DP:u=0', 'PM_CMPLU_STALL_EIEIO:u=0', 'PM_CMPLU_STALL_EMQ_FULL:u=0', 'PM_CMPLU_STALL_ERAT_MISS:u=0', 'PM_CMPLU_STALL_EXCEPTION:u=0', 'PM_CMPLU_STALL_EXEC_UNIT:u=0', 'PM_CMPLU_STALL_FLUSH_ANY_THREAD:u=0', 'PM_CMPLU_STALL_FXLONG:u=0', 'PM_CMPLU_STALL_FXU:u=0', 'PM_CMPLU_STALL_HWSYNC:u=0', 'PM_CMPLU_STALL_LARX:u=0', 'PM_CMPLU_STALL_LHS:u=0', 'PM_CMPLU_STALL_LMQ_FULL:u=0', 'PM_CMPLU_STALL_LOAD_FINISH:u=0', 'PM_CMPLU_STALL_LRQ_FULL:u=0', 'PM_CMPLU_STALL_LRQ_OTHER:u=0', 'PM_CMPLU_STALL_LSAQ_ARB:u=0', 'PM_CMPLU_STALL_LSU_FIN:u=0', 'PM_CMPLU_STALL_LSU_FLUSH_NEXT:u=0', 'PM_CMPLU_STALL_LSU_MFSPR:u=0', 'PM_CMPLU_STALL_LSU:u=0', 'PM_CMPLU_STALL_LWSYNC:u=0', 'PM_CMPLU_STALL_MTFPSCR:u=0', 'PM_CMPLU_STALL_NESTED_TBEGIN:u=0', 'PM_CMPLU_STALL_NESTED_TEND:u=0', 'PM_CMPLU_STALL_NTC_DISP_FIN:u=0', 'PM_CMPLU_STALL_NTC_FLUSH:u=0', 'PM_CMPLU_STALL_OTHER_CMPL:u=0', 'PM_CMPLU_STALL_PASTE:u=0', 'PM_CMPLU_STALL_PM:u=0', 'PM_CMPLU_STALL_SLB:u=0', 'PM_CMPLU_STALL_SPEC_FINISH:u=0', 'PM_CMPLU_STALL_SRQ_FULL:u=0', 'PM_CMPLU_STALL_STCX:u=0', 'PM_CMPLU_STALL_ST_FWD:u=0', 'PM_CMPLU_STALL_STORE_DATA:u=0', 'PM_CMPLU_STALL_STORE_FIN_ARB:u=0', 'PM_CMPLU_STALL_STORE_FINISH:u=0', 'PM_CMPLU_STALL_STORE_PIPE_ARB:u=0', 'PM_CMPLU_STALL_SYNC_PMU_INT:u=0', 'PM_CMPLU_STALL_TEND:u=0', 'PM_CMPLU_STALL_THRD:u=0', 'PM_CMPLU_STALL_TLBIE:u=0', 'PM_CMPLU_STALL:u=0', 'PM_CMPLU_STALL_VDPLONG:u=0', 'PM_CMPLU_STALL_VDP:u=0', 'PM_CMPLU_STALL_VFXLONG:u=0', 'PM_CMPLU_STALL_VFXU:u=0']), ('TLB', ['perf::PERF_COUNT_HW_CACHE_DTLB:READ', 'perf::DTLB-LOAD-MISSES:u=0', 'perf::PERF_COUNT_HW_CACHE_ITLB:READ', 'perf::ITLB-LOAD-MISSES:u=0', 'PM_DPTEG_FROM_DL2L3_MOD:u=0', 'PM_DPTEG_FROM_DL2L3_SHR:u=0', 'PM_DPTEG_FROM_DL4:u=0', 'PM_DPTEG_FROM_DMEM:u=0', 'PM_DPTEG_FROM_L21_MOD:u=0', 'PM_DPTEG_FROM_L21_SHR:u=0', 'PM_DPTEG_FROM_L2_MEPF:u=0', 'PM_DPTEG_FROM_L2MISS:u=0', 'PM_DPTEG_FROM_L2_NO_CONFLICT:u=0', 'PM_DPTEG_FROM_L2:u=0', 'PM_DPTEG_FROM_L31_ECO_MOD:u=0', 'PM_DPTEG_FROM_L31_ECO_SHR:u=0', 'PM_DPTEG_FROM_L31_MOD:u=0', 'PM_DPTEG_FROM_L31_SHR:u=0', 'PM_DPTEG_FROM_L3_DISP_CONFLICT:u=0', 'PM_DPTEG_FROM_L3_MEPF:u=0', 'PM_DPTEG_FROM_L3MISS:u=0', 'PM_DPTEG_FROM_L3_NO_CONFLICT:u=0', 'PM_DPTEG_FROM_L3:u=0', 'PM_DPTEG_FROM_LL4:u=0', 'PM_DPTEG_FROM_LMEM:u=0', 'PM_DPTEG_FROM_MEMORY:u=0', 'PM_DPTEG_FROM_OFF_CHIP_CACHE:u=0', 'PM_DPTEG_FROM_ON_CHIP_CACHE:u=0', 'PM_DPTEG_FROM_RL2L3_MOD:u=0', 'PM_DPTEG_FROM_RL2L3_SHR:u=0', 'PM_DPTEG_FROM_RL4:u=0', 'PM_DPTEG_FROM_RMEM:u=0', 'PM_DTLB_MISS_16G:u=0', 'PM_DTLB_MISS_16M:u=0', 'PM_DTLB_MISS_1G:u=0', 'PM_DTLB_MISS_2M:u=0', 'PM_DTLB_MISS_4K:u=0', 'PM_DTLB_MISS_64K:u=0', 'PM_DTLB_MISS:u=0', 'PM_IPTEG_FROM_DL2L3_MOD:u=0', 'PM_IPTEG_FROM_DL2L3_SHR:u=0', 'PM_IPTEG_FROM_DL4:u=0', 'PM_IPTEG_FROM_DMEM:u=0', 'PM_IPTEG_FROM_L21_MOD:u=0', 'PM_IPTEG_FROM_L21_SHR:u=0', 'PM_IPTEG_FROM_L2_MEPF:u=0', 'PM_IPTEG_FROM_L2MISS:u=0', 'PM_IPTEG_FROM_L2_NO_CONFLICT:u=0', 'PM_IPTEG_FROM_L2:u=0', 'PM_IPTEG_FROM_L31_ECO_MOD:u=0', 'PM_IPTEG_FROM_L31_ECO_SHR:u=0', 'PM_IPTEG_FROM_L31_MOD:u=0', 'PM_IPTEG_FROM_L31_SHR:u=0', 'PM_IPTEG_FROM_L3_DISP_CONFLICT:u=0', 'PM_IPTEG_FROM_L3_MEPF:u=0', 'PM_IPTEG_FROM_L3MISS:u=0', 'PM_IPTEG_FROM_L3_NO_CONFLICT:u=0', 'PM_IPTEG_FROM_L3:u=0', 'PM_IPTEG_FROM_LL4:u=0', 'PM_IPTEG_FROM_LMEM:u=0', 'PM_IPTEG_FROM_MEMORY:u=0', 'PM_IPTEG_FROM_OFF_CHIP_CACHE:u=0', 'PM_IPTEG_FROM_ON_CHIP_CACHE:u=0', 'PM_IPTEG_FROM_RL2L3_MOD:u=0', 'PM_IPTEG_FROM_RL2L3_SHR:u=0', 'PM_IPTEG_FROM_RL4:u=0', 'PM_IPTEG_FROM_RMEM:u=0', 'PM_ITLB_MISS:u=0', 'PM_SNOOP_TLBIE:u=0', 'PM_TLB_HIT:u=0', 'PM_TLBIE_FIN:u=0', 'PM_TLB_MISS:u=0']), ('TM', ['PM_CO_TM_SC_FOOTPRINT:u=0', 'PM_LS0_TM_DISALLOW:u=0', 'PM_LS1_TM_DISALLOW:u=0', 'PM_LS2_TM_DISALLOW:u=0', 'PM_LS3_TM_DISALLOW:u=0', 'PM_NON_TM_RST_SC:u=0', 'PM_TM_ABORTS:u=0', 'PM_TMA_REQ_L2:u=0', 'PM_TM_CAM_OVERFLOW:u=0', 'PM_TM_CAP_OVERFLOW:u=0', 'PM_TM_FAIL_CONF_NON_TM:u=0', 'PM_TM_FAIL_CONF_TM:u=0', 'PM_TM_FAIL_FOOTPRINT_OVERFLOW:u=0', 'PM_TM_FAIL_NON_TX_CONFLICT:u=0', 'PM_TM_FAIL_SELF:u=0', 'PM_TM_FAIL_TLBIE:u=0', 'PM_TM_FAIL_TX_CONFLICT:u=0', 'PM_TM_FAV_CAUSED_FAIL:u=0', 'PM_TM_FAV_TBEGIN:u=0', 'PM_TM_LD_CAUSED_FAIL:u=0', 'PM_TM_LD_CONF:u=0', 'PM_TM_NESTED_TBEGIN:u=0', 'PM_TM_NESTED_TEND:u=0', 'PM_TM_NON_FAV_TBEGIN:u=0', 'PM_TM_OUTER_TBEGIN_DISP:u=0', 'PM_TM_OUTER_TBEGIN:u=0', 'PM_TM_OUTER_TEND:u=0', 'PM_TM_PASSED:u=0', 'PM_TM_RST_SC:u=0', 'PM_TM_SC_CO:u=0', 'PM_TM_ST_CAUSED_FAIL:u=0', 'PM_TM_ST_CONF:u=0', 'PM_TM_TABORT_TRECLAIM:u=0', 'PM_TM_TRANS_RUN_CYC:u=0', 'PM_TM_TRANS_RUN_INST:u=0', 'PM_TM_TRESUME:u=0', 'PM_TM_TSUSPEND:u=0', 'PM_TM_TX_PASS_RUN_CYC:u=0', 'PM_TM_TX_PASS_RUN_INST:u=0']), ('L2', ['PM_DATA_FROM_DL2L3_MOD:u=0', 'PM_DATA_FROM_DL2L3_SHR:u=0', 'PM_DATA_FROM_L21_MOD:u=0', 'PM_DATA_FROM_L21_SHR:u=0', 'PM_DATA_FROM_L2_DISP_CONFLICT_LDHITST:u=0', 'PM_DATA_FROM_L2_DISP_CONFLICT_OTHER:u=0', 'PM_DATA_FROM_L2_MEPF:u=0', 'PM_DATA_FROM_L2MISS_MOD:u=0', 'PM_DATA_FROM_L2MISS:u=0', 'PM_DATA_FROM_L2_NO_CONFLICT:u=0', 'PM_DATA_FROM_L2:u=0', 'PM_DATA_FROM_RL2L3_MOD:u=0', 'PM_DATA_FROM_RL2L3_SHR:u=0', 'PM_DSIDE_L2MEMACC:u=0', 'PM_DSIDE_OTHER_64B_L2MEMACC:u=0', 'PM_ISIDE_L2MEMACC:u=0', 'PM_L2_CASTOUT_MOD:u=0', 'PM_L2_CASTOUT_SHR:u=0', 'PM_L2_CHIP_PUMP:u=0', 'PM_L2_DC_INV:u=0', 'PM_L2_DISP_ALL_L2MISS:u=0', 'PM_L2_GROUP_PUMP:u=0', 'PM_L2_GRP_GUESS_CORRECT:u=0', 'PM_L2_GRP_GUESS_WRONG:u=0', 'PM_L2_IC_INV:u=0', 'PM_L2_INST_MISS:u=0', 'PM_L2_INST_MISS_ALT:u=0', 'PM_L2_INST:u=0', 'PM_L2_INST_ALT:u=0', 'PM_L2_LD_DISP:u=0', 'PM_L2_LD_DISP_ALT:u=0', 'PM_L2_LD_HIT:u=0', 'PM_L2_LD_HIT_ALT:u=0', 'PM_L2_LD_MISS_128B:u=0', 'PM_L2_LD_MISS_64B:u=0', 'PM_L2_LD_MISS:u=0', 'PM_L2_LD:u=0', 'PM_L2_LOC_GUESS_CORRECT:u=0', 'PM_L2_LOC_GUESS_WRONG:u=0', 'PM_L2_RCLD_DISP_FAIL_ADDR:u=0', 'PM_L2_RCLD_DISP_FAIL_OTHER:u=0', 'PM_L2_RCLD_DISP:u=0', 'PM_L2_RCST_DISP_FAIL_ADDR:u=0', 'PM_L2_RCST_DISP_FAIL_OTHER:u=0', 'PM_L2_RCST_DISP:u=0', 'PM_L2_RC_ST_DONE:u=0', 'PM_L2_RTY_LD:u=0', 'PM_L2_RTY_LD_ALT:u=0', 'PM_L2_RTY_ST:u=0', 'PM_L2_RTY_ST_ALT:u=0', 'PM_L2_SN_M_RD_DONE:u=0', 'PM_L2_SN_M_WR_DONE:u=0', 'PM_L2_SN_M_WR_DONE_ALT:u=0', 'PM_L2_SN_SX_I_DONE:u=0', 'PM_L2_ST_DISP:u=0', 'PM_L2_ST_DISP_ALT:u=0', 'PM_L2_ST_HIT:u=0', 'PM_L2_ST_HIT_ALT:u=0', 'PM_L2_ST_MISS_128B:u=0', 'PM_L2_ST_MISS_64B:u=0', 'PM_L2_ST_MISS:u=0', 'PM_L2_ST:u=0', 'PM_L2_SYS_GUESS_CORRECT:u=0', 'PM_L2_SYS_GUESS_WRONG:u=0', 'PM_L2_SYS_PUMP:u=0', 'PM_SYNC_MRK_L2HIT:u=0', 'PM_SYNC_MRK_L2MISS:u=0']), ('L3', ['PM_DATA_FROM_DL2L3_MOD:u=0', 'PM_DATA_FROM_DL2L3_SHR:u=0', 'PM_DATA_FROM_L31_ECO_MOD:u=0', 'PM_DATA_FROM_L31_ECO_SHR:u=0', 'PM_DATA_FROM_L31_MOD:u=0', 'PM_DATA_FROM_L31_SHR:u=0', 'PM_DATA_FROM_L3_DISP_CONFLICT:u=0', 'PM_DATA_FROM_L3_MEPF:u=0', 'PM_DATA_FROM_L3MISS_MOD:u=0', 'PM_DATA_FROM_L3MISS:u=0', 'PM_DATA_FROM_L3_NO_CONFLICT:u=0', 'PM_DATA_FROM_L3:u=0', 'PM_DATA_FROM_RL2L3_MOD:u=0', 'PM_DATA_FROM_RL2L3_SHR:u=0', 'PM_L3_CI_HIT:u=0', 'PM_L3_CI_MISS:u=0', 'PM_L3_CINJ:u=0', 'PM_L3_CI_USAGE:u=0', 'PM_L3_CO0_BUSY:u=0', 'PM_L3_CO0_BUSY_ALT:u=0', 'PM_L3_CO_L31:u=0', 'PM_L3_CO_LCO:u=0', 'PM_L3_CO_MEM:u=0', 'PM_L3_CO_MEPF:u=0', 'PM_L3_CO_MEPF_ALT:u=0', 'PM_L3_CO:u=0', 'PM_L3_GRP_GUESS_CORRECT:u=0', 'PM_L3_GRP_GUESS_WRONG_HIGH:u=0', 'PM_L3_GRP_GUESS_WRONG_LOW:u=0', 'PM_L3_HIT:u=0', 'PM_L3_L2_CO_HIT:u=0', 'PM_L3_L2_CO_MISS:u=0', 'PM_L3_LAT_CI_HIT:u=0', 'PM_L3_LAT_CI_MISS:u=0', 'PM_L3_LD_HIT:u=0', 'PM_L3_LD_MISS:u=0', 'PM_L3_LD_PREF:u=0', 'PM_L3_LOC_GUESS_CORRECT:u=0', 'PM_L3_LOC_GUESS_WRONG:u=0', 'PM_L3_MISS:u=0', 'PM_L3_P0_CO_L31:u=0', 'PM_L3_P0_CO_MEM:u=0', 'PM_L3_P0_CO_RTY:u=0', 'PM_L3_P0_CO_RTY_ALT:u=0', 'PM_L3_P0_GRP_PUMP:u=0', 'PM_L3_P0_LCO_DATA:u=0', 'PM_L3_P0_LCO_NO_DATA:u=0', 'PM_L3_P0_LCO_RTY:u=0', 'PM_L3_P0_NODE_PUMP:u=0', 'PM_L3_P0_PF_RTY:u=0', 'PM_L3_P0_PF_RTY_ALT:u=0', 'PM_L3_P0_SYS_PUMP:u=0', 'PM_L3_P1_CO_L31:u=0', 'PM_L3_P1_CO_MEM:u=0', 'PM_L3_P1_CO_RTY:u=0', 'PM_L3_P1_CO_RTY_ALT:u=0', 'PM_L3_P1_GRP_PUMP:u=0', 'PM_L3_P1_LCO_DATA:u=0', 'PM_L3_P1_LCO_NO_DATA:u=0', 'PM_L3_P1_LCO_RTY:u=0', 'PM_L3_P1_NODE_PUMP:u=0', 'PM_L3_P1_PF_RTY:u=0', 'PM_L3_P1_PF_RTY_ALT:u=0', 'PM_L3_P1_SYS_PUMP:u=0', 'PM_L3_P2_LCO_RTY:u=0', 'PM_L3_P3_LCO_RTY:u=0', 'PM_L3_PF0_BUSY:u=0', 'PM_L3_PF0_BUSY_ALT:u=0', 'PM_L3_PF_HIT_L3:u=0', 'PM_L3_PF_MISS_L3:u=0', 'PM_L3_PF_OFF_CHIP_CACHE:u=0', 'PM_L3_PF_OFF_CHIP_MEM:u=0', 'PM_L3_PF_ON_CHIP_CACHE:u=0', 'PM_L3_PF_ON_CHIP_MEM:u=0', 'PM_L3_PF_USAGE:u=0', 'PM_L3_RD0_BUSY:u=0', 'PM_L3_RD0_BUSY_ALT:u=0', 'PM_L3_RD_USAGE:u=0', 'PM_L3_SN0_BUSY:u=0', 'PM_L3_SN0_BUSY_ALT:u=0', 'PM_L3_SN_USAGE:u=0', 'PM_L3_SW_PREF:u=0', 'PM_L3_SYS_GUESS_CORRECT:u=0', 'PM_L3_SYS_GUESS_WRONG:u=0', 'PM_L3_TRANS_PF:u=0', 'PM_L3_WI0_BUSY:u=0', 'PM_L3_WI0_BUSY_ALT:u=0', 'PM_L3_WI_USAGE:u=0', 'PM_SNP_TM_HIT_M:u=0', 'PM_SNP_TM_HIT_T:u=0', 'PM_SYNC_MRK_L3MISS:u=0']), ('IBUF', ['PM_DECODE_FUSION_CONST_GEN:u=0', 'PM_DECODE_FUSION_EXT_ADD:u=0', 'PM_DECODE_FUSION_LD_ST_DISP:u=0', 'PM_DECODE_FUSION_OP_PRESERV:u=0', 'PM_DECODE_HOLD_ICT_FULL:u=0', 'PM_DECODE_LANES_NOT_AVAIL:u=0', 'PM_THRD_ALL_RUN_CYC:u=0', 'PM_THRD_CONC_RUN_INST:u=0', 'PM_THRD_PRIO_0_1_CYC:u=0', 'PM_THRD_PRIO_2_3_CYC:u=0', 'PM_THRD_PRIO_4_5_CYC:u=0', 'PM_THRD_PRIO_6_7_CYC:u=0']), ('ISU', ['PM_DISP_CLB_HELD_BAL:u=0', 'PM_DISP_CLB_HELD_SB:u=0', 'PM_DISP_CLB_HELD_TLBIE:u=0', 'PM_DISP_HELD_HB_FULL:u=0', 'PM_DISP_HELD_ISSQ_FULL:u=0', 'PM_DISP_HELD_SYNC_HOLD:u=0', 'PM_DISP_HELD_TBEGIN:u=0', 'PM_DISP_HELD:u=0', 'PM_DISP_STARVED:u=0', 'PM_FLUSH_COMPLETION:u=0', 'PM_FLUSH_DISP_SB:u=0', 'PM_FLUSH_DISP_TLBIE:u=0', 'PM_FLUSH_DISP:u=0', 'PM_FLUSH_HB_RESTORE_CYC:u=0', 'PM_FLUSH_LSU:u=0', 'PM_FLUSH_MPRED:u=0', 'PM_FLUSH:u=0', 'PM_ISQ_0_8_ENTRIES:u=0', 'PM_ISQ_36_44_ENTRIES:u=0', 'PM_ISU0_ISS_HOLD_ALL:u=0', 'PM_ISU1_ISS_HOLD_ALL:u=0', 'PM_ISU2_ISS_HOLD_ALL:u=0', 'PM_ISU3_ISS_HOLD_ALL:u=0']), ('VSU', ['PM_FXU_1PLUS_BUSY:u=0', 'PM_FXU_BUSY:u=0', 'PM_FXU_FIN:u=0', 'PM_FXU_IDLE:u=0', 'PM_SCALAR_FLOP_CMPL:u=0', 'PM_VECTOR_FLOP_CMPL:u=0', 'PM_VECTOR_LD_CMPL:u=0', 'PM_VECTOR_ST_CMPL:u=0', 'PM_VSU_DP_FSQRT_FDIV:u=0', 'PM_VSU_FIN:u=0', 'PM_VSU_FSQRT_FDIV:u=0', 'PM_VSU_NON_FLOP_CMPL:u=0']), ('IFU', ['PM_IC_DEMAND_CYC:u=0', 'PM_IC_DEMAND_L2_BHT_REDIRECT:u=0', 'PM_IC_DEMAND_REQ:u=0', 'PM_IC_INVALIDATE:u=0', 'PM_IC_MISS_CMPL:u=0', 'PM_IC_MISS_ICBI:u=0', 'PM_IC_PREF_CANCEL_HIT:u=0', 'PM_IC_PREF_CANCEL_L2:u=0', 'PM_IC_PREF_CANCEL_PAGE:u=0', 'PM_IC_PREF_REQ:u=0', 'PM_IC_PREF_WRITE:u=0', 'PM_IC_RELOAD_PRIVATE:u=0', 'PM_ICT_EMPTY_CYC:u=0', 'PM_INST_CHIP_PUMP_CPRED:u=0', 'PM_INST_CMPL:u=0', 'PM_INST_DISP:u=0', 'PM_INST_FROM_DL2L3_MOD:u=0', 'PM_INST_FROM_DL2L3_SHR:u=0', 'PM_INST_FROM_DL4:u=0', 'PM_INST_FROM_DMEM:u=0', 'PM_INST_FROM_L1:u=0', 'PM_INST_FROM_L21_MOD:u=0', 'PM_INST_FROM_L21_SHR:u=0', 'PM_INST_FROM_L2_DISP_CONFLICT_LDHITST:u=0', 'PM_INST_FROM_L2_DISP_CONFLICT_OTHER:u=0', 'PM_INST_FROM_L2_MEPF:u=0', 'PM_INST_FROM_L2MISS:u=0', 'PM_INST_FROM_L2_NO_CONFLICT:u=0', 'PM_INST_FROM_L2:u=0', 'PM_INST_FROM_L31_ECO_MOD:u=0', 'PM_INST_FROM_L31_ECO_SHR:u=0', 'PM_INST_FROM_L31_MOD:u=0', 'PM_INST_FROM_L31_SHR:u=0', 'PM_INST_FROM_L3_DISP_CONFLICT:u=0', 'PM_INST_FROM_L3_MEPF:u=0', 'PM_INST_FROM_L3MISS_MOD:u=0', 'PM_INST_FROM_L3MISS:u=0', 'PM_INST_FROM_L3_NO_CONFLICT:u=0', 'PM_INST_FROM_L3:u=0', 'PM_INST_FROM_LL4:u=0', 'PM_INST_FROM_LMEM:u=0', 'PM_INST_FROM_MEMORY:u=0', 'PM_INST_FROM_OFF_CHIP_CACHE:u=0', 'PM_INST_FROM_ON_CHIP_CACHE:u=0', 'PM_INST_FROM_RL2L3_MOD:u=0', 'PM_INST_FROM_RL2L3_SHR:u=0', 'PM_INST_FROM_RL4:u=0', 'PM_INST_FROM_RMEM:u=0', 'PM_INST_GRP_PUMP_CPRED:u=0', 'PM_INST_GRP_PUMP_MPRED_RTY:u=0', 'PM_INST_GRP_PUMP_MPRED:u=0', 'PM_INST_IMC_MATCH_CMPL:u=0', 'PM_INST_PUMP_CPRED:u=0', 'PM_INST_PUMP_MPRED:u=0', 'PM_INST_SYS_PUMP_CPRED:u=0', 'PM_INST_SYS_PUMP_MPRED_RTY:u=0', 'PM_INST_SYS_PUMP_MPRED:u=0', 'PM_INST_CMPL_ALT:u=0', 'PM_INST_CMPL_ALT2:u=0', 'PM_INST_CMPL_ALT3:u=0', 'PM_INST_DISP_ALT:u=0']), ('STACK', ['PM_ICT_NOSLOT_BR_MPRED_ICMISS:u=0', 'PM_ICT_NOSLOT_BR_MPRED:u=0', 'PM_ICT_NOSLOT_CYC:u=0', 'PM_ICT_NOSLOT_DISP_HELD_HB_FULL:u=0', 'PM_ICT_NOSLOT_DISP_HELD_ISSQ:u=0', 'PM_ICT_NOSLOT_DISP_HELD_SYNC:u=0', 'PM_ICT_NOSLOT_DISP_HELD_TBEGIN:u=0', 'PM_ICT_NOSLOT_DISP_HELD:u=0', 'PM_ICT_NOSLOT_IC_L3MISS:u=0', 'PM_ICT_NOSLOT_IC_L3:u=0', 'PM_ICT_NOSLOT_IC_MISS:u=0', 'PM_LINK_STACK_CORRECT:u=0', 'PM_LINK_STACK_INVALID_PTR:u=0', 'PM_LINK_STACK_WRONG_ADD_PRED:u=0']), ('LSU', ['PM_L1_DCACHE_RELOADED_ALL:u=0', 'PM_L1_DCACHE_RELOAD_VALID:u=0', 'PM_L1_DEMAND_WRITE:u=0', 'PM_L1_ICACHE_MISS:u=0', 'PM_L1_ICACHE_RELOADED_ALL:u=0', 'PM_L1_ICACHE_RELOADED_PREF:u=0', 'PM_L1PF_L2MEMACC:u=0', 'PM_L1_PREF:u=0', 'PM_L1_SW_PREF:u=0', 'PM_LD_CMPL:u=0', 'PM_LD_L3MISS_PEND_CYC:u=0', 'PM_LD_MISS_L1_FIN:u=0', 'PM_LD_MISS_L1:u=0', 'PM_LD_REF_L1:u=0', 'PM_LSU0_1_LRQF_FULL_CYC:u=0', 'PM_LSU0_ERAT_HIT:u=0', 'PM_LSU0_FALSE_LHS:u=0', 'PM_LSU0_L1_CAM_CANCEL:u=0', 'PM_LSU0_LDMX_FIN:u=0', 'PM_LSU0_LMQ_S0_VALID:u=0', 'PM_LSU0_LRQ_S0_VALID_CYC:u=0', 'PM_LSU0_SET_MPRED:u=0', 'PM_LSU0_SRQ_S0_VALID_CYC:u=0', 'PM_LSU0_STORE_REJECT:u=0', 'PM_LSU0_TM_L1_HIT:u=0', 'PM_LSU0_TM_L1_MISS:u=0', 'PM_LSU1_ERAT_HIT:u=0', 'PM_LSU1_FALSE_LHS:u=0', 'PM_LSU1_L1_CAM_CANCEL:u=0', 'PM_LSU1_LDMX_FIN:u=0', 'PM_LSU1_SET_MPRED:u=0', 'PM_LSU1_STORE_REJECT:u=0', 'PM_LSU1_TM_L1_HIT:u=0', 'PM_LSU1_TM_L1_MISS:u=0', 'PM_LSU2_3_LRQF_FULL_CYC:u=0', 'PM_LSU2_ERAT_HIT:u=0', 'PM_LSU2_FALSE_LHS:u=0', 'PM_LSU2_L1_CAM_CANCEL:u=0', 'PM_LSU2_LDMX_FIN:u=0', 'PM_LSU2_SET_MPRED:u=0', 'PM_LSU2_STORE_REJECT:u=0', 'PM_LSU2_TM_L1_HIT:u=0', 'PM_LSU2_TM_L1_MISS:u=0', 'PM_LSU3_ERAT_HIT:u=0', 'PM_LSU3_FALSE_LHS:u=0', 'PM_LSU3_L1_CAM_CANCEL:u=0', 'PM_LSU3_LDMX_FIN:u=0', 'PM_LSU3_SET_MPRED:u=0', 'PM_LSU3_STORE_REJECT:u=0', 'PM_LSU3_TM_L1_HIT:u=0', 'PM_LSU3_TM_L1_MISS:u=0', 'PM_LSU_DERAT_MISS:u=0', 'PM_LSU_FIN:u=0', 'PM_LSU_FLUSH_ATOMIC:u=0', 'PM_LSU_FLUSH_CI:u=0', 'PM_LSU_FLUSH_EMSH:u=0', 'PM_LSU_FLUSH_LARX_STCX:u=0', 'PM_LSU_FLUSH_LHL_SHL:u=0', 'PM_LSU_FLUSH_LHS:u=0', 'PM_LSU_FLUSH_NEXT:u=0', 'PM_LSU_FLUSH_OTHER:u=0', 'PM_LSU_FLUSH_RELAUNCH_MISS:u=0', 'PM_LSU_FLUSH_SAO:u=0', 'PM_LSU_FLUSH_UE:u=0', 'PM_LSU_FLUSH_WRK_ARND:u=0', 'PM_LSU_LMQ_FULL_CYC:u=0', 'PM_LSU_LMQ_SRQ_EMPTY_CYC:u=0', 'PM_LSU_NCST:u=0', 'PM_LSU_REJECT_ERAT_MISS:u=0', 'PM_LSU_REJECT_LHS:u=0', 'PM_LSU_REJECT_LMQ_FULL:u=0', 'PM_LSU_SRQ_FULL_CYC:u=0', 'PM_LSU_STCX_FAIL:u=0', 'PM_LSU_STCX:u=0', 'PM_MEM_CO:u=0', 'PM_MEM_LOC_THRESH_IFU:u=0', 'PM_MEM_LOC_THRESH_LSU_HIGH:u=0', 'PM_MEM_LOC_THRESH_LSU_MED:u=0', 'PM_MEM_PREF:u=0', 'PM_MEM_READ:u=0', 'PM_MEM_RWITM:u=0', 'PM_STALL_END_ICT_EMPTY:u=0', 'PM_ST_CAUSED_FAIL:u=0', 'PM_ST_CMPL:u=0', 'PM_STCX_FAIL:u=0', 'PM_STCX_FIN:u=0', 'PM_STCX_SUCCESS_CMPL:u=0', 'PM_ST_FIN:u=0', 'PM_ST_FWD:u=0', 'PM_ST_MISS_L1:u=0', 'PM_STOP_FETCH_PENDING_CYC:u=0', 'PM_LD_MISS_L1_ALT:u=0']), ('MARKED', ['PM_MRK_BACK_BR_CMPL:u=0', 'PM_MRK_BR_2PATH:u=0', 'PM_MRK_BR_CMPL:u=0', 'PM_MRK_BR_MPRED_CMPL:u=0', 'PM_MRK_BR_TAKEN_CMPL:u=0', 'PM_MRK_BRU_FIN:u=0', 'PM_MRK_DATA_FROM_DL2L3_MOD_CYC:u=0', 'PM_MRK_DATA_FROM_DL2L3_MOD:u=0', 'PM_MRK_DATA_FROM_DL2L3_SHR_CYC:u=0', 'PM_MRK_DATA_FROM_DL2L3_SHR:u=0', 'PM_MRK_DATA_FROM_DL4_CYC:u=0', 'PM_MRK_DATA_FROM_DL4:u=0', 'PM_MRK_DATA_FROM_DMEM_CYC:u=0', 'PM_MRK_DATA_FROM_DMEM:u=0', 'PM_MRK_DATA_FROM_L21_MOD_CYC:u=0', 'PM_MRK_DATA_FROM_L21_MOD:u=0', 'PM_MRK_DATA_FROM_L21_SHR_CYC:u=0', 'PM_MRK_DATA_FROM_L21_SHR:u=0', 'PM_MRK_DATA_FROM_L2_CYC:u=0', 'PM_MRK_DATA_FROM_L2_DISP_CONFLICT_LDHITST_CYC:u=0', 'PM_MRK_DATA_FROM_L2_DISP_CONFLICT_LDHITST:u=0', 'PM_MRK_DATA_FROM_L2_DISP_CONFLICT_OTHER_CYC:u=0', 'PM_MRK_DATA_FROM_L2_DISP_CONFLICT_OTHER:u=0', 'PM_MRK_DATA_FROM_L2_MEPF_CYC:u=0', 'PM_MRK_DATA_FROM_L2_MEPF:u=0', 'PM_MRK_DATA_FROM_L2MISS_CYC:u=0', 'PM_MRK_DATA_FROM_L2MISS:u=0', 'PM_MRK_DATA_FROM_L2_NO_CONFLICT_CYC:u=0', 'PM_MRK_DATA_FROM_L2_NO_CONFLICT:u=0', 'PM_MRK_DATA_FROM_L2:u=0', 'PM_MRK_DATA_FROM_L31_ECO_MOD_CYC:u=0', 'PM_MRK_DATA_FROM_L31_ECO_MOD:u=0', 'PM_MRK_DATA_FROM_L31_ECO_SHR_CYC:u=0', 'PM_MRK_DATA_FROM_L31_ECO_SHR:u=0', 'PM_MRK_DATA_FROM_L31_MOD_CYC:u=0', 'PM_MRK_DATA_FROM_L31_MOD:u=0', 'PM_MRK_DATA_FROM_L31_SHR_CYC:u=0', 'PM_MRK_DATA_FROM_L31_SHR:u=0', 'PM_MRK_DATA_FROM_L3_CYC:u=0', 'PM_MRK_DATA_FROM_L3_DISP_CONFLICT_CYC:u=0', 'PM_MRK_DATA_FROM_L3_DISP_CONFLICT:u=0', 'PM_MRK_DATA_FROM_L3_MEPF_CYC:u=0', 'PM_MRK_DATA_FROM_L3_MEPF:u=0', 'PM_MRK_DATA_FROM_L3MISS_CYC:u=0', 'PM_MRK_DATA_FROM_L3MISS:u=0', 'PM_MRK_DATA_FROM_L3_NO_CONFLICT_CYC:u=0', 'PM_MRK_DATA_FROM_L3_NO_CONFLICT:u=0', 'PM_MRK_DATA_FROM_L3:u=0', 'PM_MRK_DATA_FROM_LL4_CYC:u=0', 'PM_MRK_DATA_FROM_LL4:u=0', 'PM_MRK_DATA_FROM_LMEM_CYC:u=0', 'PM_MRK_DATA_FROM_LMEM:u=0', 'PM_MRK_DATA_FROM_MEMORY_CYC:u=0', 'PM_MRK_DATA_FROM_MEMORY:u=0', 'PM_MRK_DATA_FROM_OFF_CHIP_CACHE_CYC:u=0', 'PM_MRK_DATA_FROM_OFF_CHIP_CACHE:u=0', 'PM_MRK_DATA_FROM_ON_CHIP_CACHE_CYC:u=0', 'PM_MRK_DATA_FROM_ON_CHIP_CACHE:u=0', 'PM_MRK_DATA_FROM_RL2L3_MOD_CYC:u=0', 'PM_MRK_DATA_FROM_RL2L3_MOD:u=0', 'PM_MRK_DATA_FROM_RL2L3_SHR_CYC:u=0', 'PM_MRK_DATA_FROM_RL2L3_SHR:u=0', 'PM_MRK_DATA_FROM_RL4_CYC:u=0', 'PM_MRK_DATA_FROM_RL4:u=0', 'PM_MRK_DATA_FROM_RMEM_CYC:u=0', 'PM_MRK_DATA_FROM_RMEM:u=0', 'PM_MRK_DCACHE_RELOAD_INTV:u=0', 'PM_MRK_DERAT_MISS_16G:u=0', 'PM_MRK_DERAT_MISS_16M:u=0', 'PM_MRK_DERAT_MISS_1G:u=0', 'PM_MRK_DERAT_MISS_2M:u=0', 'PM_MRK_DERAT_MISS_4K:u=0', 'PM_MRK_DERAT_MISS_64K:u=0', 'PM_MRK_DERAT_MISS:u=0', 'PM_MRK_DFU_FIN:u=0', 'PM_MRK_DPTEG_FROM_DL2L3_MOD:u=0', 'PM_MRK_DPTEG_FROM_DL2L3_SHR:u=0', 'PM_MRK_DPTEG_FROM_DL4:u=0', 'PM_MRK_DPTEG_FROM_DMEM:u=0', 'PM_MRK_DPTEG_FROM_L21_MOD:u=0', 'PM_MRK_DPTEG_FROM_L21_SHR:u=0', 'PM_MRK_DPTEG_FROM_L2_MEPF:u=0', 'PM_MRK_DPTEG_FROM_L2MISS:u=0', 'PM_MRK_DPTEG_FROM_L2_NO_CONFLICT:u=0', 'PM_MRK_DPTEG_FROM_L2:u=0', 'PM_MRK_DPTEG_FROM_L31_ECO_MOD:u=0', 'PM_MRK_DPTEG_FROM_L31_ECO_SHR:u=0', 'PM_MRK_DPTEG_FROM_L31_MOD:u=0', 'PM_MRK_DPTEG_FROM_L31_SHR:u=0', 'PM_MRK_DPTEG_FROM_L3_DISP_CONFLICT:u=0', 'PM_MRK_DPTEG_FROM_L3_MEPF:u=0', 'PM_MRK_DPTEG_FROM_L3MISS:u=0', 'PM_MRK_DPTEG_FROM_L3_NO_CONFLICT:u=0', 'PM_MRK_DPTEG_FROM_L3:u=0', 'PM_MRK_DPTEG_FROM_LL4:u=0', 'PM_MRK_DPTEG_FROM_LMEM:u=0', 'PM_MRK_DPTEG_FROM_MEMORY:u=0', 'PM_MRK_DPTEG_FROM_OFF_CHIP_CACHE:u=0', 'PM_MRK_DPTEG_FROM_ON_CHIP_CACHE:u=0', 'PM_MRK_DPTEG_FROM_RL2L3_MOD:u=0', 'PM_MRK_DPTEG_FROM_RL2L3_SHR:u=0', 'PM_MRK_DPTEG_FROM_RL4:u=0', 'PM_MRK_DPTEG_FROM_RMEM:u=0', 'PM_MRK_DTLB_MISS_16G:u=0', 'PM_MRK_DTLB_MISS_16M:u=0', 'PM_MRK_DTLB_MISS_1G:u=0', 'PM_MRK_DTLB_MISS_4K:u=0', 'PM_MRK_DTLB_MISS_64K:u=0', 'PM_MRK_DTLB_MISS:u=0', 'PM_MRK_FAB_RSP_BKILL_CYC:u=0', 'PM_MRK_FAB_RSP_BKILL:u=0', 'PM_MRK_FAB_RSP_CLAIM_RTY:u=0', 'PM_MRK_FAB_RSP_DCLAIM_CYC:u=0', 'PM_MRK_FAB_RSP_DCLAIM:u=0', 'PM_MRK_FAB_RSP_RD_RTY:u=0', 'PM_MRK_FAB_RSP_RD_T_INTV:u=0', 'PM_MRK_FAB_RSP_RWITM_CYC:u=0', 'PM_MRK_FAB_RSP_RWITM_RTY:u=0', 'PM_MRK_FXU_FIN:u=0', 'PM_MRK_IC_MISS:u=0', 'PM_MRK_INST_CMPL:u=0', 'PM_MRK_INST_DECODED:u=0', 'PM_MRK_INST_DISP:u=0', 'PM_MRK_INST_FIN:u=0', 'PM_MRK_INST_FROM_L3MISS:u=0', 'PM_MRK_INST_ISSUED:u=0', 'PM_MRK_INST_TIMEO:u=0', 'PM_MRK_INST:u=0', 'PM_MRK_L1_ICACHE_MISS:u=0', 'PM_MRK_L1_RELOAD_VALID:u=0', 'PM_MRK_L2_RC_DISP:u=0', 'PM_MRK_L2_RC_DONE:u=0', 'PM_MRK_L2_TM_REQ_ABORT:u=0', 'PM_MRK_L2_TM_ST_ABORT_SISTER:u=0', 'PM_MRK_LARX_FIN:u=0', 'PM_MRK_LD_MISS_EXPOSED_CYC:u=0', 'PM_MRK_LD_MISS_L1_CYC:u=0', 'PM_MRK_LD_MISS_L1:u=0', 'PM_MRK_LSU_DERAT_MISS:u=0', 'PM_MRK_LSU_FIN:u=0', 'PM_MRK_LSU_FLUSH_ATOMIC:u=0', 'PM_MRK_LSU_FLUSH_EMSH:u=0', 'PM_MRK_LSU_FLUSH_LARX_STCX:u=0', 'PM_MRK_LSU_FLUSH_LHL_SHL:u=0', 'PM_MRK_LSU_FLUSH_LHS:u=0', 'PM_MRK_LSU_FLUSH_RELAUNCH_MISS:u=0', 'PM_MRK_LSU_FLUSH_SAO:u=0', 'PM_MRK_LSU_FLUSH_UE:u=0', 'PM_MRK_NTC_CYC:u=0', 'PM_MRK_NTF_FIN:u=0', 'PM_MRK_PROBE_NOP_CMPL:u=0', 'PM_MRK_RUN_CYC:u=0', 'PM_MRK_STALL_CMPLU_CYC:u=0', 'PM_MRK_ST_CMPL_INT:u=0', 'PM_MRK_ST_CMPL:u=0', 'PM_MRK_STCX_FAIL:u=0', 'PM_MRK_STCX_FIN:u=0', 'PM_MRK_ST_DONE_L2:u=0', 'PM_MRK_ST_DRAIN_TO_L2DISP_CYC:u=0', 'PM_MRK_ST_FWD:u=0', 'PM_MRK_ST_L2DISP_TO_CMPL_CYC:u=0', 'PM_MRK_ST_NEST:u=0', 'PM_MRK_TEND_FAIL:u=0', 'PM_MRK_VSU_FIN:u=0']), ('RADIX', ['PM_RADIX_PWC_L1_HIT:u=0', 'PM_RADIX_PWC_L1_PDE_FROM_L2:u=0', 'PM_RADIX_PWC_L1_PDE_FROM_L3MISS:u=0', 'PM_RADIX_PWC_L1_PDE_FROM_L3:u=0', 'PM_RADIX_PWC_L2_HIT:u=0', 'PM_RADIX_PWC_L2_PDE_FROM_L2:u=0', 'PM_RADIX_PWC_L2_PDE_FROM_L3:u=0', 'PM_RADIX_PWC_L2_PTE_FROM_L2:u=0', 'PM_RADIX_PWC_L2_PTE_FROM_L3MISS:u=0', 'PM_RADIX_PWC_L2_PTE_FROM_L3:u=0', 'PM_RADIX_PWC_L3_HIT:u=0', 'PM_RADIX_PWC_L3_PDE_FROM_L2:u=0', 'PM_RADIX_PWC_L3_PDE_FROM_L3:u=0', 'PM_RADIX_PWC_L3_PTE_FROM_L2:u=0', 'PM_RADIX_PWC_L3_PTE_FROM_L3MISS:u=0', 'PM_RADIX_PWC_L3_PTE_FROM_L3:u=0', 'PM_RADIX_PWC_L4_PTE_FROM_L2:u=0', 'PM_RADIX_PWC_L4_PTE_FROM_L3MISS:u=0', 'PM_RADIX_PWC_L4_PTE_FROM_L3:u=0', 'PM_RADIX_PWC_MISS:u=0', 'PM_XLATE_RADIX_MODE:u=0'])])
File does not exist
