Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May  1 17:33:13 2024
| Host         : Giorgio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file firConvolutionLoopUnrollingFactor2_top_timing_summary_routed.rpt -pb firConvolutionLoopUnrollingFactor2_top_timing_summary_routed.pb -rpx firConvolutionLoopUnrollingFactor2_top_timing_summary_routed.rpx -warn_on_violation
| Design       : firConvolutionLoopUnrollingFactor2_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.203        0.000                      0                  559        0.199        0.000                      0                  559        4.500        0.000                       0                   129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
myclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
myclk               4.203        0.000                      0                  559        0.199        0.000                      0                  559        4.500        0.000                       0                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  myclk
  To Clock:  myclk

Setup :            0  Failing Endpoints,  Worst Slack        4.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.203ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 4.009ns (72.215%)  route 1.542ns (27.785%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 14.510 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.873     5.116    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    DSP48_X3Y22          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     9.125 r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/P[6]
                         net (fo=1, routed)           1.542    10.668    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2_n_103
    SLICE_X96Y52         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.609    14.510    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    SLICE_X96Y52         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[6]/C
                         clock pessimism              0.457    14.967    
                         clock uncertainty           -0.035    14.931    
    SLICE_X96Y52         FDRE (Setup_fdre_C_D)       -0.061    14.870    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[6]
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                  4.203    

Slack (MET) :             4.237ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 4.009ns (72.695%)  route 1.506ns (27.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 14.510 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.873     5.116    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    DSP48_X3Y22          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     9.125 r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/P[3]
                         net (fo=1, routed)           1.506    10.631    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2_n_106
    SLICE_X96Y50         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.609    14.510    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    SLICE_X96Y50         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[3]/C
                         clock pessimism              0.457    14.967    
                         clock uncertainty           -0.035    14.931    
    SLICE_X96Y50         FDRE (Setup_fdre_C_D)       -0.063    14.868    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[3]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                  4.237    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.596ns = ( 14.596 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.873     5.116    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    DSP48_X3Y22          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      4.206     9.322 r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/PCOUT[0]
                         net (fo=1, routed)           0.002     9.324    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2_n_157
    DSP48_X3Y23          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.694    14.596    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    DSP48_X3Y23          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/CLK
                         clock pessimism              0.495    15.090    
                         clock uncertainty           -0.035    15.055    
    DSP48_X3Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    13.655    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.596ns = ( 14.596 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.873     5.116    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    DSP48_X3Y22          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      4.206     9.322 r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/PCOUT[10]
                         net (fo=1, routed)           0.002     9.324    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2_n_147
    DSP48_X3Y23          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.694    14.596    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    DSP48_X3Y23          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/CLK
                         clock pessimism              0.495    15.090    
                         clock uncertainty           -0.035    15.055    
    DSP48_X3Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    13.655    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.596ns = ( 14.596 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.873     5.116    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    DSP48_X3Y22          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      4.206     9.322 r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/PCOUT[11]
                         net (fo=1, routed)           0.002     9.324    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2_n_146
    DSP48_X3Y23          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.694    14.596    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    DSP48_X3Y23          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/CLK
                         clock pessimism              0.495    15.090    
                         clock uncertainty           -0.035    15.055    
    DSP48_X3Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    13.655    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.596ns = ( 14.596 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.873     5.116    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    DSP48_X3Y22          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      4.206     9.322 r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/PCOUT[12]
                         net (fo=1, routed)           0.002     9.324    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2_n_145
    DSP48_X3Y23          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.694    14.596    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    DSP48_X3Y23          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/CLK
                         clock pessimism              0.495    15.090    
                         clock uncertainty           -0.035    15.055    
    DSP48_X3Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    13.655    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.596ns = ( 14.596 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.873     5.116    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    DSP48_X3Y22          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      4.206     9.322 r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/PCOUT[13]
                         net (fo=1, routed)           0.002     9.324    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2_n_144
    DSP48_X3Y23          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.694    14.596    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    DSP48_X3Y23          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/CLK
                         clock pessimism              0.495    15.090    
                         clock uncertainty           -0.035    15.055    
    DSP48_X3Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    13.655    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.596ns = ( 14.596 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.873     5.116    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    DSP48_X3Y22          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      4.206     9.322 r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/PCOUT[14]
                         net (fo=1, routed)           0.002     9.324    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2_n_143
    DSP48_X3Y23          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.694    14.596    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    DSP48_X3Y23          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/CLK
                         clock pessimism              0.495    15.090    
                         clock uncertainty           -0.035    15.055    
    DSP48_X3Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    13.655    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.596ns = ( 14.596 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.873     5.116    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    DSP48_X3Y22          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      4.206     9.322 r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/PCOUT[15]
                         net (fo=1, routed)           0.002     9.324    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2_n_142
    DSP48_X3Y23          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.694    14.596    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    DSP48_X3Y23          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/CLK
                         clock pessimism              0.495    15.090    
                         clock uncertainty           -0.035    15.055    
    DSP48_X3Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    13.655    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (myclk rise@10.000ns - myclk rise@0.000ns)
  Data Path Delay:        4.208ns  (logic 4.206ns (99.952%)  route 0.002ns (0.048%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.596ns = ( 14.596 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.873     5.116    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    DSP48_X3Y22          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      4.206     9.322 r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/PCOUT[16]
                         net (fo=1, routed)           0.002     9.324    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2_n_141
    DSP48_X3Y23          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)     10.000    10.000 r  
    K19                                               0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.804    10.804 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    12.810    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.901 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.694    14.596    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    DSP48_X3Y23          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/CLK
                         clock pessimism              0.495    15.090    
                         clock uncertainty           -0.035    15.055    
    DSP48_X3Y23          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    13.655    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0
  -------------------------------------------------------------------
                         required time                         13.655    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                  4.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor2_IP/U0/i_1_reg_167_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2_IP/U0/i_3_reg_345_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.837%)  route 0.095ns (31.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.608     1.475    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    SLICE_X98Y54         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/i_1_reg_167_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  firConvolutionLoopUnrollingFactor2_IP/U0/i_1_reg_167_reg[2]/Q
                         net (fo=15, routed)          0.095     1.733    firConvolutionLoopUnrollingFactor2_IP/U0/i_1_reg_167[2]
    SLICE_X99Y54         LUT5 (Prop_lut5_I1_O)        0.045     1.778 r  firConvolutionLoopUnrollingFactor2_IP/U0/i_3_reg_345[1]_i_1/O
                         net (fo=1, routed)           0.000     1.778    firConvolutionLoopUnrollingFactor2_IP/U0/i_3_reg_345[1]_i_1_n_4
    SLICE_X99Y54         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/i_3_reg_345_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.878     1.993    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    SLICE_X99Y54         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/i_3_reg_345_reg[1]/C
                         clock pessimism             -0.506     1.488    
    SLICE_X99Y54         FDRE (Hold_fdre_C_D)         0.092     1.580    firConvolutionLoopUnrollingFactor2_IP/U0/i_3_reg_345_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor2_IP/U0/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2_IP/U0/ap_CS_fsm_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.209ns (61.063%)  route 0.133ns (38.937%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.609     1.476    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    SLICE_X98Y52         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y52         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  firConvolutionLoopUnrollingFactor2_IP/U0/ap_CS_fsm_reg[3]/Q
                         net (fo=44, routed)          0.133     1.773    firConvolutionLoopUnrollingFactor2_IP/U0/ap_CS_fsm_state4
    SLICE_X98Y53         LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  firConvolutionLoopUnrollingFactor2_IP/U0/ap_CS_fsm[4]_i_1/O
                         net (fo=1, routed)           0.000     1.818    firConvolutionLoopUnrollingFactor2_IP/U0/ap_NS_fsm[4]
    SLICE_X98Y53         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/ap_CS_fsm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.878     1.993    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    SLICE_X98Y53         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/ap_CS_fsm_reg[4]/C
                         clock pessimism             -0.503     1.491    
    SLICE_X98Y53         FDRE (Hold_fdre_C_D)         0.121     1.612    firConvolutionLoopUnrollingFactor2_IP/U0/ap_CS_fsm_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor2_IP/U0/i_1_reg_167_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2_IP/U0/i_3_reg_345_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.209ns (65.983%)  route 0.108ns (34.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.608     1.475    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    SLICE_X98Y54         FDSE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/i_1_reg_167_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDSE (Prop_fdse_C_Q)         0.164     1.639 r  firConvolutionLoopUnrollingFactor2_IP/U0/i_1_reg_167_reg[3]/Q
                         net (fo=13, routed)          0.108     1.746    firConvolutionLoopUnrollingFactor2_IP/U0/i_1_reg_167[3]
    SLICE_X99Y54         LUT5 (Prop_lut5_I0_O)        0.045     1.791 r  firConvolutionLoopUnrollingFactor2_IP/U0/i_3_reg_345[3]_i_1/O
                         net (fo=1, routed)           0.000     1.791    firConvolutionLoopUnrollingFactor2_IP/U0/i_3_reg_345[3]_i_1_n_4
    SLICE_X99Y54         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/i_3_reg_345_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.878     1.993    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    SLICE_X99Y54         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/i_3_reg_345_reg[3]/C
                         clock pessimism             -0.506     1.488    
    SLICE_X99Y54         FDRE (Hold_fdre_C_D)         0.092     1.580    firConvolutionLoopUnrollingFactor2_IP/U0/i_3_reg_345_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor2_IP/U0/i_1_reg_167_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2_IP/U0/i_3_reg_345_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.209ns (65.775%)  route 0.109ns (34.225%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.608     1.475    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    SLICE_X98Y54         FDSE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/i_1_reg_167_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDSE (Prop_fdse_C_Q)         0.164     1.639 r  firConvolutionLoopUnrollingFactor2_IP/U0/i_1_reg_167_reg[3]/Q
                         net (fo=13, routed)          0.109     1.747    firConvolutionLoopUnrollingFactor2_IP/U0/i_1_reg_167[3]
    SLICE_X99Y54         LUT5 (Prop_lut5_I0_O)        0.045     1.792 r  firConvolutionLoopUnrollingFactor2_IP/U0/i_3_reg_345[2]_i_1/O
                         net (fo=1, routed)           0.000     1.792    firConvolutionLoopUnrollingFactor2_IP/U0/i_3_reg_345[2]_i_1_n_4
    SLICE_X99Y54         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/i_3_reg_345_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.878     1.993    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    SLICE_X99Y54         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/i_3_reg_345_reg[2]/C
                         clock pessimism             -0.506     1.488    
    SLICE_X99Y54         FDRE (Hold_fdre_C_D)         0.091     1.579    firConvolutionLoopUnrollingFactor2_IP/U0/i_3_reg_345_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor2_IP/U0/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/CEP
                            (rising edge-triggered cell DSP48E1 clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.035%)  route 0.185ns (52.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.607     1.474    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    SLICE_X96Y56         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y56         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  firConvolutionLoopUnrollingFactor2_IP/U0/ap_CS_fsm_reg[6]/Q
                         net (fo=37, routed)          0.185     1.822    firConvolutionLoopUnrollingFactor2_IP/U0/ap_CS_fsm_state7
    DSP48_X3Y23          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/CEP
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.965     2.080    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    DSP48_X3Y23          DSP48E1                                      r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/CLK
                         clock pessimism             -0.483     1.597    
    DSP48_X3Y23          DSP48E1 (Hold_dsp48e1_CLK_CEP)
                                                     -0.004     1.593    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor2_IP/U0/tmp_8_reg_375_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.608     1.475    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    SLICE_X96Y52         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_8_reg_375_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y52         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_8_reg_375_reg[11]/Q
                         net (fo=2, routed)           0.082     1.721    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_8_reg_375_reg__1[11]
    SLICE_X97Y52         LUT4 (Prop_lut4_I1_O)        0.045     1.766 r  firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155[11]_i_6/O
                         net (fo=1, routed)           0.000     1.766    firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155[11]_i_6_n_4
    SLICE_X97Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.829 r  firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155_reg[11]_i_1_n_8
    SLICE_X97Y52         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.878     1.993    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    SLICE_X97Y52         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155_reg[11]/C
                         clock pessimism             -0.506     1.488    
    SLICE_X97Y52         FDRE (Hold_fdre_C_D)         0.105     1.593    firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor2_IP/U0/tmp_8_reg_375_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.608     1.475    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    SLICE_X96Y50         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_8_reg_375_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_8_reg_375_reg[3]/Q
                         net (fo=2, routed)           0.082     1.721    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_8_reg_375_reg__1[3]
    SLICE_X97Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.766 r  firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155[3]_i_5/O
                         net (fo=1, routed)           0.000     1.766    firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155[3]_i_5_n_4
    SLICE_X97Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.829 r  firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155_reg[3]_i_1_n_8
    SLICE_X97Y50         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.878     1.993    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    SLICE_X97Y50         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155_reg[3]/C
                         clock pessimism             -0.506     1.488    
    SLICE_X97Y50         FDRE (Hold_fdre_C_D)         0.105     1.593    firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor2_IP/U0/tmp_8_reg_375_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.608     1.475    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    SLICE_X96Y51         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_8_reg_375_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y51         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_8_reg_375_reg[7]/Q
                         net (fo=2, routed)           0.082     1.721    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_8_reg_375_reg__1[7]
    SLICE_X97Y51         LUT4 (Prop_lut4_I1_O)        0.045     1.766 r  firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155[7]_i_6/O
                         net (fo=1, routed)           0.000     1.766    firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155[7]_i_6_n_4
    SLICE_X97Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.829 r  firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155_reg[7]_i_1_n_8
    SLICE_X97Y51         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.878     1.993    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    SLICE_X97Y51         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155_reg[7]/C
                         clock pessimism             -0.506     1.488    
    SLICE_X97Y51         FDRE (Hold_fdre_C_D)         0.105     1.593    firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.274ns (76.728%)  route 0.083ns (23.272%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.608     1.475    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    SLICE_X96Y50         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[1]/Q
                         net (fo=2, routed)           0.083     1.722    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__1[1]
    SLICE_X97Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.767 r  firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155[3]_i_7/O
                         net (fo=1, routed)           0.000     1.767    firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155[3]_i_7_n_4
    SLICE_X97Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.832 r  firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.832    firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155_reg[3]_i_1_n_10
    SLICE_X97Y50         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.878     1.993    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    SLICE_X97Y50         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155_reg[1]/C
                         clock pessimism             -0.506     1.488    
    SLICE_X97Y50         FDRE (Hold_fdre_C_D)         0.105     1.593    firConvolutionLoopUnrollingFactor2_IP/U0/accumulator_reg_155_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 firConvolutionLoopUnrollingFactor2_IP/U0/i_1_reg_167_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            firConvolutionLoopUnrollingFactor2_IP/U0/ap_CS_fsm_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by myclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             myclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (myclk rise@0.000ns - myclk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.617%)  route 0.167ns (44.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.608     1.475    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    SLICE_X98Y54         FDSE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/i_1_reg_167_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y54         FDSE (Prop_fdse_C_Q)         0.164     1.639 r  firConvolutionLoopUnrollingFactor2_IP/U0/i_1_reg_167_reg[3]/Q
                         net (fo=13, routed)          0.167     1.805    firConvolutionLoopUnrollingFactor2_IP/U0/i_1_reg_167[3]
    SLICE_X98Y53         LUT4 (Prop_lut4_I0_O)        0.045     1.850 r  firConvolutionLoopUnrollingFactor2_IP/U0/ap_CS_fsm[5]_i_1/O
                         net (fo=1, routed)           0.000     1.850    firConvolutionLoopUnrollingFactor2_IP/U0/i_3_reg_3450
    SLICE_X98Y53         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/ap_CS_fsm_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock myclk rise edge)      0.000     0.000 r  
    K19                                               0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  ap_clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    ap_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.878     1.993    firConvolutionLoopUnrollingFactor2_IP/U0/ap_clk
    SLICE_X98Y53         FDRE                                         r  firConvolutionLoopUnrollingFactor2_IP/U0/ap_CS_fsm_reg[5]/C
                         clock pessimism             -0.503     1.491    
    SLICE_X98Y53         FDRE (Hold_fdre_C_D)         0.120     1.611    firConvolutionLoopUnrollingFactor2_IP/U0/ap_CS_fsm_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         myclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y23     firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X3Y21     firConvolutionLoopUnrollingFactor2_IP/U0/tmp_8_reg_375_reg__0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y10    firConvolutionLoopUnrollingFactor2_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y10    firConvolutionLoopUnrollingFactor2_IP/U0/shiftRegister_U/firConvolutionLoobkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y20     firConvolutionLoopUnrollingFactor2_IP/U0/tmp_8_fu_269_p2/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y22     firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_fu_277_p2/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y53    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y53    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y53    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y53    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y53    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y53    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y55    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y54    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y54    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y54    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y55    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y53    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X96Y53    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X96Y50    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X96Y50    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X96Y50    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X96Y52    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X96Y52    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X96Y51    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_4_reg_380_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y50    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_8_reg_375_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X96Y52    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_8_reg_375_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X96Y52    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_8_reg_375_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X95Y50    firConvolutionLoopUnrollingFactor2_IP/U0/tmp_8_reg_375_reg[1]/C



