<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="axil_conv2D0" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="img_in" src_type="ap_uint&lt;8&gt;*" src_isptr="1" src_bitwidth="8" src_size_or_depth="4096">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="BUS1" hw_bitwidth="8" hw_size_or_depth="4096">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="4096"/>
        </hw>
      </arg>
      <arg id="1" access_type="w" src_name="img_out" src_type="ap_uint&lt;8&gt;*" src_isptr="1" src_bitwidth="8" src_size_or_depth="3600">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="BUS1" hw_bitwidth="8" hw_size_or_depth="3600">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="8192"/>
        </hw>
      </arg>
      <arg id="2" access_type="r" src_name="weights" src_type="ap_int&lt;8&gt;*" src_isptr="1" src_bitwidth="8" src_size_or_depth="25">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="BUS1" hw_bitwidth="8" hw_size_or_depth="25">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32"/>
        </hw>
      </arg>
      <arg id="3" access_type="r" src_name="bias" src_type="ap_int&lt;32&gt;" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="BUS1" hw_bitwidth="32" hw_size_or_depth="1">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0"/>
    </return>
  </kernel>
</root>
