15:12:45 DEBUG : Logs will be stored at 'C:/Users/ST/Desktop/myVivado/project_12/IDE.log'.
15:12:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\ST\Desktop\myVivado\project_12\temp_xsdb_launch_script.tcl
15:12:50 INFO  : Registering command handlers for Vitis TCF services
15:12:52 INFO  : Platform repository initialization has completed.
15:12:52 INFO  : XSCT server has started successfully.
15:12:52 INFO  : plnx-install-location is set to ''
15:12:52 INFO  : Successfully done setting XSCT server connection channel  
15:12:52 INFO  : Successfully done query RDI_DATADIR 
15:12:52 INFO  : Successfully done setting workspace for the tool. 
15:13:44 INFO  : Result from executing command 'getProjects': design_1_wrapper
15:13:44 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:13:45 WARN  : An unexpected exception occurred in the module 'platform project logging'
15:13:47 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
15:13:56 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
15:14:27 INFO  : Result from executing command 'getProjects': design_1_wrapper
15:14:27 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/ST/Desktop/myVivado/project_12/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|C:/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
15:14:29 INFO  : Checking for BSP changes to sync application flags for project 'nand'...
15:14:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:14:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF242AA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF242AA-13722093-0"}' command is executed.
15:14:51 INFO  : Device configured successfully with "C:/Users/ST/Desktop/myVivado/project_12/nand/_ide/bitstream/design_1_wrapper.bit"
15:16:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:01 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF242AA' is selected.
15:16:01 INFO  : 'jtag frequency' command is executed.
15:16:01 INFO  : Context for 'APU' is selected.
15:16:01 INFO  : System reset is completed.
15:16:04 INFO  : 'after 3000' command is executed.
15:16:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF242AA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF242AA-13722093-0"}' command is executed.
15:16:05 INFO  : Device configured successfully with "C:/Users/ST/Desktop/myVivado/project_12/nand/_ide/bitstream/design_1_wrapper.bit"
15:16:05 INFO  : Context for 'APU' is selected.
15:16:05 INFO  : Hardware design and registers information is loaded from 'C:/Users/ST/Desktop/myVivado/project_12/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:16:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:05 INFO  : Context for 'APU' is selected.
15:16:05 INFO  : Sourcing of 'C:/Users/ST/Desktop/myVivado/project_12/nand/_ide/psinit/ps7_init.tcl' is done.
15:16:06 INFO  : 'ps7_init' command is executed.
15:16:06 INFO  : 'ps7_post_config' command is executed.
15:16:06 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:16:06 INFO  : The application 'C:/Users/ST/Desktop/myVivado/project_12/nand/Debug/nand.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:16:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF242AA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF242AA-13722093-0"}
fpga -file C:/Users/ST/Desktop/myVivado/project_12/nand/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ST/Desktop/myVivado/project_12/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ST/Desktop/myVivado/project_12/nand/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#1"}
dow C:/Users/ST/Desktop/myVivado/project_12/nand/Debug/nand.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:06 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:16:06 INFO  : 'con' command is executed.
15:16:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#1"}
con
----------------End of Script----------------

15:16:06 INFO  : Launch script is exported to file 'C:\Users\ST\Desktop\myVivado\project_12\nand_system\_ide\scripts\systemdebugger_nand_system_standalone.tcl'
15:20:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF242AA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF242AA-13722093-0"}' command is executed.
15:20:48 INFO  : Device configured successfully with "C:/Users/ST/Desktop/myVivado/project_12/nand/_ide/bitstream/design_1_wrapper.bit"
15:20:56 INFO  : Disconnected from the channel tcfchan#3.
15:20:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:57 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF242AA' is selected.
15:20:57 INFO  : 'jtag frequency' command is executed.
15:20:57 INFO  : Context for 'APU' is selected.
15:20:57 INFO  : System reset is completed.
15:21:00 INFO  : 'after 3000' command is executed.
15:21:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF242AA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF242AA-13722093-0"}' command is executed.
15:21:01 INFO  : Device configured successfully with "C:/Users/ST/Desktop/myVivado/project_12/nand/_ide/bitstream/design_1_wrapper.bit"
15:21:01 INFO  : Context for 'APU' is selected.
15:21:01 INFO  : Hardware design and registers information is loaded from 'C:/Users/ST/Desktop/myVivado/project_12/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:21:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:01 INFO  : Context for 'APU' is selected.
15:21:01 INFO  : Sourcing of 'C:/Users/ST/Desktop/myVivado/project_12/nand/_ide/psinit/ps7_init.tcl' is done.
15:21:02 INFO  : 'ps7_init' command is executed.
15:21:02 INFO  : 'ps7_post_config' command is executed.
15:21:02 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:21:02 INFO  : The application 'C:/Users/ST/Desktop/myVivado/project_12/nand/Debug/nand.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:21:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF242AA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF242AA-13722093-0"}
fpga -file C:/Users/ST/Desktop/myVivado/project_12/nand/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ST/Desktop/myVivado/project_12/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ST/Desktop/myVivado/project_12/nand/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#1"}
dow C:/Users/ST/Desktop/myVivado/project_12/nand/Debug/nand.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:02 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:21:02 INFO  : 'con' command is executed.
15:21:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#1"}
con
----------------End of Script----------------

15:21:02 INFO  : Launch script is exported to file 'C:\Users\ST\Desktop\myVivado\project_12\nand_system\_ide\scripts\debugger_nand-default.tcl'
15:21:13 INFO  : Checking for BSP changes to sync application flags for project 'nand'...
15:21:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF242AA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF242AA-13722093-0"}' command is executed.
15:21:24 INFO  : Device configured successfully with "C:/Users/ST/Desktop/myVivado/project_12/nand/_ide/bitstream/design_1_wrapper.bit"
15:21:34 INFO  : Disconnected from the channel tcfchan#4.
15:21:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:36 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF242AA' is selected.
15:21:36 INFO  : 'jtag frequency' command is executed.
15:21:36 INFO  : Context for 'APU' is selected.
15:21:36 INFO  : System reset is completed.
15:21:39 INFO  : 'after 3000' command is executed.
15:21:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF242AA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF242AA-13722093-0"}' command is executed.
15:21:40 INFO  : Device configured successfully with "C:/Users/ST/Desktop/myVivado/project_12/nand/_ide/bitstream/design_1_wrapper.bit"
15:21:40 INFO  : Context for 'APU' is selected.
15:21:40 INFO  : Hardware design and registers information is loaded from 'C:/Users/ST/Desktop/myVivado/project_12/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:21:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:40 INFO  : Context for 'APU' is selected.
15:21:40 INFO  : Sourcing of 'C:/Users/ST/Desktop/myVivado/project_12/nand/_ide/psinit/ps7_init.tcl' is done.
15:21:41 INFO  : 'ps7_init' command is executed.
15:21:41 INFO  : 'ps7_post_config' command is executed.
15:21:41 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:21:41 INFO  : The application 'C:/Users/ST/Desktop/myVivado/project_12/nand/Debug/nand.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:21:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF242AA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF242AA-13722093-0"}
fpga -file C:/Users/ST/Desktop/myVivado/project_12/nand/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ST/Desktop/myVivado/project_12/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ST/Desktop/myVivado/project_12/nand/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#1"}
dow C:/Users/ST/Desktop/myVivado/project_12/nand/Debug/nand.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:41 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:21:41 INFO  : 'con' command is executed.
15:21:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#1"}
con
----------------End of Script----------------

15:21:41 INFO  : Launch script is exported to file 'C:\Users\ST\Desktop\myVivado\project_12\nand_system\_ide\scripts\debugger_nand-default.tcl'
15:24:19 INFO  : Disconnected from the channel tcfchan#5.
15:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:20 INFO  : Jtag cable 'Digilent Zybo Z7 210351AF242AA' is selected.
15:24:20 INFO  : 'jtag frequency' command is executed.
15:24:20 INFO  : Context for 'APU' is selected.
15:24:21 INFO  : System reset is completed.
15:24:24 INFO  : 'after 3000' command is executed.
15:24:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF242AA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF242AA-13722093-0"}' command is executed.
15:24:25 INFO  : Device configured successfully with "C:/Users/ST/Desktop/myVivado/project_12/nand/_ide/bitstream/design_1_wrapper.bit"
15:24:25 INFO  : Context for 'APU' is selected.
15:24:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/ST/Desktop/myVivado/project_12/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
15:24:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:25 INFO  : Context for 'APU' is selected.
15:24:25 INFO  : Sourcing of 'C:/Users/ST/Desktop/myVivado/project_12/nand/_ide/psinit/ps7_init.tcl' is done.
15:24:25 INFO  : 'ps7_init' command is executed.
15:24:25 INFO  : 'ps7_post_config' command is executed.
15:24:25 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:24:25 INFO  : The application 'C:/Users/ST/Desktop/myVivado/project_12/nand/Debug/nand.elf' is downloaded to processor 'ps7_cortexa9_1'.
15:24:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351AF242AA" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351AF242AA-13722093-0"}
fpga -file C:/Users/ST/Desktop/myVivado/project_12/nand/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/ST/Desktop/myVivado/project_12/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/ST/Desktop/myVivado/project_12/nand/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#1"}
dow C:/Users/ST/Desktop/myVivado/project_12/nand/Debug/nand.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:25 INFO  : Context for processor 'ps7_cortexa9_1' is selected.
15:24:26 INFO  : 'con' command is executed.
15:24:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#1"}
con
----------------End of Script----------------

15:24:26 INFO  : Launch script is exported to file 'C:\Users\ST\Desktop\myVivado\project_12\nand_system\_ide\scripts\debugger_nand-default.tcl'
15:24:51 INFO  : Disconnected from the channel tcfchan#6.
12:45:41 DEBUG : Logs will be stored at 'C:/Users/ST/Desktop/myVivado/project_12/IDE.log'.
12:45:42 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\ST\Desktop\myVivado\project_12\temp_xsdb_launch_script.tcl
12:45:45 INFO  : XSCT server has started successfully.
12:45:45 INFO  : Successfully done setting XSCT server connection channel  
12:45:45 INFO  : plnx-install-location is set to ''
12:45:45 INFO  : Successfully done setting workspace for the tool. 
12:45:45 INFO  : Registering command handlers for Vitis TCF services
12:45:46 INFO  : Successfully done query RDI_DATADIR 
12:45:47 INFO  : Platform repository initialization has completed.
