// Seed: 2947290396
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output id_19;
  inout id_18;
  output id_17;
  output id_16;
  input id_15;
  input id_14;
  output id_13;
  input id_12;
  inout id_11;
  input id_10;
  inout id_9;
  inout id_8;
  input id_7;
  input id_6;
  inout id_5;
  output id_4;
  inout id_3;
  output id_2;
  input id_1;
  always @(posedge 1)
    if (1) id_3 <= id_14;
    else id_3 <= 1'd0;
  logic id_19;
  type_22(
      1, id_3(1), 1
  );
  logic id_20;
  assign id_18 = 1;
endmodule
