{
  "module_name": "max77693-private.h",
  "hash_id": "abe553185e3d22b2ab0b20537dc6f443f66798aeedeee9be54dc1dbfb54d4519",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/mfd/max77693-private.h",
  "human_readable_source": " \n \n\n#ifndef __LINUX_MFD_MAX77693_PRIV_H\n#define __LINUX_MFD_MAX77693_PRIV_H\n\n#include <linux/i2c.h>\n\n#define MAX77693_REG_INVALID\t\t(0xff)\n\n \nenum max77693_pmic_reg {\n\tMAX77693_LED_REG_IFLASH1\t\t\t= 0x00,\n\tMAX77693_LED_REG_IFLASH2\t\t\t= 0x01,\n\tMAX77693_LED_REG_ITORCH\t\t\t\t= 0x02,\n\tMAX77693_LED_REG_ITORCHTIMER\t\t\t= 0x03,\n\tMAX77693_LED_REG_FLASH_TIMER\t\t\t= 0x04,\n\tMAX77693_LED_REG_FLASH_EN\t\t\t= 0x05,\n\tMAX77693_LED_REG_MAX_FLASH1\t\t\t= 0x06,\n\tMAX77693_LED_REG_MAX_FLASH2\t\t\t= 0x07,\n\tMAX77693_LED_REG_MAX_FLASH3\t\t\t= 0x08,\n\tMAX77693_LED_REG_MAX_FLASH4\t\t\t= 0x09,\n\tMAX77693_LED_REG_VOUT_CNTL\t\t\t= 0x0A,\n\tMAX77693_LED_REG_VOUT_FLASH1\t\t\t= 0x0B,\n\tMAX77693_LED_REG_VOUT_FLASH2\t\t\t= 0x0C,\n\tMAX77693_LED_REG_FLASH_INT\t\t\t= 0x0E,\n\tMAX77693_LED_REG_FLASH_INT_MASK\t\t\t= 0x0F,\n\tMAX77693_LED_REG_FLASH_STATUS\t\t\t= 0x10,\n\n\tMAX77693_PMIC_REG_PMIC_ID1\t\t\t= 0x20,\n\tMAX77693_PMIC_REG_PMIC_ID2\t\t\t= 0x21,\n\tMAX77693_PMIC_REG_INTSRC\t\t\t= 0x22,\n\tMAX77693_PMIC_REG_INTSRC_MASK\t\t\t= 0x23,\n\tMAX77693_PMIC_REG_TOPSYS_INT\t\t\t= 0x24,\n\tMAX77693_PMIC_REG_TOPSYS_INT_MASK\t\t= 0x26,\n\tMAX77693_PMIC_REG_TOPSYS_STAT\t\t\t= 0x28,\n\tMAX77693_PMIC_REG_MAINCTRL1\t\t\t= 0x2A,\n\tMAX77693_PMIC_REG_LSCNFG\t\t\t= 0x2B,\n\n\tMAX77693_CHG_REG_CHG_INT\t\t\t= 0xB0,\n\tMAX77693_CHG_REG_CHG_INT_MASK\t\t\t= 0xB1,\n\tMAX77693_CHG_REG_CHG_INT_OK\t\t\t= 0xB2,\n\tMAX77693_CHG_REG_CHG_DETAILS_00\t\t\t= 0xB3,\n\tMAX77693_CHG_REG_CHG_DETAILS_01\t\t\t= 0xB4,\n\tMAX77693_CHG_REG_CHG_DETAILS_02\t\t\t= 0xB5,\n\tMAX77693_CHG_REG_CHG_DETAILS_03\t\t\t= 0xB6,\n\tMAX77693_CHG_REG_CHG_CNFG_00\t\t\t= 0xB7,\n\tMAX77693_CHG_REG_CHG_CNFG_01\t\t\t= 0xB8,\n\tMAX77693_CHG_REG_CHG_CNFG_02\t\t\t= 0xB9,\n\tMAX77693_CHG_REG_CHG_CNFG_03\t\t\t= 0xBA,\n\tMAX77693_CHG_REG_CHG_CNFG_04\t\t\t= 0xBB,\n\tMAX77693_CHG_REG_CHG_CNFG_05\t\t\t= 0xBC,\n\tMAX77693_CHG_REG_CHG_CNFG_06\t\t\t= 0xBD,\n\tMAX77693_CHG_REG_CHG_CNFG_07\t\t\t= 0xBE,\n\tMAX77693_CHG_REG_CHG_CNFG_08\t\t\t= 0xBF,\n\tMAX77693_CHG_REG_CHG_CNFG_09\t\t\t= 0xC0,\n\tMAX77693_CHG_REG_CHG_CNFG_10\t\t\t= 0xC1,\n\tMAX77693_CHG_REG_CHG_CNFG_11\t\t\t= 0xC2,\n\tMAX77693_CHG_REG_CHG_CNFG_12\t\t\t= 0xC3,\n\tMAX77693_CHG_REG_CHG_CNFG_13\t\t\t= 0xC4,\n\tMAX77693_CHG_REG_CHG_CNFG_14\t\t\t= 0xC5,\n\tMAX77693_CHG_REG_SAFEOUT_CTRL\t\t\t= 0xC6,\n\n\tMAX77693_PMIC_REG_END,\n};\n\n \n#define TORCH_IOUT1_SHIFT\t0\n#define TORCH_IOUT2_SHIFT\t4\n#define TORCH_IOUT_MASK(x)\t(0xf << (x))\n#define TORCH_IOUT_MIN\t\t15625\n#define TORCH_IOUT_MAX\t\t250000\n#define TORCH_IOUT_STEP\t\t15625\n\n \n#define FLASH_IOUT_MIN\t\t15625\n#define FLASH_IOUT_MAX_1LED\t1000000\n#define FLASH_IOUT_MAX_2LEDS\t625000\n#define FLASH_IOUT_STEP\t\t15625\n\n \n#define TORCH_TMR_NO_TIMER\t0x40\n#define TORCH_TIMEOUT_MIN\t262000\n#define TORCH_TIMEOUT_MAX\t15728000\n\n \n#define FLASH_TMR_LEVEL\t\t0x80\n#define FLASH_TIMEOUT_MIN\t62500\n#define FLASH_TIMEOUT_MAX\t1000000\n#define FLASH_TIMEOUT_STEP\t62500\n\n \n#define FLASH_EN_OFF\t\t0x0\n#define FLASH_EN_FLASH\t\t0x1\n#define FLASH_EN_TORCH\t\t0x2\n#define FLASH_EN_ON\t\t0x3\n#define FLASH_EN_SHIFT(x)\t(6 - (x) * 2)\n#define TORCH_EN_SHIFT(x)\t(2 - (x) * 2)\n\n \n#define MAX_FLASH1_MAX_FL_EN\t0x80\n#define MAX_FLASH1_VSYS_MIN\t2400\n#define MAX_FLASH1_VSYS_MAX\t3400\n#define MAX_FLASH1_VSYS_STEP\t33\n\n \n#define FLASH_BOOST_FIXED\t0x04\n#define FLASH_BOOST_LEDNUM_2\t0x80\n\n \n#define FLASH_VOUT_MIN\t\t3300\n#define FLASH_VOUT_MAX\t\t5500\n#define FLASH_VOUT_STEP\t\t25\n#define FLASH_VOUT_RMIN\t\t0x0c\n\n \n#define FLASH_STATUS_FLASH_ON\tBIT(3)\n#define FLASH_STATUS_TORCH_ON\tBIT(2)\n\n \n#define FLASH_INT_FLED2_OPEN\tBIT(0)\n#define FLASH_INT_FLED2_SHORT\tBIT(1)\n#define FLASH_INT_FLED1_OPEN\tBIT(2)\n#define FLASH_INT_FLED1_SHORT\tBIT(3)\n#define FLASH_INT_OVER_CURRENT\tBIT(4)\n\n \n#define DEFAULT_FAST_CHARGE_TIMER\t\t4\n \n#define DEFAULT_TOP_OFF_THRESHOLD_CURRENT\t150000\n \n#define DEFAULT_TOP_OFF_TIMER\t\t\t30\n \n#define DEFAULT_CONSTANT_VOLT\t\t\t4200000\n \n#define DEFAULT_MIN_SYSTEM_VOLT\t\t\t3600000\n \n#define DEFAULT_THERMAL_REGULATION_TEMP\t\t100\n \n#define DEFAULT_BATTERY_OVERCURRENT\t\t3500000\n \n#define DEFAULT_CHARGER_INPUT_THRESHOLD_VOLT\t4300000\n\n \n#define CHG_INT_OK_BYP_SHIFT\t\t0\n#define CHG_INT_OK_BAT_SHIFT\t\t3\n#define CHG_INT_OK_CHG_SHIFT\t\t4\n#define CHG_INT_OK_CHGIN_SHIFT\t\t6\n#define CHG_INT_OK_DETBAT_SHIFT\t\t7\n#define CHG_INT_OK_BYP_MASK\t\tBIT(CHG_INT_OK_BYP_SHIFT)\n#define CHG_INT_OK_BAT_MASK\t\tBIT(CHG_INT_OK_BAT_SHIFT)\n#define CHG_INT_OK_CHG_MASK\t\tBIT(CHG_INT_OK_CHG_SHIFT)\n#define CHG_INT_OK_CHGIN_MASK\t\tBIT(CHG_INT_OK_CHGIN_SHIFT)\n#define CHG_INT_OK_DETBAT_MASK\t\tBIT(CHG_INT_OK_DETBAT_SHIFT)\n\n \n#define CHG_DETAILS_00_CHGIN_SHIFT\t5\n#define CHG_DETAILS_00_CHGIN_MASK\t(0x3 << CHG_DETAILS_00_CHGIN_SHIFT)\n\n \n#define CHG_DETAILS_01_CHG_SHIFT\t0\n#define CHG_DETAILS_01_BAT_SHIFT\t4\n#define CHG_DETAILS_01_TREG_SHIFT\t7\n#define CHG_DETAILS_01_CHG_MASK\t\t(0xf << CHG_DETAILS_01_CHG_SHIFT)\n#define CHG_DETAILS_01_BAT_MASK\t\t(0x7 << CHG_DETAILS_01_BAT_SHIFT)\n#define CHG_DETAILS_01_TREG_MASK\tBIT(7)\n\n \nenum max77693_charger_charging_state {\n\tMAX77693_CHARGING_PREQUALIFICATION\t= 0x0,\n\tMAX77693_CHARGING_FAST_CONST_CURRENT,\n\tMAX77693_CHARGING_FAST_CONST_VOLTAGE,\n\tMAX77693_CHARGING_TOP_OFF,\n\tMAX77693_CHARGING_DONE,\n\tMAX77693_CHARGING_HIGH_TEMP,\n\tMAX77693_CHARGING_TIMER_EXPIRED,\n\tMAX77693_CHARGING_THERMISTOR_SUSPEND,\n\tMAX77693_CHARGING_OFF,\n\tMAX77693_CHARGING_RESERVED,\n\tMAX77693_CHARGING_OVER_TEMP,\n\tMAX77693_CHARGING_WATCHDOG_EXPIRED,\n};\n\n \nenum max77693_charger_battery_state {\n\tMAX77693_BATTERY_NOBAT\t\t\t= 0x0,\n\t \n\tMAX77693_BATTERY_PREQUALIFICATION,\n\tMAX77693_BATTERY_TIMER_EXPIRED,\n\tMAX77693_BATTERY_GOOD,\n\tMAX77693_BATTERY_LOWVOLTAGE,\n\tMAX77693_BATTERY_OVERVOLTAGE,\n\tMAX77693_BATTERY_OVERCURRENT,\n\tMAX77693_BATTERY_RESERVED,\n};\n\n \n#define CHG_DETAILS_02_BYP_SHIFT\t0\n#define CHG_DETAILS_02_BYP_MASK\t\t(0xf << CHG_DETAILS_02_BYP_SHIFT)\n\n \n#define CHG_CNFG_00_CHG_MASK\t\t0x1\n#define CHG_CNFG_00_BUCK_MASK\t\t0x4\n\n \n#define CHG_CNFG_01_FCHGTIME_SHIFT\t0\n#define CHG_CNFG_01_CHGRSTRT_SHIFT\t4\n#define CHG_CNFG_01_PQEN_SHIFT\t\t7\n#define CHG_CNFG_01_FCHGTIME_MASK\t(0x7 << CHG_CNFG_01_FCHGTIME_SHIFT)\n#define CHG_CNFG_01_CHGRSTRT_MASK\t(0x3 << CHG_CNFG_01_CHGRSTRT_SHIFT)\n#define CHG_CNFG_01_PQEN_MAKS\t\tBIT(CHG_CNFG_01_PQEN_SHIFT)\n\n \n#define CHG_CNFG_03_TOITH_SHIFT\t\t0\n#define CHG_CNFG_03_TOTIME_SHIFT\t3\n#define CHG_CNFG_03_TOITH_MASK\t\t(0x7 << CHG_CNFG_03_TOITH_SHIFT)\n#define CHG_CNFG_03_TOTIME_MASK\t\t(0x7 << CHG_CNFG_03_TOTIME_SHIFT)\n\n \n#define CHG_CNFG_04_CHGCVPRM_SHIFT\t0\n#define CHG_CNFG_04_MINVSYS_SHIFT\t5\n#define CHG_CNFG_04_CHGCVPRM_MASK\t(0x1f << CHG_CNFG_04_CHGCVPRM_SHIFT)\n#define CHG_CNFG_04_MINVSYS_MASK\t(0x7 << CHG_CNFG_04_MINVSYS_SHIFT)\n\n \n#define CHG_CNFG_06_CHGPROT_SHIFT\t2\n#define CHG_CNFG_06_CHGPROT_MASK\t(0x3 << CHG_CNFG_06_CHGPROT_SHIFT)\n\n \n#define CHG_CNFG_07_REGTEMP_SHIFT\t5\n#define CHG_CNFG_07_REGTEMP_MASK\t(0x3 << CHG_CNFG_07_REGTEMP_SHIFT)\n\n \n#define CHG_CNFG_12_B2SOVRC_SHIFT\t0\n#define CHG_CNFG_12_VCHGINREG_SHIFT\t3\n#define CHG_CNFG_12_B2SOVRC_MASK\t(0x7 << CHG_CNFG_12_B2SOVRC_SHIFT)\n#define CHG_CNFG_12_VCHGINREG_MASK\t(0x3 << CHG_CNFG_12_VCHGINREG_SHIFT)\n\n \n#define CHG_CNFG_09_CHGIN_ILIM_MASK\t0x7F\n\n \n#define SAFEOUT_CTRL_SAFEOUT1_MASK\t0x3\n#define SAFEOUT_CTRL_SAFEOUT2_MASK\t0xC\n#define SAFEOUT_CTRL_ENSAFEOUT1_MASK\t0x40\n#define SAFEOUT_CTRL_ENSAFEOUT2_MASK\t0x80\n\n \nenum max77693_muic_reg {\n\tMAX77693_MUIC_REG_ID\t\t= 0x00,\n\tMAX77693_MUIC_REG_INT1\t\t= 0x01,\n\tMAX77693_MUIC_REG_INT2\t\t= 0x02,\n\tMAX77693_MUIC_REG_INT3\t\t= 0x03,\n\tMAX77693_MUIC_REG_STATUS1\t= 0x04,\n\tMAX77693_MUIC_REG_STATUS2\t= 0x05,\n\tMAX77693_MUIC_REG_STATUS3\t= 0x06,\n\tMAX77693_MUIC_REG_INTMASK1\t= 0x07,\n\tMAX77693_MUIC_REG_INTMASK2\t= 0x08,\n\tMAX77693_MUIC_REG_INTMASK3\t= 0x09,\n\tMAX77693_MUIC_REG_CDETCTRL1\t= 0x0A,\n\tMAX77693_MUIC_REG_CDETCTRL2\t= 0x0B,\n\tMAX77693_MUIC_REG_CTRL1\t\t= 0x0C,\n\tMAX77693_MUIC_REG_CTRL2\t\t= 0x0D,\n\tMAX77693_MUIC_REG_CTRL3\t\t= 0x0E,\n\n\tMAX77693_MUIC_REG_END,\n};\n\n \n#define INTMASK1_ADC1K_SHIFT\t\t3\n#define INTMASK1_ADCERR_SHIFT\t\t2\n#define INTMASK1_ADCLOW_SHIFT\t\t1\n#define INTMASK1_ADC_SHIFT\t\t0\n#define INTMASK1_ADC1K_MASK\t\t(1 << INTMASK1_ADC1K_SHIFT)\n#define INTMASK1_ADCERR_MASK\t\t(1 << INTMASK1_ADCERR_SHIFT)\n#define INTMASK1_ADCLOW_MASK\t\t(1 << INTMASK1_ADCLOW_SHIFT)\n#define INTMASK1_ADC_MASK\t\t(1 << INTMASK1_ADC_SHIFT)\n\n#define INTMASK2_VIDRM_SHIFT\t\t5\n#define INTMASK2_VBVOLT_SHIFT\t\t4\n#define INTMASK2_DXOVP_SHIFT\t\t3\n#define INTMASK2_DCDTMR_SHIFT\t\t2\n#define INTMASK2_CHGDETRUN_SHIFT\t1\n#define INTMASK2_CHGTYP_SHIFT\t\t0\n#define INTMASK2_VIDRM_MASK\t\t(1 << INTMASK2_VIDRM_SHIFT)\n#define INTMASK2_VBVOLT_MASK\t\t(1 << INTMASK2_VBVOLT_SHIFT)\n#define INTMASK2_DXOVP_MASK\t\t(1 << INTMASK2_DXOVP_SHIFT)\n#define INTMASK2_DCDTMR_MASK\t\t(1 << INTMASK2_DCDTMR_SHIFT)\n#define INTMASK2_CHGDETRUN_MASK\t\t(1 << INTMASK2_CHGDETRUN_SHIFT)\n#define INTMASK2_CHGTYP_MASK\t\t(1 << INTMASK2_CHGTYP_SHIFT)\n\n \n#define MAX77693_STATUS1_ADC_SHIFT\t\t0\n#define MAX77693_STATUS1_ADCLOW_SHIFT\t\t5\n#define MAX77693_STATUS1_ADCERR_SHIFT\t\t6\n#define MAX77693_STATUS1_ADC1K_SHIFT\t\t7\n#define MAX77693_STATUS1_ADC_MASK\t\t(0x1f << MAX77693_STATUS1_ADC_SHIFT)\n#define MAX77693_STATUS1_ADCLOW_MASK\t\tBIT(MAX77693_STATUS1_ADCLOW_SHIFT)\n#define MAX77693_STATUS1_ADCERR_MASK\t\tBIT(MAX77693_STATUS1_ADCERR_SHIFT)\n#define MAX77693_STATUS1_ADC1K_MASK\t\tBIT(MAX77693_STATUS1_ADC1K_SHIFT)\n\n#define MAX77693_STATUS2_CHGTYP_SHIFT\t\t0\n#define MAX77693_STATUS2_CHGDETRUN_SHIFT\t3\n#define MAX77693_STATUS2_DCDTMR_SHIFT\t\t4\n#define MAX77693_STATUS2_DXOVP_SHIFT\t\t5\n#define MAX77693_STATUS2_VBVOLT_SHIFT\t\t6\n#define MAX77693_STATUS2_VIDRM_SHIFT\t\t7\n#define MAX77693_STATUS2_CHGTYP_MASK\t\t(0x7 << MAX77693_STATUS2_CHGTYP_SHIFT)\n#define MAX77693_STATUS2_CHGDETRUN_MASK\t\tBIT(MAX77693_STATUS2_CHGDETRUN_SHIFT)\n#define MAX77693_STATUS2_DCDTMR_MASK\t\tBIT(MAX77693_STATUS2_DCDTMR_SHIFT)\n#define MAX77693_STATUS2_DXOVP_MASK\t\tBIT(MAX77693_STATUS2_DXOVP_SHIFT)\n#define MAX77693_STATUS2_VBVOLT_MASK\t\tBIT(MAX77693_STATUS2_VBVOLT_SHIFT)\n#define MAX77693_STATUS2_VIDRM_MASK\t\tBIT(MAX77693_STATUS2_VIDRM_SHIFT)\n\n#define MAX77693_STATUS3_OVP_SHIFT\t\t2\n#define MAX77693_STATUS3_OVP_MASK\t\tBIT(MAX77693_STATUS3_OVP_SHIFT)\n\n \n#define CDETCTRL1_CHGDETEN_SHIFT\t(0)\n#define CDETCTRL1_CHGTYPMAN_SHIFT\t(1)\n#define CDETCTRL1_DCDEN_SHIFT\t\t(2)\n#define CDETCTRL1_DCD2SCT_SHIFT\t\t(3)\n#define CDETCTRL1_CDDELAY_SHIFT\t\t(4)\n#define CDETCTRL1_DCDCPL_SHIFT\t\t(5)\n#define CDETCTRL1_CDPDET_SHIFT\t\t(7)\n#define CDETCTRL1_CHGDETEN_MASK\t\t(0x1 << CDETCTRL1_CHGDETEN_SHIFT)\n#define CDETCTRL1_CHGTYPMAN_MASK\t(0x1 << CDETCTRL1_CHGTYPMAN_SHIFT)\n#define CDETCTRL1_DCDEN_MASK\t\t(0x1 << CDETCTRL1_DCDEN_SHIFT)\n#define CDETCTRL1_DCD2SCT_MASK\t\t(0x1 << CDETCTRL1_DCD2SCT_SHIFT)\n#define CDETCTRL1_CDDELAY_MASK\t\t(0x1 << CDETCTRL1_CDDELAY_SHIFT)\n#define CDETCTRL1_DCDCPL_MASK\t\t(0x1 << CDETCTRL1_DCDCPL_SHIFT)\n#define CDETCTRL1_CDPDET_MASK\t\t(0x1 << CDETCTRL1_CDPDET_SHIFT)\n\n#define CDETCTRL2_VIDRMEN_SHIFT\t\t(1)\n#define CDETCTRL2_DXOVPEN_SHIFT\t\t(3)\n#define CDETCTRL2_VIDRMEN_MASK\t\t(0x1 << CDETCTRL2_VIDRMEN_SHIFT)\n#define CDETCTRL2_DXOVPEN_MASK\t\t(0x1 << CDETCTRL2_DXOVPEN_SHIFT)\n\n \n#define COMN1SW_SHIFT\t\t\t(0)\n#define COMP2SW_SHIFT\t\t\t(3)\n#define COMN1SW_MASK\t\t\t(0x7 << COMN1SW_SHIFT)\n#define COMP2SW_MASK\t\t\t(0x7 << COMP2SW_SHIFT)\n#define COMP_SW_MASK\t\t\t(COMP2SW_MASK | COMN1SW_MASK)\n#define MAX77693_CONTROL1_SW_USB\t((1 << COMP2SW_SHIFT) \\\n\t\t\t\t\t\t| (1 << COMN1SW_SHIFT))\n#define MAX77693_CONTROL1_SW_AUDIO\t((2 << COMP2SW_SHIFT) \\\n\t\t\t\t\t\t| (2 << COMN1SW_SHIFT))\n#define MAX77693_CONTROL1_SW_UART\t((3 << COMP2SW_SHIFT) \\\n\t\t\t\t\t\t| (3 << COMN1SW_SHIFT))\n#define MAX77693_CONTROL1_SW_OPEN\t((0 << COMP2SW_SHIFT) \\\n\t\t\t\t\t\t| (0 << COMN1SW_SHIFT))\n\n#define MAX77693_CONTROL2_LOWPWR_SHIFT\t\t0\n#define MAX77693_CONTROL2_ADCEN_SHIFT\t\t1\n#define MAX77693_CONTROL2_CPEN_SHIFT\t\t2\n#define MAX77693_CONTROL2_SFOUTASRT_SHIFT\t3\n#define MAX77693_CONTROL2_SFOUTORD_SHIFT\t4\n#define MAX77693_CONTROL2_ACCDET_SHIFT\t\t5\n#define MAX77693_CONTROL2_USBCPINT_SHIFT\t6\n#define MAX77693_CONTROL2_RCPS_SHIFT\t\t7\n#define MAX77693_CONTROL2_LOWPWR_MASK\t\tBIT(MAX77693_CONTROL2_LOWPWR_SHIFT)\n#define MAX77693_CONTROL2_ADCEN_MASK\t\tBIT(MAX77693_CONTROL2_ADCEN_SHIFT)\n#define MAX77693_CONTROL2_CPEN_MASK\t\tBIT(MAX77693_CONTROL2_CPEN_SHIFT)\n#define MAX77693_CONTROL2_SFOUTASRT_MASK\tBIT(MAX77693_CONTROL2_SFOUTASRT_SHIFT)\n#define MAX77693_CONTROL2_SFOUTORD_MASK\t\tBIT(MAX77693_CONTROL2_SFOUTORD_SHIFT)\n#define MAX77693_CONTROL2_ACCDET_MASK\t\tBIT(MAX77693_CONTROL2_ACCDET_SHIFT)\n#define MAX77693_CONTROL2_USBCPINT_MASK\t\tBIT(MAX77693_CONTROL2_USBCPINT_SHIFT)\n#define MAX77693_CONTROL2_RCPS_MASK\t\tBIT(MAX77693_CONTROL2_RCPS_SHIFT)\n\n#define MAX77693_CONTROL3_JIGSET_SHIFT\t\t0\n#define MAX77693_CONTROL3_BTLDSET_SHIFT\t\t2\n#define MAX77693_CONTROL3_ADCDBSET_SHIFT\t4\n#define MAX77693_CONTROL3_JIGSET_MASK\t\t(0x3 << MAX77693_CONTROL3_JIGSET_SHIFT)\n#define MAX77693_CONTROL3_BTLDSET_MASK\t\t(0x3 << MAX77693_CONTROL3_BTLDSET_SHIFT)\n#define MAX77693_CONTROL3_ADCDBSET_MASK\t\t(0x3 << MAX77693_CONTROL3_ADCDBSET_SHIFT)\n\n \nenum max77693_haptic_reg {\n\tMAX77693_HAPTIC_REG_STATUS\t\t= 0x00,\n\tMAX77693_HAPTIC_REG_CONFIG1\t\t= 0x01,\n\tMAX77693_HAPTIC_REG_CONFIG2\t\t= 0x02,\n\tMAX77693_HAPTIC_REG_CONFIG_CHNL\t\t= 0x03,\n\tMAX77693_HAPTIC_REG_CONFG_CYC1\t\t= 0x04,\n\tMAX77693_HAPTIC_REG_CONFG_CYC2\t\t= 0x05,\n\tMAX77693_HAPTIC_REG_CONFIG_PER1\t\t= 0x06,\n\tMAX77693_HAPTIC_REG_CONFIG_PER2\t\t= 0x07,\n\tMAX77693_HAPTIC_REG_CONFIG_PER3\t\t= 0x08,\n\tMAX77693_HAPTIC_REG_CONFIG_PER4\t\t= 0x09,\n\tMAX77693_HAPTIC_REG_CONFIG_DUTY1\t= 0x0A,\n\tMAX77693_HAPTIC_REG_CONFIG_DUTY2\t= 0x0B,\n\tMAX77693_HAPTIC_REG_CONFIG_PWM1\t\t= 0x0C,\n\tMAX77693_HAPTIC_REG_CONFIG_PWM2\t\t= 0x0D,\n\tMAX77693_HAPTIC_REG_CONFIG_PWM3\t\t= 0x0E,\n\tMAX77693_HAPTIC_REG_CONFIG_PWM4\t\t= 0x0F,\n\tMAX77693_HAPTIC_REG_REV\t\t\t= 0x10,\n\n\tMAX77693_HAPTIC_REG_END,\n};\n\n \n#define MAX77693_PMIC_LOW_SYS_MASK      0x80\n#define MAX77693_PMIC_LOW_SYS_SHIFT     7\n\n \n#define MAX77693_CONFIG2_MODE           7\n#define MAX77693_CONFIG2_MEN            6\n#define MAX77693_CONFIG2_HTYP           5\n\nenum max77693_irq_source {\n\tLED_INT = 0,\n\tTOPSYS_INT,\n\tCHG_INT,\n\tMUIC_INT1,\n\tMUIC_INT2,\n\tMUIC_INT3,\n\n\tMAX77693_IRQ_GROUP_NR,\n};\n\n#define SRC_IRQ_CHARGER\t\t\tBIT(0)\n#define SRC_IRQ_TOP\t\t\tBIT(1)\n#define SRC_IRQ_FLASH\t\t\tBIT(2)\n#define SRC_IRQ_MUIC\t\t\tBIT(3)\n#define SRC_IRQ_ALL\t\t\t(SRC_IRQ_CHARGER | SRC_IRQ_TOP \\\n\t\t\t\t\t\t| SRC_IRQ_FLASH | SRC_IRQ_MUIC)\n\n#define LED_IRQ_FLED2_OPEN\t\tBIT(0)\n#define LED_IRQ_FLED2_SHORT\t\tBIT(1)\n#define LED_IRQ_FLED1_OPEN\t\tBIT(2)\n#define LED_IRQ_FLED1_SHORT\t\tBIT(3)\n#define LED_IRQ_MAX_FLASH\t\tBIT(4)\n\n#define TOPSYS_IRQ_T120C_INT\t\tBIT(0)\n#define TOPSYS_IRQ_T140C_INT\t\tBIT(1)\n#define TOPSYS_IRQ_LOWSYS_INT\t\tBIT(3)\n\n#define CHG_IRQ_BYP_I\t\t\tBIT(0)\n#define CHG_IRQ_THM_I\t\t\tBIT(2)\n#define CHG_IRQ_BAT_I\t\t\tBIT(3)\n#define CHG_IRQ_CHG_I\t\t\tBIT(4)\n#define CHG_IRQ_CHGIN_I\t\t\tBIT(6)\n\n#define MUIC_IRQ_INT1_ADC\t\tBIT(0)\n#define MUIC_IRQ_INT1_ADC_LOW\t\tBIT(1)\n#define MUIC_IRQ_INT1_ADC_ERR\t\tBIT(2)\n#define MUIC_IRQ_INT1_ADC1K\t\tBIT(3)\n\n#define MUIC_IRQ_INT2_CHGTYP\t\tBIT(0)\n#define MUIC_IRQ_INT2_CHGDETREUN\tBIT(1)\n#define MUIC_IRQ_INT2_DCDTMR\t\tBIT(2)\n#define MUIC_IRQ_INT2_DXOVP\t\tBIT(3)\n#define MUIC_IRQ_INT2_VBVOLT\t\tBIT(4)\n#define MUIC_IRQ_INT2_VIDRM\t\tBIT(5)\n\n#define MUIC_IRQ_INT3_EOC\t\tBIT(0)\n#define MUIC_IRQ_INT3_CGMBC\t\tBIT(1)\n#define MUIC_IRQ_INT3_OVP\t\tBIT(2)\n#define MUIC_IRQ_INT3_MBCCHG_ERR\tBIT(3)\n#define MUIC_IRQ_INT3_CHG_ENABLED\tBIT(4)\n#define MUIC_IRQ_INT3_BAT_DET\t\tBIT(5)\n\nenum max77693_irq {\n\t \n\tMAX77693_LED_IRQ_FLED2_OPEN,\n\tMAX77693_LED_IRQ_FLED2_SHORT,\n\tMAX77693_LED_IRQ_FLED1_OPEN,\n\tMAX77693_LED_IRQ_FLED1_SHORT,\n\tMAX77693_LED_IRQ_MAX_FLASH,\n\n\t \n\tMAX77693_TOPSYS_IRQ_T120C_INT,\n\tMAX77693_TOPSYS_IRQ_T140C_INT,\n\tMAX77693_TOPSYS_IRQ_LOWSYS_INT,\n\n\t \n\tMAX77693_CHG_IRQ_BYP_I,\n\tMAX77693_CHG_IRQ_THM_I,\n\tMAX77693_CHG_IRQ_BAT_I,\n\tMAX77693_CHG_IRQ_CHG_I,\n\tMAX77693_CHG_IRQ_CHGIN_I,\n\n\tMAX77693_IRQ_NR,\n};\n\nenum max77693_irq_muic {\n\t \n\tMAX77693_MUIC_IRQ_INT1_ADC,\n\tMAX77693_MUIC_IRQ_INT1_ADC_LOW,\n\tMAX77693_MUIC_IRQ_INT1_ADC_ERR,\n\tMAX77693_MUIC_IRQ_INT1_ADC1K,\n\n\t \n\tMAX77693_MUIC_IRQ_INT2_CHGTYP,\n\tMAX77693_MUIC_IRQ_INT2_CHGDETREUN,\n\tMAX77693_MUIC_IRQ_INT2_DCDTMR,\n\tMAX77693_MUIC_IRQ_INT2_DXOVP,\n\tMAX77693_MUIC_IRQ_INT2_VBVOLT,\n\tMAX77693_MUIC_IRQ_INT2_VIDRM,\n\n\t \n\tMAX77693_MUIC_IRQ_INT3_EOC,\n\tMAX77693_MUIC_IRQ_INT3_CGMBC,\n\tMAX77693_MUIC_IRQ_INT3_OVP,\n\tMAX77693_MUIC_IRQ_INT3_MBCCHG_ERR,\n\tMAX77693_MUIC_IRQ_INT3_CHG_ENABLED,\n\tMAX77693_MUIC_IRQ_INT3_BAT_DET,\n\n\tMAX77693_MUIC_IRQ_NR,\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}