<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="0" build_time="0">
            <Task name="IBIS" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVHD" build_result="0" update_result="3" update_time="0"/>
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1498593992"/>
            <Task name="Promgen" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1498593947">
            <Task name="Map" build_result="2" update_result="0" update_time="1498593947"/>
            <Task name="MapTrace" build_result="2" update_result="0" update_time="1498593950"/>
            <Task name="MapVerilogSimFile" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVHDLSimFile" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1498593973">
            <Task name="PAR" build_result="2" update_result="0" update_time="1498593973"/>
            <Task name="PARTrace" build_result="2" update_result="0" update_time="1498593976"/>
            <Task name="IOTiming" build_result="2" update_result="0" update_time="1498593982"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1498593866">
            <Task name="Synplify_Synthesis" build_result="2" update_result="0" update_time="1498593866"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="2" update_result="0" update_time="1498593780"/>
            <Task name="BKM" build_result="0" update_result="2" update_time="0"/>
            <Task name="SSO" build_result="0" update_result="2" update_time="0"/>
            <Task name="PIODRC" build_result="0" update_result="2" update_time="0"/>
            <Task name="DEC" build_result="0" update_result="2" update_time="0"/>
        </Milestone>
        <Milestone name="Translate" build_result="2" build_time="1498593866">
            <Task name="Translate" build_result="2" update_result="0" update_time="1498593866"/>
        </Milestone>
        <Report name="FPGA10_impl1.bgn" last_build_time="1498593991" last_build_size="4179"/>
        <Report name="FPGA10_impl1.bit" last_build_time="1498593991" last_build_size="1928029"/>
        <Report name="FPGA10_impl1.edi" last_build_time="1498593864" last_build_size="296449"/>
        <Report name="FPGA10_impl1.ior" last_build_time="1498593982" last_build_size="20544"/>
        <Report name="FPGA10_impl1.ncd" last_build_time="1498593973" last_build_size="477046"/>
        <Report name="FPGA10_impl1.ngd" last_build_time="1498593866" last_build_size="328299"/>
        <Report name="FPGA10_impl1.tw1" last_build_time="1498593950" last_build_size="15843"/>
        <Report name="FPGA10_impl1.twr" last_build_time="1498593975" last_build_size="92690"/>
        <Report name="FPGA10_impl1_map.ncd" last_build_time="1498593947" last_build_size="364768"/>
    </Strategy>
</BuildStatus>
