EESchema-LIBRARY Version 2.3  20/05/2007-15:07:42
# Converted with eagle2kicad.ulp Version 0.9
# Device count = 3 
#
# Dev Name: DAC3550AD
# Package Name: MQFP44-2
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF DAC3550AD IC 0 40 Y Y 1 L N
# Gate Name: NC1
# Symbol Name: DAC3550A-
F0 "IC" -200 150 50 H V L B
F1 "DAC3550AD" -200 -200 50 H V L B
F2 "micronas-MQFP44-2" 0 150 50 H I C C
DRAW
P 2 1 0 0 -900 800 -800 900
P 2 1 0 0 -800 900 900 900
P 2 1 0 0 900 900 900 -900
P 2 1 0 0 900 -900 -900 -900
P 2 1 0 0 -900 -900 -900 800
T 0 -750 200 60 0 1 0 NC
T 0 -750 0 60 0 1 0 NC
T 0 -750 -200 60 0 1 0 NC
T 0 -750 -500 60 0 1 0 NC
T 1 500 -750 60 0 1 0 NC
T 0 750 500 60 0 1 0 NC
T 1 -100 750 60 0 1 0 NC
T 1 300 750 60 0 1 0 NC
T 0 750 0 60 0 1 0 NC
X AGNDC 1 -1000 500 100 R 40 40 1 1 B 
X AUX1L 31 1000 300 100 L 40 40 1 1 I 
X AUX1R 32 1000 400 100 L 40 40 1 1 I 
X AUX2L 29 1000 100 100 L 40 40 1 1 I 
X AUX2R 30 1000 200 100 L 40 40 1 1 I 
X AVDD0 9 -1000 -300 100 R 40 40 1 1 I 
X AVDD1 10 -1000 -400 100 R 40 40 1 1 I 
X AVSS0 3 -1000 300 100 R 40 40 1 1 I 
X AVSS1 2 -1000 400 100 R 40 40 1 1 I 
X CLI 23 1000 -500 100 L 40 40 1 1 I 
X CLKOUT 14 -300 -1000 100 U 40 40 1 1 O 
X DAI 24 1000 -400 100 L 40 40 1 1 I 
X DEECTRL 21 400 -1000 100 U 40 40 1 1 I 
X DEEML 34 500 1000 100 D 40 40 1 1 O 
X DEEMR 35 400 1000 100 D 40 40 1 1 O 
X FINL 39 0 1000 100 D 40 40 1 1 B 
X FINR 43 -400 1000 100 D 40 40 1 1 B 
X FOPL 38 100 1000 100 D 40 40 1 1 B 
X FOPR 42 -300 1000 100 D 40 40 1 1 B 
X FOUTL 37 200 1000 100 D 40 40 1 1 O 
X FOUTR 41 -200 1000 100 D 40 40 1 1 O 
X MCS1 19 200 -1000 100 U 40 40 1 1 I 
X MCS2 20 300 -1000 100 U 40 40 1 1 I 
X NC4 4 -1000 200 100 R 40 40 1 1 U 
X NC6 6 -1000 0 100 R 40 40 1 1 U 
X NC8 8 -1000 -200 100 R 40 40 1 1 U 
X NC11 11 -1000 -500 100 R 40 40 1 1 U 
X NC22 22 500 -1000 100 U 40 40 1 1 U 
X NC28 28 1000 0 100 L 40 40 1 1 U 
X NC33 33 1000 500 100 L 40 40 1 1 U 
X NC36 36 300 1000 100 D 40 40 1 1 U 
X NC40 40 -100 1000 100 D 40 40 1 1 U 
X OUTL 5 -1000 100 100 R 40 40 1 1 O 
X OUTR 7 -1000 -100 100 R 40 40 1 1 O 
X PORQ 26 1000 -200 100 L 40 40 1 1 I 
X SCL 15 -200 -1000 100 U 40 40 1 1 B 
X SDA 16 -100 -1000 100 U 40 40 1 1 B 
X TESTEN 27 1000 -100 100 L 40 40 1 1 I 
X VDD 18 100 -1000 100 U 40 40 1 1 W 
X VREF 44 -500 1000 100 D 40 40 1 1 I 
X VSS 17 0 -1000 100 U 40 40 1 1 W 
X WSI 25 1000 -300 100 L 40 40 1 1 I 
X XTI 12 -500 -1000 100 U 40 40 1 1 I 
X XTO 13 -400 -1000 100 U 40 40 1 1 B 
ENDDRAW
ENDDEF

#
# Dev Name: MAS3507D
# Package Name: MQFP44-2
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MAS3507D IC 0 40 Y Y 1 L N
# Gate Name: NC1
# Symbol Name: MAS3507D
F0 "IC" -200 150 50 H V L B
F1 "MAS3507D" -200 -100 50 H V L B
F2 "micronas-MQFP44-2" 0 150 50 H I C C
DRAW
P 2 1 0 0 -900 900 900 900
P 2 1 0 0 900 900 900 -900
P 2 1 0 0 900 -900 -800 -900
P 2 1 0 0 -800 -900 -900 -800
P 2 1 0 0 -900 -800 -900 900
X AVDD 42 -1000 -300 100 R 40 40 1 1 W 
X AVSS 44 -1000 -500 100 R 40 40 1 1 W 
X CLKI 43 -1000 -400 100 R 40 40 1 1 I 
X CLKO 38 -1000 100 100 R 40 40 1 1 O 
X DCEN 7 100 -1000 100 U 40 40 1 1 I 
X DCSG 11 500 -1000 100 U 40 40 1 1 W 
X DCSO 12 1000 -500 100 L 40 40 1 1 O 
X EOD\ 8 200 -1000 100 U 40 40 1 1 O 
X I2CC 3 -300 -1000 100 U 40 40 1 1 B 
X I2CD 4 -200 -1000 100 U 40 40 1 1 B 
X PCS\ 15 1000 -200 100 L 40 40 1 1 I 
X PI0 37 -1000 200 100 R 40 40 1 1 B 
X PI1 36 -1000 300 100 R 40 40 1 1 B 
X PI2 35 -1000 400 100 R 40 40 1 1 B 
X PI3 34 -1000 500 100 R 40 40 1 1 B 
X PI4 33 -500 1000 100 D 40 40 1 1 B 
X PI8 27 100 1000 100 D 40 40 1 1 B 
X PI12 23 500 1000 100 D 40 40 1 1 B 
X PI13 22 1000 500 100 L 40 40 1 1 B 
X PI14 21 1000 400 100 L 40 40 1 1 B 
X PI15 20 1000 300 100 L 40 40 1 1 B 
X PI16 19 1000 200 100 L 40 40 1 1 B 
X PI17 18 1000 100 100 L 40 40 1 1 B 
X PI18 17 1000 0 100 L 40 40 1 1 B 
X PI19 16 1000 -100 100 L 40 40 1 1 B 
X POR\ 2 -400 -1000 100 U 40 40 1 1 I 
X PR 14 1000 -300 100 L 40 40 1 1 I 
X PUP 39 -1000 0 100 R 40 40 1 1 O 
X RTR\ 9 300 -1000 100 U 40 40 1 1 O 
X RTW\ 10 400 -1000 100 U 40 40 1 1 O 
X SIC 32 -400 1000 100 D 40 40 1 1 I 
X SID 30 -200 1000 100 D 40 40 1 1 I 
X SII 31 -300 1000 100 D 40 40 1 1 I 
X SOC 26 200 1000 100 D 40 40 1 1 O 
X SOD 24 400 1000 100 D 40 40 1 1 O 
X SOI 25 300 1000 100 D 40 40 1 1 O 
X TE 1 -500 -1000 100 U 40 40 1 1 I 
X VDD 5 -100 -1000 100 U 40 40 1 1 W 
X VSENS 13 1000 -400 100 L 40 40 1 1 I 
X VSS 6 0 -1000 100 U 40 40 1 1 W 
X WRDY 41 -1000 -200 100 R 40 40 1 1 O 
X WSEN 40 -1000 -100 100 R 40 40 1 1 I 
X XVDD 28 0 1000 100 D 40 40 1 1 W 
X XVSS 29 -100 1000 100 D 40 40 1 1 W 
ENDDRAW
ENDDEF

#
# Dev Name: MAS3507J
# Package Name: PLCC44
# Dev Tech: ''
# Dev Prefix: IC
# Gate count = 1
#
DEF MAS3507J IC 0 40 Y Y 1 L N
# Gate Name: NC1
# Symbol Name: MAS3507D
F0 "IC" -200 150 50 H V L B
F1 "MAS3507J" -200 -100 50 H V L B
F2 "micronas-PLCC44" 0 150 50 H I C C
DRAW
P 2 1 0 0 -900 900 900 900
P 2 1 0 0 900 900 900 -900
P 2 1 0 0 900 -900 -800 -900
P 2 1 0 0 -800 -900 -900 -800
P 2 1 0 0 -900 -800 -900 900
X AVDD 9 -1000 -300 100 R 40 40 1 1 W 
X AVSS 7 -1000 -500 100 R 40 40 1 1 W 
X CLKI 8 -1000 -400 100 R 40 40 1 1 I 
X CLKO 13 -1000 100 100 R 40 40 1 1 O 
X DCEN 44 100 -1000 100 U 40 40 1 1 I 
X DCSG 40 500 -1000 100 U 40 40 1 1 W 
X DCSO 39 1000 -500 100 L 40 40 1 1 O 
X EOD\ 43 200 -1000 100 U 40 40 1 1 O 
X I2CC 4 -300 -1000 100 U 40 40 1 1 B 
X I2CD 3 -200 -1000 100 U 40 40 1 1 B 
X PCS\ 36 1000 -200 100 L 40 40 1 1 I 
X PI0 14 -1000 200 100 R 40 40 1 1 B 
X PI1 15 -1000 300 100 R 40 40 1 1 B 
X PI2 16 -1000 400 100 R 40 40 1 1 B 
X PI3 17 -1000 500 100 R 40 40 1 1 B 
X PI4 18 -500 1000 100 D 40 40 1 1 B 
X PI8 24 100 1000 100 D 40 40 1 1 B 
X PI12 28 500 1000 100 D 40 40 1 1 B 
X PI13 29 1000 500 100 L 40 40 1 1 B 
X PI14 30 1000 400 100 L 40 40 1 1 B 
X PI15 31 1000 300 100 L 40 40 1 1 B 
X PI16 32 1000 200 100 L 40 40 1 1 B 
X PI17 33 1000 100 100 L 40 40 1 1 B 
X PI18 34 1000 0 100 L 40 40 1 1 B 
X PI19 35 1000 -100 100 L 40 40 1 1 B 
X POR\ 5 -400 -1000 100 U 40 40 1 1 I 
X PR 37 1000 -300 100 L 40 40 1 1 I 
X PUP 12 -1000 0 100 R 40 40 1 1 O 
X RTR\ 42 300 -1000 100 U 40 40 1 1 O 
X RTW\ 41 400 -1000 100 U 40 40 1 1 O 
X SIC 19 -400 1000 100 D 40 40 1 1 I 
X SID 21 -200 1000 100 D 40 40 1 1 I 
X SII 20 -300 1000 100 D 40 40 1 1 I 
X SOC 25 200 1000 100 D 40 40 1 1 O 
X SOD 27 400 1000 100 D 40 40 1 1 O 
X SOI 26 300 1000 100 D 40 40 1 1 O 
X TE 6 -500 -1000 100 U 40 40 1 1 I 
X VDD 2 -100 -1000 100 U 40 40 1 1 W 
X VSENS 38 1000 -400 100 L 40 40 1 1 I 
X VSS 1 0 -1000 100 U 40 40 1 1 W 
X WRDY 10 -1000 -200 100 R 40 40 1 1 O 
X WSEN 11 -1000 -100 100 R 40 40 1 1 I 
X XVDD 23 0 1000 100 D 40 40 1 1 W 
X XVSS 22 -100 1000 100 D 40 40 1 1 W 
ENDDRAW
ENDDEF

#End Library
