vendor_name = ModelSim
source_file = 1, C:/Users/jihut/Downloads/de0_empty/simulation/tb/tb_birth.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/design/BirthDay.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/simulation/tb/tb_student_id.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/design/StudentID.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/design/unit.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/design/unit_digit_mod6.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/design/clock.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/design/RGY_combination.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/simulation/tb/testbench_trafficlight.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/design/trafficlight.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/design/dff_pos.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/simulation/tb/testbench_4bit_count.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/design/4bit_counter.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/design/freg_div_23.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/design/Fourbitcount.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/simulation/tb/testbench_Fourbitsount.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/simulation/tb/testbench_3bitcount.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/design/3bit_count.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/simulation/tb/testbench_SevenSegDecoder.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/simulation/tb/testbench_BCDadder.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/design/BCDadder.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/design/SevenAndTwosub.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/simulation/tb/testbench_SevenAndTwosub.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/simulation/tb/testbench_fadder.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/simulation/tb/testbench_twosub.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/design/SevenSegDecoder.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/design/fadder.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/design/fouradder.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/design/mult.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/design/mcu.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/mcu.sdc
source_file = 1, C:/Users/jihut/Downloads/de0_empty/design/sele.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/design/twosub.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/simulation/tb/testbench_clock.sv
source_file = 1, C:/Users/jihut/Downloads/de0_empty/db/mcu.cbx.xml
design_name = mcu
instance = comp, \HEX0[0]~output , HEX0[0]~output, mcu, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, mcu, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, mcu, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, mcu, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, mcu, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, mcu, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, mcu, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, mcu, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, mcu, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, mcu, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, mcu, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, mcu, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, mcu, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, mcu, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, mcu, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, mcu, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, mcu, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, mcu, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, mcu, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, mcu, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, mcu, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, mcu, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, mcu, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, mcu, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, mcu, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, mcu, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, mcu, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, mcu, 1
instance = comp, \LED[0]~output , LED[0]~output, mcu, 1
instance = comp, \LED[1]~output , LED[1]~output, mcu, 1
instance = comp, \LED[2]~output , LED[2]~output, mcu, 1
instance = comp, \LED[3]~output , LED[3]~output, mcu, 1
instance = comp, \LED[4]~output , LED[4]~output, mcu, 1
instance = comp, \LED[5]~output , LED[5]~output, mcu, 1
instance = comp, \LED[6]~output , LED[6]~output, mcu, 1
instance = comp, \LED[7]~output , LED[7]~output, mcu, 1
instance = comp, \LED[8]~output , LED[8]~output, mcu, 1
instance = comp, \LED[9]~output , LED[9]~output, mcu, 1
instance = comp, \CLK~input , CLK~input, mcu, 1
instance = comp, \CLK~inputclkctrl , CLK~inputclkctrl, mcu, 1
instance = comp, \u_freg_div_23|q[0]~69 , u_freg_div_23|q[0]~69, mcu, 1
instance = comp, \BTN[0]~input , BTN[0]~input, mcu, 1
instance = comp, \u_freg_div_23|q[0] , u_freg_div_23|q[0], mcu, 1
instance = comp, \u_freg_div_23|q[1]~23 , u_freg_div_23|q[1]~23, mcu, 1
instance = comp, \u_freg_div_23|q[1] , u_freg_div_23|q[1], mcu, 1
instance = comp, \u_freg_div_23|q[2]~25 , u_freg_div_23|q[2]~25, mcu, 1
instance = comp, \u_freg_div_23|q[2] , u_freg_div_23|q[2], mcu, 1
instance = comp, \u_freg_div_23|q[3]~27 , u_freg_div_23|q[3]~27, mcu, 1
instance = comp, \u_freg_div_23|q[3] , u_freg_div_23|q[3], mcu, 1
instance = comp, \u_freg_div_23|q[4]~29 , u_freg_div_23|q[4]~29, mcu, 1
instance = comp, \u_freg_div_23|q[4] , u_freg_div_23|q[4], mcu, 1
instance = comp, \u_freg_div_23|q[5]~31 , u_freg_div_23|q[5]~31, mcu, 1
instance = comp, \u_freg_div_23|q[5] , u_freg_div_23|q[5], mcu, 1
instance = comp, \u_freg_div_23|q[6]~33 , u_freg_div_23|q[6]~33, mcu, 1
instance = comp, \u_freg_div_23|q[6] , u_freg_div_23|q[6], mcu, 1
instance = comp, \u_freg_div_23|q[7]~35 , u_freg_div_23|q[7]~35, mcu, 1
instance = comp, \u_freg_div_23|q[7] , u_freg_div_23|q[7], mcu, 1
instance = comp, \u_freg_div_23|q[8]~37 , u_freg_div_23|q[8]~37, mcu, 1
instance = comp, \u_freg_div_23|q[8] , u_freg_div_23|q[8], mcu, 1
instance = comp, \u_freg_div_23|q[9]~39 , u_freg_div_23|q[9]~39, mcu, 1
instance = comp, \u_freg_div_23|q[9] , u_freg_div_23|q[9], mcu, 1
instance = comp, \u_freg_div_23|q[10]~41 , u_freg_div_23|q[10]~41, mcu, 1
instance = comp, \u_freg_div_23|q[10] , u_freg_div_23|q[10], mcu, 1
instance = comp, \u_freg_div_23|q[11]~43 , u_freg_div_23|q[11]~43, mcu, 1
instance = comp, \u_freg_div_23|q[11] , u_freg_div_23|q[11], mcu, 1
instance = comp, \u_freg_div_23|q[12]~45 , u_freg_div_23|q[12]~45, mcu, 1
instance = comp, \u_freg_div_23|q[12] , u_freg_div_23|q[12], mcu, 1
instance = comp, \u_freg_div_23|q[13]~47 , u_freg_div_23|q[13]~47, mcu, 1
instance = comp, \u_freg_div_23|q[13] , u_freg_div_23|q[13], mcu, 1
instance = comp, \u_freg_div_23|q[14]~49 , u_freg_div_23|q[14]~49, mcu, 1
instance = comp, \u_freg_div_23|q[14] , u_freg_div_23|q[14], mcu, 1
instance = comp, \u_freg_div_23|q[15]~51 , u_freg_div_23|q[15]~51, mcu, 1
instance = comp, \u_freg_div_23|q[15] , u_freg_div_23|q[15], mcu, 1
instance = comp, \u_freg_div_23|q[16]~53 , u_freg_div_23|q[16]~53, mcu, 1
instance = comp, \u_freg_div_23|q[16] , u_freg_div_23|q[16], mcu, 1
instance = comp, \u_freg_div_23|q[17]~55 , u_freg_div_23|q[17]~55, mcu, 1
instance = comp, \u_freg_div_23|q[17] , u_freg_div_23|q[17], mcu, 1
instance = comp, \u_freg_div_23|q[18]~57 , u_freg_div_23|q[18]~57, mcu, 1
instance = comp, \u_freg_div_23|q[18] , u_freg_div_23|q[18], mcu, 1
instance = comp, \u_freg_div_23|q[19]~59 , u_freg_div_23|q[19]~59, mcu, 1
instance = comp, \u_freg_div_23|q[19] , u_freg_div_23|q[19], mcu, 1
instance = comp, \u_freg_div_23|q[20]~61 , u_freg_div_23|q[20]~61, mcu, 1
instance = comp, \u_freg_div_23|q[20] , u_freg_div_23|q[20], mcu, 1
instance = comp, \u_freg_div_23|q[21]~63 , u_freg_div_23|q[21]~63, mcu, 1
instance = comp, \u_freg_div_23|q[21] , u_freg_div_23|q[21], mcu, 1
instance = comp, \u_freg_div_23|q[22]~65 , u_freg_div_23|q[22]~65, mcu, 1
instance = comp, \u_freg_div_23|q[22] , u_freg_div_23|q[22], mcu, 1
instance = comp, \u_freg_div_23|q[23]~67 , u_freg_div_23|q[23]~67, mcu, 1
instance = comp, \u_freg_div_23|q[23] , u_freg_div_23|q[23], mcu, 1
instance = comp, \u_freg_div_23|q[23]~clkctrl , u_freg_div_23|q[23]~clkctrl, mcu, 1
instance = comp, \ubir|dd[0]~2 , ubir|dd[0]~2, mcu, 1
instance = comp, \ubir|uf1|q , ubir|uf1|q, mcu, 1
instance = comp, \ubir|dd[1]~0 , ubir|dd[1]~0, mcu, 1
instance = comp, \ubir|uf2|q , ubir|uf2|q, mcu, 1
instance = comp, \useg|X~6 , useg|X~6, mcu, 1
instance = comp, \ubir|uf4|q , ubir|uf4|q, mcu, 1
instance = comp, \ubir|dd[2]~1 , ubir|dd[2]~1, mcu, 1
instance = comp, \ubir|uf3|q , ubir|uf3|q, mcu, 1
instance = comp, \useg|X[0]~0 , useg|X[0]~0, mcu, 1
instance = comp, \useg|X[1]~1 , useg|X[1]~1, mcu, 1
instance = comp, \useg|X[2]~2 , useg|X[2]~2, mcu, 1
instance = comp, \useg|X[3] , useg|X[3], mcu, 1
instance = comp, \useg|X[4]~3 , useg|X[4]~3, mcu, 1
instance = comp, \useg|X[5]~4 , useg|X[5]~4, mcu, 1
instance = comp, \useg|X[6]~5 , useg|X[6]~5, mcu, 1
instance = comp, \SW[0]~input , SW[0]~input, mcu, 1
instance = comp, \SW[1]~input , SW[1]~input, mcu, 1
instance = comp, \SW[2]~input , SW[2]~input, mcu, 1
instance = comp, \SW[3]~input , SW[3]~input, mcu, 1
instance = comp, \SW[4]~input , SW[4]~input, mcu, 1
instance = comp, \SW[5]~input , SW[5]~input, mcu, 1
instance = comp, \SW[6]~input , SW[6]~input, mcu, 1
instance = comp, \SW[7]~input , SW[7]~input, mcu, 1
instance = comp, \SW[8]~input , SW[8]~input, mcu, 1
instance = comp, \SW[9]~input , SW[9]~input, mcu, 1
instance = comp, \BTN[1]~input , BTN[1]~input, mcu, 1
instance = comp, \BTN[2]~input , BTN[2]~input, mcu, 1
