# ---------------------------------------------------------------------------
# Created on Fri Oct 17 00:34:15 +0800 2025 with report_failfast (2023.09.14)
# ---------------------------------------------------------------------------

#  +-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | Budgeting Summary (lut=0.575ns/net=0.403ns)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
#  +--------+--------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | Group  | Slack  | Requirement | Skew   | Uncertainty | Datapath Delay | Datapath Logic Delay | Datapath Net Delay | Logic Levels | Adj Levels | Net Budget | Lut Budget | Net Adj Slack | Lut Adj Slack | Path                                                                                 | Info                                                                                                                                                                                                                                                                       |
#  +--------+--------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | ap_clk | -3.915 | 3.300       | -0.049 | 0.035       | 5.430          | 2.027                | 3.403              | 5            | 4          | 2 (*)      | 5          | -2.124        | -0.785        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) LUT6(89) LUT5(1) DSP48E1                         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[0]}                                            |
#  | ap_clk | -3.915 | 3.300       | -0.049 | 0.035       | 5.430          | 2.027                | 3.403              | 5            | 4          | 2 (*)      | 5          | -2.124        | -0.785        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) LUT6(89) LUT5(1) DSP48E1                         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[1]}                                            |
#  | ap_clk | -3.915 | 3.300       | -0.049 | 0.035       | 5.430          | 2.027                | 3.403              | 5            | 4          | 2 (*)      | 5          | -2.124        | -0.785        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) LUT6(89) LUT5(1) DSP48E1                         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[2]}                                            |
#  | ap_clk | -3.915 | 3.300       | -0.049 | 0.035       | 5.430          | 2.027                | 3.403              | 5            | 4          | 2 (*)      | 5          | -2.124        | -0.785        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) LUT6(89) LUT5(1) DSP48E1                         | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[3]}                                            |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[10]}                                           |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[11]}                                           |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[12]}                                           |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[13]}                                           |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[14]}                                           |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[15]}                                           |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[16]}                                           |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[17]}                                           |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[18]}                                           |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[19]}                                           |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[20]}                                           |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[21]}                                           |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[22]}                                           |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[23]}                                           |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[24]}                                           |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[25]}                                           |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[26]}                                           |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[27]}                                           |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[28]}                                           |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[29]}                                           |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[30]}                                           |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[31]}                                           |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[4]}                                            |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[5]}                                            |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[6]}                                            |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[7]}                                            |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[8]}                                            |
#  | ap_clk | -3.782 | 3.300       | -0.049 | 0.035       | 5.297          | 2.238                | 3.059              | 7            | 5          | 2 (*)      | 5          | -2.738        | -1.360        | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) DSP48E1       | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_1_fu_58_reg/C[9]}                                            |
#  | ap_clk | -2.484 | 3.300       | -0.049 | 0.035       | 5.176          | 1.309                | 3.867              | 5            | 6          | 4 (*)      | 5 (*)      | -1.035        | -0.758        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT5(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/R}                                                                                                        |
#  | ap_clk | -2.484 | 3.300       | -0.049 | 0.035       | 5.176          | 1.309                | 3.867              | 5            | 6          | 4 (*)      | 5 (*)      | -1.035        | -0.758        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT5(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[1]/R}                                                                                                        |
#  | ap_clk | -2.484 | 3.300       | -0.049 | 0.035       | 5.176          | 1.309                | 3.867              | 5            | 6          | 4 (*)      | 5 (*)      | -1.035        | -0.758        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT5(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[2]/R}                                                                                                        |
#  | ap_clk | -2.484 | 3.300       | -0.049 | 0.035       | 5.176          | 1.309                | 3.867              | 5            | 6          | 4 (*)      | 5 (*)      | -1.035        | -0.758        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT5(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[3]/R}                                                                                                        |
#  | ap_clk | -2.484 | 3.300       | -0.049 | 0.035       | 5.176          | 1.309                | 3.867              | 5            | 6          | 4 (*)      | 5 (*)      | -1.035        | -0.758        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT5(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[4]/R}                                                                                                        |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[0]/CE}                                  |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[10]/CE}                                 |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[11]/CE}                                 |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[12]/CE}                                 |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[13]/CE}                                 |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[14]/CE}                                 |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[15]/CE}                                 |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[16]/CE}                                 |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[17]/CE}                                 |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[18]/CE}                                 |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[19]/CE}                                 |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[1]/CE}                                  |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[20]/CE}                                 |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[21]/CE}                                 |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[22]/CE}                                 |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[23]/CE}                                 |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[24]/CE}                                 |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[25]/CE}                                 |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[26]/CE}                                 |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[27]/CE}                                 |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[28]/CE}                                 |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[29]/CE}                                 |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[2]/CE}                                  |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[30]/CE}                                 |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[3]/CE}                                  |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[4]/CE}                                  |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[5]/CE}                                  |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[6]/CE}                                  |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[7]/CE}                                  |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[8]/CE}                                  |
#  | ap_clk | -2.059 | 3.300       | -0.049 | 0.035       | 5.106          | 2.354                | 2.752              | 7            | 5          | 2 (*)      | 5          | -1.322        | 0.172         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(31) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/indvar_flatten_fu_70_reg[9]/CE}                                  |
#  | ap_clk | -1.826 | 3.300       | -0.049 | 0.035       | 4.873          | 1.309                | 3.564              | 5            | 6          | 4 (*)      | 5 (*)      | -0.680        | -0.403        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT4(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/CE}                                                                                                       |
#  | ap_clk | -1.826 | 3.300       | -0.049 | 0.035       | 4.873          | 1.309                | 3.564              | 5            | 6          | 4 (*)      | 5 (*)      | -0.680        | -0.403        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT4(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[1]/CE}                                                                                                       |
#  | ap_clk | -1.826 | 3.300       | -0.049 | 0.035       | 4.873          | 1.309                | 3.564              | 5            | 6          | 4 (*)      | 5 (*)      | -0.680        | -0.403        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT4(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[2]/CE}                                                                                                       |
#  | ap_clk | -1.826 | 3.300       | -0.049 | 0.035       | 4.873          | 1.309                | 3.564              | 5            | 6          | 4 (*)      | 5 (*)      | -0.680        | -0.403        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT4(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[3]/CE}                                                                                                       |
#  | ap_clk | -1.826 | 3.300       | -0.049 | 0.035       | 4.873          | 1.309                | 3.564              | 5            | 6          | 4 (*)      | 5 (*)      | -0.680        | -0.403        | FDRE(6) LUT3(1) LUT6(1) LUT6(1) LUT6(9) LUT4(5) FDRE                                 | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[4]/CE}                                                                                                       |
#  | ap_clk | -1.529 | 3.300       | -0.049 | 0.035       | 4.822          | 2.069                | 2.753              | 8            | 4          | 2 (*)      | 5          | -0.388        | 0.993         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT4(1) LUT6(1) FDRE | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/ap_CS_fsm_reg[10]/D}                                                                                                    |
#  | ap_clk | -1.270 | 3.300       | -0.049 | 0.035       | 4.563          | 2.354                | 2.209              | 7            | 4          | 2 (*)      | 5          | -0.673        | 0.993         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(1) FDRE           | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/ap_CS_fsm_reg[11]/D}                                                                                                    |
#  | ap_clk | -1.270 | 3.300       | -0.049 | 0.035       | 4.563          | 2.354                | 2.209              | 7            | 4          | 2 (*)      | 5          | -0.673        | 0.993         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(1) FDRE           | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/ap_enable_reg_pp0_iter1_reg/D}                                   |
#  | ap_clk | -1.270 | 3.300       | -0.049 | 0.035       | 4.563          | 2.354                | 2.209              | 7            | 4          | 2 (*)      | 5          | -0.673        | 0.993         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(1) FDRE           | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/flow_control_loop_pipe_sequential_init_U/ap_done_cache_reg/D}    |
#  | ap_clk | -1.270 | 3.300       | -0.049 | 0.035       | 4.563          | 2.354                | 2.209              | 7            | 4          | 2 (*)      | 5          | -0.673        | 0.993         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(1) FDRE           | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/D} |
#  | ap_clk | -1.270 | 3.300       | -0.049 | 0.035       | 4.563          | 2.354                | 2.209              | 7            | 4          | 2 (*)      | 5          | -0.673        | 0.993         | FDRE(4) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(6) LUT6(1) FDRE           | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_31ns_31ns_1_2_1_U1/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84_ap_start_reg_reg/D}                                              |
#  | ap_clk | -1.204 | 3.300       | -0.049 | 0.035       | 4.497          | 2.238                | 2.259              | 7            | 4          | 2 (*)      | 5          | -0.557        | 0.993         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_fu_66_reg[10]/D}                                             |
#  | ap_clk | -1.204 | 3.300       | -0.049 | 0.035       | 4.497          | 2.238                | 2.259              | 7            | 4          | 2 (*)      | 5          | -0.557        | 0.993         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_fu_66_reg[11]/D}                                             |
#  | ap_clk | -1.204 | 3.300       | -0.049 | 0.035       | 4.497          | 2.238                | 2.259              | 7            | 4          | 2 (*)      | 5          | -0.557        | 0.993         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_fu_66_reg[12]/D}                                             |
#  | ap_clk | -1.204 | 3.300       | -0.049 | 0.035       | 4.497          | 2.238                | 2.259              | 7            | 4          | 2 (*)      | 5          | -0.557        | 0.993         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_fu_66_reg[13]/D}                                             |
#  | ap_clk | -1.204 | 3.300       | -0.049 | 0.035       | 4.497          | 2.238                | 2.259              | 7            | 4          | 2 (*)      | 5          | -0.557        | 0.993         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_fu_66_reg[14]/D}                                             |
#  | ap_clk | -1.204 | 3.300       | -0.049 | 0.035       | 4.497          | 2.238                | 2.259              | 7            | 4          | 2 (*)      | 5          | -0.557        | 0.993         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_fu_66_reg[15]/D}                                             |
#  | ap_clk | -1.204 | 3.300       | -0.049 | 0.035       | 4.497          | 2.238                | 2.259              | 7            | 4          | 2 (*)      | 5          | -0.557        | 0.993         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_fu_66_reg[16]/D}                                             |
#  | ap_clk | -1.204 | 3.300       | -0.049 | 0.035       | 4.497          | 2.238                | 2.259              | 7            | 4          | 2 (*)      | 5          | -0.557        | 0.993         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_fu_66_reg[17]/D}                                             |
#  | ap_clk | -1.204 | 3.300       | -0.049 | 0.035       | 4.497          | 2.238                | 2.259              | 7            | 4          | 2 (*)      | 5          | -0.557        | 0.993         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_fu_66_reg[18]/D}                                             |
#  | ap_clk | -1.204 | 3.300       | -0.049 | 0.035       | 4.497          | 2.238                | 2.259              | 7            | 4          | 2 (*)      | 5          | -0.557        | 0.993         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_fu_66_reg[19]/D}                                             |
#  | ap_clk | -1.204 | 3.300       | -0.049 | 0.035       | 4.497          | 2.238                | 2.259              | 7            | 4          | 2 (*)      | 5          | -0.557        | 0.993         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_fu_66_reg[20]/D}                                             |
#  | ap_clk | -1.204 | 3.300       | -0.049 | 0.035       | 4.497          | 2.238                | 2.259              | 7            | 4          | 2 (*)      | 5          | -0.557        | 0.993         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_fu_66_reg[21]/D}                                             |
#  | ap_clk | -1.204 | 3.300       | -0.049 | 0.035       | 4.497          | 2.238                | 2.259              | 7            | 4          | 2 (*)      | 5          | -0.557        | 0.993         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_fu_66_reg[22]/D}                                             |
#  | ap_clk | -1.204 | 3.300       | -0.049 | 0.035       | 4.497          | 2.238                | 2.259              | 7            | 4          | 2 (*)      | 5          | -0.557        | 0.993         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_fu_66_reg[23]/D}                                             |
#  | ap_clk | -1.204 | 3.300       | -0.049 | 0.035       | 4.497          | 2.238                | 2.259              | 7            | 4          | 2 (*)      | 5          | -0.557        | 0.993         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_fu_66_reg[24]/D}                                             |
#  | ap_clk | -1.204 | 3.300       | -0.049 | 0.035       | 4.497          | 2.238                | 2.259              | 7            | 4          | 2 (*)      | 5          | -0.557        | 0.993         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_fu_66_reg[25]/D}                                             |
#  | ap_clk | -1.204 | 3.300       | -0.049 | 0.035       | 4.497          | 2.238                | 2.259              | 7            | 4          | 2 (*)      | 5          | -0.557        | 0.993         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_fu_66_reg[26]/D}                                             |
#  | ap_clk | -1.204 | 3.300       | -0.049 | 0.035       | 4.497          | 2.238                | 2.259              | 7            | 4          | 2 (*)      | 5          | -0.557        | 0.993         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_fu_66_reg[27]/D}                                             |
#  | ap_clk | -1.204 | 3.300       | -0.049 | 0.035       | 4.497          | 2.238                | 2.259              | 7            | 4          | 2 (*)      | 5          | -0.557        | 0.993         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_fu_66_reg[28]/D}                                             |
#  | ap_clk | -1.204 | 3.300       | -0.049 | 0.035       | 4.497          | 2.238                | 2.259              | 7            | 4          | 2 (*)      | 5          | -0.557        | 0.993         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_fu_66_reg[29]/D}                                             |
#  | ap_clk | -1.204 | 3.300       | -0.049 | 0.035       | 4.497          | 2.238                | 2.259              | 7            | 4          | 2 (*)      | 5          | -0.557        | 0.993         | FDRE(2) LUT2(1) CARRY4(1) CARRY4(1) CARRY4(1) LUT4(2) LUT5(88) LUT6(1) FDRE          | {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/icmp_32ns_32ns_1_2_1_U4/base/ain_s1_reg[1]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_51_1_VITIS_LOOP_52_2_fu_84/cnt_fu_66_reg[30]/D}                                             |
#  +--------+--------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
# Note: (*): failed the budgeting

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 00:34:15 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/R} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.484ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 1.309ns (25.290%)  route 3.867ns (74.710%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62_reg[4]_0[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_3
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_3
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_3
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_3
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62[4]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62[4]_i_1/O
                         net (fo=5, unplaced)         0.804     6.149    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U_n_19
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_R)       -0.524     3.665    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                 -2.484    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 00:34:15 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[1]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.484ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 1.309ns (25.290%)  route 3.867ns (74.710%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62_reg[4]_0[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_3
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_3
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_3
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_3
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62[4]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62[4]_i_1/O
                         net (fo=5, unplaced)         0.804     6.149    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U_n_19
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[1]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_R)       -0.524     3.665    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[1]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                 -2.484    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 00:34:15 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[2]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.484ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 1.309ns (25.290%)  route 3.867ns (74.710%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62_reg[4]_0[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_3
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_3
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_3
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_3
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62[4]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62[4]_i_1/O
                         net (fo=5, unplaced)         0.804     6.149    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U_n_19
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[2]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_R)       -0.524     3.665    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[2]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                 -2.484    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 00:34:15 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[3]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.484ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 1.309ns (25.290%)  route 3.867ns (74.710%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62_reg[4]_0[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_3
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_3
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_3
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_3
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62[4]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62[4]_i_1/O
                         net (fo=5, unplaced)         0.804     6.149    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U_n_19
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[3]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_R)       -0.524     3.665    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[3]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                 -2.484    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 00:34:15 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[4]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.484ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.176ns  (logic 1.309ns (25.290%)  route 3.867ns (74.710%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62_reg[4]_0[0]
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_3
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_3
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_3
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_3
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62[4]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62[4]_i_1/O
                         net (fo=5, unplaced)         0.804     6.149    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U_n_19
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[4]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_R)       -0.524     3.665    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[4]
  -------------------------------------------------------------------
                         required time                          3.665    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                 -2.484    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 00:34:15 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/CE} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.826ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.309ns (26.862%)  route 3.564ns (73.138%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62_reg[4]_0[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_3
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_3
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_3
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_3
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62[4]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62[4]_i_2/O
                         net (fo=5, unplaced)         0.501     5.846    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 -1.826    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 00:34:15 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[1]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.826ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.309ns (26.862%)  route 3.564ns (73.138%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62_reg[4]_0[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_3
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_3
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_3
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_3
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62[4]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62[4]_i_2/O
                         net (fo=5, unplaced)         0.501     5.846    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[1]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[1]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 -1.826    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 00:34:15 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[2]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.826ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.309ns (26.862%)  route 3.564ns (73.138%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62_reg[4]_0[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_3
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_3
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_3
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_3
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62[4]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62[4]_i_2/O
                         net (fo=5, unplaced)         0.501     5.846    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[2]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[2]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 -1.826    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 00:34:15 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[3]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.826ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.309ns (26.862%)  route 3.564ns (73.138%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62_reg[4]_0[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_3
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_3
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_3
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_3
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62[4]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62[4]_i_2/O
                         net (fo=5, unplaced)         0.501     5.846    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[3]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[3]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 -1.826    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 00:34:15 2025
| Host         : LAPTOP-H2R0E34P running 64-bit major release  (build 9200)
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C --> bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[4]/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.826ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.309ns (26.862%)  route 3.564ns (73.138%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 4.224 - 3.300 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=741, unset)          0.973     0.973    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[0]/Q
                         net (fo=6, unplaced)         0.773     2.264    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62_reg[4]_0[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.559 f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6/O
                         net (fo=1, unplaced)         0.902     3.461    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_6_n_3
                                                                      f  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     3.585 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5/O
                         net (fo=1, unplaced)         0.449     4.034    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_5_n_3
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.158 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.607    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_4_n_3
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     4.731 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1/O
                         net (fo=9, unplaced)         0.490     5.221    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/ap_ready_INST_0_i_1_n_3
                                                                      r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62[4]_i_2/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     5.345 r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/flow_control_loop_pipe_sequential_init_U/i_2_fu_62[4]_i_2/O
                         net (fo=5, unplaced)         0.501     5.846    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=741, unset)          0.924     4.224    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[4]/C
                         clock pessimism              0.000     4.224    
                         clock uncertainty           -0.035     4.189    
                         FDRE (Setup_fdre_C_CE)      -0.169     4.020    bd_0_i/hls_inst/inst/grp_dut_Pipeline_VITIS_LOOP_61_3_fu_99/i_2_fu_62_reg[4]
  -------------------------------------------------------------------
                         required time                          4.020    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                 -1.826    






