* 'sup' is a variable you set to adjust the supply voltage

Vvdd VDD! 0 'sup'
Vgnd GND! 0 0

* Value of the power supply. 2.5V(0.25um); 1.8V(0.18um); 1.2V(0.13um); 1.0V(90nm, 65nm); 0.9V(32nm)
.param sup=2.5
.param del_t=10u

* Include the netlist into the simulation
* For example, 'inverter_sch.spi' (inverter schematic)
* For example, 'inverter_lay.spi' (inverter layout)
* You MUST get rid of the .end statement
.include './sram.sp'

* The format for the transistor is:
* TRANSISTOR_NAME DRAIN GATE SOURCE BULK
* P_18_MM refers to 0.18um-PMOS device; P_18_MM=>NMOS 
* L=length; W=width; AD=Area of Drain; AS=Area of Source; PD=Perimeter of Drain; PS=Perimeter of source; 
* M=multiplier, # of transistors in parallel

* Sources for writing to a word in ram
VWL WL tmp pulse(0 'sup' 'del_t * 1' 200p 200p 'del_t * 1')
VWL2 tmp a pulse(0 'sup' 'del_t * 6' 200p 200p 'del_t * 1')
VWL3 a x pulse(0 'sup' 'del_t * 8' 200p 200p 'del_t * 1')
VWL4 x 0 pulse(0 'sup' 'del_t * 13' 200p 200p 'del_t * 1')

VWREN WR_EN tmp2 pulse(0 'sup' 'del_t * 1' 200p 200p 'del_t / 1')
VWREN2 tmp2 tmp3 pulse(0 'sup' 'del_t * 3' 200p 200p 'del_t / 1')
VWREN3 tmp3 tmp4 pulse(0 'sup' 'del_t * 8' 200p 200p 'del_t * 1')
VWREN4 tmp4 0 pulse(0 'sup' 'del_t * 10' 200p 200p 'del_t * 1')
VWR WR b pulse(0 'sup' 'del_t * 1' 200p 200p 'del_t * 1')
VWR2 b 0 pulse(0 'sup' 'del_t * 9' 200p 200p)
VRDEN RD_EN q pulse(0 'sup' 'del_t * 5' 200p 200p 'del_t * 2')
VRDEN2 q 0 pulse(0 'sup' 'del_t * 12' 200p 200p 'del_t * 2')

*VA0 A0 0 pulse(0 'sup' 'del_t * 4' 200p 200p 'del_t * 4')
*VA1 A1 0 pulse(0 'sup' 'del_t * 4' 200p 200p 'del_t * 4')
*VA2 A2 0 pulse(0 'sup' 'del_t * 4' 200p 200p 'del_t * 4')
*VA3 A3 0 pulse(0 'sup' 'del_t * 4' 200p 200p 'del_t * 4')
*
*V0 WR0 0 pulse(0 'sup' 'del_t * 2' 200p 200p 'del_t * 7')
*V1 WR1 0 pulse(0 'sup' 'del_t * 2' 200p 200p 'del_t * 7')
*V2 WR2 0 pulse(0 'sup' 'del_t * 2' 200p 200p 'del_t * 3')
*V3 WR3 0 pulse(0 'sup' 'del_t * 2' 200p 200p 'del_t * 3')
*V4 WR4 0 pulse(0 'sup' 'del_t * 2' 200p 200p 'del_t * 3')
*V5 WR5 0 pulse(0 'sup' 'del_t * 2' 200p 200p 'del_t * 3')
*V6 WR6 0 pulse(0 'sup' 'del_t * 2' 200p 200p 'del_t * 3')
*V7 WR7 0 pulse(0 'sup' 'del_t * 2' 200p 200p 'del_t * 3')
*V8 WR8 0 pulse(0 'sup' 'del_t * 2' 200p 200p 'del_t * 3')
*V9 WR9 0 pulse(0 'sup' 'del_t * 2' 200p 200p 'del_t * 3')
*V10 WR10 0 pulse(0 'sup' 'del_t * 2' 200p 200p 'del_t * 3')
*V11 WR11 0 pulse(0 'sup' 'del_t * 2' 200p 200p 'del_t * 3')
*V12 WR12 0 pulse(0 'sup' 'del_t * 2' 200p 200p 'del_t * 3')
*V13 WR13 0 pulse(0 'sup' 'del_t * 2' 200p 200p 'del_t * 3')
*V14 WR14 0 pulse(0 'sup' 'del_t * 2' 200p 200p 'del_t * 3')
*V15 WR15 0 pulse(0 'sup' 'del_t * 2' 200p 200p 'del_t * 3')


**** .measure statements, which can directly measure the values: tphl/tplh 
**** you will need to add some more of these yourself to measure trise,tfall,power_avg
**** This measure statements will help you AUTOMATICALLY determine the tphl (high-to-low propagation speed)
**** and tplh 
***.measure tran tplh TRIG v(C0) val='sup/2' fall=1
***+                   TARG v(S3) val='sup/2' rise=1
***
**** static power
***.measure static_current avg i(Vvdd) from=0 to=.5ns
***.measure static_power param='static_current * sup'
***
**** triggers for 10% and 90% values
***.measure tran start_dynamic trig at 0n targ v(S3) val = 'sup * .1' rise=1
***.measure tran stop_dynamic trig at 0n targ v(S3) val = 'sup * .9' rise=1
***
**** dynamic power
***.measure dynamic_current avg i(Vvdd) from=start_dynamic to=stop_dynamic
***.measure dynamic_power param='dynamic_current * sup'




* Add these files if simulating 0.25um technology 
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dN" NMOS 
.lib "/nfs/guille/u1/c/cdsmgr/cdsmgr/pdk/CDK1.4/local/models/hspice/public/publicModel/tsmc25dP" PMOS 

* Simulation control statements
.options list node post
+ accurate

* 10ps=minimum time step; 20ns=duration of the transient simulation
.tran 'del_t / 100' 'del_t * 20'

* Allows you to sweep a dc voltage parameter
*.dc

.end 
