============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Sep 15 2023  05:34:51 pm
  Module:                 Cordic
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (6 ps) Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[7]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[2].Pipe_Yo_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      36                  
       Uncertainty:-     100                  
     Required Time:=     864                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     259                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                          -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102538/Y             -       A->Y   R     CLKINVX8      20 31.4    35    23     640    (-,-) 
  drc_bufs102685/Y             -       A->Y   F     CLKINVX6      18 22.6    33    24     664    (-,-) 
  drc_bufs102683/Y             -       A->Y   R     CLKINVX4      23 30.6    58    35     699    (-,-) 
  g100530/Y                    -       B->Y   F     NAND2X8       26 20.7    48    34     732    (-,-) 
  g99922/Y                     -       A->Y   R     CLKINVX4       4  6.8    23    19     752    (-,-) 
  g99934/Y                     -       A->Y   F     INVX2         21 16.3    56    34     785    (-,-) 
  g97400/Y                     -       A1N->Y F     AOI2BB2X2      1  1.7    36    53     838    (-,-) 
  g96958/Y                     -       C1->Y  R     OAI222X2       1  0.6    53    20     859    (-,-) 
  gen_pipe[2].Pipe_Yo_reg[7]/D -       -      R     DFFX2          1    -     -     0     859    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 2: MET (6 ps) Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[17]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[2].Pipe_Xo_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     100                  
     Required Time:=     859                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     253                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                           -       -     R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y  F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102538/Y              -       A->Y  R     CLKINVX8      20 31.4    35    23     640    (-,-) 
  drc_bufs102685/Y              -       A->Y  F     CLKINVX6      18 22.6    33    24     664    (-,-) 
  drc_bufs102683/Y              -       A->Y  R     CLKINVX4      23 30.6    58    35     699    (-,-) 
  g100530/Y                     -       B->Y  F     NAND2X8       26 20.7    48    34     732    (-,-) 
  g99922/Y                      -       A->Y  R     CLKINVX4       4  6.8    23    19     752    (-,-) 
  g99934/Y                      -       A->Y  F     INVX2         21 16.3    56    34     785    (-,-) 
  g95333__6260/Y                -       B->Y  R     NOR2BX2        2  2.0    28    25     810    (-,-) 
  g94919__7098/Y                -       B0->Y F     AOI21X1        1  1.7    36    17     827    (-,-) 
  g94717__5122/Y                -       B1->Y R     OAI222X2       1  0.6    53    27     853    (-,-) 
  gen_pipe[2].Pipe_Xo_reg[17]/D -       -     R     DFFX4          1    -     -     0     853    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 3: MET (6 ps) Setup Check with Pin gen_pipe[8].Pipe_Yo_reg[9]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[8].Pipe_Yo_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     100                  
     Required Time:=     859                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     253                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                          -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102539/Y             -       A->Y   R     CLKINVX8      21 33.2    36    24     641    (-,-) 
  drc_bufs102671/Y             -       A->Y   F     CLKINVX6      17 22.8    34    24     665    (-,-) 
  drc_bufs102669/Y             -       A->Y   R     CLKINVX4      21 29.1    55    34     699    (-,-) 
  g101343/Y                    -       B->Y   F     NAND2X8       18 21.5    49    34     733    (-,-) 
  g100862/Y                    -       A->Y   R     CLKINVX12      5 12.8    20    15     748    (-,-) 
  g100861/Y                    -       A->Y   F     CLKINVX2      17 15.6    54    32     780    (-,-) 
  g96322/Y                     -       A0N->Y F     AOI2BB2X2      1  1.7    36    53     833    (-,-) 
  g95881__6161/Y               -       C1->Y  R     OAI222X2       1  0.6    53    20     853    (-,-) 
  gen_pipe[8].Pipe_Yo_reg[9]/D -       -      R     DFFX4          1    -     -     0     853    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 4: MET (6 ps) Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[10]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[4].Pipe_Yo_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     252                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102539/Y              -       A->Y   R     CLKINVX8      21 33.2    36    24     641    (-,-) 
  drc_bufs102671/Y              -       A->Y   F     CLKINVX6      17 22.8    34    24     665    (-,-) 
  drc_bufs102668/Y              -       A->Y   R     CLKINVX4      22 29.2    56    34     699    (-,-) 
  g100538/Y                     -       B->Y   F     NAND2X8       27 22.9    51    35     734    (-,-) 
  drc_bufs102701/Y              -       A->Y   R     CLKINVX3       3  8.0    30    23     757    (-,-) 
  drc_bufs102700/Y              -       A->Y   F     CLKINVX3      17 12.5    34    23     781    (-,-) 
  g96041/Y                      -       A0N->Y F     AOI2BB2X1      1  0.9    36    42     823    (-,-) 
  g95625__1705/Y                -       B1->Y  R     OAI222X1       1  0.6    58    30     852    (-,-) 
  gen_pipe[4].Pipe_Yo_reg[10]/D -       -      R     DFFX4          1    -     -     0     852    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 5: MET (6 ps) Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[9]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[4].Pipe_Xo_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     252                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                          -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102539/Y             -       A->Y   R     CLKINVX8      21 33.2    36    24     641    (-,-) 
  drc_bufs102671/Y             -       A->Y   F     CLKINVX6      17 22.8    34    24     665    (-,-) 
  drc_bufs102668/Y             -       A->Y   R     CLKINVX4      22 29.2    56    34     699    (-,-) 
  g100538/Y                    -       B->Y   F     NAND2X8       27 22.9    51    35     734    (-,-) 
  drc_bufs102701/Y             -       A->Y   R     CLKINVX3       3  8.0    30    23     757    (-,-) 
  drc_bufs102700/Y             -       A->Y   F     CLKINVX3      17 12.5    34    23     781    (-,-) 
  g96333/Y                     -       A0N->Y F     AOI2BB2X1      1  0.9    36    42     823    (-,-) 
  g95887__7410/Y               -       B1->Y  R     OAI222X1       1  0.6    58    30     852    (-,-) 
  gen_pipe[4].Pipe_Xo_reg[9]/D -       -      R     DFFX4          1    -     -     0     852    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 6: MET (6 ps) Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[7]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[2].Pipe_Xo_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      36                  
       Uncertainty:-     100                  
     Required Time:=     864                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     259                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                          -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102538/Y             -       A->Y   R     CLKINVX8      20 31.4    35    23     640    (-,-) 
  drc_bufs102685/Y             -       A->Y   F     CLKINVX6      18 22.6    33    24     664    (-,-) 
  drc_bufs102683/Y             -       A->Y   R     CLKINVX4      23 30.6    58    35     699    (-,-) 
  g100530/Y                    -       B->Y   F     NAND2X8       26 20.7    48    34     732    (-,-) 
  g99922/Y                     -       A->Y   R     CLKINVX4       4  6.8    23    19     752    (-,-) 
  g99934/Y                     -       A->Y   F     INVX2         21 16.3    56    34     785    (-,-) 
  g97383/Y                     -       A1N->Y F     AOI2BB2X2      1  1.7    36    53     838    (-,-) 
  g96952/Y                     -       C1->Y  R     OAI222X2       1  0.6    53    20     859    (-,-) 
  gen_pipe[2].Pipe_Xo_reg[7]/D -       -      R     DFFX2          1    -     -     0     859    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 7: MET (6 ps) Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[15]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[4].Pipe_Yo_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     252                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102539/Y              -       A->Y   R     CLKINVX8      21 33.2    36    24     641    (-,-) 
  drc_bufs102671/Y              -       A->Y   F     CLKINVX6      17 22.8    34    24     665    (-,-) 
  drc_bufs102668/Y              -       A->Y   R     CLKINVX4      22 29.2    56    34     699    (-,-) 
  g100538/Y                     -       B->Y   F     NAND2X8       27 22.9    51    35     734    (-,-) 
  drc_bufs102701/Y              -       A->Y   R     CLKINVX3       3  8.0    30    23     757    (-,-) 
  drc_bufs102700/Y              -       A->Y   F     CLKINVX3      17 12.5    34    23     781    (-,-) 
  g94915__2802/Y                -       A0N->Y F     AOI2BB2X1      1  0.9    36    42     823    (-,-) 
  g94702__7410/Y                -       B1->Y  R     OAI222X1       1  0.6    58    30     852    (-,-) 
  gen_pipe[4].Pipe_Yo_reg[15]/D -       -      R     DFFX4          1    -     -     0     852    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 8: MET (6 ps) Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[8]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[2].Pipe_Xo_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      36                  
       Uncertainty:-     100                  
     Required Time:=     864                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     259                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                          -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102538/Y             -       A->Y   R     CLKINVX8      20 31.4    35    23     640    (-,-) 
  drc_bufs102685/Y             -       A->Y   F     CLKINVX6      18 22.6    33    24     664    (-,-) 
  drc_bufs102683/Y             -       A->Y   R     CLKINVX4      23 30.6    58    35     699    (-,-) 
  g100530/Y                    -       B->Y   F     NAND2X8       26 20.7    48    34     732    (-,-) 
  g99922/Y                     -       A->Y   R     CLKINVX4       4  6.8    23    19     752    (-,-) 
  g99934/Y                     -       A->Y   F     INVX2         21 16.3    56    34     785    (-,-) 
  g97126/Y                     -       A1N->Y F     AOI2BB2X2      1  1.7    36    53     838    (-,-) 
  g96697/Y                     -       C1->Y  R     OAI222X2       1  0.6    53    20     859    (-,-) 
  gen_pipe[2].Pipe_Xo_reg[8]/D -       -      R     DFFX2          1    -     -     0     859    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 9: MET (6 ps) Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[18]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Yo_reg[18]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      28                  
       Uncertainty:-     100                  
     Required Time:=     872                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     266                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                           -       -     R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y  F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102541/Y              -       A->Y  R     CLKINVX8      22 33.2    36    24     641    (-,-) 
  drc_bufs102629/Y              -       A->Y  F     CLKINVX6      19 23.6    34    24     665    (-,-) 
  drc_bufs102627/Y              -       A->Y  R     CLKINVX4      22 29.4    56    34     700    (-,-) 
  g100526/Y                     -       B->Y  F     NAND2X8       22 21.1    48    34     733    (-,-) 
  g99881/Y                      -       A->Y  R     CLKINVX4      23 26.3    53    35     768    (-,-) 
  g99880/Y                      -       A->Y  F     CLKINVX2      12 10.7    44    33     801    (-,-) 
  g98813/Y                      -       A->Y  R     NOR2X1         1  0.9    23    22     823    (-,-) 
  g97373/Y                      -       A0->Y F     AOI22X1        1  0.9    36    28     850    (-,-) 
  g97169/Y                      -       C->Y  R     NAND3BX1       1  0.6    18    16     866    (-,-) 
  gen_pipe[1].Pipe_Yo_reg[18]/D -       -     R     DFFX2          1    -     -     0     866    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 10: MET (6 ps) Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[16]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[4].Pipe_Yo_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     252                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102539/Y              -       A->Y   R     CLKINVX8      21 33.2    36    24     641    (-,-) 
  drc_bufs102671/Y              -       A->Y   F     CLKINVX6      17 22.8    34    24     665    (-,-) 
  drc_bufs102668/Y              -       A->Y   R     CLKINVX4      22 29.2    56    34     699    (-,-) 
  g100538/Y                     -       B->Y   F     NAND2X8       27 22.9    51    35     734    (-,-) 
  drc_bufs102701/Y              -       A->Y   R     CLKINVX3       3  8.0    30    23     757    (-,-) 
  drc_bufs102692/Y              -       A->Y   F     CLKINVX3      18 12.3    33    23     780    (-,-) 
  g94760__7410/Y                -       A0N->Y F     AOI2BB2X1      1  0.9    37    42     823    (-,-) 
  g94594__6161/Y                -       B1->Y  R     OAI222X1       1  0.6    58    30     852    (-,-) 
  gen_pipe[4].Pipe_Yo_reg[16]/D -       -      R     DFFX4          1    -     -     0     852    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 11: MET (6 ps) Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[9]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[4].Pipe_Yo_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     252                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                          -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102539/Y             -       A->Y   R     CLKINVX8      21 33.2    36    24     641    (-,-) 
  drc_bufs102671/Y             -       A->Y   F     CLKINVX6      17 22.8    34    24     665    (-,-) 
  drc_bufs102668/Y             -       A->Y   R     CLKINVX4      22 29.2    56    34     699    (-,-) 
  g100538/Y                    -       B->Y   F     NAND2X8       27 22.9    51    35     734    (-,-) 
  drc_bufs102701/Y             -       A->Y   R     CLKINVX3       3  8.0    30    23     757    (-,-) 
  drc_bufs102692/Y             -       A->Y   F     CLKINVX3      18 12.3    33    23     780    (-,-) 
  g96293/Y                     -       A0N->Y F     AOI2BB2X1      1  0.9    36    42     823    (-,-) 
  g95892__6260/Y               -       B1->Y  R     OAI222X1       1  0.6    58    30     852    (-,-) 
  gen_pipe[4].Pipe_Yo_reg[9]/D -       -      R     DFFX4          1    -     -     0     852    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 12: MET (6 ps) Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[12]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[4].Pipe_Xo_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     252                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102539/Y              -       A->Y   R     CLKINVX8      21 33.2    36    24     641    (-,-) 
  drc_bufs102671/Y              -       A->Y   F     CLKINVX6      17 22.8    34    24     665    (-,-) 
  drc_bufs102668/Y              -       A->Y   R     CLKINVX4      22 29.2    56    34     699    (-,-) 
  g100538/Y                     -       B->Y   F     NAND2X8       27 22.9    51    35     734    (-,-) 
  drc_bufs102701/Y              -       A->Y   R     CLKINVX3       3  8.0    30    23     757    (-,-) 
  drc_bufs102700/Y              -       A->Y   F     CLKINVX3      17 12.5    34    23     781    (-,-) 
  g95534__8246/Y                -       A0N->Y F     AOI2BB2X1      1  0.9    36    42     823    (-,-) 
  g95144__1666/Y                -       B1->Y  R     OAI222X1       1  0.6    56    30     852    (-,-) 
  gen_pipe[4].Pipe_Xo_reg[12]/D -       -      R     DFFX4          1    -     -     0     852    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 13: MET (6 ps) Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[10]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[4].Pipe_Xo_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     252                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102539/Y              -       A->Y   R     CLKINVX8      21 33.2    36    24     641    (-,-) 
  drc_bufs102671/Y              -       A->Y   F     CLKINVX6      17 22.8    34    24     665    (-,-) 
  drc_bufs102668/Y              -       A->Y   R     CLKINVX4      22 29.2    56    34     699    (-,-) 
  g100538/Y                     -       B->Y   F     NAND2X8       27 22.9    51    35     734    (-,-) 
  drc_bufs102701/Y              -       A->Y   R     CLKINVX3       3  8.0    30    23     757    (-,-) 
  drc_bufs102700/Y              -       A->Y   F     CLKINVX3      17 12.5    34    23     781    (-,-) 
  g96061/Y                      -       A0N->Y F     AOI2BB2X1      1  0.9    36    42     823    (-,-) 
  g95621__6783/Y                -       B1->Y  R     OAI222X1       1  0.6    56    30     852    (-,-) 
  gen_pipe[4].Pipe_Xo_reg[10]/D -       -      R     DFFX4          1    -     -     0     852    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 14: MET (6 ps) Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[13]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[4].Pipe_Xo_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     252                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102539/Y              -       A->Y   R     CLKINVX8      21 33.2    36    24     641    (-,-) 
  drc_bufs102671/Y              -       A->Y   F     CLKINVX6      17 22.8    34    24     665    (-,-) 
  drc_bufs102668/Y              -       A->Y   R     CLKINVX4      22 29.2    56    34     699    (-,-) 
  g100538/Y                     -       B->Y   F     NAND2X8       27 22.9    51    35     734    (-,-) 
  drc_bufs102701/Y              -       A->Y   R     CLKINVX3       3  8.0    30    23     757    (-,-) 
  drc_bufs102692/Y              -       A->Y   F     CLKINVX3      18 12.3    33    23     780    (-,-) 
  g95281__2883/Y                -       A0N->Y F     AOI2BB2X1      1  0.9    36    42     823    (-,-) 
  g94971__5526/Y                -       B1->Y  R     OAI222X1       1  0.6    58    30     852    (-,-) 
  gen_pipe[4].Pipe_Xo_reg[13]/D -       -      R     DFFX4          1    -     -     0     852    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 15: MET (6 ps) Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[9]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[2].Pipe_Xo_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      35                  
       Uncertainty:-     100                  
     Required Time:=     865                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     259                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                          -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102538/Y             -       A->Y   R     CLKINVX8      20 31.4    35    23     640    (-,-) 
  drc_bufs102685/Y             -       A->Y   F     CLKINVX6      18 22.6    33    24     664    (-,-) 
  drc_bufs102683/Y             -       A->Y   R     CLKINVX4      23 30.6    58    35     699    (-,-) 
  g100530/Y                    -       B->Y   F     NAND2X8       26 20.7    48    34     732    (-,-) 
  g99922/Y                     -       A->Y   R     CLKINVX4       4  6.8    23    19     752    (-,-) 
  g99934/Y                     -       A->Y   F     INVX2         21 16.3    56    34     785    (-,-) 
  g96871/Y                     -       A1N->Y F     AOI2BB2X2      1  1.7    36    53     838    (-,-) 
  g96423/Y                     -       C1->Y  R     OAI222X2       1  0.6    51    20     859    (-,-) 
  gen_pipe[2].Pipe_Xo_reg[9]/D -       -      R     DFFX2          1    -     -     0     859    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 16: MET (6 ps) Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[13]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[4].Pipe_Yo_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     252                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102539/Y              -       A->Y   R     CLKINVX8      21 33.2    36    24     641    (-,-) 
  drc_bufs102671/Y              -       A->Y   F     CLKINVX6      17 22.8    34    24     665    (-,-) 
  drc_bufs102668/Y              -       A->Y   R     CLKINVX4      22 29.2    56    34     699    (-,-) 
  g100538/Y                     -       B->Y   F     NAND2X8       27 22.9    51    35     734    (-,-) 
  drc_bufs102701/Y              -       A->Y   R     CLKINVX3       3  8.0    30    23     757    (-,-) 
  drc_bufs102692/Y              -       A->Y   F     CLKINVX3      18 12.3    33    23     780    (-,-) 
  g95289__6260/Y                -       A0N->Y F     AOI2BB2X1      1  0.9    36    42     823    (-,-) 
  g94975__2802/Y                -       B1->Y  R     OAI222X1       1  0.6    56    30     852    (-,-) 
  gen_pipe[4].Pipe_Yo_reg[13]/D -       -      R     DFFX4          1    -     -     0     852    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 17: MET (6 ps) Setup Check with Pin gen_pipe[4].Pipe_Xo_reg[5]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[4].Pipe_Xo_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     252                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                          -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102539/Y             -       A->Y   R     CLKINVX8      21 33.2    36    24     641    (-,-) 
  drc_bufs102671/Y             -       A->Y   F     CLKINVX6      17 22.8    34    24     665    (-,-) 
  drc_bufs102668/Y             -       A->Y   R     CLKINVX4      22 29.2    56    34     699    (-,-) 
  g100538/Y                    -       B->Y   F     NAND2X8       27 22.9    51    35     734    (-,-) 
  drc_bufs102701/Y             -       A->Y   R     CLKINVX3       3  8.0    30    23     757    (-,-) 
  drc_bufs102692/Y             -       A->Y   F     CLKINVX3      18 12.3    33    23     780    (-,-) 
  g97397/Y                     -       A1N->Y F     AOI2BB2X1      1  0.9    36    42     822    (-,-) 
  g96955/Y                     -       B1->Y  R     OAI222X1       1  0.6    56    30     852    (-,-) 
  gen_pipe[4].Pipe_Xo_reg[5]/D -       -      R     DFFX4          1    -     -     0     852    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 18: MET (6 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[11]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      37                  
       Uncertainty:-     100                  
     Required Time:=     863                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     257                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                           -       -     R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y  F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102541/Y              -       A->Y  R     CLKINVX8      22 33.2    36    24     641    (-,-) 
  drc_bufs102629/Y              -       A->Y  F     CLKINVX6      19 23.6    34    24     665    (-,-) 
  drc_bufs102627/Y              -       A->Y  R     CLKINVX4      22 29.4    56    34     700    (-,-) 
  g100526/Y                     -       B->Y  F     NAND2X8       22 21.1    48    34     733    (-,-) 
  g99881/Y                      -       A->Y  R     CLKINVX4      23 26.3    53    35     768    (-,-) 
  g99880/Y                      -       A->Y  F     CLKINVX2      12 10.7    44    33     801    (-,-) 
  g97721/Y                      -       A->Y  R     NOR2X1         1  0.9    23    22     823    (-,-) 
  g97449/Y                      -       A1->Y F     OAI21X1        1  0.9    26    20     843    (-,-) 
  g97216/Y                      -       C0->Y R     OAI211X1       1  0.7    33    14     857    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[11]/D -       -     R     DFFRX4         1    -     -     0     857    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 19: MET (6 ps) Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[12]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[9].Pipe_Yo_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     100                  
     Required Time:=     859                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     253                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102540/Y              -       A->Y   R     CLKINVX8      22 32.6    36    23     641    (-,-) 
  drc_bufs102601/Y              -       A->Y   F     CLKINVX6      17 23.6    34    24     665    (-,-) 
  drc_bufs102598/Y              -       A->Y   R     CLKINVX4      21 28.4    54    34     698    (-,-) 
  g100536/Y                     -       B->Y   F     NAND2X8       25 27.6    57    38     737    (-,-) 
  g100105/Y                     -       A->Y   R     CLKINVX4       2  5.6    23    20     756    (-,-) 
  g100080/Y                     -       A->Y   F     CLKINVX3      19 16.2    40    26     782    (-,-) 
  g95536__6131/Y                -       A0N->Y F     AOI2BB2X2      1  1.7    36    50     832    (-,-) 
  g95143__2346/Y                -       C1->Y  R     OAI222X2       1  0.6    52    20     853    (-,-) 
  gen_pipe[9].Pipe_Yo_reg[12]/D -       -      R     DFFX4          1    -     -     0     853    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 20: MET (6 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[6]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     100                  
     Required Time:=     867                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     261                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  ena                          -       -     R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y  F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102541/Y             -       A->Y  R     CLKINVX8      22 33.2    36    24     641    (-,-) 
  drc_bufs102629/Y             -       A->Y  F     CLKINVX6      19 23.6    34    24     665    (-,-) 
  drc_bufs102627/Y             -       A->Y  R     CLKINVX4      22 29.4    56    34     700    (-,-) 
  g100526/Y                    -       B->Y  F     NAND2X8       22 21.1    48    34     733    (-,-) 
  g99881/Y                     -       A->Y  R     CLKINVX4      23 26.3    53    35     768    (-,-) 
  g99880/Y                     -       A->Y  F     CLKINVX2      12 10.7    44    33     801    (-,-) 
  g98114/Y                     -       B0->Y R     OAI2BB2X1      1  1.0    42    25     826    (-,-) 
  g97984/Y                     -       B->Y  F     NAND2BX1       1  1.0    24    22     848    (-,-) 
  g97767/Y                     -       C0->Y R     OAI221X1       1  0.6    44    13     861    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[6]/D -       -     R     DFFX2          1    -     -     0     861    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 21: MET (7 ps) Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[9]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[9].Pipe_Yo_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     100                  
     Required Time:=     859                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     253                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                          -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102540/Y             -       A->Y   R     CLKINVX8      22 32.6    36    23     641    (-,-) 
  drc_bufs102601/Y             -       A->Y   F     CLKINVX6      17 23.6    34    24     665    (-,-) 
  drc_bufs102598/Y             -       A->Y   R     CLKINVX4      21 28.4    54    34     698    (-,-) 
  g100536/Y                    -       B->Y   F     NAND2X8       25 27.6    57    38     737    (-,-) 
  g100105/Y                    -       A->Y   R     CLKINVX4       2  5.6    23    20     756    (-,-) 
  g100080/Y                    -       A->Y   F     CLKINVX3      19 16.2    40    26     782    (-,-) 
  g96332/Y                     -       A0N->Y F     AOI2BB2X2      1  1.7    36    50     832    (-,-) 
  g95888__6417/Y               -       C1->Y  R     OAI222X2       1  0.6    51    20     853    (-,-) 
  gen_pipe[9].Pipe_Yo_reg[9]/D -       -      R     DFFX4          1    -     -     0     853    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 22: MET (7 ps) Setup Check with Pin gen_pipe[11].Pipe_Xo_reg[16]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[11].Pipe_Xo_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      29                  
       Uncertainty:-     100                  
     Required Time:=     871                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     264                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                            -       -     R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y               -       A->Y  F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102541/Y               -       A->Y  R     CLKINVX8      22 33.2    36    24     641    (-,-) 
  drc_bufs102629/Y               -       A->Y  F     CLKINVX6      19 23.6    34    24     665    (-,-) 
  drc_bufs102626/Y               -       A->Y  R     CLKINVX4      21 28.5    54    34     699    (-,-) 
  g100535/Y                      -       B->Y  F     NAND2X8        8  8.9    32    25     724    (-,-) 
  g100066/Y                      -       A->Y  R     CLKINVX6       4 10.5    21    16     740    (-,-) 
  g100065/Y                      -       A->Y  F     CLKINVX4      25 20.3    38    24     763    (-,-) 
  g95800__6783/Y                 -       A0->Y R     OAI22X4        5  8.5    55    36     799    (-,-) 
  g95531__2802/Y                 -       A2->Y F     AOI32X1        1  1.0    57    45     844    (-,-) 
  g95378__6417/Y                 -       B0->Y R     OAI21X1        1  0.6    26    21     864    (-,-) 
  gen_pipe[11].Pipe_Xo_reg[16]/D -       -     R     DFFX2          1    -     -     0     864    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 23: MET (7 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[19]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[19]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      28                  
       Uncertainty:-     100                  
     Required Time:=     872                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     266                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                           -       -     R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y  F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102541/Y              -       A->Y  R     CLKINVX8      22 33.2    36    24     641    (-,-) 
  drc_bufs102629/Y              -       A->Y  F     CLKINVX6      19 23.6    34    24     665    (-,-) 
  drc_bufs102627/Y              -       A->Y  R     CLKINVX4      22 29.4    56    34     700    (-,-) 
  g100526/Y                     -       B->Y  F     NAND2X8       22 21.1    48    34     733    (-,-) 
  g99881/Y                      -       A->Y  R     CLKINVX4      23 26.3    53    35     768    (-,-) 
  g99880/Y                      -       A->Y  F     CLKINVX2      12 10.7    44    33     801    (-,-) 
  g99576/Y                      -       B->Y  R     NOR2X1         2  1.9    35    27     828    (-,-) 
  g97178/Y                      -       B0->Y F     OAI21X1        1  1.0    27    24     852    (-,-) 
  g96865/Y                      -       C->Y  R     NAND3X1        1  0.6    16    14     866    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[19]/D -       -     R     DFFX2          1    -     -     0     866    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 24: MET (7 ps) Setup Check with Pin gen_pipe[3].Pipe_Yo_reg[8]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[3].Pipe_Yo_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     251                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                          -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102538/Y             -       A->Y   R     CLKINVX8      20 31.4    35    23     640    (-,-) 
  drc_bufs102685/Y             -       A->Y   F     CLKINVX6      18 22.6    33    24     664    (-,-) 
  drc_bufs102682/Y             -       A->Y   R     CLKINVX4      20 27.6    53    32     696    (-,-) 
  g101344/Y                    -       B->Y   F     NAND2X8       27 23.4    51    35     731    (-,-) 
  g100880/Y                    -       A->Y   R     CLKINVX3       4  8.2    30    24     755    (-,-) 
  g100887/Y                    -       A->Y   F     CLKINVX3      22 13.5    36    25     779    (-,-) 
  g96832/Y                     -       A1N->Y F     AOI2BB2X1      1  0.9    36    43     822    (-,-) 
  g96421/Y                     -       B1->Y  R     OAI222X1       1  0.6    58    30     851    (-,-) 
  gen_pipe[3].Pipe_Yo_reg[8]/D -       -      R     DFFX4          1    -     -     0     851    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 25: MET (7 ps) Setup Check with Pin gen_pipe[14].Pipe_Xo_reg[5]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[14].Pipe_Xo_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      33                  
       Uncertainty:-     100                  
     Required Time:=     867                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     260                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102544/Y              -       A->Y   R     CLKINVX8      21 32.4    36    23     640    (-,-) 
  drc_bufs102615/Y              -       A->Y   F     CLKINVX6      16 23.7    34    24     665    (-,-) 
  drc_bufs102612/Y              -       A->Y   R     CLKINVX4      23 30.6    58    35     700    (-,-) 
  g101337/Y                     -       B->Y   F     NAND2X8       26 30.0    61    41     741    (-,-) 
  g100701/Y                     -       A->Y   R     CLKINVX3       3  5.1    26    22     763    (-,-) 
  g100710/Y                     -       A->Y   F     CLKINVX4      24 21.7    41    26     789    (-,-) 
  g97381/Y                      -       A0N->Y F     AOI2BB2X2      1  1.7    36    50     839    (-,-) 
  g96912/Y                      -       C1->Y  R     OAI222X2       1  0.7    53    21     860    (-,-) 
  gen_pipe[14].Pipe_Xo_reg[5]/D -       -      R     DFFX1          1    -     -     0     860    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 26: MET (7 ps) Setup Check with Pin gen_pipe[11].Pipe_Xo_reg[14]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[11].Pipe_Xo_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      40                  
       Uncertainty:-     100                  
     Required Time:=     860                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     254                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                            -       -     R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y               -       A->Y  F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102541/Y               -       A->Y  R     CLKINVX8      22 33.2    36    24     641    (-,-) 
  drc_bufs102629/Y               -       A->Y  F     CLKINVX6      19 23.6    34    24     665    (-,-) 
  drc_bufs102626/Y               -       A->Y  R     CLKINVX4      21 28.5    54    34     699    (-,-) 
  g100535/Y                      -       B->Y  F     NAND2X8        8  8.9    32    25     724    (-,-) 
  g100066/Y                      -       A->Y  R     CLKINVX6       4 10.5    21    16     740    (-,-) 
  g100040/Y                      -       A->Y  F     CLKINVX4      28 28.5    51    30     770    (-,-) 
  g95810__5115/Y                 -       A0->Y R     OAI22X4        5  5.5    48    34     803    (-,-) 
  g95429__5526/Y                 -       C0->Y F     AOI211X1       1  1.0    36    20     823    (-,-) 
  g95191__8428/Y                 -       A1->Y R     OAI221X1       1  0.6    44    30     854    (-,-) 
  gen_pipe[11].Pipe_Xo_reg[14]/D -       -     R     DFFX4          1    -     -     0     854    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 27: MET (7 ps) Setup Check with Pin gen_pipe[4].Pipe_Yo_reg[7]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[4].Pipe_Yo_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     100                  
     Required Time:=     859                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     252                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                          -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102539/Y             -       A->Y   R     CLKINVX8      21 33.2    36    24     641    (-,-) 
  drc_bufs102671/Y             -       A->Y   F     CLKINVX6      17 22.8    34    24     665    (-,-) 
  drc_bufs102668/Y             -       A->Y   R     CLKINVX4      22 29.2    56    34     699    (-,-) 
  g100538/Y                    -       B->Y   F     NAND2X8       27 22.9    51    35     734    (-,-) 
  drc_bufs102701/Y             -       A->Y   R     CLKINVX3       3  8.0    30    23     757    (-,-) 
  drc_bufs102699/Y             -       A->Y   F     CLKINVX4      25 19.1    37    25     782    (-,-) 
  g96852/Y                     -       A1N->Y F     AOI2BB2X1      1  1.7    45    47     829    (-,-) 
  g96429/Y                     -       C1->Y  R     OAI222X2       1  0.6    53    23     852    (-,-) 
  gen_pipe[4].Pipe_Yo_reg[7]/D -       -      R     DFFX4          1    -     -     0     852    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 28: MET (7 ps) Setup Check with Pin gen_pipe[1].Pipe_Yo_reg[6]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Yo_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      39                  
       Uncertainty:-     100                  
     Required Time:=     861                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     254                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  ena                          -       -     R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y  F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102542/Y             -       A->Y  R     CLKINVX8      24 34.3    37    24     641    (-,-) 
  drc_bufs102657/Y             -       A->Y  F     CLKINVX6      16 20.5    31    23     664    (-,-) 
  drc_bufs102655/Y             -       A->Y  R     CLKINVX4      20 27.9    53    32     697    (-,-) 
  g100525/Y                    -       A->Y  F     NAND2X8       21 28.1    55    38     735    (-,-) 
  g99852/Y                     -       A->Y  R     CLKINVX3      18 19.3    54    36     771    (-,-) 
  g99851/Y                     -       A->Y  F     CLKINVX3      12 11.8    37    28     800    (-,-) 
  g98241/Y                     -       B0->Y R     OAI2BB2X2      1  1.7    40    22     822    (-,-) 
  g97985/Y                     -       B->Y  F     NAND2X2        1  1.7    22    21     843    (-,-) 
  g97776/Y                     -       C0->Y R     OAI221X2       1  0.6    40    12     854    (-,-) 
  gen_pipe[1].Pipe_Yo_reg[6]/D -       -     R     DFFX4          1    -     -     0     854    (-,-) 
#-----------------------------------------------------------------------------------------------------



Path 29: MET (7 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[12]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      36                  
       Uncertainty:-     100                  
     Required Time:=     864                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     257                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                           -       -     R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y  F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102541/Y              -       A->Y  R     CLKINVX8      22 33.2    36    24     641    (-,-) 
  drc_bufs102629/Y              -       A->Y  F     CLKINVX6      19 23.6    34    24     665    (-,-) 
  drc_bufs102627/Y              -       A->Y  R     CLKINVX4      22 29.4    56    34     700    (-,-) 
  g100526/Y                     -       B->Y  F     NAND2X8       22 21.1    48    34     733    (-,-) 
  g99881/Y                      -       A->Y  R     CLKINVX4      23 26.3    53    35     768    (-,-) 
  g99880/Y                      -       A->Y  F     CLKINVX2      12 10.7    44    33     801    (-,-) 
  g97997/Y                      -       A->Y  R     NOR2X1         1  0.7    20    21     822    (-,-) 
  g97930/Y                      -       B->Y  F     NOR2XL         1  1.0    18    14     835    (-,-) 
  g97446/Y                      -       A1->Y R     OAI211X1       1  0.6    32    22     857    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[12]/D -       -     R     DFFX4          1    -     -     0     857    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 30: MET (7 ps) Setup Check with Pin gen_pipe[3].Pipe_Xo_reg[7]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[3].Pipe_Xo_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      42                  
       Uncertainty:-     100                  
     Required Time:=     858                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     251                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                          -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102538/Y             -       A->Y   R     CLKINVX8      20 31.4    35    23     640    (-,-) 
  drc_bufs102685/Y             -       A->Y   F     CLKINVX6      18 22.6    33    24     664    (-,-) 
  drc_bufs102682/Y             -       A->Y   R     CLKINVX4      20 27.6    53    32     696    (-,-) 
  g101344/Y                    -       B->Y   F     NAND2X8       27 23.4    51    35     731    (-,-) 
  g100880/Y                    -       A->Y   R     CLKINVX3       4  8.2    30    24     755    (-,-) 
  g100887/Y                    -       A->Y   F     CLKINVX3      22 13.5    36    25     779    (-,-) 
  g96850/Y                     -       A1N->Y F     AOI2BB2X1      1  0.9    36    43     822    (-,-) 
  g96367/Y                     -       B1->Y  R     OAI222X1       1  0.6    56    30     851    (-,-) 
  gen_pipe[3].Pipe_Xo_reg[7]/D -       -      R     DFFX4          1    -     -     0     851    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 31: MET (7 ps) Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[14]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[2].Pipe_Xo_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      38                  
       Uncertainty:-     100                  
     Required Time:=     862                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     255                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102538/Y              -       A->Y   R     CLKINVX8      20 31.4    35    23     640    (-,-) 
  drc_bufs102685/Y              -       A->Y   F     CLKINVX6      18 22.6    33    24     664    (-,-) 
  drc_bufs102683/Y              -       A->Y   R     CLKINVX4      23 30.6    58    35     699    (-,-) 
  g100530/Y                     -       B->Y   F     NAND2X8       26 20.7    48    34     732    (-,-) 
  g99922/Y                      -       A->Y   R     CLKINVX4       4  6.8    23    19     752    (-,-) 
  g99934/Y                      -       A->Y   F     INVX2         21 16.3    56    34     785    (-,-) 
  g95526__8428/Y                -       A0N->Y F     AOI2BB2X1      1  1.0    37    47     832    (-,-) 
  g95106__8428/Y                -       C1->Y  R     OAI222X1       1  0.6    58    23     855    (-,-) 
  gen_pipe[2].Pipe_Xo_reg[14]/D -       -      R     DFFX2          1    -     -     0     855    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 32: MET (7 ps) Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[12]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[2].Pipe_Yo_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      38                  
       Uncertainty:-     100                  
     Required Time:=     862                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     255                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102538/Y              -       A->Y   R     CLKINVX8      20 31.4    35    23     640    (-,-) 
  drc_bufs102685/Y              -       A->Y   F     CLKINVX6      18 22.6    33    24     664    (-,-) 
  drc_bufs102683/Y              -       A->Y   R     CLKINVX4      23 30.6    58    35     699    (-,-) 
  g100530/Y                     -       B->Y   F     NAND2X8       26 20.7    48    34     732    (-,-) 
  g99922/Y                      -       A->Y   R     CLKINVX4       4  6.8    23    19     752    (-,-) 
  g99934/Y                      -       A->Y   F     INVX2         21 16.3    56    34     785    (-,-) 
  g96051/Y                      -       A0N->Y F     AOI2BB2X1      1  1.0    38    47     832    (-,-) 
  g95626__5122/Y                -       C1->Y  R     OAI222X1       1  0.6    58    24     855    (-,-) 
  gen_pipe[2].Pipe_Yo_reg[12]/D -       -      R     DFFX2          1    -     -     0     855    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 33: MET (7 ps) Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[16]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[2].Pipe_Xo_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      38                  
       Uncertainty:-     100                  
     Required Time:=     862                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     255                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102538/Y              -       A->Y   R     CLKINVX8      20 31.4    35    23     640    (-,-) 
  drc_bufs102685/Y              -       A->Y   F     CLKINVX6      18 22.6    33    24     664    (-,-) 
  drc_bufs102683/Y              -       A->Y   R     CLKINVX4      23 30.6    58    35     699    (-,-) 
  g100530/Y                     -       B->Y   F     NAND2X8       26 20.7    48    34     732    (-,-) 
  g99922/Y                      -       A->Y   R     CLKINVX4       4  6.8    23    19     752    (-,-) 
  g99934/Y                      -       A->Y   F     INVX2         21 16.3    56    34     785    (-,-) 
  g95056__4733/Y                -       A0N->Y F     AOI2BB2X1      1  1.0    37    47     832    (-,-) 
  g94824__1617/Y                -       C1->Y  R     OAI222X1       1  0.6    58    23     855    (-,-) 
  gen_pipe[2].Pipe_Xo_reg[16]/D -       -      R     DFFX2          1    -     -     0     855    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 34: MET (7 ps) Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[15]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[2].Pipe_Xo_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      38                  
       Uncertainty:-     100                  
     Required Time:=     862                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     255                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102538/Y              -       A->Y   R     CLKINVX8      20 31.4    35    23     640    (-,-) 
  drc_bufs102685/Y              -       A->Y   F     CLKINVX6      18 22.6    33    24     664    (-,-) 
  drc_bufs102683/Y              -       A->Y   R     CLKINVX4      23 30.6    58    35     699    (-,-) 
  g100530/Y                     -       B->Y   F     NAND2X8       26 20.7    48    34     732    (-,-) 
  g99922/Y                      -       A->Y   R     CLKINVX4       4  6.8    23    19     752    (-,-) 
  g99934/Y                      -       A->Y   F     INVX2         21 16.3    56    34     785    (-,-) 
  g95276__7482/Y                -       A0N->Y F     AOI2BB2X1      1  1.0    37    47     832    (-,-) 
  g94969__4319/Y                -       C1->Y  R     OAI222X1       1  0.6    58    23     855    (-,-) 
  gen_pipe[2].Pipe_Xo_reg[15]/D -       -      R     DFFX2          1    -     -     0     855    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 35: MET (7 ps) Setup Check with Pin gen_pipe[2].Pipe_Xo_reg[13]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[2].Pipe_Xo_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      38                  
       Uncertainty:-     100                  
     Required Time:=     862                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     255                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102538/Y              -       A->Y   R     CLKINVX8      20 31.4    35    23     640    (-,-) 
  drc_bufs102685/Y              -       A->Y   F     CLKINVX6      18 22.6    33    24     664    (-,-) 
  drc_bufs102683/Y              -       A->Y   R     CLKINVX4      23 30.6    58    35     699    (-,-) 
  g100530/Y                     -       B->Y   F     NAND2X8       26 20.7    48    34     732    (-,-) 
  g99922/Y                      -       A->Y   R     CLKINVX4       4  6.8    23    19     752    (-,-) 
  g99934/Y                      -       A->Y   F     INVX2         21 16.3    56    34     785    (-,-) 
  g95778__7098/Y                -       A0N->Y F     AOI2BB2X1      1  1.0    37    47     832    (-,-) 
  g95331__2398/Y                -       C1->Y  R     OAI222X1       1  0.6    58    23     855    (-,-) 
  gen_pipe[2].Pipe_Xo_reg[13]/D -       -      R     DFFX2          1    -     -     0     855    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 36: MET (7 ps) Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[15]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[2].Pipe_Yo_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      38                  
       Uncertainty:-     100                  
     Required Time:=     862                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     255                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102538/Y              -       A->Y   R     CLKINVX8      20 31.4    35    23     640    (-,-) 
  drc_bufs102685/Y              -       A->Y   F     CLKINVX6      18 22.6    33    24     664    (-,-) 
  drc_bufs102683/Y              -       A->Y   R     CLKINVX4      23 30.6    58    35     699    (-,-) 
  g100530/Y                     -       B->Y   F     NAND2X8       26 20.7    48    34     732    (-,-) 
  g99922/Y                      -       A->Y   R     CLKINVX4       4  6.8    23    19     752    (-,-) 
  g99934/Y                      -       A->Y   F     INVX2         21 16.3    56    34     785    (-,-) 
  g95290__4319/Y                -       A0N->Y F     AOI2BB2X1      1  1.0    37    47     832    (-,-) 
  g94976__1705/Y                -       C1->Y  R     OAI222X1       1  0.6    58    23     855    (-,-) 
  gen_pipe[2].Pipe_Yo_reg[15]/D -       -      R     DFFX2          1    -     -     0     855    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 37: MET (7 ps) Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[13]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[9].Pipe_Yo_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      34                  
       Uncertainty:-     100                  
     Required Time:=     866                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     259                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102540/Y              -       A->Y   R     CLKINVX8      22 32.6    36    23     641    (-,-) 
  drc_bufs102601/Y              -       A->Y   F     CLKINVX6      17 23.6    34    24     665    (-,-) 
  drc_bufs102598/Y              -       A->Y   R     CLKINVX4      21 28.4    54    34     698    (-,-) 
  g100536/Y                     -       B->Y   F     NAND2X8       25 27.6    57    38     737    (-,-) 
  g100105/Y                     -       A->Y   R     CLKINVX4       2  5.6    23    20     756    (-,-) 
  g100080/Y                     -       A->Y   F     CLKINVX3      19 16.2    40    26     782    (-,-) 
  g95283__1666/Y                -       A0N->Y F     AOI2BB2X2      1  1.7    36    50     832    (-,-) 
  g94972__6783/Y                -       B1->Y  R     OAI222X2       1  0.8    55    27     859    (-,-) 
  gen_pipe[9].Pipe_Yo_reg[13]/D -       -      R     DFFHQX8        1    -     -     0     859    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 38: MET (7 ps) Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[9]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[9].Pipe_Xo_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      38                  
       Uncertainty:-     100                  
     Required Time:=     862                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     255                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                          -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102540/Y             -       A->Y   R     CLKINVX8      22 32.6    36    23     641    (-,-) 
  drc_bufs102601/Y             -       A->Y   F     CLKINVX6      17 23.6    34    24     665    (-,-) 
  drc_bufs102598/Y             -       A->Y   R     CLKINVX4      21 28.4    54    34     698    (-,-) 
  g100536/Y                    -       B->Y   F     NAND2X8       25 27.6    57    38     737    (-,-) 
  g100105/Y                    -       A->Y   R     CLKINVX4       2  5.6    23    20     756    (-,-) 
  g100080/Y                    -       A->Y   F     CLKINVX3      19 16.2    40    26     782    (-,-) 
  g96331/Y                     -       A0N->Y F     AOI2BB2X1      1  0.9    36    44     826    (-,-) 
  g95886__1666/Y               -       B1->Y  R     OAI222X1       1  0.6    58    30     855    (-,-) 
  gen_pipe[9].Pipe_Xo_reg[9]/D -       -      R     DFFX2          1    -     -     0     855    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 39: MET (8 ps) Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[16]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[9].Pipe_Yo_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     100                  
     Required Time:=     859                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     252                  
             Slack:=       8                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102540/Y              -       A->Y   R     CLKINVX8      22 32.6    36    23     641    (-,-) 
  drc_bufs102601/Y              -       A->Y   F     CLKINVX6      17 23.6    34    24     665    (-,-) 
  drc_bufs102598/Y              -       A->Y   R     CLKINVX4      21 28.4    54    34     698    (-,-) 
  g100536/Y                     -       B->Y   F     NAND2X8       25 27.6    57    38     737    (-,-) 
  g100105/Y                     -       A->Y   R     CLKINVX4       2  5.6    23    20     756    (-,-) 
  g100104/Y                     -       A->Y   F     CLKINVX4      25 21.0    39    25     781    (-,-) 
  g95171__2883/Y                -       A0N->Y F     AOI2BB2X2      1  1.7    36    50     831    (-,-) 
  g94895__9315/Y                -       C1->Y  R     OAI222X2       1  0.6    53    20     852    (-,-) 
  gen_pipe[9].Pipe_Yo_reg[16]/D -       -      R     DFFX4          1    -     -     0     852    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 40: MET (8 ps) Setup Check with Pin gen_pipe[9].Pipe_Yo_reg[11]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[9].Pipe_Yo_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     100                  
     Required Time:=     859                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     252                  
             Slack:=       8                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102540/Y              -       A->Y   R     CLKINVX8      22 32.6    36    23     641    (-,-) 
  drc_bufs102601/Y              -       A->Y   F     CLKINVX6      17 23.6    34    24     665    (-,-) 
  drc_bufs102598/Y              -       A->Y   R     CLKINVX4      21 28.4    54    34     698    (-,-) 
  g100536/Y                     -       B->Y   F     NAND2X8       25 27.6    57    38     737    (-,-) 
  g100105/Y                     -       A->Y   R     CLKINVX4       2  5.6    23    20     756    (-,-) 
  g100104/Y                     -       A->Y   F     CLKINVX4      25 21.0    39    25     781    (-,-) 
  g95786__9945/Y                -       A0N->Y F     AOI2BB2X2      1  1.7    36    50     831    (-,-) 
  g95371__6161/Y                -       C1->Y  R     OAI222X2       1  0.6    52    20     852    (-,-) 
  gen_pipe[9].Pipe_Yo_reg[11]/D -       -      R     DFFX4          1    -     -     0     852    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 41: MET (8 ps) Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[8]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[9].Pipe_Xo_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     100                  
     Required Time:=     859                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     252                  
             Slack:=       8                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                          -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102540/Y             -       A->Y   R     CLKINVX8      22 32.6    36    23     641    (-,-) 
  drc_bufs102601/Y             -       A->Y   F     CLKINVX6      17 23.6    34    24     665    (-,-) 
  drc_bufs102598/Y             -       A->Y   R     CLKINVX4      21 28.4    54    34     698    (-,-) 
  g100536/Y                    -       B->Y   F     NAND2X8       25 27.6    57    38     737    (-,-) 
  g100105/Y                    -       A->Y   R     CLKINVX4       2  5.6    23    20     756    (-,-) 
  g100104/Y                    -       A->Y   F     CLKINVX4      25 21.0    39    25     781    (-,-) 
  g96606/Y                     -       A0N->Y F     AOI2BB2X2      1  1.7    36    50     831    (-,-) 
  g96148/Y                     -       C1->Y  R     OAI222X2       1  0.6    53    20     852    (-,-) 
  gen_pipe[9].Pipe_Xo_reg[8]/D -       -      R     DFFX4          1    -     -     0     852    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 42: MET (8 ps) Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[17]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[2].Pipe_Yo_reg[17]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      37                  
       Uncertainty:-     100                  
     Required Time:=     863                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     255                  
             Slack:=       8                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102538/Y              -       A->Y   R     CLKINVX8      20 31.4    35    23     640    (-,-) 
  drc_bufs102685/Y              -       A->Y   F     CLKINVX6      18 22.6    33    24     664    (-,-) 
  drc_bufs102683/Y              -       A->Y   R     CLKINVX4      23 30.6    58    35     699    (-,-) 
  g100530/Y                     -       B->Y   F     NAND2X8       26 20.7    48    34     732    (-,-) 
  g99922/Y                      -       A->Y   R     CLKINVX4       4  6.8    23    19     752    (-,-) 
  g99934/Y                      -       A->Y   F     INVX2         21 16.3    56    34     785    (-,-) 
  g94910__6783/Y                -       A0N->Y F     AOI2BB2X1      1  1.0    37    47     832    (-,-) 
  g94704__5477/Y                -       C1->Y  R     OAI222X1       1  0.6    57    23     855    (-,-) 
  gen_pipe[2].Pipe_Yo_reg[17]/D -       -      R     DFFX2          1    -     -     0     855    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 43: MET (8 ps) Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[16]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[2].Pipe_Yo_reg[16]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      37                  
       Uncertainty:-     100                  
     Required Time:=     863                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     255                  
             Slack:=       8                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102538/Y              -       A->Y   R     CLKINVX8      20 31.4    35    23     640    (-,-) 
  drc_bufs102685/Y              -       A->Y   F     CLKINVX6      18 22.6    33    24     664    (-,-) 
  drc_bufs102683/Y              -       A->Y   R     CLKINVX4      23 30.6    58    35     699    (-,-) 
  g100530/Y                     -       B->Y   F     NAND2X8       26 20.7    48    34     732    (-,-) 
  g99922/Y                      -       A->Y   R     CLKINVX4       4  6.8    23    19     752    (-,-) 
  g99934/Y                      -       A->Y   F     INVX2         21 16.3    56    34     785    (-,-) 
  g95085__7482/Y                -       A0N->Y F     AOI2BB2X1      1  1.0    37    47     832    (-,-) 
  g94829__7098/Y                -       C1->Y  R     OAI222X1       1  0.6    57    23     855    (-,-) 
  gen_pipe[2].Pipe_Yo_reg[16]/D -       -      R     DFFX2          1    -     -     0     855    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 44: MET (8 ps) Setup Check with Pin gen_pipe[11].Pipe_Xo_reg[13]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[11].Pipe_Xo_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     100                  
     Required Time:=     859                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     252                  
             Slack:=       8                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                            -       -     R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y               -       A->Y  F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102541/Y               -       A->Y  R     CLKINVX8      22 33.2    36    24     641    (-,-) 
  drc_bufs102629/Y               -       A->Y  F     CLKINVX6      19 23.6    34    24     665    (-,-) 
  drc_bufs102626/Y               -       A->Y  R     CLKINVX4      21 28.5    54    34     699    (-,-) 
  g100535/Y                      -       B->Y  F     NAND2X8        8  8.9    32    25     724    (-,-) 
  g100066/Y                      -       A->Y  R     CLKINVX6       4 10.5    21    16     740    (-,-) 
  g100065/Y                      -       A->Y  F     CLKINVX4      25 20.3    38    24     763    (-,-) 
  g95800__6783/Y                 -       A0->Y R     OAI22X4        5  8.5    55    36     799    (-,-) 
  g95579__2883/Y                 -       B->Y  F     NAND2X2        1  1.6    24    24     823    (-,-) 
  g95285__6417/Y                 -       A1->Y R     OAI222X2       1  0.6    51    29     852    (-,-) 
  gen_pipe[11].Pipe_Xo_reg[13]/D -       -     R     DFFX4          1    -     -     0     852    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 45: MET (8 ps) Setup Check with Pin gen_pipe[9].Pipe_Xo_reg[10]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[9].Pipe_Xo_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     100                  
     Required Time:=     859                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     252                  
             Slack:=       8                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-------------------------------------------------------------------------------------------------------
#         Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  ena                           -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102540/Y              -       A->Y   R     CLKINVX8      22 32.6    36    23     641    (-,-) 
  drc_bufs102601/Y              -       A->Y   F     CLKINVX6      17 23.6    34    24     665    (-,-) 
  drc_bufs102598/Y              -       A->Y   R     CLKINVX4      21 28.4    54    34     698    (-,-) 
  g100536/Y                     -       B->Y   F     NAND2X8       25 27.6    57    38     737    (-,-) 
  g100105/Y                     -       A->Y   R     CLKINVX4       2  5.6    23    20     756    (-,-) 
  g100104/Y                     -       A->Y   F     CLKINVX4      25 21.0    39    25     781    (-,-) 
  g96066/Y                      -       A0N->Y F     AOI2BB2X2      1  1.7    36    50     831    (-,-) 
  g95619__8428/Y                -       C1->Y  R     OAI222X2       1  0.6    52    20     852    (-,-) 
  gen_pipe[9].Pipe_Xo_reg[10]/D -       -      R     DFFX4          1    -     -     0     852    (-,-) 
#-------------------------------------------------------------------------------------------------------



Path 46: MET (8 ps) Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[9]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[2].Pipe_Yo_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     100                  
     Required Time:=     859                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     251                  
             Slack:=       8                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                          -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102538/Y             -       A->Y   R     CLKINVX8      20 31.4    35    23     640    (-,-) 
  drc_bufs102685/Y             -       A->Y   F     CLKINVX6      18 22.6    33    24     664    (-,-) 
  drc_bufs102683/Y             -       A->Y   R     CLKINVX4      23 30.6    58    35     699    (-,-) 
  g100530/Y                    -       B->Y   F     NAND2X8       26 20.7    48    34     732    (-,-) 
  g99922/Y                     -       A->Y   R     CLKINVX4       4  6.8    23    19     752    (-,-) 
  g99933/Y                     -       A->Y   F     CLKINVX2      15 10.2    37    24     776    (-,-) 
  g96856/Y                     -       A1N->Y F     AOI2BB2X2      1  1.7    36    49     825    (-,-) 
  g96428/Y                     -       B1->Y  R     OAI222X2       1  0.6    53    26     851    (-,-) 
  gen_pipe[2].Pipe_Yo_reg[9]/D -       -      R     DFFX4          1    -     -     0     851    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 47: MET (8 ps) Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[5]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[2].Pipe_Yo_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     100                  
     Required Time:=     859                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     251                  
             Slack:=       8                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                          -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102538/Y             -       A->Y   R     CLKINVX8      20 31.4    35    23     640    (-,-) 
  drc_bufs102685/Y             -       A->Y   F     CLKINVX6      18 22.6    33    24     664    (-,-) 
  drc_bufs102683/Y             -       A->Y   R     CLKINVX4      23 30.6    58    35     699    (-,-) 
  g100530/Y                    -       B->Y   F     NAND2X8       26 20.7    48    34     732    (-,-) 
  g99922/Y                     -       A->Y   R     CLKINVX4       4  6.8    23    19     752    (-,-) 
  g99933/Y                     -       A->Y   F     CLKINVX2      15 10.2    37    24     776    (-,-) 
  g97950/Y                     -       A1N->Y F     AOI2BB2X2      1  1.7    36    49     825    (-,-) 
  g97494/Y                     -       B1->Y  R     OAI222X2       1  0.6    54    26     851    (-,-) 
  gen_pipe[2].Pipe_Yo_reg[5]/D -       -      R     DFFX4          1    -     -     0     851    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 48: MET (8 ps) Setup Check with Pin gen_pipe[2].Pipe_Yo_reg[4]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[2].Pipe_Yo_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      41                  
       Uncertainty:-     100                  
     Required Time:=     859                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     251                  
             Slack:=       8                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                          -       -      R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y   F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102538/Y             -       A->Y   R     CLKINVX8      20 31.4    35    23     640    (-,-) 
  drc_bufs102685/Y             -       A->Y   F     CLKINVX6      18 22.6    33    24     664    (-,-) 
  drc_bufs102683/Y             -       A->Y   R     CLKINVX4      23 30.6    58    35     699    (-,-) 
  g100530/Y                    -       B->Y   F     NAND2X8       26 20.7    48    34     732    (-,-) 
  g99922/Y                     -       A->Y   R     CLKINVX4       4  6.8    23    19     752    (-,-) 
  g99933/Y                     -       A->Y   F     CLKINVX2      15 10.2    37    24     776    (-,-) 
  g98235/Y                     -       A1N->Y F     AOI2BB2X2      1  1.7    36    49     825    (-,-) 
  g97772/Y                     -       B1->Y  R     OAI222X2       1  0.6    53    26     851    (-,-) 
  gen_pipe[2].Pipe_Yo_reg[4]/D -       -      R     DFFX4          1    -     -     0     851    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 49: MET (8 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[10]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      36                  
       Uncertainty:-     100                  
     Required Time:=     864                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     257                  
             Slack:=       8                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------
  ena                           -       -     R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y              -       A->Y  F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102541/Y              -       A->Y  R     CLKINVX8      22 33.2    36    24     641    (-,-) 
  drc_bufs102629/Y              -       A->Y  F     CLKINVX6      19 23.6    34    24     665    (-,-) 
  drc_bufs102627/Y              -       A->Y  R     CLKINVX4      22 29.4    56    34     700    (-,-) 
  g100526/Y                     -       B->Y  F     NAND2X8       22 21.1    48    34     733    (-,-) 
  g99881/Y                      -       A->Y  R     CLKINVX4      23 26.3    53    35     768    (-,-) 
  g99880/Y                      -       A->Y  F     CLKINVX2      12 10.7    44    33     801    (-,-) 
  g97989/Y                      -       A->Y  R     NOR2X1         1  0.9    23    22     823    (-,-) 
  g97719/Y                      -       A1->Y F     OAI21X1        1  0.9    26    20     843    (-,-) 
  g97453/Y                      -       C0->Y R     OAI211X1       1  0.6    32    14     857    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[10]/D -       -     R     DFFX4          1    -     -     0     857    (-,-) 
#------------------------------------------------------------------------------------------------------



Path 50: MET (8 ps) Setup Check with Pin gen_pipe[1].Pipe_Xo_reg[7]/CK->D
          Group: I2C
     Startpoint: (R) ena
          Clock: (R) VCLK
       Endpoint: (R) gen_pipe[1].Pipe_Xo_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      36                  
       Uncertainty:-     100                  
     Required Time:=     864                  
      Launch Clock:-       0                  
       Input Delay:-     600                  
         Data Path:-     257                  
             Slack:=       8                  

Exceptions/Constraints:
  input_delay             600             test.sdc_line_17 

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  ena                          -       -     R     (arrival)      3 17.2     0     0     600    (-,-) 
  drc_bufs102545/Y             -       A->Y  F     CLKINVX16     25 71.7    33    17     617    (-,-) 
  drc_bufs102541/Y             -       A->Y  R     CLKINVX8      22 33.2    36    24     641    (-,-) 
  drc_bufs102629/Y             -       A->Y  F     CLKINVX6      19 23.6    34    24     665    (-,-) 
  drc_bufs102627/Y             -       A->Y  R     CLKINVX4      22 29.4    56    34     700    (-,-) 
  g100526/Y                    -       B->Y  F     NAND2X8       22 21.1    48    34     733    (-,-) 
  g99881/Y                     -       A->Y  R     CLKINVX4      23 26.3    53    35     768    (-,-) 
  g99880/Y                     -       A->Y  F     CLKINVX2      12 10.7    44    33     801    (-,-) 
  g97987/Y                     -       A->Y  R     NOR2X1         1  0.9    23    22     823    (-,-) 
  g97723/Y                     -       A1->Y F     OAI21X1        1  0.9    26    20     843    (-,-) 
  g97462/Y                     -       C0->Y R     OAI211X1       1  0.6    32    14     857    (-,-) 
  gen_pipe[1].Pipe_Xo_reg[7]/D -       -     R     DFFX4          1    -     -     0     857    (-,-) 
#-----------------------------------------------------------------------------------------------------

