Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Oct  7 13:53:46 2024
| Host         : Winferior running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_top_timing_summary_routed.rpt -pb processor_top_timing_summary_routed.pb -rpx processor_top_timing_summary_routed.rpx -warn_on_violation
| Design       : processor_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  59          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.321        0.000                      0                  984        0.167        0.000                      0                  984        4.500        0.000                       0                   360  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.321        0.000                      0                  856        0.167        0.000                      0                  856        4.500        0.000                       0                   360  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      5.555        0.000                      0                  128        0.881        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/nzp_reg/data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.643ns  (logic 3.043ns (31.557%)  route 6.600ns (68.443%))
  Logic Levels:           12  (CARRY4=2 LUT3=3 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.551     5.059    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X54Y83         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518     5.577 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          0.938     6.514    slc3/cpu/cpu_control/FSM_sequential_state_reg[1]_0[1]
    SLICE_X51Y84         LUT5 (Prop_lut5_I3_O)        0.124     6.638 r  slc3/cpu/cpu_control/addr_out_carry__1_i_19/O
                         net (fo=3, routed)           0.706     7.345    slc3/cpu/ir_reg/sr1mux
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.124     7.469 r  slc3/cpu/ir_reg/addr_out_carry__1_i_18/O
                         net (fo=32, routed)          0.900     8.369    slc3/cpu/regfile/ret_sr1_mux[1]
    SLICE_X49Y89         LUT6 (Prop_lut6_I3_O)        0.124     8.493 r  slc3/cpu/regfile/i__carry__1_i_10/O
                         net (fo=4, routed)           0.982     9.475    slc3/cpu/regfile/registers_reg[1][8]_0
    SLICE_X53Y87         LUT3 (Prop_lut3_I2_O)        0.152     9.627 r  slc3/cpu/regfile/addr_out_carry__1_i_12/O
                         net (fo=3, routed)           0.323     9.950    slc3/cpu/pc_reg/sr1_out[8]
    SLICE_X53Y88         LUT3 (Prop_lut3_I2_O)        0.326    10.276 r  slc3/cpu/pc_reg/addr_out_carry__1_i_3/O
                         net (fo=1, routed)           0.480    10.756    slc3/cpu/ret_addr1[8]
    SLICE_X54Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.306 r  slc3/cpu/addr_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.306    slc3/cpu/addr_out_carry__1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.629 r  slc3/cpu/addr_out_carry__2/O[1]
                         net (fo=2, routed)           0.469    12.097    slc3/cpu/cpu_control/data3[13]
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.306    12.403 r  slc3/cpu/cpu_control/data_q[13]_i_3/O
                         net (fo=1, routed)           0.415    12.818    slc3/cpu/cpu_control/data_q[13]_i_3_n_0
    SLICE_X52Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.942 r  slc3/cpu/cpu_control/data_q[13]_i_1__1/O
                         net (fo=13, routed)          0.819    13.761    slc3/cpu/cpu_control/data_q_reg[13]
    SLICE_X57Y89         LUT4 (Prop_lut4_I2_O)        0.124    13.885 f  slc3/cpu/cpu_control/data_q[2]_i_7/O
                         net (fo=1, routed)           0.154    14.039    slc3/cpu/cpu_control/data_q[2]_i_7_n_0
    SLICE_X57Y89         LUT4 (Prop_lut4_I3_O)        0.124    14.163 f  slc3/cpu/cpu_control/data_q[2]_i_2/O
                         net (fo=3, routed)           0.415    14.578    slc3/cpu/nzp_reg/nzp[0]
    SLICE_X57Y88         LUT4 (Prop_lut4_I0_O)        0.124    14.702 r  slc3/cpu/nzp_reg/data_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.702    slc3/cpu/nzp_reg/data_q[0]_i_1_n_0
    SLICE_X57Y88         FDRE                                         r  slc3/cpu/nzp_reg/data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.440    14.769    slc3/cpu/nzp_reg/clk_IBUF_BUFG
    SLICE_X57Y88         FDRE                                         r  slc3/cpu/nzp_reg/data_q_reg[0]/C
                         clock pessimism              0.257    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X57Y88         FDRE (Setup_fdre_C_D)        0.032    15.022    slc3/cpu/nzp_reg/data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -14.702    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/nzp_reg/data_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.643ns  (logic 3.043ns (31.557%)  route 6.600ns (68.443%))
  Logic Levels:           12  (CARRY4=2 LUT3=4 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.551     5.059    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X54Y83         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518     5.577 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          0.938     6.514    slc3/cpu/cpu_control/FSM_sequential_state_reg[1]_0[1]
    SLICE_X51Y84         LUT5 (Prop_lut5_I3_O)        0.124     6.638 r  slc3/cpu/cpu_control/addr_out_carry__1_i_19/O
                         net (fo=3, routed)           0.706     7.345    slc3/cpu/ir_reg/sr1mux
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.124     7.469 r  slc3/cpu/ir_reg/addr_out_carry__1_i_18/O
                         net (fo=32, routed)          0.900     8.369    slc3/cpu/regfile/ret_sr1_mux[1]
    SLICE_X49Y89         LUT6 (Prop_lut6_I3_O)        0.124     8.493 r  slc3/cpu/regfile/i__carry__1_i_10/O
                         net (fo=4, routed)           0.982     9.475    slc3/cpu/regfile/registers_reg[1][8]_0
    SLICE_X53Y87         LUT3 (Prop_lut3_I2_O)        0.152     9.627 r  slc3/cpu/regfile/addr_out_carry__1_i_12/O
                         net (fo=3, routed)           0.323     9.950    slc3/cpu/pc_reg/sr1_out[8]
    SLICE_X53Y88         LUT3 (Prop_lut3_I2_O)        0.326    10.276 r  slc3/cpu/pc_reg/addr_out_carry__1_i_3/O
                         net (fo=1, routed)           0.480    10.756    slc3/cpu/ret_addr1[8]
    SLICE_X54Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.306 r  slc3/cpu/addr_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.306    slc3/cpu/addr_out_carry__1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.629 f  slc3/cpu/addr_out_carry__2/O[1]
                         net (fo=2, routed)           0.469    12.097    slc3/cpu/cpu_control/data3[13]
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.306    12.403 f  slc3/cpu/cpu_control/data_q[13]_i_3/O
                         net (fo=1, routed)           0.415    12.818    slc3/cpu/cpu_control/data_q[13]_i_3_n_0
    SLICE_X52Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.942 f  slc3/cpu/cpu_control/data_q[13]_i_1__1/O
                         net (fo=13, routed)          0.819    13.761    slc3/cpu/cpu_control/data_q_reg[13]
    SLICE_X57Y89         LUT4 (Prop_lut4_I2_O)        0.124    13.885 r  slc3/cpu/cpu_control/data_q[2]_i_7/O
                         net (fo=1, routed)           0.154    14.039    slc3/cpu/cpu_control/data_q[2]_i_7_n_0
    SLICE_X57Y89         LUT4 (Prop_lut4_I3_O)        0.124    14.163 r  slc3/cpu/cpu_control/data_q[2]_i_2/O
                         net (fo=3, routed)           0.415    14.578    slc3/cpu/nzp_reg/nzp[0]
    SLICE_X57Y90         LUT3 (Prop_lut3_I0_O)        0.124    14.702 r  slc3/cpu/nzp_reg/data_q[1]_i_1/O
                         net (fo=1, routed)           0.000    14.702    slc3/cpu/nzp_reg/data_q[1]_i_1_n_0
    SLICE_X57Y90         FDRE                                         r  slc3/cpu/nzp_reg/data_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.441    14.770    slc3/cpu/nzp_reg/clk_IBUF_BUFG
    SLICE_X57Y90         FDRE                                         r  slc3/cpu/nzp_reg/data_q_reg[1]/C
                         clock pessimism              0.257    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X57Y90         FDRE (Setup_fdre_C_D)        0.032    15.023    slc3/cpu/nzp_reg/data_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -14.702    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/nzp_reg/data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.636ns  (logic 3.036ns (31.508%)  route 6.600ns (68.492%))
  Logic Levels:           12  (CARRY4=2 LUT3=3 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.551     5.059    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X54Y83         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518     5.577 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          0.938     6.514    slc3/cpu/cpu_control/FSM_sequential_state_reg[1]_0[1]
    SLICE_X51Y84         LUT5 (Prop_lut5_I3_O)        0.124     6.638 r  slc3/cpu/cpu_control/addr_out_carry__1_i_19/O
                         net (fo=3, routed)           0.706     7.345    slc3/cpu/ir_reg/sr1mux
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.124     7.469 r  slc3/cpu/ir_reg/addr_out_carry__1_i_18/O
                         net (fo=32, routed)          0.900     8.369    slc3/cpu/regfile/ret_sr1_mux[1]
    SLICE_X49Y89         LUT6 (Prop_lut6_I3_O)        0.124     8.493 r  slc3/cpu/regfile/i__carry__1_i_10/O
                         net (fo=4, routed)           0.982     9.475    slc3/cpu/regfile/registers_reg[1][8]_0
    SLICE_X53Y87         LUT3 (Prop_lut3_I2_O)        0.152     9.627 r  slc3/cpu/regfile/addr_out_carry__1_i_12/O
                         net (fo=3, routed)           0.323     9.950    slc3/cpu/pc_reg/sr1_out[8]
    SLICE_X53Y88         LUT3 (Prop_lut3_I2_O)        0.326    10.276 r  slc3/cpu/pc_reg/addr_out_carry__1_i_3/O
                         net (fo=1, routed)           0.480    10.756    slc3/cpu/ret_addr1[8]
    SLICE_X54Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.306 r  slc3/cpu/addr_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.306    slc3/cpu/addr_out_carry__1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.629 r  slc3/cpu/addr_out_carry__2/O[1]
                         net (fo=2, routed)           0.469    12.097    slc3/cpu/cpu_control/data3[13]
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.306    12.403 r  slc3/cpu/cpu_control/data_q[13]_i_3/O
                         net (fo=1, routed)           0.415    12.818    slc3/cpu/cpu_control/data_q[13]_i_3_n_0
    SLICE_X52Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.942 r  slc3/cpu/cpu_control/data_q[13]_i_1__1/O
                         net (fo=13, routed)          0.819    13.761    slc3/cpu/cpu_control/data_q_reg[13]
    SLICE_X57Y89         LUT4 (Prop_lut4_I2_O)        0.124    13.885 f  slc3/cpu/cpu_control/data_q[2]_i_7/O
                         net (fo=1, routed)           0.154    14.039    slc3/cpu/cpu_control/data_q[2]_i_7_n_0
    SLICE_X57Y89         LUT4 (Prop_lut4_I3_O)        0.124    14.163 f  slc3/cpu/cpu_control/data_q[2]_i_2/O
                         net (fo=3, routed)           0.415    14.578    slc3/cpu/nzp_reg/nzp[0]
    SLICE_X57Y88         LUT4 (Prop_lut4_I1_O)        0.117    14.695 r  slc3/cpu/nzp_reg/data_q[2]_i_1/O
                         net (fo=1, routed)           0.000    14.695    slc3/cpu/nzp_reg/data_q[2]_i_1_n_0
    SLICE_X57Y88         FDRE                                         r  slc3/cpu/nzp_reg/data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.440    14.769    slc3/cpu/nzp_reg/clk_IBUF_BUFG
    SLICE_X57Y88         FDRE                                         r  slc3/cpu/nzp_reg/data_q_reg[2]/C
                         clock pessimism              0.257    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X57Y88         FDRE (Setup_fdre_C_D)        0.075    15.065    slc3/cpu/nzp_reg/data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -14.695    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mar_reg/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 2.671ns (29.936%)  route 6.251ns (70.064%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.551     5.059    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X54Y83         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518     5.577 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          0.938     6.514    slc3/cpu/cpu_control/FSM_sequential_state_reg[1]_0[1]
    SLICE_X51Y84         LUT5 (Prop_lut5_I3_O)        0.124     6.638 r  slc3/cpu/cpu_control/addr_out_carry__1_i_19/O
                         net (fo=3, routed)           0.706     7.345    slc3/cpu/ir_reg/sr1mux
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.124     7.469 r  slc3/cpu/ir_reg/addr_out_carry__1_i_18/O
                         net (fo=32, routed)          0.900     8.369    slc3/cpu/regfile/ret_sr1_mux[1]
    SLICE_X49Y89         LUT6 (Prop_lut6_I3_O)        0.124     8.493 r  slc3/cpu/regfile/i__carry__1_i_10/O
                         net (fo=4, routed)           0.982     9.475    slc3/cpu/regfile/registers_reg[1][8]_0
    SLICE_X53Y87         LUT3 (Prop_lut3_I2_O)        0.152     9.627 r  slc3/cpu/regfile/addr_out_carry__1_i_12/O
                         net (fo=3, routed)           0.323     9.950    slc3/cpu/pc_reg/sr1_out[8]
    SLICE_X53Y88         LUT3 (Prop_lut3_I2_O)        0.326    10.276 r  slc3/cpu/pc_reg/addr_out_carry__1_i_3/O
                         net (fo=1, routed)           0.480    10.756    slc3/cpu/ret_addr1[8]
    SLICE_X54Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.306 r  slc3/cpu/addr_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.306    slc3/cpu/addr_out_carry__1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.629 r  slc3/cpu/addr_out_carry__2/O[1]
                         net (fo=2, routed)           0.469    12.097    slc3/cpu/cpu_control/data3[13]
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.306    12.403 r  slc3/cpu/cpu_control/data_q[13]_i_3/O
                         net (fo=1, routed)           0.415    12.818    slc3/cpu/cpu_control/data_q[13]_i_3_n_0
    SLICE_X52Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.942 r  slc3/cpu/cpu_control/data_q[13]_i_1__1/O
                         net (fo=13, routed)          1.039    13.981    slc3/cpu/mar_reg/D[13]
    SLICE_X56Y84         FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.437    14.766    slc3/cpu/mar_reg/clk_IBUF_BUFG
    SLICE_X56Y84         FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[13]/C
                         clock pessimism              0.257    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X56Y84         FDRE (Setup_fdre_C_D)       -0.024    14.963    slc3/cpu/mar_reg/data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -13.981    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ir_reg/data_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.839ns  (logic 2.627ns (29.720%)  route 6.212ns (70.280%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.551     5.059    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X54Y83         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518     5.577 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          0.938     6.514    slc3/cpu/cpu_control/FSM_sequential_state_reg[1]_0[1]
    SLICE_X51Y84         LUT5 (Prop_lut5_I3_O)        0.124     6.638 r  slc3/cpu/cpu_control/addr_out_carry__1_i_19/O
                         net (fo=3, routed)           0.706     7.345    slc3/cpu/ir_reg/sr1mux
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.124     7.469 r  slc3/cpu/ir_reg/addr_out_carry__1_i_18/O
                         net (fo=32, routed)          0.900     8.369    slc3/cpu/regfile/ret_sr1_mux[1]
    SLICE_X49Y89         LUT6 (Prop_lut6_I3_O)        0.124     8.493 r  slc3/cpu/regfile/i__carry__1_i_10/O
                         net (fo=4, routed)           0.982     9.475    slc3/cpu/regfile/registers_reg[1][8]_0
    SLICE_X53Y87         LUT3 (Prop_lut3_I2_O)        0.152     9.627 r  slc3/cpu/regfile/addr_out_carry__1_i_12/O
                         net (fo=3, routed)           0.830    10.457    slc3/cpu/regfile/sr1_out[8]
    SLICE_X52Y88         LUT2 (Prop_lut2_I0_O)        0.326    10.783 r  slc3/cpu/regfile/i__carry__1_i_8/O
                         net (fo=1, routed)           0.000    10.783    slc3/cpu/alu/data_q[8]_i_5_0[0]
    SLICE_X52Y88         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.296 r  slc3/cpu/alu/ret_alu0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.296    slc3/cpu/alu/ret_alu0_inferred__1/i__carry__1_n_0
    SLICE_X52Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.611 r  slc3/cpu/alu/ret_alu0_inferred__1/i__carry__2/O[3]
                         net (fo=1, routed)           0.288    11.899    slc3/cpu/cpu_control/ret_alu01_in[15]
    SLICE_X51Y89         LUT6 (Prop_lut6_I1_O)        0.307    12.206 r  slc3/cpu/cpu_control/data_q[15]_i_6/O
                         net (fo=1, routed)           0.615    12.821    slc3/cpu/cpu_control/data_q[15]_i_6_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I3_O)        0.124    12.945 r  slc3/cpu/cpu_control/data_q[15]_i_2__1/O
                         net (fo=15, routed)          0.953    13.898    slc3/cpu/ir_reg/D[15]
    SLICE_X55Y85         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.437    14.766    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X55Y85         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[15]/C
                         clock pessimism              0.271    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X55Y85         FDRE (Setup_fdre_C_D)       -0.075    14.926    slc3/cpu/ir_reg/data_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.926    
                         arrival time                         -13.898    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ir_reg/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 2.671ns (30.487%)  route 6.090ns (69.513%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.551     5.059    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X54Y83         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518     5.577 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          0.938     6.514    slc3/cpu/cpu_control/FSM_sequential_state_reg[1]_0[1]
    SLICE_X51Y84         LUT5 (Prop_lut5_I3_O)        0.124     6.638 r  slc3/cpu/cpu_control/addr_out_carry__1_i_19/O
                         net (fo=3, routed)           0.706     7.345    slc3/cpu/ir_reg/sr1mux
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.124     7.469 r  slc3/cpu/ir_reg/addr_out_carry__1_i_18/O
                         net (fo=32, routed)          0.900     8.369    slc3/cpu/regfile/ret_sr1_mux[1]
    SLICE_X49Y89         LUT6 (Prop_lut6_I3_O)        0.124     8.493 r  slc3/cpu/regfile/i__carry__1_i_10/O
                         net (fo=4, routed)           0.982     9.475    slc3/cpu/regfile/registers_reg[1][8]_0
    SLICE_X53Y87         LUT3 (Prop_lut3_I2_O)        0.152     9.627 r  slc3/cpu/regfile/addr_out_carry__1_i_12/O
                         net (fo=3, routed)           0.323     9.950    slc3/cpu/pc_reg/sr1_out[8]
    SLICE_X53Y88         LUT3 (Prop_lut3_I2_O)        0.326    10.276 r  slc3/cpu/pc_reg/addr_out_carry__1_i_3/O
                         net (fo=1, routed)           0.480    10.756    slc3/cpu/ret_addr1[8]
    SLICE_X54Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.306 r  slc3/cpu/addr_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.306    slc3/cpu/addr_out_carry__1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.629 r  slc3/cpu/addr_out_carry__2/O[1]
                         net (fo=2, routed)           0.469    12.097    slc3/cpu/cpu_control/data3[13]
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.306    12.403 r  slc3/cpu/cpu_control/data_q[13]_i_3/O
                         net (fo=1, routed)           0.415    12.818    slc3/cpu/cpu_control/data_q[13]_i_3_n_0
    SLICE_X52Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.942 r  slc3/cpu/cpu_control/data_q[13]_i_1__1/O
                         net (fo=13, routed)          0.878    13.820    slc3/cpu/ir_reg/D[13]
    SLICE_X53Y85         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.437    14.766    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X53Y85         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[13]/C
                         clock pessimism              0.257    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X53Y85         FDRE (Setup_fdre_C_D)       -0.081    14.906    slc3/cpu/ir_reg/data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.906    
                         arrival time                         -13.820    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/ir_reg/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.767ns  (logic 2.582ns (29.451%)  route 6.185ns (70.549%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.551     5.059    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X54Y83         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518     5.577 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          0.938     6.514    slc3/cpu/cpu_control/FSM_sequential_state_reg[1]_0[1]
    SLICE_X51Y84         LUT5 (Prop_lut5_I3_O)        0.124     6.638 r  slc3/cpu/cpu_control/addr_out_carry__1_i_19/O
                         net (fo=3, routed)           0.706     7.345    slc3/cpu/ir_reg/sr1mux
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.124     7.469 r  slc3/cpu/ir_reg/addr_out_carry__1_i_18/O
                         net (fo=32, routed)          0.900     8.369    slc3/cpu/regfile/ret_sr1_mux[1]
    SLICE_X49Y89         LUT6 (Prop_lut6_I3_O)        0.124     8.493 r  slc3/cpu/regfile/i__carry__1_i_10/O
                         net (fo=4, routed)           0.982     9.475    slc3/cpu/regfile/registers_reg[1][8]_0
    SLICE_X53Y87         LUT3 (Prop_lut3_I2_O)        0.152     9.627 r  slc3/cpu/regfile/addr_out_carry__1_i_12/O
                         net (fo=3, routed)           0.323     9.950    slc3/cpu/pc_reg/sr1_out[8]
    SLICE_X53Y88         LUT3 (Prop_lut3_I2_O)        0.326    10.276 r  slc3/cpu/pc_reg/addr_out_carry__1_i_3/O
                         net (fo=1, routed)           0.480    10.756    slc3/cpu/ret_addr1[8]
    SLICE_X54Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.306 r  slc3/cpu/addr_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.306    slc3/cpu/addr_out_carry__1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.545 r  slc3/cpu/addr_out_carry__2/O[2]
                         net (fo=2, routed)           0.456    12.001    slc3/cpu/cpu_control/data3[14]
    SLICE_X55Y90         LUT4 (Prop_lut4_I2_O)        0.301    12.302 r  slc3/cpu/cpu_control/data_q[14]_i_3/O
                         net (fo=1, routed)           0.423    12.725    slc3/cpu/cpu_control/data_q[14]_i_3_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.849 r  slc3/cpu/cpu_control/data_q[14]_i_1__1/O
                         net (fo=13, routed)          0.977    13.826    slc3/cpu/ir_reg/D[14]
    SLICE_X55Y85         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.437    14.766    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X55Y85         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[14]/C
                         clock pessimism              0.271    15.037    
                         clock uncertainty           -0.035    15.001    
    SLICE_X55Y85         FDRE (Setup_fdre_C_D)       -0.072    14.929    slc3/cpu/ir_reg/data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -13.826    
  -------------------------------------------------------------------
                         slack                                  1.104    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mdr_reg/data_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.920ns  (logic 2.795ns (31.333%)  route 6.125ns (68.667%))
  Logic Levels:           10  (CARRY4=2 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.551     5.059    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X54Y83         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518     5.577 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          0.938     6.514    slc3/cpu/cpu_control/FSM_sequential_state_reg[1]_0[1]
    SLICE_X51Y84         LUT5 (Prop_lut5_I3_O)        0.124     6.638 r  slc3/cpu/cpu_control/addr_out_carry__1_i_19/O
                         net (fo=3, routed)           0.706     7.345    slc3/cpu/ir_reg/sr1mux
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.124     7.469 r  slc3/cpu/ir_reg/addr_out_carry__1_i_18/O
                         net (fo=32, routed)          0.900     8.369    slc3/cpu/regfile/ret_sr1_mux[1]
    SLICE_X49Y89         LUT6 (Prop_lut6_I3_O)        0.124     8.493 r  slc3/cpu/regfile/i__carry__1_i_10/O
                         net (fo=4, routed)           0.982     9.475    slc3/cpu/regfile/registers_reg[1][8]_0
    SLICE_X53Y87         LUT3 (Prop_lut3_I2_O)        0.152     9.627 r  slc3/cpu/regfile/addr_out_carry__1_i_12/O
                         net (fo=3, routed)           0.323     9.950    slc3/cpu/pc_reg/sr1_out[8]
    SLICE_X53Y88         LUT3 (Prop_lut3_I2_O)        0.326    10.276 r  slc3/cpu/pc_reg/addr_out_carry__1_i_3/O
                         net (fo=1, routed)           0.480    10.756    slc3/cpu/ret_addr1[8]
    SLICE_X54Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.306 r  slc3/cpu/addr_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.306    slc3/cpu/addr_out_carry__1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.629 r  slc3/cpu/addr_out_carry__2/O[1]
                         net (fo=2, routed)           0.469    12.097    slc3/cpu/cpu_control/data3[13]
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.306    12.403 r  slc3/cpu/cpu_control/data_q[13]_i_3/O
                         net (fo=1, routed)           0.415    12.818    slc3/cpu/cpu_control/data_q[13]_i_3_n_0
    SLICE_X52Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.942 r  slc3/cpu/cpu_control/data_q[13]_i_1__1/O
                         net (fo=13, routed)          0.913    13.855    slc3/cpu/cpu_control/data_q_reg[13]
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.979 r  slc3/cpu/cpu_control/data_q[13]_i_1__0/O
                         net (fo=1, routed)           0.000    13.979    slc3/cpu/mdr_reg/D[13]
    SLICE_X58Y88         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.505    14.834    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[13]/C
                         clock pessimism              0.257    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X58Y88         FDRE (Setup_fdre_C_D)        0.031    15.086    slc3/cpu/mdr_reg/data_q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -13.979    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mdr_reg/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.898ns  (logic 2.680ns (30.120%)  route 6.218ns (69.880%))
  Logic Levels:           10  (CARRY4=2 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.551     5.059    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X54Y83         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518     5.577 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          0.938     6.514    slc3/cpu/cpu_control/FSM_sequential_state_reg[1]_0[1]
    SLICE_X51Y84         LUT5 (Prop_lut5_I3_O)        0.124     6.638 r  slc3/cpu/cpu_control/addr_out_carry__1_i_19/O
                         net (fo=3, routed)           0.706     7.345    slc3/cpu/ir_reg/sr1mux
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.124     7.469 r  slc3/cpu/ir_reg/addr_out_carry__1_i_18/O
                         net (fo=32, routed)          0.900     8.369    slc3/cpu/regfile/ret_sr1_mux[1]
    SLICE_X49Y89         LUT6 (Prop_lut6_I3_O)        0.124     8.493 r  slc3/cpu/regfile/i__carry__1_i_10/O
                         net (fo=4, routed)           0.982     9.475    slc3/cpu/regfile/registers_reg[1][8]_0
    SLICE_X53Y87         LUT3 (Prop_lut3_I2_O)        0.152     9.627 r  slc3/cpu/regfile/addr_out_carry__1_i_12/O
                         net (fo=3, routed)           0.323     9.950    slc3/cpu/pc_reg/sr1_out[8]
    SLICE_X53Y88         LUT3 (Prop_lut3_I2_O)        0.326    10.276 r  slc3/cpu/pc_reg/addr_out_carry__1_i_3/O
                         net (fo=1, routed)           0.480    10.756    slc3/cpu/ret_addr1[8]
    SLICE_X54Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.306 r  slc3/cpu/addr_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.306    slc3/cpu/addr_out_carry__1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.525 r  slc3/cpu/addr_out_carry__2/O[0]
                         net (fo=2, routed)           0.333    11.858    slc3/cpu/cpu_control/data3[12]
    SLICE_X54Y91         LUT4 (Prop_lut4_I2_O)        0.295    12.153 r  slc3/cpu/cpu_control/data_q[12]_i_3/O
                         net (fo=1, routed)           0.544    12.697    slc3/cpu/cpu_control/data_q[12]_i_3_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.821 r  slc3/cpu/cpu_control/data_q[12]_i_1__1/O
                         net (fo=13, routed)          1.012    13.833    slc3/cpu/cpu_control/data_q_reg[12]
    SLICE_X58Y88         LUT6 (Prop_lut6_I0_O)        0.124    13.957 r  slc3/cpu/cpu_control/data_q[12]_i_1__0/O
                         net (fo=1, routed)           0.000    13.957    slc3/cpu/mdr_reg/D[12]
    SLICE_X58Y88         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.505    14.834    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[12]/C
                         clock pessimism              0.257    15.091    
                         clock uncertainty           -0.035    15.055    
    SLICE_X58Y88         FDRE (Setup_fdre_C_D)        0.031    15.086    slc3/cpu/mdr_reg/data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -13.957    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mar_reg/data_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 2.582ns (29.731%)  route 6.102ns (70.269%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.551     5.059    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X54Y83         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.518     5.577 r  slc3/cpu/cpu_control/FSM_sequential_state_reg[1]/Q
                         net (fo=59, routed)          0.938     6.514    slc3/cpu/cpu_control/FSM_sequential_state_reg[1]_0[1]
    SLICE_X51Y84         LUT5 (Prop_lut5_I3_O)        0.124     6.638 r  slc3/cpu/cpu_control/addr_out_carry__1_i_19/O
                         net (fo=3, routed)           0.706     7.345    slc3/cpu/ir_reg/sr1mux
    SLICE_X51Y85         LUT3 (Prop_lut3_I1_O)        0.124     7.469 r  slc3/cpu/ir_reg/addr_out_carry__1_i_18/O
                         net (fo=32, routed)          0.900     8.369    slc3/cpu/regfile/ret_sr1_mux[1]
    SLICE_X49Y89         LUT6 (Prop_lut6_I3_O)        0.124     8.493 r  slc3/cpu/regfile/i__carry__1_i_10/O
                         net (fo=4, routed)           0.982     9.475    slc3/cpu/regfile/registers_reg[1][8]_0
    SLICE_X53Y87         LUT3 (Prop_lut3_I2_O)        0.152     9.627 r  slc3/cpu/regfile/addr_out_carry__1_i_12/O
                         net (fo=3, routed)           0.323     9.950    slc3/cpu/pc_reg/sr1_out[8]
    SLICE_X53Y88         LUT3 (Prop_lut3_I2_O)        0.326    10.276 r  slc3/cpu/pc_reg/addr_out_carry__1_i_3/O
                         net (fo=1, routed)           0.480    10.756    slc3/cpu/ret_addr1[8]
    SLICE_X54Y88         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    11.306 r  slc3/cpu/addr_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.306    slc3/cpu/addr_out_carry__1_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.545 r  slc3/cpu/addr_out_carry__2/O[2]
                         net (fo=2, routed)           0.456    12.001    slc3/cpu/cpu_control/data3[14]
    SLICE_X55Y90         LUT4 (Prop_lut4_I2_O)        0.301    12.302 r  slc3/cpu/cpu_control/data_q[14]_i_3/O
                         net (fo=1, routed)           0.423    12.725    slc3/cpu/cpu_control/data_q[14]_i_3_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I1_O)        0.124    12.849 r  slc3/cpu/cpu_control/data_q[14]_i_1__1/O
                         net (fo=13, routed)          0.895    13.743    slc3/cpu/mar_reg/D[14]
    SLICE_X56Y84         FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.437    14.766    slc3/cpu/mar_reg/clk_IBUF_BUFG
    SLICE_X56Y84         FDRE                                         r  slc3/cpu/mar_reg/data_q_reg[14]/C
                         clock pessimism              0.257    15.023    
                         clock uncertainty           -0.035    14.987    
    SLICE_X56Y84         FDRE (Setup_fdre_C_D)       -0.045    14.942    slc3/cpu/mar_reg/data_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.942    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  1.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.886%)  route 0.332ns (64.114%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.562     1.430    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141     1.571 r  slc3/cpu/mdr_reg/data_q_reg[4]/Q
                         net (fo=3, routed)           0.146     1.717    mem_subsystem/init_ram/sram0[4]
    SLICE_X57Y84         LUT4 (Prop_lut4_I3_O)        0.045     1.762 r  mem_subsystem/init_ram/sram0_i_24/O
                         net (fo=1, routed)           0.186     1.949    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB18_X2Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.870     1.984    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y33         RAMB18E1                                     r  mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.486    
    RAMB18_X2Y33         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.782    mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 slc3/cpu/ir_reg/data_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.834%)  route 0.166ns (47.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.560     1.428    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X55Y85         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  slc3/cpu/ir_reg/data_q_reg[14]/Q
                         net (fo=14, routed)          0.166     1.735    slc3/cpu/ir_reg/Q[14]
    SLICE_X52Y85         LUT6 (Prop_lut6_I2_O)        0.045     1.780 r  slc3/cpu/ir_reg/FSM_sequential_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.780    slc3/cpu/cpu_control/FSM_sequential_state_reg[4]_1[0]
    SLICE_X52Y85         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.829     1.943    slc3/cpu/cpu_control/clk_IBUF_BUFG
    SLICE_X52Y85         FDRE                                         r  slc3/cpu/cpu_control/FSM_sequential_state_reg[3]/C
                         clock pessimism             -0.479     1.464    
    SLICE_X52Y85         FDRE (Hold_fdre_C_D)         0.121     1.585    slc3/cpu/cpu_control/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sw_sync[12]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[12]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.590     1.458    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X59Y88         FDRE                                         r  sw_sync[12]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  sw_sync[12]/ff_reg/Q
                         net (fo=1, routed)           0.104     1.704    sw_sync[12]/ff_reg_n_0
    SLICE_X59Y88         FDRE                                         r  sw_sync[12]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.860     1.973    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X59Y88         FDRE                                         r  sw_sync[12]/q_reg/C
                         clock pessimism             -0.515     1.458    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.047     1.505    sw_sync[12]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/io_bridge/hex_display_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.798%)  route 0.142ns (50.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.590     1.458    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  slc3/cpu/mdr_reg/data_q_reg[11]/Q
                         net (fo=3, routed)           0.142     1.742    slc3/io_bridge/Q[11]
    SLICE_X59Y87         FDRE                                         r  slc3/io_bridge/hex_display_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.858     1.971    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  slc3/io_bridge/hex_display_reg[11]/C
                         clock pessimism             -0.499     1.472    
    SLICE_X59Y87         FDRE (Hold_fdre_C_D)         0.066     1.538    slc3/io_bridge/hex_display_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 button_sync[2]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.585     1.453    button_sync[2]/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  button_sync[2]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.128     1.581 r  button_sync[2]/ff2_reg/Q
                         net (fo=2, routed)           0.069     1.650    button_sync[2]/ff2
    SLICE_X61Y81         LUT4 (Prop_lut4_I2_O)        0.099     1.749 r  button_sync[2]/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.749    button_sync[2]/q_i_1__1_n_0
    SLICE_X61Y81         FDRE                                         r  button_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.853     1.966    button_sync[2]/clk_IBUF_BUFG
    SLICE_X61Y81         FDRE                                         r  button_sync[2]/q_reg/C
                         clock pessimism             -0.513     1.453    
    SLICE_X61Y81         FDRE (Hold_fdre_C_D)         0.091     1.544    button_sync[2]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 button_sync[1]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.584     1.452    button_sync[1]/clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  button_sync[1]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y80         FDRE (Prop_fdre_C_Q)         0.128     1.580 r  button_sync[1]/ff2_reg/Q
                         net (fo=2, routed)           0.076     1.657    button_sync[1]/ff2
    SLICE_X58Y80         LUT4 (Prop_lut4_I2_O)        0.099     1.756 r  button_sync[1]/q_i_1/O
                         net (fo=1, routed)           0.000     1.756    button_sync[1]/q_i_1_n_0
    SLICE_X58Y80         FDRE                                         r  button_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.851     1.965    button_sync[1]/clk_IBUF_BUFG
    SLICE_X58Y80         FDRE                                         r  button_sync[1]/q_reg/C
                         clock pessimism             -0.513     1.452    
    SLICE_X58Y80         FDRE (Hold_fdre_C_D)         0.091     1.543    button_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 sw_sync[12]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/mdr_reg/data_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.590     1.458    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X59Y88         FDRE                                         r  sw_sync[12]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  sw_sync[12]/q_reg/Q
                         net (fo=1, routed)           0.137     1.736    slc3/cpu/cpu_control/data0[12]
    SLICE_X58Y88         LUT6 (Prop_lut6_I4_O)        0.045     1.781 r  slc3/cpu/cpu_control/data_q[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.781    slc3/cpu/mdr_reg/D[12]
    SLICE_X58Y88         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.860     1.973    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[12]/C
                         clock pessimism             -0.502     1.471    
    SLICE_X58Y88         FDRE (Hold_fdre_C_D)         0.092     1.563    slc3/cpu/mdr_reg/data_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 sw_sync[14]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[14]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.590     1.458    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X59Y88         FDRE                                         r  sw_sync[14]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.128     1.586 r  sw_sync[14]/ff_reg/Q
                         net (fo=1, routed)           0.119     1.706    sw_sync[14]/ff_reg_n_0
    SLICE_X59Y88         FDRE                                         r  sw_sync[14]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.860     1.973    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X59Y88         FDRE                                         r  sw_sync[14]/q_reg/C
                         clock pessimism             -0.515     1.458    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.017     1.475    sw_sync[14]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.475    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 slc3/cpu/mdr_reg/data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/io_bridge/hex_display_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.351%)  route 0.170ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.590     1.458    slc3/cpu/mdr_reg/clk_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  slc3/cpu/mdr_reg/data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y88         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  slc3/cpu/mdr_reg/data_q_reg[15]/Q
                         net (fo=3, routed)           0.170     1.769    slc3/io_bridge/Q[15]
    SLICE_X60Y87         FDRE                                         r  slc3/io_bridge/hex_display_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.858     1.971    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  slc3/io_bridge/hex_display_reg[15]/C
                         clock pessimism             -0.499     1.472    
    SLICE_X60Y87         FDRE (Hold_fdre_C_D)         0.063     1.535    slc3/io_bridge/hex_display_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 sw_sync[0]/ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sw_sync[0]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.583     1.451    sw_sync[0]/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  sw_sync[0]/ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.141     1.592 r  sw_sync[0]/ff_reg/Q
                         net (fo=1, routed)           0.172     1.764    sw_sync[0]/ff_reg_n_0
    SLICE_X62Y77         FDRE                                         r  sw_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.850     1.964    sw_sync[0]/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  sw_sync[0]/q_reg/C
                         clock pessimism             -0.513     1.451    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.070     1.521    sw_sync[0]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y32   mem_subsystem/init_ram/address_reg_rep/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y33   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y33   mem_subsystem/sram0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y73   button_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y75   button_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y75   button_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y76   button_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y76   button_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y76   button_sync[0]/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y73   button_sync[0]/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y73   button_sync[0]/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y75   button_sync[0]/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y75   button_sync[0]/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y75   button_sync[0]/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y75   button_sync[0]/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y76   button_sync[0]/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y76   button_sync[0]/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y76   button_sync[0]/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y76   button_sync[0]/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y73   button_sync[0]/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y73   button_sync[0]/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y75   button_sync[0]/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y75   button_sync[0]/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y75   button_sync[0]/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y75   button_sync[0]/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y76   button_sync[0]/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y76   button_sync[0]/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y76   button_sync[0]/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y76   button_sync[0]/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.881ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/registers_reg[6][4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.456ns (11.660%)  route 3.455ns (88.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.608     5.116    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.456     5.572 f  button_sync[0]/q_reg/Q
                         net (fo=295, routed)         3.455     9.027    slc3/cpu/regfile/registers_reg[0][0]_0
    SLICE_X48Y86         FDCE                                         f  slc3/cpu/regfile/registers_reg[6][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.436    14.765    slc3/cpu/regfile/clk_IBUF_BUFG
    SLICE_X48Y86         FDCE                                         r  slc3/cpu/regfile/registers_reg[6][4]/C
                         clock pessimism              0.257    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X48Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.581    slc3/cpu/regfile/registers_reg[6][4]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.555ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/registers_reg[6][5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.456ns (11.660%)  route 3.455ns (88.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.608     5.116    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.456     5.572 f  button_sync[0]/q_reg/Q
                         net (fo=295, routed)         3.455     9.027    slc3/cpu/regfile/registers_reg[0][0]_0
    SLICE_X48Y86         FDCE                                         f  slc3/cpu/regfile/registers_reg[6][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.436    14.765    slc3/cpu/regfile/clk_IBUF_BUFG
    SLICE_X48Y86         FDCE                                         r  slc3/cpu/regfile/registers_reg[6][5]/C
                         clock pessimism              0.257    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X48Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.581    slc3/cpu/regfile/registers_reg[6][5]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  5.555    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/registers_reg[0][4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.456ns (11.673%)  route 3.450ns (88.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.608     5.116    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.456     5.572 f  button_sync[0]/q_reg/Q
                         net (fo=295, routed)         3.450     9.022    slc3/cpu/regfile/registers_reg[0][0]_0
    SLICE_X49Y86         FDCE                                         f  slc3/cpu/regfile/registers_reg[0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.436    14.765    slc3/cpu/regfile/clk_IBUF_BUFG
    SLICE_X49Y86         FDCE                                         r  slc3/cpu/regfile/registers_reg[0][4]/C
                         clock pessimism              0.257    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X49Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.581    slc3/cpu/regfile/registers_reg[0][4]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/registers_reg[0][5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 0.456ns (11.673%)  route 3.450ns (88.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 14.765 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.608     5.116    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.456     5.572 f  button_sync[0]/q_reg/Q
                         net (fo=295, routed)         3.450     9.022    slc3/cpu/regfile/registers_reg[0][0]_0
    SLICE_X49Y86         FDCE                                         f  slc3/cpu/regfile/registers_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.436    14.765    slc3/cpu/regfile/clk_IBUF_BUFG
    SLICE_X49Y86         FDCE                                         r  slc3/cpu/regfile/registers_reg[0][5]/C
                         clock pessimism              0.257    15.022    
                         clock uncertainty           -0.035    14.986    
    SLICE_X49Y86         FDCE (Recov_fdce_C_CLR)     -0.405    14.581    slc3/cpu/regfile/registers_reg[0][5]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                          -9.022    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/registers_reg[4][3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.456ns (12.304%)  route 3.250ns (87.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.608     5.116    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.456     5.572 f  button_sync[0]/q_reg/Q
                         net (fo=295, routed)         3.250     8.822    slc3/cpu/regfile/registers_reg[0][0]_0
    SLICE_X51Y87         FDCE                                         f  slc3/cpu/regfile/registers_reg[4][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.438    14.767    slc3/cpu/regfile/clk_IBUF_BUFG
    SLICE_X51Y87         FDCE                                         r  slc3/cpu/regfile/registers_reg[4][3]/C
                         clock pessimism              0.257    15.024    
                         clock uncertainty           -0.035    14.988    
    SLICE_X51Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.583    slc3/cpu/regfile/registers_reg[4][3]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/registers_reg[4][6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.456ns (12.304%)  route 3.250ns (87.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.608     5.116    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.456     5.572 f  button_sync[0]/q_reg/Q
                         net (fo=295, routed)         3.250     8.822    slc3/cpu/regfile/registers_reg[0][0]_0
    SLICE_X51Y87         FDCE                                         f  slc3/cpu/regfile/registers_reg[4][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.438    14.767    slc3/cpu/regfile/clk_IBUF_BUFG
    SLICE_X51Y87         FDCE                                         r  slc3/cpu/regfile/registers_reg[4][6]/C
                         clock pessimism              0.257    15.024    
                         clock uncertainty           -0.035    14.988    
    SLICE_X51Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.583    slc3/cpu/regfile/registers_reg[4][6]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/registers_reg[4][7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.456ns (12.304%)  route 3.250ns (87.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.608     5.116    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.456     5.572 f  button_sync[0]/q_reg/Q
                         net (fo=295, routed)         3.250     8.822    slc3/cpu/regfile/registers_reg[0][0]_0
    SLICE_X51Y87         FDCE                                         f  slc3/cpu/regfile/registers_reg[4][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.438    14.767    slc3/cpu/regfile/clk_IBUF_BUFG
    SLICE_X51Y87         FDCE                                         r  slc3/cpu/regfile/registers_reg[4][7]/C
                         clock pessimism              0.257    15.024    
                         clock uncertainty           -0.035    14.988    
    SLICE_X51Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.583    slc3/cpu/regfile/registers_reg[4][7]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/registers_reg[4][8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.456ns (12.304%)  route 3.250ns (87.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.608     5.116    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.456     5.572 f  button_sync[0]/q_reg/Q
                         net (fo=295, routed)         3.250     8.822    slc3/cpu/regfile/registers_reg[0][0]_0
    SLICE_X51Y87         FDCE                                         f  slc3/cpu/regfile/registers_reg[4][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.438    14.767    slc3/cpu/regfile/clk_IBUF_BUFG
    SLICE_X51Y87         FDCE                                         r  slc3/cpu/regfile/registers_reg[4][8]/C
                         clock pessimism              0.257    15.024    
                         clock uncertainty           -0.035    14.988    
    SLICE_X51Y87         FDCE (Recov_fdce_C_CLR)     -0.405    14.583    slc3/cpu/regfile/registers_reg[4][8]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/registers_reg[6][7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.456ns (12.304%)  route 3.250ns (87.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.608     5.116    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.456     5.572 f  button_sync[0]/q_reg/Q
                         net (fo=295, routed)         3.250     8.822    slc3/cpu/regfile/registers_reg[0][0]_0
    SLICE_X50Y87         FDCE                                         f  slc3/cpu/regfile/registers_reg[6][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.438    14.767    slc3/cpu/regfile/clk_IBUF_BUFG
    SLICE_X50Y87         FDCE                                         r  slc3/cpu/regfile/registers_reg[6][7]/C
                         clock pessimism              0.257    15.024    
                         clock uncertainty           -0.035    14.988    
    SLICE_X50Y87         FDCE (Recov_fdce_C_CLR)     -0.319    14.669    slc3/cpu/regfile/registers_reg[6][7]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  5.848    

Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/registers_reg[6][8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 0.456ns (12.304%)  route 3.250ns (87.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.608     5.116    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.456     5.572 f  button_sync[0]/q_reg/Q
                         net (fo=295, routed)         3.250     8.822    slc3/cpu/regfile/registers_reg[0][0]_0
    SLICE_X50Y87         FDCE                                         f  slc3/cpu/regfile/registers_reg[6][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    N15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.438    14.767    slc3/cpu/regfile/clk_IBUF_BUFG
    SLICE_X50Y87         FDCE                                         r  slc3/cpu/regfile/registers_reg[6][8]/C
                         clock pessimism              0.257    15.024    
                         clock uncertainty           -0.035    14.988    
    SLICE_X50Y87         FDCE (Recov_fdce_C_CLR)     -0.319    14.669    slc3/cpu/regfile/registers_reg[6][8]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  5.848    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/registers_reg[4][10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.141ns (16.950%)  route 0.691ns (83.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.582     1.450    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  button_sync[0]/q_reg/Q
                         net (fo=295, routed)         0.691     2.282    slc3/cpu/regfile/registers_reg[0][0]_0
    SLICE_X50Y91         FDCE                                         f  slc3/cpu/regfile/registers_reg[4][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.833     1.947    slc3/cpu/regfile/clk_IBUF_BUFG
    SLICE_X50Y91         FDCE                                         r  slc3/cpu/regfile/registers_reg[4][10]/C
                         clock pessimism             -0.479     1.468    
    SLICE_X50Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.401    slc3/cpu/regfile/registers_reg[4][10]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/registers_reg[4][11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.141ns (16.950%)  route 0.691ns (83.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.582     1.450    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  button_sync[0]/q_reg/Q
                         net (fo=295, routed)         0.691     2.282    slc3/cpu/regfile/registers_reg[0][0]_0
    SLICE_X50Y91         FDCE                                         f  slc3/cpu/regfile/registers_reg[4][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.833     1.947    slc3/cpu/regfile/clk_IBUF_BUFG
    SLICE_X50Y91         FDCE                                         r  slc3/cpu/regfile/registers_reg[4][11]/C
                         clock pessimism             -0.479     1.468    
    SLICE_X50Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.401    slc3/cpu/regfile/registers_reg[4][11]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/registers_reg[4][13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.141ns (16.950%)  route 0.691ns (83.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.582     1.450    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  button_sync[0]/q_reg/Q
                         net (fo=295, routed)         0.691     2.282    slc3/cpu/regfile/registers_reg[0][0]_0
    SLICE_X50Y91         FDCE                                         f  slc3/cpu/regfile/registers_reg[4][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.833     1.947    slc3/cpu/regfile/clk_IBUF_BUFG
    SLICE_X50Y91         FDCE                                         r  slc3/cpu/regfile/registers_reg[4][13]/C
                         clock pessimism             -0.479     1.468    
    SLICE_X50Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.401    slc3/cpu/regfile/registers_reg[4][13]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/registers_reg[4][15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.141ns (16.950%)  route 0.691ns (83.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.582     1.450    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  button_sync[0]/q_reg/Q
                         net (fo=295, routed)         0.691     2.282    slc3/cpu/regfile/registers_reg[0][0]_0
    SLICE_X50Y91         FDCE                                         f  slc3/cpu/regfile/registers_reg[4][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.833     1.947    slc3/cpu/regfile/clk_IBUF_BUFG
    SLICE_X50Y91         FDCE                                         r  slc3/cpu/regfile/registers_reg[4][15]/C
                         clock pessimism             -0.479     1.468    
    SLICE_X50Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.401    slc3/cpu/regfile/registers_reg[4][15]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/registers_reg[4][9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.141ns (16.950%)  route 0.691ns (83.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.582     1.450    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  button_sync[0]/q_reg/Q
                         net (fo=295, routed)         0.691     2.282    slc3/cpu/regfile/registers_reg[0][0]_0
    SLICE_X50Y91         FDCE                                         f  slc3/cpu/regfile/registers_reg[4][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.833     1.947    slc3/cpu/regfile/clk_IBUF_BUFG
    SLICE_X50Y91         FDCE                                         r  slc3/cpu/regfile/registers_reg[4][9]/C
                         clock pessimism             -0.479     1.468    
    SLICE_X50Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.401    slc3/cpu/regfile/registers_reg[4][9]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.901ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/registers_reg[5][12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.141ns (16.547%)  route 0.711ns (83.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.582     1.450    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  button_sync[0]/q_reg/Q
                         net (fo=295, routed)         0.711     2.302    slc3/cpu/regfile/registers_reg[0][0]_0
    SLICE_X54Y92         FDCE                                         f  slc3/cpu/regfile/registers_reg[5][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.833     1.947    slc3/cpu/regfile/clk_IBUF_BUFG
    SLICE_X54Y92         FDCE                                         r  slc3/cpu/regfile/registers_reg[5][12]/C
                         clock pessimism             -0.479     1.468    
    SLICE_X54Y92         FDCE (Remov_fdce_C_CLR)     -0.067     1.401    slc3/cpu/regfile/registers_reg[5][12]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/registers_reg[7][10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.141ns (16.950%)  route 0.691ns (83.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.582     1.450    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  button_sync[0]/q_reg/Q
                         net (fo=295, routed)         0.691     2.282    slc3/cpu/regfile/registers_reg[0][0]_0
    SLICE_X51Y91         FDCE                                         f  slc3/cpu/regfile/registers_reg[7][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.833     1.947    slc3/cpu/regfile/clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  slc3/cpu/regfile/registers_reg[7][10]/C
                         clock pessimism             -0.479     1.468    
    SLICE_X51Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.376    slc3/cpu/regfile/registers_reg[7][10]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/registers_reg[7][12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.141ns (16.950%)  route 0.691ns (83.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.582     1.450    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  button_sync[0]/q_reg/Q
                         net (fo=295, routed)         0.691     2.282    slc3/cpu/regfile/registers_reg[0][0]_0
    SLICE_X51Y91         FDCE                                         f  slc3/cpu/regfile/registers_reg[7][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.833     1.947    slc3/cpu/regfile/clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  slc3/cpu/regfile/registers_reg[7][12]/C
                         clock pessimism             -0.479     1.468    
    SLICE_X51Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.376    slc3/cpu/regfile/registers_reg[7][12]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/registers_reg[7][13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.141ns (16.950%)  route 0.691ns (83.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.582     1.450    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  button_sync[0]/q_reg/Q
                         net (fo=295, routed)         0.691     2.282    slc3/cpu/regfile/registers_reg[0][0]_0
    SLICE_X51Y91         FDCE                                         f  slc3/cpu/regfile/registers_reg[7][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.833     1.947    slc3/cpu/regfile/clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  slc3/cpu/regfile/registers_reg[7][13]/C
                         clock pessimism             -0.479     1.468    
    SLICE_X51Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.376    slc3/cpu/regfile/registers_reg[7][13]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slc3/cpu/regfile/registers_reg[7][14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.141ns (16.950%)  route 0.691ns (83.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.582     1.450    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  button_sync[0]/q_reg/Q
                         net (fo=295, routed)         0.691     2.282    slc3/cpu/regfile/registers_reg[0][0]_0
    SLICE_X51Y91         FDCE                                         f  slc3/cpu/regfile/registers_reg[7][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.833     1.947    slc3/cpu/regfile/clk_IBUF_BUFG
    SLICE_X51Y91         FDCE                                         r  slc3/cpu/regfile/registers_reg[7][14]/C
                         clock pessimism             -0.479     1.468    
    SLICE_X51Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.376    slc3/cpu/regfile/registers_reg[7][14]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.906    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.457ns  (logic 3.582ns (37.882%)  route 5.874ns (62.118%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.554     5.062    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X53Y85         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  slc3/cpu/ir_reg/data_q_reg[9]/Q
                         net (fo=19, routed)          2.303     7.821    slc3/cpu/ir_reg/Q[9]
    SLICE_X60Y84         LUT6 (Prop_lut6_I1_O)        0.124     7.945 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.897     8.843    slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_4_n_0
    SLICE_X60Y84         LUT5 (Prop_lut5_I3_O)        0.124     8.967 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.674    11.640    hex_seg_right_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    14.519 r  hex_seg_right_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.519    hex_seg_right[2]
    J3                                                                r  hex_seg_right[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.340ns  (logic 3.605ns (38.599%)  route 5.735ns (61.401%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.554     5.062    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X53Y85         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  slc3/cpu/ir_reg/data_q_reg[9]/Q
                         net (fo=19, routed)          2.230     7.748    slc3/cpu/ir_reg/Q[9]
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.124     7.872 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.799     8.671    slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_4_n_0
    SLICE_X59Y86         LUT5 (Prop_lut5_I3_O)        0.124     8.795 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.705    11.501    hex_seg_right_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         2.901    14.402 r  hex_seg_right_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.402    hex_seg_right[5]
    H3                                                                r  hex_seg_right[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.235ns  (logic 3.602ns (38.998%)  route 5.634ns (61.002%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.554     5.062    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X53Y85         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  slc3/cpu/ir_reg/data_q_reg[9]/Q
                         net (fo=19, routed)          2.232     7.750    slc3/cpu/ir_reg/Q[9]
    SLICE_X58Y87         LUT6 (Prop_lut6_I2_O)        0.124     7.874 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.491     8.365    slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_4_n_0
    SLICE_X58Y87         LUT5 (Prop_lut5_I3_O)        0.124     8.489 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.910    11.399    hex_seg_right_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         2.898    14.297 r  hex_seg_right_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.297    hex_seg_right[3]
    H4                                                                r  hex_seg_right[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.199ns  (logic 3.622ns (39.377%)  route 5.577ns (60.623%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.554     5.062    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X53Y85         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  slc3/cpu/ir_reg/data_q_reg[9]/Q
                         net (fo=19, routed)          2.701     8.219    slc3/cpu/ir_reg/Q[9]
    SLICE_X60Y84         LUT6 (Prop_lut6_I0_O)        0.124     8.343 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.591     8.935    slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_4_n_0
    SLICE_X60Y83         LUT5 (Prop_lut5_I3_O)        0.124     9.059 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.284    11.343    hex_seg_right_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    14.261 r  hex_seg_right_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.261    hex_seg_right[0]
    F3                                                                r  hex_seg_right[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.996ns  (logic 3.485ns (38.737%)  route 5.511ns (61.263%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.608     5.116    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  button_sync[0]/q_reg/Q
                         net (fo=295, routed)         3.704     9.276    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X63Y87         LUT5 (Prop_lut5_I2_O)        0.124     9.400 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.807    11.207    hex_seg_left_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    14.112 r  hex_seg_left_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.112    hex_seg_left[5]
    D6                                                                r  hex_seg_left[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.986ns  (logic 3.489ns (38.826%)  route 5.497ns (61.174%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.608     5.116    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  button_sync[0]/q_reg/Q
                         net (fo=295, routed)         3.704     9.276    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X62Y87         LUT5 (Prop_lut5_I2_O)        0.124     9.400 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.793    11.193    hex_seg_left_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    14.102 r  hex_seg_left_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.102    hex_seg_left[2]
    D5                                                                r  hex_seg_left[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.782ns  (logic 3.710ns (42.249%)  route 5.072ns (57.751%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.608     5.116    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  button_sync[0]/q_reg/Q
                         net (fo=295, routed)         2.200     7.772    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X64Y81         LUT3 (Prop_lut3_I2_O)        0.150     7.922 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.872    10.794    hex_grid_right_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         3.104    13.898 r  hex_grid_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.898    hex_grid_left[1]
    H6                                                                r  hex_grid_left[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.647ns  (logic 3.604ns (41.674%)  route 5.043ns (58.326%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.554     5.062    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X53Y85         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.456     5.518 r  slc3/cpu/ir_reg/data_q_reg[9]/Q
                         net (fo=19, routed)          2.128     7.646    slc3/cpu/ir_reg/Q[9]
    SLICE_X59Y85         LUT6 (Prop_lut6_I5_O)        0.124     7.770 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.433     8.203    slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_4_n_0
    SLICE_X59Y85         LUT5 (Prop_lut5_I3_O)        0.124     8.327 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.482    10.809    hex_seg_right_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         2.900    13.709 r  hex_seg_right_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.709    hex_seg_right[1]
    G5                                                                r  hex_seg_right[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.533ns  (logic 3.488ns (40.872%)  route 5.046ns (59.128%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.608     5.116    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y77         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  button_sync[0]/q_reg/Q
                         net (fo=295, routed)         3.018     8.590    slc3/io_bridge/hex_o/counter_reg[16]_1
    SLICE_X60Y88         LUT5 (Prop_lut5_I2_O)        0.124     8.714 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.028    10.741    hex_seg_left_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    13.649 r  hex_seg_left_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.649    hex_seg_left[3]
    C5                                                                r  hex_seg_left[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/ir_reg/data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_right[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.447ns  (logic 3.619ns (42.841%)  route 4.828ns (57.159%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.554     5.062    slc3/cpu/ir_reg/clk_IBUF_BUFG
    SLICE_X53Y85         FDRE                                         r  slc3/cpu/ir_reg/data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y85         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  slc3/cpu/ir_reg/data_q_reg[9]/Q
                         net (fo=19, routed)          2.382     7.900    slc3/cpu/ir_reg/Q[9]
    SLICE_X58Y86         LUT6 (Prop_lut6_I3_O)        0.124     8.024 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.161     8.185    slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_4_n_0
    SLICE_X58Y86         LUT5 (Prop_lut5_I3_O)        0.124     8.309 r  slc3/cpu/ir_reg/hex_seg_right_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.285    10.594    hex_seg_right_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    13.508 r  hex_seg_right_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.508    hex_seg_right[4]
    F4                                                                r  hex_seg_right[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_left[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.361ns (68.517%)  route 0.626ns (31.483%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.589     1.457    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.141     1.598 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=61, routed)          0.256     1.854    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X64Y81         LUT3 (Prop_lut3_I0_O)        0.045     1.899 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.370     2.269    hex_grid_right_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         1.175     3.444 r  hex_grid_left_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.444    hex_grid_left[2]
    C3                                                                r  hex_grid_left[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_display_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.404ns (70.278%)  route 0.594ns (29.722%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.589     1.457    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  slc3/io_bridge/hex_display_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141     1.598 f  slc3/io_bridge/hex_display_reg[8]/Q
                         net (fo=7, routed)           0.158     1.757    slc3/io_bridge/hex_o/Q[8]
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.059     1.861    slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_4_n_0
    SLICE_X62Y87         LUT5 (Prop_lut5_I3_O)        0.045     1.906 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.376     2.282    hex_seg_left_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         1.173     3.455 r  hex_seg_left_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.455    hex_seg_left[2]
    D5                                                                r  hex_seg_left[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_display_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.432ns (69.875%)  route 0.617ns (30.125%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.588     1.456    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X60Y86         FDRE                                         r  slc3/io_bridge/hex_display_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDRE (Prop_fdre_C_Q)         0.164     1.620 r  slc3/io_bridge/hex_display_reg[7]/Q
                         net (fo=7, routed)           0.094     1.715    slc3/io_bridge/hex_o/Q[7]
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.045     1.760 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.137     1.897    slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_5_n_0
    SLICE_X61Y86         LUT5 (Prop_lut5_I4_O)        0.045     1.942 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.386     2.328    hex_seg_left_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         1.178     3.506 r  hex_seg_left_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.506    hex_seg_left[6]
    C4                                                                r  hex_seg_left[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_display_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.412ns (68.179%)  route 0.659ns (31.821%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.588     1.456    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X59Y86         FDRE                                         r  slc3/io_bridge/hex_display_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.141     1.597 r  slc3/io_bridge/hex_display_reg[4]/Q
                         net (fo=7, routed)           0.148     1.746    slc3/io_bridge/hex_o/Q[4]
    SLICE_X62Y86         LUT6 (Prop_lut6_I4_O)        0.045     1.791 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.135     1.926    slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_5_n_0
    SLICE_X63Y86         LUT5 (Prop_lut5_I4_O)        0.045     1.971 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.376     2.346    hex_seg_left_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.181     3.528 r  hex_seg_left_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.528    hex_seg_left[1]
    B4                                                                r  hex_seg_left[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_display_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.418ns (68.143%)  route 0.663ns (31.857%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.589     1.457    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  slc3/io_bridge/hex_display_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.164     1.621 r  slc3/io_bridge/hex_display_reg[15]/Q
                         net (fo=7, routed)           0.110     1.731    slc3/io_bridge/hex_o/Q[15]
    SLICE_X61Y87         LUT6 (Prop_lut6_I3_O)        0.045     1.776 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.161     1.937    slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_3_n_0
    SLICE_X60Y88         LUT5 (Prop_lut5_I1_O)        0.045     1.982 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.374    hex_seg_left_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         1.164     3.538 r  hex_seg_left_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.538    hex_seg_left[0]
    E6                                                                r  hex_seg_left[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_right[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 1.363ns (64.760%)  route 0.741ns (35.240%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.589     1.457    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=61, routed)          0.252     1.850    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X64Y81         LUT3 (Prop_lut3_I1_O)        0.045     1.895 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.489     2.385    hex_grid_right_OBUF[0]
    E4                   OBUF (Prop_obuf_I_O)         1.177     3.561 r  hex_grid_right_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.561    hex_grid_right[0]
    E4                                                                r  hex_grid_right[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_o/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid_left[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.442ns (68.303%)  route 0.669ns (31.697%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.589     1.457    slc3/io_bridge/hex_o/clk_IBUF_BUFG
    SLICE_X62Y84         FDRE                                         r  slc3/io_bridge/hex_o/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDRE (Prop_fdre_C_Q)         0.141     1.598 f  slc3/io_bridge/hex_o/counter_reg[16]/Q
                         net (fo=61, routed)          0.256     1.854    slc3/io_bridge/hex_o/counter_reg[16]_0[0]
    SLICE_X64Y81         LUT3 (Prop_lut3_I1_O)        0.048     1.902 r  slc3/io_bridge/hex_o/hex_grid_left_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.413     2.316    hex_grid_right_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         1.253     3.569 r  hex_grid_left_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.569    hex_grid_left[3]
    B3                                                                r  hex_grid_left[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_display_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.400ns (65.996%)  route 0.721ns (34.004%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.589     1.457    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  slc3/io_bridge/hex_display_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  slc3/io_bridge/hex_display_reg[11]/Q
                         net (fo=7, routed)           0.210     1.809    slc3/io_bridge/hex_o/Q[11]
    SLICE_X63Y87         LUT6 (Prop_lut6_I5_O)        0.045     1.854 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.137     1.991    slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_4_n_0
    SLICE_X63Y87         LUT5 (Prop_lut5_I3_O)        0.045     2.036 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.374     2.410    hex_seg_left_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         1.169     3.578 r  hex_seg_left_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.578    hex_seg_left[5]
    D6                                                                r  hex_seg_left[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/io_bridge/hex_display_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg_left[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.134ns  (logic 1.403ns (65.733%)  route 0.731ns (34.267%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.589     1.457    slc3/io_bridge/clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  slc3/io_bridge/hex_display_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  slc3/io_bridge/hex_display_reg[8]/Q
                         net (fo=7, routed)           0.205     1.803    slc3/io_bridge/hex_o/Q[8]
    SLICE_X60Y88         LUT6 (Prop_lut6_I3_O)        0.045     1.848 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.052     1.900    slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_4_n_0
    SLICE_X60Y88         LUT5 (Prop_lut5_I3_O)        0.045     1.945 r  slc3/io_bridge/hex_o/hex_seg_left_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.475     2.420    hex_seg_left_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         1.172     3.591 r  hex_seg_left_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.591    hex_seg_left[3]
    C5                                                                r  hex_seg_left[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slc3/cpu/led_reg/data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.211ns  (logic 1.362ns (61.602%)  route 0.849ns (38.398%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.558     1.426    slc3/cpu/led_reg/clk_IBUF_BUFG
    SLICE_X49Y82         FDRE                                         r  slc3/cpu/led_reg/data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.141     1.567 r  slc3/cpu/led_reg/data_q_reg[15]/Q
                         net (fo=1, routed)           0.849     2.416    led_o_OBUF[15]
    G17                  OBUF (Prop_obuf_I_O)         1.221     3.638 r  led_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.638    led_o[15]
    G17                                                               r  led_o[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 run_i
                            (input port)
  Destination:            button_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.052ns  (logic 1.322ns (43.303%)  route 1.730ns (56.697%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  run_i (IN)
                         net (fo=0)                   0.000     0.000    run_i
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  run_i_IBUF_inst/O
                         net (fo=1, routed)           1.730     3.052    button_sync[2]/run_i_IBUF
    SLICE_X62Y77         FDRE                                         r  button_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.495     4.824    button_sync[2]/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  button_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.035ns  (logic 1.316ns (43.376%)  route 1.719ns (56.624%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.719     3.035    button_sync[0]/reset_IBUF
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.494     4.823    button_sync[0]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[0]
                            (input port)
  Destination:            sw_sync[0]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.019ns  (logic 1.325ns (43.895%)  route 1.694ns (56.105%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  sw_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  sw_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.694     3.019    sw_sync[0]/sw_i_IBUF[0]
    SLICE_X62Y77         FDRE                                         r  sw_sync[0]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.495     4.824    sw_sync[0]/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  sw_sync[0]/ff_reg/C

Slack:                    inf
  Source:                 continue_i
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.011ns  (logic 1.325ns (44.020%)  route 1.685ns (55.980%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  continue_i (IN)
                         net (fo=0)                   0.000     0.000    continue_i
    G2                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  continue_i_IBUF_inst/O
                         net (fo=1, routed)           1.685     3.011    button_sync[1]/continue_i_IBUF
    SLICE_X58Y77         FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.494     4.823    button_sync[1]/clk_IBUF_BUFG
    SLICE_X58Y77         FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 sw_i[5]
                            (input port)
  Destination:            sw_sync[5]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.867ns  (logic 1.349ns (47.070%)  route 1.517ns (52.930%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  sw_i[5] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.349     1.349 r  sw_i_IBUF[5]_inst/O
                         net (fo=1, routed)           1.517     2.867    sw_sync[5]/sw_i_IBUF[0]
    SLICE_X65Y83         FDRE                                         r  sw_sync[5]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.502     4.831    sw_sync[5]/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  sw_sync[5]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[3]
                            (input port)
  Destination:            sw_sync[3]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.723ns  (logic 1.350ns (49.596%)  route 1.372ns (50.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  sw_i[3] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[3]
    E2                   IBUF (Prop_ibuf_I_O)         1.350     1.350 r  sw_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.372     2.723    sw_sync[3]/sw_i_IBUF[0]
    SLICE_X60Y82         FDRE                                         r  sw_sync[3]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.500     4.829    sw_sync[3]/clk_IBUF_BUFG
    SLICE_X60Y82         FDRE                                         r  sw_sync[3]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[1]
                            (input port)
  Destination:            sw_sync[1]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.690ns  (logic 1.327ns (49.333%)  route 1.363ns (50.667%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  sw_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[1]
    F2                   IBUF (Prop_ibuf_I_O)         1.327     1.327 r  sw_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.363     2.690    sw_sync[1]/sw_i_IBUF[0]
    SLICE_X62Y77         FDRE                                         r  sw_sync[1]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.495     4.824    sw_sync[1]/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  sw_sync[1]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            sw_sync[6]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.685ns  (logic 1.326ns (49.378%)  route 1.359ns (50.622%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           1.359     2.685    sw_sync[6]/sw_i_IBUF[0]
    SLICE_X64Y81         FDRE                                         r  sw_sync[6]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.499     4.828    sw_sync[6]/clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  sw_sync[6]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            sw_sync[2]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.649ns  (logic 1.328ns (50.131%)  route 1.321ns (49.869%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         1.328     1.328 r  sw_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.321     2.649    sw_sync[2]/sw_i_IBUF[0]
    SLICE_X64Y77         FDRE                                         r  sw_sync[2]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.495     4.824    sw_sync[2]/clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  sw_sync[2]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[14]
                            (input port)
  Destination:            sw_sync[14]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.645ns  (logic 1.345ns (50.852%)  route 1.300ns (49.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.834ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  sw_i[14] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[14]
    B7                   IBUF (Prop_ibuf_I_O)         1.345     1.345 r  sw_i_IBUF[14]_inst/O
                         net (fo=1, routed)           1.300     2.645    sw_sync[14]/sw_i_IBUF[0]
    SLICE_X59Y88         FDRE                                         r  sw_sync[14]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         1.505     4.834    sw_sync[14]/clk_IBUF_BUFG
    SLICE_X59Y88         FDRE                                         r  sw_sync[14]/ff_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[10]
                            (input port)
  Destination:            sw_sync[10]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.425ns (54.839%)  route 0.350ns (45.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  sw_i[10] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[10]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  sw_i_IBUF[10]_inst/O
                         net (fo=1, routed)           0.350     0.775    sw_sync[10]/sw_i_IBUF[0]
    SLICE_X65Y83         FDRE                                         r  sw_sync[10]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.856     1.970    sw_sync[10]/clk_IBUF_BUFG
    SLICE_X65Y83         FDRE                                         r  sw_sync[10]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[8]
                            (input port)
  Destination:            sw_sync[8]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.415ns (52.964%)  route 0.369ns (47.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.968ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  sw_i[8] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[8]
    B2                   IBUF (Prop_ibuf_I_O)         0.415     0.415 r  sw_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.369     0.784    sw_sync[8]/sw_i_IBUF[0]
    SLICE_X64Y81         FDRE                                         r  sw_sync[8]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.854     1.968    sw_sync[8]/clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  sw_sync[8]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[9]
                            (input port)
  Destination:            sw_sync[9]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.424ns (52.434%)  route 0.385ns (47.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 r  sw_i[9] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[9]
    A4                   IBUF (Prop_ibuf_I_O)         0.424     0.424 r  sw_i_IBUF[9]_inst/O
                         net (fo=1, routed)           0.385     0.809    sw_sync[9]/sw_i_IBUF[0]
    SLICE_X64Y83         FDRE                                         r  sw_sync[9]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.856     1.970    sw_sync[9]/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  sw_sync[9]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[11]
                            (input port)
  Destination:            sw_sync[11]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.420ns (50.618%)  route 0.410ns (49.382%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  sw_i[11] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[11]
    A6                   IBUF (Prop_ibuf_I_O)         0.420     0.420 r  sw_i_IBUF[11]_inst/O
                         net (fo=1, routed)           0.410     0.830    sw_sync[11]/sw_i_IBUF[0]
    SLICE_X60Y88         FDRE                                         r  sw_sync[11]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.860     1.973    sw_sync[11]/clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  sw_sync[11]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[7]
                            (input port)
  Destination:            sw_sync[7]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.413ns (48.939%)  route 0.431ns (51.061%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  sw_i[7] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[7]
    C2                   IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sw_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.431     0.844    sw_sync[7]/sw_i_IBUF[0]
    SLICE_X64Y83         FDRE                                         r  sw_sync[7]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.856     1.970    sw_sync[7]/clk_IBUF_BUFG
    SLICE_X64Y83         FDRE                                         r  sw_sync[7]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[12]
                            (input port)
  Destination:            sw_sync[12]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.886ns  (logic 0.410ns (46.250%)  route 0.476ns (53.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  sw_i[12] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[12]
    C7                   IBUF (Prop_ibuf_I_O)         0.410     0.410 r  sw_i_IBUF[12]_inst/O
                         net (fo=1, routed)           0.476     0.886    sw_sync[12]/sw_i_IBUF[0]
    SLICE_X59Y88         FDRE                                         r  sw_sync[12]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.860     1.973    sw_sync[12]/clk_IBUF_BUFG
    SLICE_X59Y88         FDRE                                         r  sw_sync[12]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[13]
                            (input port)
  Destination:            sw_sync[13]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.417ns (45.946%)  route 0.490ns (54.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  sw_i[13] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[13]
    A7                   IBUF (Prop_ibuf_I_O)         0.417     0.417 r  sw_i_IBUF[13]_inst/O
                         net (fo=1, routed)           0.490     0.907    sw_sync[13]/sw_i_IBUF[0]
    SLICE_X59Y88         FDRE                                         r  sw_sync[13]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.860     1.973    sw_sync[13]/clk_IBUF_BUFG
    SLICE_X59Y88         FDRE                                         r  sw_sync[13]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[15]
                            (input port)
  Destination:            sw_sync[15]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.416ns (45.608%)  route 0.497ns (54.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  sw_i[15] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[15]
    A8                   IBUF (Prop_ibuf_I_O)         0.416     0.416 r  sw_i_IBUF[15]_inst/O
                         net (fo=1, routed)           0.497     0.913    sw_sync[15]/sw_i_IBUF[0]
    SLICE_X59Y88         FDRE                                         r  sw_sync[15]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.860     1.973    sw_sync[15]/clk_IBUF_BUFG
    SLICE_X59Y88         FDRE                                         r  sw_sync[15]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[4]
                            (input port)
  Destination:            sw_sync[4]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.402ns (42.582%)  route 0.542ns (57.418%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.967ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.967ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  sw_i[4] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  sw_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.542     0.943    sw_sync[4]/sw_i_IBUF[0]
    SLICE_X60Y82         FDRE                                         r  sw_sync[4]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.854     1.967    sw_sync[4]/clk_IBUF_BUFG
    SLICE_X60Y82         FDRE                                         r  sw_sync[4]/ff_reg/C

Slack:                    inf
  Source:                 sw_i[2]
                            (input port)
  Destination:            sw_sync[2]/ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.405ns (42.354%)  route 0.551ns (57.646%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  sw_i[2] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[2]
    F1                   IBUF (Prop_ibuf_I_O)         0.405     0.405 r  sw_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.551     0.956    sw_sync[2]/sw_i_IBUF[0]
    SLICE_X64Y77         FDRE                                         r  sw_sync[2]/ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_IBUF_BUFG_inst/O
                         net (fo=359, routed)         0.850     1.964    sw_sync[2]/clk_IBUF_BUFG
    SLICE_X64Y77         FDRE                                         r  sw_sync[2]/ff_reg/C





