[root]
type=Root
children=system
eventq_index=0
full_system=true
sim_quantum=1000000000
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[system]
type=System
children=apicbridge bridge clk_domain cpu00 cpu01 cpu02 cpu03 cpu04 cpu05 cpu06 cpu07 cpu08 cpu09 cpu10 cpu11 cpu12 cpu13 cpu14 cpu15 cpu_clk_domain cpu_voltage_domain dvfs_handler iobridge iobus kvm_vm mem_ctrls0 mem_ctrls1 membus pc voltage_domain workload
byte_order=little
cache_line_size=64
checkpoint_m5sum_kvm_hack=false
eventq_index=0
exit_on_work_items=false
htm=Null
init_param=0
kvm_vm=system.kvm_vm
lockstep_fifopath=/tmp/gem5-lockstep_mode
lockstep_mode=disabled
m5ops_base=4294901760
mem_mode=atomic_noncaching
mem_ranges=0:3221225472 4294967296:9663676416
memories=system.mem_ctrls0.dram system.mem_ctrls1.dram
mmap_using_noreserve=false
multi_thread=false
num_work_ids=16
readfile=/home/vnicolas/Workspace/repos/ruben/gem5/gem5_path/scripts/hack_back_ckpt_caps.rcS
redirect_paths=
shadow_rom_ranges=
shared_backstore=
symbolfile=
thermal_components=
thermal_model=Null
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
work_item_show_progress=true
workload=system.workload
system_port=system.membus.cpu_side_ports[1]

[system.apicbridge]
type=Bridge
children=power_state
clk_domain=system.clk_domain
delay=50000
eventq_index=0
power_model=
power_state=system.apicbridge.power_state
ranges=11529215046068469760:11529215046068535295
req_size=16
resp_size=16
cpu_side_port=system.iobus.mem_side_ports[0]
mem_side_port=system.membus.cpu_side_ports[0]

[system.apicbridge.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.bridge]
type=Bridge
children=power_state
clk_domain=system.clk_domain
delay=50000
eventq_index=0
power_model=
power_state=system.bridge.power_state
ranges=3221225472:4294901760 9223372036854775808:11529215046068469759 13835058055282163712:18446744073709551615
req_size=16
resp_size=16
cpu_side_port=system.membus.mem_side_ports[0]
mem_side_port=system.iobus.cpu_side_ports[0]

[system.bridge.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.clk_domain]
type=SrcClockDomain
clock=1000
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.voltage_domain

[system.cpu00]
type=X86KvmCPU
children=interrupts isa mmu power_state tracer
alwaysSyncTC=false
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=0
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=1
function_trace=false
function_trace_start=0
hostFactor=1.0
hostFreq=500
interrupts=system.cpu00.interrupts
isa=system.cpu00.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu00.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu00.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu00.tracer
useCoalescedMMIO=false
usePerfOverflow=false
useXSave=true
workload=
dcache_port=system.membus.cpu_side_ports[4]
icache_port=system.membus.cpu_side_ports[3]

[system.cpu00.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu00.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[7]
int_responder=system.membus.mem_side_ports[2]
pio=system.membus.mem_side_ports[1]

[system.cpu00.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu00.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu00.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu00.mmu.dtb
eventq_index=0
itb=system.cpu00.mmu.itb

[system.cpu00.mmu.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu00.mmu.dtb.walker

[system.cpu00.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu00.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[6]

[system.cpu00.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu00.mmu.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu00.mmu.itb.walker

[system.cpu00.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu00.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[5]

[system.cpu00.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu00.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu00.tracer]
type=ExeTracer
eventq_index=0

[system.cpu01]
type=X86KvmCPU
children=interrupts isa mmu power_state tracer
alwaysSyncTC=false
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=1
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=2
function_trace=false
function_trace_start=0
hostFactor=1.0
hostFreq=500
interrupts=system.cpu01.interrupts
isa=system.cpu01.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu01.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu01.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu01.tracer
useCoalescedMMIO=false
usePerfOverflow=false
useXSave=true
workload=
dcache_port=system.membus.cpu_side_ports[9]
icache_port=system.membus.cpu_side_ports[8]

[system.cpu01.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu01.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[12]
int_responder=system.membus.mem_side_ports[4]
pio=system.membus.mem_side_ports[3]

[system.cpu01.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu01.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu01.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu01.mmu.dtb
eventq_index=0
itb=system.cpu01.mmu.itb

[system.cpu01.mmu.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu01.mmu.dtb.walker

[system.cpu01.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu01.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[11]

[system.cpu01.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu01.mmu.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu01.mmu.itb.walker

[system.cpu01.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu01.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[10]

[system.cpu01.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu01.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu01.tracer]
type=ExeTracer
eventq_index=0

[system.cpu02]
type=X86KvmCPU
children=interrupts isa mmu power_state tracer
alwaysSyncTC=false
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=2
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=3
function_trace=false
function_trace_start=0
hostFactor=1.0
hostFreq=500
interrupts=system.cpu02.interrupts
isa=system.cpu02.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu02.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu02.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu02.tracer
useCoalescedMMIO=false
usePerfOverflow=false
useXSave=true
workload=
dcache_port=system.membus.cpu_side_ports[14]
icache_port=system.membus.cpu_side_ports[13]

[system.cpu02.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu02.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[17]
int_responder=system.membus.mem_side_ports[6]
pio=system.membus.mem_side_ports[5]

[system.cpu02.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu02.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu02.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu02.mmu.dtb
eventq_index=0
itb=system.cpu02.mmu.itb

[system.cpu02.mmu.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu02.mmu.dtb.walker

[system.cpu02.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu02.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[16]

[system.cpu02.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu02.mmu.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu02.mmu.itb.walker

[system.cpu02.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu02.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[15]

[system.cpu02.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu02.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu02.tracer]
type=ExeTracer
eventq_index=0

[system.cpu03]
type=X86KvmCPU
children=interrupts isa mmu power_state tracer
alwaysSyncTC=false
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=3
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=4
function_trace=false
function_trace_start=0
hostFactor=1.0
hostFreq=500
interrupts=system.cpu03.interrupts
isa=system.cpu03.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu03.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu03.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu03.tracer
useCoalescedMMIO=false
usePerfOverflow=false
useXSave=true
workload=
dcache_port=system.membus.cpu_side_ports[19]
icache_port=system.membus.cpu_side_ports[18]

[system.cpu03.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu03.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[22]
int_responder=system.membus.mem_side_ports[8]
pio=system.membus.mem_side_ports[7]

[system.cpu03.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu03.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu03.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu03.mmu.dtb
eventq_index=0
itb=system.cpu03.mmu.itb

[system.cpu03.mmu.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu03.mmu.dtb.walker

[system.cpu03.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu03.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[21]

[system.cpu03.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu03.mmu.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu03.mmu.itb.walker

[system.cpu03.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu03.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[20]

[system.cpu03.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu03.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu03.tracer]
type=ExeTracer
eventq_index=0

[system.cpu04]
type=X86KvmCPU
children=interrupts isa mmu power_state tracer
alwaysSyncTC=false
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=4
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=5
function_trace=false
function_trace_start=0
hostFactor=1.0
hostFreq=500
interrupts=system.cpu04.interrupts
isa=system.cpu04.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu04.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu04.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu04.tracer
useCoalescedMMIO=false
usePerfOverflow=false
useXSave=true
workload=
dcache_port=system.membus.cpu_side_ports[24]
icache_port=system.membus.cpu_side_ports[23]

[system.cpu04.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu04.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[27]
int_responder=system.membus.mem_side_ports[10]
pio=system.membus.mem_side_ports[9]

[system.cpu04.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu04.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu04.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu04.mmu.dtb
eventq_index=0
itb=system.cpu04.mmu.itb

[system.cpu04.mmu.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu04.mmu.dtb.walker

[system.cpu04.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu04.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[26]

[system.cpu04.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu04.mmu.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu04.mmu.itb.walker

[system.cpu04.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu04.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[25]

[system.cpu04.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu04.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu04.tracer]
type=ExeTracer
eventq_index=0

[system.cpu05]
type=X86KvmCPU
children=interrupts isa mmu power_state tracer
alwaysSyncTC=false
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=5
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=6
function_trace=false
function_trace_start=0
hostFactor=1.0
hostFreq=500
interrupts=system.cpu05.interrupts
isa=system.cpu05.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu05.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu05.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu05.tracer
useCoalescedMMIO=false
usePerfOverflow=false
useXSave=true
workload=
dcache_port=system.membus.cpu_side_ports[29]
icache_port=system.membus.cpu_side_ports[28]

[system.cpu05.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu05.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[32]
int_responder=system.membus.mem_side_ports[12]
pio=system.membus.mem_side_ports[11]

[system.cpu05.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu05.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu05.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu05.mmu.dtb
eventq_index=0
itb=system.cpu05.mmu.itb

[system.cpu05.mmu.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu05.mmu.dtb.walker

[system.cpu05.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu05.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[31]

[system.cpu05.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu05.mmu.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu05.mmu.itb.walker

[system.cpu05.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu05.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[30]

[system.cpu05.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu05.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu05.tracer]
type=ExeTracer
eventq_index=0

[system.cpu06]
type=X86KvmCPU
children=interrupts isa mmu power_state tracer
alwaysSyncTC=false
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=6
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=7
function_trace=false
function_trace_start=0
hostFactor=1.0
hostFreq=500
interrupts=system.cpu06.interrupts
isa=system.cpu06.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu06.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu06.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu06.tracer
useCoalescedMMIO=false
usePerfOverflow=false
useXSave=true
workload=
dcache_port=system.membus.cpu_side_ports[34]
icache_port=system.membus.cpu_side_ports[33]

[system.cpu06.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu06.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[37]
int_responder=system.membus.mem_side_ports[14]
pio=system.membus.mem_side_ports[13]

[system.cpu06.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu06.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu06.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu06.mmu.dtb
eventq_index=0
itb=system.cpu06.mmu.itb

[system.cpu06.mmu.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu06.mmu.dtb.walker

[system.cpu06.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu06.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[36]

[system.cpu06.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu06.mmu.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu06.mmu.itb.walker

[system.cpu06.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu06.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[35]

[system.cpu06.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu06.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu06.tracer]
type=ExeTracer
eventq_index=0

[system.cpu07]
type=X86KvmCPU
children=interrupts isa mmu power_state tracer
alwaysSyncTC=false
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=7
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=8
function_trace=false
function_trace_start=0
hostFactor=1.0
hostFreq=500
interrupts=system.cpu07.interrupts
isa=system.cpu07.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu07.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu07.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu07.tracer
useCoalescedMMIO=false
usePerfOverflow=false
useXSave=true
workload=
dcache_port=system.membus.cpu_side_ports[39]
icache_port=system.membus.cpu_side_ports[38]

[system.cpu07.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu07.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[42]
int_responder=system.membus.mem_side_ports[16]
pio=system.membus.mem_side_ports[15]

[system.cpu07.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu07.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu07.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu07.mmu.dtb
eventq_index=0
itb=system.cpu07.mmu.itb

[system.cpu07.mmu.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu07.mmu.dtb.walker

[system.cpu07.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu07.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[41]

[system.cpu07.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu07.mmu.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu07.mmu.itb.walker

[system.cpu07.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu07.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[40]

[system.cpu07.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu07.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu07.tracer]
type=ExeTracer
eventq_index=0

[system.cpu08]
type=X86KvmCPU
children=interrupts isa mmu power_state tracer
alwaysSyncTC=false
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=8
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=9
function_trace=false
function_trace_start=0
hostFactor=1.0
hostFreq=500
interrupts=system.cpu08.interrupts
isa=system.cpu08.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu08.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu08.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu08.tracer
useCoalescedMMIO=false
usePerfOverflow=false
useXSave=true
workload=
dcache_port=system.membus.cpu_side_ports[44]
icache_port=system.membus.cpu_side_ports[43]

[system.cpu08.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu08.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[47]
int_responder=system.membus.mem_side_ports[18]
pio=system.membus.mem_side_ports[17]

[system.cpu08.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu08.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu08.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu08.mmu.dtb
eventq_index=0
itb=system.cpu08.mmu.itb

[system.cpu08.mmu.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu08.mmu.dtb.walker

[system.cpu08.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu08.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[46]

[system.cpu08.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu08.mmu.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu08.mmu.itb.walker

[system.cpu08.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu08.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[45]

[system.cpu08.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu08.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu08.tracer]
type=ExeTracer
eventq_index=0

[system.cpu09]
type=X86KvmCPU
children=interrupts isa mmu power_state tracer
alwaysSyncTC=false
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=9
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=10
function_trace=false
function_trace_start=0
hostFactor=1.0
hostFreq=500
interrupts=system.cpu09.interrupts
isa=system.cpu09.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu09.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu09.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu09.tracer
useCoalescedMMIO=false
usePerfOverflow=false
useXSave=true
workload=
dcache_port=system.membus.cpu_side_ports[49]
icache_port=system.membus.cpu_side_ports[48]

[system.cpu09.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu09.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[52]
int_responder=system.membus.mem_side_ports[20]
pio=system.membus.mem_side_ports[19]

[system.cpu09.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu09.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu09.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu09.mmu.dtb
eventq_index=0
itb=system.cpu09.mmu.itb

[system.cpu09.mmu.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu09.mmu.dtb.walker

[system.cpu09.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu09.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[51]

[system.cpu09.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu09.mmu.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu09.mmu.itb.walker

[system.cpu09.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu09.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[50]

[system.cpu09.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu09.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu09.tracer]
type=ExeTracer
eventq_index=0

[system.cpu10]
type=X86KvmCPU
children=interrupts isa mmu power_state tracer
alwaysSyncTC=false
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=10
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=11
function_trace=false
function_trace_start=0
hostFactor=1.0
hostFreq=500
interrupts=system.cpu10.interrupts
isa=system.cpu10.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu10.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu10.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu10.tracer
useCoalescedMMIO=false
usePerfOverflow=false
useXSave=true
workload=
dcache_port=system.membus.cpu_side_ports[54]
icache_port=system.membus.cpu_side_ports[53]

[system.cpu10.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu10.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[57]
int_responder=system.membus.mem_side_ports[22]
pio=system.membus.mem_side_ports[21]

[system.cpu10.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu10.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu10.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu10.mmu.dtb
eventq_index=0
itb=system.cpu10.mmu.itb

[system.cpu10.mmu.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu10.mmu.dtb.walker

[system.cpu10.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu10.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[56]

[system.cpu10.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu10.mmu.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu10.mmu.itb.walker

[system.cpu10.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu10.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[55]

[system.cpu10.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu10.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu10.tracer]
type=ExeTracer
eventq_index=0

[system.cpu11]
type=X86KvmCPU
children=interrupts isa mmu power_state tracer
alwaysSyncTC=false
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=11
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=12
function_trace=false
function_trace_start=0
hostFactor=1.0
hostFreq=500
interrupts=system.cpu11.interrupts
isa=system.cpu11.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu11.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu11.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu11.tracer
useCoalescedMMIO=false
usePerfOverflow=false
useXSave=true
workload=
dcache_port=system.membus.cpu_side_ports[59]
icache_port=system.membus.cpu_side_ports[58]

[system.cpu11.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu11.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[62]
int_responder=system.membus.mem_side_ports[24]
pio=system.membus.mem_side_ports[23]

[system.cpu11.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu11.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu11.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu11.mmu.dtb
eventq_index=0
itb=system.cpu11.mmu.itb

[system.cpu11.mmu.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu11.mmu.dtb.walker

[system.cpu11.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu11.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[61]

[system.cpu11.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu11.mmu.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu11.mmu.itb.walker

[system.cpu11.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu11.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[60]

[system.cpu11.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu11.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu11.tracer]
type=ExeTracer
eventq_index=0

[system.cpu12]
type=X86KvmCPU
children=interrupts isa mmu power_state tracer
alwaysSyncTC=false
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=12
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=13
function_trace=false
function_trace_start=0
hostFactor=1.0
hostFreq=500
interrupts=system.cpu12.interrupts
isa=system.cpu12.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu12.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu12.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu12.tracer
useCoalescedMMIO=false
usePerfOverflow=false
useXSave=true
workload=
dcache_port=system.membus.cpu_side_ports[64]
icache_port=system.membus.cpu_side_ports[63]

[system.cpu12.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu12.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[67]
int_responder=system.membus.mem_side_ports[26]
pio=system.membus.mem_side_ports[25]

[system.cpu12.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu12.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu12.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu12.mmu.dtb
eventq_index=0
itb=system.cpu12.mmu.itb

[system.cpu12.mmu.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu12.mmu.dtb.walker

[system.cpu12.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu12.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[66]

[system.cpu12.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu12.mmu.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu12.mmu.itb.walker

[system.cpu12.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu12.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[65]

[system.cpu12.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu12.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu12.tracer]
type=ExeTracer
eventq_index=0

[system.cpu13]
type=X86KvmCPU
children=interrupts isa mmu power_state tracer
alwaysSyncTC=false
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=13
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=14
function_trace=false
function_trace_start=0
hostFactor=1.0
hostFreq=500
interrupts=system.cpu13.interrupts
isa=system.cpu13.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu13.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu13.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu13.tracer
useCoalescedMMIO=false
usePerfOverflow=false
useXSave=true
workload=
dcache_port=system.membus.cpu_side_ports[69]
icache_port=system.membus.cpu_side_ports[68]

[system.cpu13.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu13.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[72]
int_responder=system.membus.mem_side_ports[28]
pio=system.membus.mem_side_ports[27]

[system.cpu13.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu13.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu13.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu13.mmu.dtb
eventq_index=0
itb=system.cpu13.mmu.itb

[system.cpu13.mmu.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu13.mmu.dtb.walker

[system.cpu13.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu13.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[71]

[system.cpu13.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu13.mmu.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu13.mmu.itb.walker

[system.cpu13.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu13.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[70]

[system.cpu13.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu13.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu13.tracer]
type=ExeTracer
eventq_index=0

[system.cpu14]
type=X86KvmCPU
children=interrupts isa mmu power_state tracer
alwaysSyncTC=false
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=14
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=15
function_trace=false
function_trace_start=0
hostFactor=1.0
hostFreq=500
interrupts=system.cpu14.interrupts
isa=system.cpu14.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu14.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu14.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu14.tracer
useCoalescedMMIO=false
usePerfOverflow=false
useXSave=true
workload=
dcache_port=system.membus.cpu_side_ports[74]
icache_port=system.membus.cpu_side_ports[73]

[system.cpu14.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu14.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[77]
int_responder=system.membus.mem_side_ports[30]
pio=system.membus.mem_side_ports[29]

[system.cpu14.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu14.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu14.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu14.mmu.dtb
eventq_index=0
itb=system.cpu14.mmu.itb

[system.cpu14.mmu.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu14.mmu.dtb.walker

[system.cpu14.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu14.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[76]

[system.cpu14.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu14.mmu.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu14.mmu.itb.walker

[system.cpu14.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu14.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[75]

[system.cpu14.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu14.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu14.tracer]
type=ExeTracer
eventq_index=0

[system.cpu15]
type=X86KvmCPU
children=interrupts isa mmu power_state tracer
alwaysSyncTC=false
checker=Null
clk_domain=system.cpu_clk_domain
cpu_id=15
do_checkpoint_insts=true
do_statistics_insts=true
eventq_index=16
function_trace=false
function_trace_start=0
hostFactor=1.0
hostFreq=500
interrupts=system.cpu15.interrupts
isa=system.cpu15.isa
max_insts_all_threads=0
max_insts_any_thread=0
mmu=system.cpu15.mmu
numThreads=1
power_gating_on_idle=false
power_model=
power_state=system.cpu15.power_state
progress_interval=0
pwr_gating_latency=300
simpoint_start_insts=
socket_id=0
switched_out=false
syscallRetryLatency=10000
system=system
tracer=system.cpu15.tracer
useCoalescedMMIO=false
usePerfOverflow=false
useXSave=true
workload=
dcache_port=system.membus.cpu_side_ports[79]
icache_port=system.membus.cpu_side_ports[78]

[system.cpu15.interrupts]
type=X86LocalApic
children=clk_domain
clk_domain=system.cpu15.interrupts.clk_domain
eventq_index=0
int_latency=1000
pio_latency=100000
system=system
int_requestor=system.membus.cpu_side_ports[82]
int_responder=system.membus.mem_side_ports[32]
pio=system.membus.mem_side_ports[31]

[system.cpu15.interrupts.clk_domain]
type=DerivedClockDomain
clk_divider=16
clk_domain=system.cpu_clk_domain
eventq_index=0

[system.cpu15.isa]
type=X86ISA
eventq_index=0
vendor_string=M5 Simulator

[system.cpu15.mmu]
type=X86MMU
children=dtb itb
dtb=system.cpu15.mmu.dtb
eventq_index=0
itb=system.cpu15.mmu.itb

[system.cpu15.mmu.dtb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu15.mmu.dtb.walker

[system.cpu15.mmu.dtb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu15.mmu.dtb.walker.power_state
system=system
port=system.membus.cpu_side_ports[81]

[system.cpu15.mmu.dtb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu15.mmu.itb]
type=X86TLB
children=walker
eventq_index=0
size=64
system=system
walker=system.cpu15.mmu.itb.walker

[system.cpu15.mmu.itb.walker]
type=X86PagetableWalker
children=power_state
clk_domain=system.cpu_clk_domain
eventq_index=0
num_squash_per_cycle=4
power_model=
power_state=system.cpu15.mmu.itb.walker.power_state
system=system
port=system.membus.cpu_side_ports[80]

[system.cpu15.mmu.itb.walker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.cpu15.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=ON CLK_GATED OFF

[system.cpu15.tracer]
type=ExeTracer
eventq_index=0

[system.cpu_clk_domain]
type=SrcClockDomain
clock=500
domain_id=-1
eventq_index=0
init_perf_level=0
voltage_domain=system.cpu_voltage_domain

[system.cpu_voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.dvfs_handler]
type=DVFSHandler
domains=
enable=false
eventq_index=0
sys_clk_domain=system.clk_domain
transition_latency=100000000

[system.iobridge]
type=Bridge
children=power_state
clk_domain=system.clk_domain
delay=50000
eventq_index=0
power_model=
power_state=system.iobridge.power_state
ranges=0:3221225472 4294967296:9663676416
req_size=16
resp_size=16
cpu_side_port=system.iobus.mem_side_ports[16]
mem_side_port=system.membus.cpu_side_ports[2]

[system.iobridge.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.iobus]
type=NoncoherentXBar
children=power_state
clk_domain=system.clk_domain
eventq_index=0
forward_latency=1
frontend_latency=2
header_latency=1
power_model=
power_state=system.iobus.power_state
response_latency=2
use_default_range=false
width=16
cpu_side_ports=system.bridge.mem_side_port system.pc.south_bridge.ide.dma system.pc.south_bridge.io_apic.int_requestor
default=system.pc.default_bus.cpu_side_ports[0]
mem_side_ports=system.apicbridge.cpu_side_port system.pc.south_bridge.cmos.pio system.pc.south_bridge.dma1.pio system.pc.south_bridge.ide.pio system.pc.south_bridge.keyboard.pio system.pc.south_bridge.pic1.pio system.pc.south_bridge.pic2.pio system.pc.south_bridge.pit.pio system.pc.south_bridge.speaker.pio system.pc.south_bridge.io_apic.pio system.pc.com_1.pio system.pc.fake_com_2.pio system.pc.fake_com_3.pio system.pc.fake_com_4.pio system.pc.fake_floppy.pio system.pc.pci_host.pio system.iobridge.cpu_side_port

[system.iobus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.kvm_vm]
type=KvmVM
coalescedMMIO=
eventq_index=0

[system.mem_ctrls0]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
dram=system.mem_ctrls0.dram
eventq_index=0
mem_sched_policy=frfcfs
min_writes_per_switch=16
nvm=Null
power_model=
power_state=system.mem_ctrls0.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.membus.mem_side_ports[33]

[system.mem_ctrls0.dram]
type=DRAMInterface
children=power_state
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.23500000000000001
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
beats_per_clock=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=1024
device_size=536870912
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=open_adaptive
power_model=
power_state=system.mem_ctrls0.dram.power_state
range=0:3221225472
ranks_per_channel=2
read_buffer_size=32
tAAD=1250
tBURST=5000
tBURST_MAX=5000
tBURST_MIN=5000
tCCD_L=0
tCCD_L_WR=0
tCK=1250
tCL=13750
tCS=2500
tPPD=0
tRAS=35000
tRCD=13750
tREFI=7800000
tRFC=260000
tRP=13750
tRRD=6000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tWTR_L=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.mem_ctrls0.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls0.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls1]
type=MemCtrl
children=dram power_state
clk_domain=system.clk_domain
command_window=10000
dram=system.mem_ctrls1.dram
eventq_index=0
mem_sched_policy=frfcfs
min_writes_per_switch=16
nvm=Null
power_model=
power_state=system.mem_ctrls1.power_state
qos_policy=Null
qos_priorities=1
qos_priority_escalation=false
qos_q_policy=fifo
qos_requestors=               
qos_syncro_scheduler=false
qos_turnaround_policy=Null
static_backend_latency=10000
static_frontend_latency=10000
system=system
write_high_thresh_perc=85
write_low_thresh_perc=50
port=system.membus.mem_side_ports[34]

[system.mem_ctrls1.dram]
type=DRAMInterface
children=power_state
IDD0=0.055
IDD02=0.0
IDD2N=0.032
IDD2N2=0.0
IDD2P0=0.0
IDD2P02=0.0
IDD2P1=0.032
IDD2P12=0.0
IDD3N=0.038
IDD3N2=0.0
IDD3P0=0.0
IDD3P02=0.0
IDD3P1=0.038
IDD3P12=0.0
IDD4R=0.157
IDD4R2=0.0
IDD4W=0.125
IDD4W2=0.0
IDD5=0.23500000000000001
IDD52=0.0
IDD6=0.02
IDD62=0.0
VDD=1.5
VDD2=0.0
activation_limit=4
addr_mapping=RoRaBaCoCh
bank_groups_per_rank=0
banks_per_rank=8
beats_per_clock=2
burst_length=8
clk_domain=system.clk_domain
conf_table_reported=true
data_clock_sync=false
device_bus_width=8
device_rowbuffer_size=1024
device_size=536870912
devices_per_rank=8
dll=true
enable_dram_powerdown=false
eventq_index=0
image_file=
in_addr_map=true
kvm_map=true
max_accesses_per_row=16
null=false
page_policy=open_adaptive
power_model=
power_state=system.mem_ctrls1.dram.power_state
range=4294967296:9663676416
ranks_per_channel=2
read_buffer_size=32
tAAD=1250
tBURST=5000
tBURST_MAX=5000
tBURST_MIN=5000
tCCD_L=0
tCCD_L_WR=0
tCK=1250
tCL=13750
tCS=2500
tPPD=0
tRAS=35000
tRCD=13750
tREFI=7800000
tRFC=260000
tRP=13750
tRRD=6000
tRRD_L=0
tRTP=7500
tRTW=2500
tWR=15000
tWTR=7500
tWTR_L=7500
tXAW=30000
tXP=6000
tXPDLL=0
tXS=270000
tXSDLL=0
two_cycle_activate=false
write_buffer_size=64

[system.mem_ctrls1.dram.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.mem_ctrls1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus]
type=CoherentXBar
children=badaddr_responder power_state snoop_filter
clk_domain=system.clk_domain
eventq_index=0
forward_latency=4
frontend_latency=3
header_latency=1
max_outstanding_snoops=512
max_routing_table_size=512
point_of_coherency=true
point_of_unification=true
power_model=
power_state=system.membus.power_state
response_latency=2
snoop_filter=system.membus.snoop_filter
snoop_response_latency=4
system=system
use_default_range=false
width=16
cpu_side_ports=system.apicbridge.mem_side_port system.system_port system.iobridge.mem_side_port system.cpu00.icache_port system.cpu00.dcache_port system.cpu00.mmu.itb.walker.port system.cpu00.mmu.dtb.walker.port system.cpu00.interrupts.int_requestor system.cpu01.icache_port system.cpu01.dcache_port system.cpu01.mmu.itb.walker.port system.cpu01.mmu.dtb.walker.port system.cpu01.interrupts.int_requestor system.cpu02.icache_port system.cpu02.dcache_port system.cpu02.mmu.itb.walker.port system.cpu02.mmu.dtb.walker.port system.cpu02.interrupts.int_requestor system.cpu03.icache_port system.cpu03.dcache_port system.cpu03.mmu.itb.walker.port system.cpu03.mmu.dtb.walker.port system.cpu03.interrupts.int_requestor system.cpu04.icache_port system.cpu04.dcache_port system.cpu04.mmu.itb.walker.port system.cpu04.mmu.dtb.walker.port system.cpu04.interrupts.int_requestor system.cpu05.icache_port system.cpu05.dcache_port system.cpu05.mmu.itb.walker.port system.cpu05.mmu.dtb.walker.port system.cpu05.interrupts.int_requestor system.cpu06.icache_port system.cpu06.dcache_port system.cpu06.mmu.itb.walker.port system.cpu06.mmu.dtb.walker.port system.cpu06.interrupts.int_requestor system.cpu07.icache_port system.cpu07.dcache_port system.cpu07.mmu.itb.walker.port system.cpu07.mmu.dtb.walker.port system.cpu07.interrupts.int_requestor system.cpu08.icache_port system.cpu08.dcache_port system.cpu08.mmu.itb.walker.port system.cpu08.mmu.dtb.walker.port system.cpu08.interrupts.int_requestor system.cpu09.icache_port system.cpu09.dcache_port system.cpu09.mmu.itb.walker.port system.cpu09.mmu.dtb.walker.port system.cpu09.interrupts.int_requestor system.cpu10.icache_port system.cpu10.dcache_port system.cpu10.mmu.itb.walker.port system.cpu10.mmu.dtb.walker.port system.cpu10.interrupts.int_requestor system.cpu11.icache_port system.cpu11.dcache_port system.cpu11.mmu.itb.walker.port system.cpu11.mmu.dtb.walker.port system.cpu11.interrupts.int_requestor system.cpu12.icache_port system.cpu12.dcache_port system.cpu12.mmu.itb.walker.port system.cpu12.mmu.dtb.walker.port system.cpu12.interrupts.int_requestor system.cpu13.icache_port system.cpu13.dcache_port system.cpu13.mmu.itb.walker.port system.cpu13.mmu.dtb.walker.port system.cpu13.interrupts.int_requestor system.cpu14.icache_port system.cpu14.dcache_port system.cpu14.mmu.itb.walker.port system.cpu14.mmu.dtb.walker.port system.cpu14.interrupts.int_requestor system.cpu15.icache_port system.cpu15.dcache_port system.cpu15.mmu.itb.walker.port system.cpu15.mmu.dtb.walker.port system.cpu15.interrupts.int_requestor
default=system.membus.badaddr_responder.pio
mem_side_ports=system.bridge.cpu_side_port system.cpu00.interrupts.pio system.cpu00.interrupts.int_responder system.cpu01.interrupts.pio system.cpu01.interrupts.int_responder system.cpu02.interrupts.pio system.cpu02.interrupts.int_responder system.cpu03.interrupts.pio system.cpu03.interrupts.int_responder system.cpu04.interrupts.pio system.cpu04.interrupts.int_responder system.cpu05.interrupts.pio system.cpu05.interrupts.int_responder system.cpu06.interrupts.pio system.cpu06.interrupts.int_responder system.cpu07.interrupts.pio system.cpu07.interrupts.int_responder system.cpu08.interrupts.pio system.cpu08.interrupts.int_responder system.cpu09.interrupts.pio system.cpu09.interrupts.int_responder system.cpu10.interrupts.pio system.cpu10.interrupts.int_responder system.cpu11.interrupts.pio system.cpu11.interrupts.int_responder system.cpu12.interrupts.pio system.cpu12.interrupts.int_responder system.cpu13.interrupts.pio system.cpu13.interrupts.int_responder system.cpu14.interrupts.pio system.cpu14.interrupts.int_responder system.cpu15.interrupts.pio system.cpu15.interrupts.int_responder system.mem_ctrls0.port system.mem_ctrls1.port

[system.membus.badaddr_responder]
type=IsaFake
children=power_state
clk_domain=system.clk_domain
eventq_index=0
fake_mem=false
pio_addr=0
pio_latency=100000
pio_size=8
power_model=
power_state=system.membus.badaddr_responder.power_state
ret_bad_addr=true
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=system
update_data=false
warn_access=
pio=system.membus.default

[system.membus.badaddr_responder.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.membus.snoop_filter]
type=SnoopFilter
eventq_index=0
lookup_latency=1
max_capacity=8388608
system=system

[system.pc]
type=Pc
children=bad_addr com_1 default_bus empty_isa fake_com_2 fake_com_3 fake_com_4 fake_floppy pci_host south_bridge
eventq_index=0
south_bridge=system.pc.south_bridge
system=system

[system.pc.bad_addr]
type=IsaFake
children=power_state
clk_domain=system.clk_domain
eventq_index=0
fake_mem=false
pio_addr=0
pio_latency=100000
pio_size=8
power_model=
power_state=system.pc.bad_addr.power_state
ret_bad_addr=true
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=system
update_data=false
warn_access=
pio=system.pc.default_bus.default

[system.pc.bad_addr.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.com_1]
type=Uart8250
children=device power_state
clk_domain=system.clk_domain
device=system.pc.com_1.device
eventq_index=0
pio_addr=9223372036854776824
pio_latency=100000
pio_size=8
platform=system.pc
power_model=
power_state=system.pc.com_1.power_state
system=system
pio=system.iobus.mem_side_ports[10]

[system.pc.com_1.device]
type=Terminal
eventq_index=0
number=0
outfile=file
port=3456

[system.pc.com_1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.default_bus]
type=NoncoherentXBar
children=power_state
clk_domain=system.clk_domain
eventq_index=0
forward_latency=1
frontend_latency=2
header_latency=1
power_model=
power_state=system.pc.default_bus.power_state
response_latency=2
use_default_range=false
width=16
cpu_side_ports=system.iobus.default
default=system.pc.bad_addr.pio
mem_side_ports=system.pc.empty_isa.pio

[system.pc.default_bus.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.empty_isa]
type=IsaFake
children=power_state
clk_domain=system.clk_domain
eventq_index=0
fake_mem=false
pio_addr=9223372036854775808
pio_latency=100000
pio_size=65536
power_model=
power_state=system.pc.empty_isa.power_state
ret_bad_addr=false
ret_data16=0
ret_data32=0
ret_data64=0
ret_data8=0
system=system
update_data=false
warn_access=
pio=system.pc.default_bus.mem_side_ports[0]

[system.pc.empty_isa.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.fake_com_2]
type=IsaFake
children=power_state
clk_domain=system.clk_domain
eventq_index=0
fake_mem=false
pio_addr=9223372036854776568
pio_latency=100000
pio_size=8
power_model=
power_state=system.pc.fake_com_2.power_state
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=system
update_data=false
warn_access=
pio=system.iobus.mem_side_ports[11]

[system.pc.fake_com_2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.fake_com_3]
type=IsaFake
children=power_state
clk_domain=system.clk_domain
eventq_index=0
fake_mem=false
pio_addr=9223372036854776808
pio_latency=100000
pio_size=8
power_model=
power_state=system.pc.fake_com_3.power_state
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=system
update_data=false
warn_access=
pio=system.iobus.mem_side_ports[12]

[system.pc.fake_com_3.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.fake_com_4]
type=IsaFake
children=power_state
clk_domain=system.clk_domain
eventq_index=0
fake_mem=false
pio_addr=9223372036854776552
pio_latency=100000
pio_size=8
power_model=
power_state=system.pc.fake_com_4.power_state
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=system
update_data=false
warn_access=
pio=system.iobus.mem_side_ports[13]

[system.pc.fake_com_4.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.fake_floppy]
type=IsaFake
children=power_state
clk_domain=system.clk_domain
eventq_index=0
fake_mem=false
pio_addr=9223372036854776818
pio_latency=100000
pio_size=2
power_model=
power_state=system.pc.fake_floppy.power_state
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=system
update_data=false
warn_access=
pio=system.iobus.mem_side_ports[14]

[system.pc.fake_floppy.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.pci_host]
type=GenericPciHost
children=power_state
clk_domain=system.clk_domain
conf_base=13835058055282163712
conf_device_bits=8
conf_size=16777216
eventq_index=0
pci_dma_base=0
pci_mem_base=0
pci_pio_base=9223372036854775808
platform=system.pc
power_model=
power_state=system.pc.pci_host.power_state
system=system
pio=system.iobus.mem_side_ports[15]

[system.pc.pci_host.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.south_bridge]
type=SouthBridge
children=cmos dma1 ide io_apic keyboard pic1 pic2 pit speaker
cmos=system.pc.south_bridge.cmos
dma1=system.pc.south_bridge.dma1
eventq_index=0
io_apic=system.pc.south_bridge.io_apic
keyboard=system.pc.south_bridge.keyboard
pic1=system.pc.south_bridge.pic1
pic2=system.pc.south_bridge.pic2
pit=system.pc.south_bridge.pit
speaker=system.pc.south_bridge.speaker

[system.pc.south_bridge.cmos]
type=Cmos
children=power_state
clk_domain=system.clk_domain
eventq_index=0
pio_addr=9223372036854775920
pio_latency=100000
power_model=
power_state=system.pc.south_bridge.cmos.power_state
system=system
time=Sun Jan  1 00:00:00 2012
int_pin=system.pc.south_bridge.pic2.inputs[0]
pio=system.iobus.mem_side_ports[1]

[system.pc.south_bridge.cmos.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.south_bridge.dma1]
type=I8237
children=power_state
clk_domain=system.clk_domain
eventq_index=0
pio_addr=9223372036854775808
pio_latency=100000
power_model=
power_state=system.pc.south_bridge.dma1.power_state
system=system
pio=system.iobus.mem_side_ports[2]

[system.pc.south_bridge.dma1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.south_bridge.ide]
type=IdeController
children=BAR0 BAR1 BAR2 BAR3 BAR4 BAR5 disks0 disks1 power_state
BAR0=system.pc.south_bridge.ide.BAR0
BAR1=system.pc.south_bridge.ide.BAR1
BAR2=system.pc.south_bridge.ide.BAR2
BAR3=system.pc.south_bridge.ide.BAR3
BAR4=system.pc.south_bridge.ide.BAR4
BAR5=system.pc.south_bridge.ide.BAR5
BIST=0
CacheLineSize=0
CapabilityPtr=0
CardbusCIS=0
ClassCode=1
Command=0
DeviceID=28945
ExpansionROM=0
HeaderType=0
InterruptLine=14
InterruptPin=1
LatencyTimer=0
MSICAPBaseOffset=0
MSICAPCapId=0
MSICAPMaskBits=0
MSICAPMsgAddr=0
MSICAPMsgCtrl=0
MSICAPMsgData=0
MSICAPMsgUpperAddr=0
MSICAPNextCapability=0
MSICAPPendingBits=0
MSIXCAPBaseOffset=0
MSIXCAPCapId=0
MSIXCAPNextCapability=0
MSIXMsgCtrl=0
MSIXPbaOffset=0
MSIXTableOffset=0
MaximumLatency=0
MinimumGrant=0
PMCAPBaseOffset=0
PMCAPCapId=0
PMCAPCapabilities=0
PMCAPCtrlStatus=0
PMCAPNextCapability=0
PXCAPBaseOffset=0
PXCAPCapId=0
PXCAPCapabilities=0
PXCAPDevCap2=0
PXCAPDevCapabilities=0
PXCAPDevCtrl=0
PXCAPDevCtrl2=0
PXCAPDevStatus=0
PXCAPLinkCap=0
PXCAPLinkCtrl=0
PXCAPLinkStatus=0
PXCAPNextCapability=0
ProgIF=128
Revision=0
Status=640
SubClassCode=1
SubsystemID=0
SubsystemVendorID=0
VendorID=32902
clk_domain=system.clk_domain
config_latency=20000
ctrl_offset=0
disks=system.pc.south_bridge.ide.disks0 system.pc.south_bridge.ide.disks1
eventq_index=0
host=system.pc.pci_host
io_shift=0
pci_bus=0
pci_dev=4
pci_func=0
pio_latency=30000
power_model=
power_state=system.pc.south_bridge.ide.power_state
sid=0
ssid=0
system=system
dma=system.iobus.cpu_side_ports[1]
pio=system.iobus.mem_side_ports[3]

[system.pc.south_bridge.ide.BAR0]
type=PciLegacyIoBar
addr=496
eventq_index=0
size=8

[system.pc.south_bridge.ide.BAR1]
type=PciLegacyIoBar
addr=1012
eventq_index=0
size=3

[system.pc.south_bridge.ide.BAR2]
type=PciLegacyIoBar
addr=368
eventq_index=0
size=8

[system.pc.south_bridge.ide.BAR3]
type=PciLegacyIoBar
addr=884
eventq_index=0
size=3

[system.pc.south_bridge.ide.BAR4]
type=PciIoBar
eventq_index=0
size=16

[system.pc.south_bridge.ide.BAR5]
type=PciBarNone
eventq_index=0

[system.pc.south_bridge.ide.disks0]
type=IdeDisk
children=image
delay=1000000
driveID=device0
eventq_index=0
image=system.pc.south_bridge.ide.disks0.image

[system.pc.south_bridge.ide.disks0.image]
type=CowDiskImage
children=child
child=system.pc.south_bridge.ide.disks0.image.child
eventq_index=0
image_file=
read_only=false
table_size=65536

[system.pc.south_bridge.ide.disks0.image.child]
type=RawDiskImage
eventq_index=0
image_file=/home/vnicolas/Workspace/repos/ruben/gem5/gem5_path/x86_64/disks/ubuntu-18-04.img
read_only=true

[system.pc.south_bridge.ide.disks1]
type=IdeDisk
children=image
delay=1000000
driveID=device0
eventq_index=0
image=system.pc.south_bridge.ide.disks1.image

[system.pc.south_bridge.ide.disks1.image]
type=CowDiskImage
children=child
child=system.pc.south_bridge.ide.disks1.image.child
eventq_index=0
image_file=
read_only=false
table_size=65536

[system.pc.south_bridge.ide.disks1.image.child]
type=RawDiskImage
eventq_index=0
image_file=/home/vnicolas/Workspace/repos/ruben/gem5/gem5_path/x86_64/disks/benchmarks-x86_64.img
read_only=true

[system.pc.south_bridge.ide.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.south_bridge.io_apic]
type=I82094AA
children=power_state
apic_id=16
clk_domain=system.clk_domain
eventq_index=0
external_int_pic=system.pc.south_bridge.pic1
int_latency=1000
pio_addr=4273995776
pio_latency=100000
power_model=
power_state=system.pc.south_bridge.io_apic.power_state
system=system
inputs=system.pc.south_bridge.pic1.output[0] system.pc.south_bridge.keyboard.keyboard_int_pin[0] system.pc.south_bridge.pit.int_pin[1] None None None None None None None None None system.pc.south_bridge.keyboard.mouse_int_pin[0]
int_requestor=system.iobus.cpu_side_ports[2]
pio=system.iobus.mem_side_ports[9]

[system.pc.south_bridge.io_apic.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.south_bridge.keyboard]
type=I8042
children=keyboard mouse power_state
clk_domain=system.clk_domain
command_port=9223372036854775908
data_port=9223372036854775904
eventq_index=0
keyboard=system.pc.south_bridge.keyboard.keyboard
mouse=system.pc.south_bridge.keyboard.mouse
pio_addr=0
pio_latency=100000
power_model=
power_state=system.pc.south_bridge.keyboard.power_state
system=system
keyboard_int_pin=system.pc.south_bridge.io_apic.inputs[1]
mouse_int_pin=system.pc.south_bridge.io_apic.inputs[12]
pio=system.iobus.mem_side_ports[4]

[system.pc.south_bridge.keyboard.keyboard]
type=PS2Keyboard
eventq_index=0
vnc=Null

[system.pc.south_bridge.keyboard.mouse]
type=PS2Mouse
eventq_index=0

[system.pc.south_bridge.keyboard.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.south_bridge.pic1]
type=I8259
children=power_state
clk_domain=system.clk_domain
eventq_index=0
mode=I8259Master
pio_addr=9223372036854775840
pio_latency=100000
power_model=
power_state=system.pc.south_bridge.pic1.power_state
slave=system.pc.south_bridge.pic2
system=system
inputs=system.pc.south_bridge.pit.int_pin[0] None system.pc.south_bridge.pic2.output[0]
output=system.pc.south_bridge.io_apic.inputs[0]
pio=system.iobus.mem_side_ports[5]

[system.pc.south_bridge.pic1.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.south_bridge.pic2]
type=I8259
children=power_state
clk_domain=system.clk_domain
eventq_index=0
mode=I8259Slave
pio_addr=9223372036854775968
pio_latency=100000
power_model=
power_state=system.pc.south_bridge.pic2.power_state
slave=Null
system=system
inputs=system.pc.south_bridge.cmos.int_pin[0]
output=system.pc.south_bridge.pic1.inputs[2]
pio=system.iobus.mem_side_ports[6]

[system.pc.south_bridge.pic2.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.south_bridge.pit]
type=I8254
children=power_state
clk_domain=system.clk_domain
eventq_index=0
pio_addr=9223372036854775872
pio_latency=100000
power_model=
power_state=system.pc.south_bridge.pit.power_state
system=system
int_pin=system.pc.south_bridge.pic1.inputs[0] system.pc.south_bridge.io_apic.inputs[2]
pio=system.iobus.mem_side_ports[7]

[system.pc.south_bridge.pit.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.pc.south_bridge.speaker]
type=PcSpeaker
children=power_state
clk_domain=system.clk_domain
eventq_index=0
i8254=system.pc.south_bridge.pit
pio_addr=9223372036854775905
pio_latency=100000
power_model=
power_state=system.pc.south_bridge.speaker.power_state
system=system
pio=system.iobus.mem_side_ports[8]

[system.pc.south_bridge.speaker.power_state]
type=PowerState
clk_gate_bins=20
clk_gate_max=1000000000000
clk_gate_min=1000
default_state=UNDEFINED
eventq_index=0
leaders=
possible_states=

[system.voltage_domain]
type=VoltageDomain
eventq_index=0
voltage=1.0

[system.workload]
type=X86FsLinux
children=acpi_description_table_pointer e820_table intel_mp_pointer intel_mp_table smbios_table
acpi_description_table_pointer=system.workload.acpi_description_table_pointer
addr_check=true
command_line=earlyprintk=ttyS0 console=ttyS0 lpj=7999923 root=/dev/hda1
e820_table=system.workload.e820_table
eventq_index=0
extras=
extras_addrs=
intel_mp_pointer=system.workload.intel_mp_pointer
intel_mp_table=system.workload.intel_mp_table
load_addr_mask=18446744073709551615
load_addr_offset=0
object_file=/home/vnicolas/Workspace/repos/ruben/gem5/gem5_path/x86_64/binaries/vmlinux-5.4.49
smbios_table=system.workload.smbios_table
wait_for_remote_gdb=false

[system.workload.acpi_description_table_pointer]
type=X86ACPIRSDP
children=rsdt xsdt
eventq_index=0
oem_id=gem5
revision=2
rsdt=system.workload.acpi_description_table_pointer.rsdt
xsdt=system.workload.acpi_description_table_pointer.xsdt

[system.workload.acpi_description_table_pointer.rsdt]
type=X86ACPIRSDT
children=entries
creator_id=0
creator_revision=0
entries=system.workload.acpi_description_table_pointer.rsdt.entries
eventq_index=0
oem_id=gem5
oem_revision=0
oem_table_id=

[system.workload.acpi_description_table_pointer.rsdt.entries]
type=X86ACPIMadt
children=records00 records01 records02 records03 records04 records05 records06 records07 records08 records09 records10 records11 records12 records13 records14 records15 records16 records17 records18 records19 records20 records21 records22 records23 records24 records25 records26 records27 records28 records29 records30 records31
creator_id=0
creator_revision=0
eventq_index=0
flags=0
local_apic_address=0
oem_id=madt
oem_revision=0
oem_table_id=
records=system.workload.acpi_description_table_pointer.rsdt.entries.records00 system.workload.acpi_description_table_pointer.rsdt.entries.records01 system.workload.acpi_description_table_pointer.rsdt.entries.records02 system.workload.acpi_description_table_pointer.rsdt.entries.records03 system.workload.acpi_description_table_pointer.rsdt.entries.records04 system.workload.acpi_description_table_pointer.rsdt.entries.records05 system.workload.acpi_description_table_pointer.rsdt.entries.records06 system.workload.acpi_description_table_pointer.rsdt.entries.records07 system.workload.acpi_description_table_pointer.rsdt.entries.records08 system.workload.acpi_description_table_pointer.rsdt.entries.records09 system.workload.acpi_description_table_pointer.rsdt.entries.records10 system.workload.acpi_description_table_pointer.rsdt.entries.records11 system.workload.acpi_description_table_pointer.rsdt.entries.records12 system.workload.acpi_description_table_pointer.rsdt.entries.records13 system.workload.acpi_description_table_pointer.rsdt.entries.records14 system.workload.acpi_description_table_pointer.rsdt.entries.records15 system.workload.acpi_description_table_pointer.rsdt.entries.records16 system.workload.acpi_description_table_pointer.rsdt.entries.records17 system.workload.acpi_description_table_pointer.rsdt.entries.records18 system.workload.acpi_description_table_pointer.rsdt.entries.records19 system.workload.acpi_description_table_pointer.rsdt.entries.records20 system.workload.acpi_description_table_pointer.rsdt.entries.records21 system.workload.acpi_description_table_pointer.rsdt.entries.records22 system.workload.acpi_description_table_pointer.rsdt.entries.records23 system.workload.acpi_description_table_pointer.rsdt.entries.records24 system.workload.acpi_description_table_pointer.rsdt.entries.records25 system.workload.acpi_description_table_pointer.rsdt.entries.records26 system.workload.acpi_description_table_pointer.rsdt.entries.records27 system.workload.acpi_description_table_pointer.rsdt.entries.records28 system.workload.acpi_description_table_pointer.rsdt.entries.records29 system.workload.acpi_description_table_pointer.rsdt.entries.records30 system.workload.acpi_description_table_pointer.rsdt.entries.records31

[system.workload.acpi_description_table_pointer.rsdt.entries.records00]
type=X86ACPIMadtLAPIC
acpi_processor_id=0
apic_id=0
eventq_index=0
flags=1

[system.workload.acpi_description_table_pointer.rsdt.entries.records01]
type=X86ACPIMadtLAPIC
acpi_processor_id=1
apic_id=1
eventq_index=0
flags=1

[system.workload.acpi_description_table_pointer.rsdt.entries.records02]
type=X86ACPIMadtLAPIC
acpi_processor_id=2
apic_id=2
eventq_index=0
flags=1

[system.workload.acpi_description_table_pointer.rsdt.entries.records03]
type=X86ACPIMadtLAPIC
acpi_processor_id=3
apic_id=3
eventq_index=0
flags=1

[system.workload.acpi_description_table_pointer.rsdt.entries.records04]
type=X86ACPIMadtLAPIC
acpi_processor_id=4
apic_id=4
eventq_index=0
flags=1

[system.workload.acpi_description_table_pointer.rsdt.entries.records05]
type=X86ACPIMadtLAPIC
acpi_processor_id=5
apic_id=5
eventq_index=0
flags=1

[system.workload.acpi_description_table_pointer.rsdt.entries.records06]
type=X86ACPIMadtLAPIC
acpi_processor_id=6
apic_id=6
eventq_index=0
flags=1

[system.workload.acpi_description_table_pointer.rsdt.entries.records07]
type=X86ACPIMadtLAPIC
acpi_processor_id=7
apic_id=7
eventq_index=0
flags=1

[system.workload.acpi_description_table_pointer.rsdt.entries.records08]
type=X86ACPIMadtLAPIC
acpi_processor_id=8
apic_id=8
eventq_index=0
flags=1

[system.workload.acpi_description_table_pointer.rsdt.entries.records09]
type=X86ACPIMadtLAPIC
acpi_processor_id=9
apic_id=9
eventq_index=0
flags=1

[system.workload.acpi_description_table_pointer.rsdt.entries.records10]
type=X86ACPIMadtLAPIC
acpi_processor_id=10
apic_id=10
eventq_index=0
flags=1

[system.workload.acpi_description_table_pointer.rsdt.entries.records11]
type=X86ACPIMadtLAPIC
acpi_processor_id=11
apic_id=11
eventq_index=0
flags=1

[system.workload.acpi_description_table_pointer.rsdt.entries.records12]
type=X86ACPIMadtLAPIC
acpi_processor_id=12
apic_id=12
eventq_index=0
flags=1

[system.workload.acpi_description_table_pointer.rsdt.entries.records13]
type=X86ACPIMadtLAPIC
acpi_processor_id=13
apic_id=13
eventq_index=0
flags=1

[system.workload.acpi_description_table_pointer.rsdt.entries.records14]
type=X86ACPIMadtLAPIC
acpi_processor_id=14
apic_id=14
eventq_index=0
flags=1

[system.workload.acpi_description_table_pointer.rsdt.entries.records15]
type=X86ACPIMadtLAPIC
acpi_processor_id=15
apic_id=15
eventq_index=0
flags=1

[system.workload.acpi_description_table_pointer.rsdt.entries.records16]
type=X86ACPIMadtIOAPIC
address=4273995776
eventq_index=0
id=16
int_base=0

[system.workload.acpi_description_table_pointer.rsdt.entries.records17]
type=X86ACPIMadtIntSourceOverride
bus_source=0
eventq_index=0
flags=0
irq_source=16
sys_int=16

[system.workload.acpi_description_table_pointer.rsdt.entries.records18]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=0
sys_int=2

[system.workload.acpi_description_table_pointer.rsdt.entries.records19]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=1
sys_int=1

[system.workload.acpi_description_table_pointer.rsdt.entries.records20]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=3
sys_int=3

[system.workload.acpi_description_table_pointer.rsdt.entries.records21]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=4
sys_int=4

[system.workload.acpi_description_table_pointer.rsdt.entries.records22]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=5
sys_int=5

[system.workload.acpi_description_table_pointer.rsdt.entries.records23]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=6
sys_int=6

[system.workload.acpi_description_table_pointer.rsdt.entries.records24]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=7
sys_int=7

[system.workload.acpi_description_table_pointer.rsdt.entries.records25]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=8
sys_int=8

[system.workload.acpi_description_table_pointer.rsdt.entries.records26]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=9
sys_int=9

[system.workload.acpi_description_table_pointer.rsdt.entries.records27]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=10
sys_int=10

[system.workload.acpi_description_table_pointer.rsdt.entries.records28]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=11
sys_int=11

[system.workload.acpi_description_table_pointer.rsdt.entries.records29]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=12
sys_int=12

[system.workload.acpi_description_table_pointer.rsdt.entries.records30]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=13
sys_int=13

[system.workload.acpi_description_table_pointer.rsdt.entries.records31]
type=X86ACPIMadtIntSourceOverride
bus_source=1
eventq_index=0
flags=0
irq_source=14
sys_int=14

[system.workload.acpi_description_table_pointer.xsdt]
type=X86ACPIXSDT
creator_id=0
creator_revision=0
entries=system.workload.acpi_description_table_pointer.rsdt.entries
eventq_index=0
oem_id=gem5
oem_revision=0
oem_table_id=

[system.workload.e820_table]
type=X86E820Table
children=entries0 entries1 entries2 entries3 entries4
entries=system.workload.e820_table.entries0 system.workload.e820_table.entries1 system.workload.e820_table.entries2 system.workload.e820_table.entries3 system.workload.e820_table.entries4
eventq_index=0

[system.workload.e820_table.entries0]
type=X86E820Entry
addr=0
eventq_index=0
range_type=1
size=654336

[system.workload.e820_table.entries1]
type=X86E820Entry
addr=654336
eventq_index=0
range_type=2
size=394240

[system.workload.e820_table.entries2]
type=X86E820Entry
addr=1048576
eventq_index=0
range_type=1
size=3220176896

[system.workload.e820_table.entries3]
type=X86E820Entry
addr=4294901760
eventq_index=0
range_type=2
size=65536

[system.workload.e820_table.entries4]
type=X86E820Entry
addr=4294967296
eventq_index=0
range_type=1
size=5368709120

[system.workload.intel_mp_pointer]
type=X86IntelMPFloatingPointer
default_config=0
eventq_index=0
imcr_present=true
spec_rev=4

[system.workload.intel_mp_table]
type=X86IntelMPConfigTable
children=base_entries00 base_entries01 base_entries02 base_entries03 base_entries04 base_entries05 base_entries06 base_entries07 base_entries08 base_entries09 base_entries10 base_entries11 base_entries12 base_entries13 base_entries14 base_entries15 base_entries16 base_entries17 base_entries18 base_entries19 base_entries20 base_entries21 base_entries22 base_entries23 base_entries24 base_entries25 base_entries26 base_entries27 base_entries28 base_entries29 base_entries30 base_entries31 base_entries32 base_entries33 base_entries34 base_entries35 base_entries36 base_entries37 base_entries38 base_entries39 base_entries40 base_entries41 base_entries42 base_entries43 base_entries44 base_entries45 base_entries46 base_entries47 ext_entries
base_entries=system.workload.intel_mp_table.base_entries00 system.workload.intel_mp_table.base_entries01 system.workload.intel_mp_table.base_entries02 system.workload.intel_mp_table.base_entries03 system.workload.intel_mp_table.base_entries04 system.workload.intel_mp_table.base_entries05 system.workload.intel_mp_table.base_entries06 system.workload.intel_mp_table.base_entries07 system.workload.intel_mp_table.base_entries08 system.workload.intel_mp_table.base_entries09 system.workload.intel_mp_table.base_entries10 system.workload.intel_mp_table.base_entries11 system.workload.intel_mp_table.base_entries12 system.workload.intel_mp_table.base_entries13 system.workload.intel_mp_table.base_entries14 system.workload.intel_mp_table.base_entries15 system.workload.intel_mp_table.base_entries16 system.workload.intel_mp_table.base_entries17 system.workload.intel_mp_table.base_entries18 system.workload.intel_mp_table.base_entries19 system.workload.intel_mp_table.base_entries20 system.workload.intel_mp_table.base_entries21 system.workload.intel_mp_table.base_entries22 system.workload.intel_mp_table.base_entries23 system.workload.intel_mp_table.base_entries24 system.workload.intel_mp_table.base_entries25 system.workload.intel_mp_table.base_entries26 system.workload.intel_mp_table.base_entries27 system.workload.intel_mp_table.base_entries28 system.workload.intel_mp_table.base_entries29 system.workload.intel_mp_table.base_entries30 system.workload.intel_mp_table.base_entries31 system.workload.intel_mp_table.base_entries32 system.workload.intel_mp_table.base_entries33 system.workload.intel_mp_table.base_entries34 system.workload.intel_mp_table.base_entries35 system.workload.intel_mp_table.base_entries36 system.workload.intel_mp_table.base_entries37 system.workload.intel_mp_table.base_entries38 system.workload.intel_mp_table.base_entries39 system.workload.intel_mp_table.base_entries40 system.workload.intel_mp_table.base_entries41 system.workload.intel_mp_table.base_entries42 system.workload.intel_mp_table.base_entries43 system.workload.intel_mp_table.base_entries44 system.workload.intel_mp_table.base_entries45 system.workload.intel_mp_table.base_entries46 system.workload.intel_mp_table.base_entries47
eventq_index=0
ext_entries=system.workload.intel_mp_table.ext_entries
local_apic=4276092928
oem_id=
oem_table_addr=0
oem_table_size=0
product_id=
spec_rev=4

[system.workload.intel_mp_table.base_entries00]
type=X86IntelMPProcessor
bootstrap=true
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=0
local_apic_version=20
model=0
stepping=0

[system.workload.intel_mp_table.base_entries01]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=1
local_apic_version=20
model=0
stepping=0

[system.workload.intel_mp_table.base_entries02]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=2
local_apic_version=20
model=0
stepping=0

[system.workload.intel_mp_table.base_entries03]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=3
local_apic_version=20
model=0
stepping=0

[system.workload.intel_mp_table.base_entries04]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=4
local_apic_version=20
model=0
stepping=0

[system.workload.intel_mp_table.base_entries05]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=5
local_apic_version=20
model=0
stepping=0

[system.workload.intel_mp_table.base_entries06]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=6
local_apic_version=20
model=0
stepping=0

[system.workload.intel_mp_table.base_entries07]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=7
local_apic_version=20
model=0
stepping=0

[system.workload.intel_mp_table.base_entries08]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=8
local_apic_version=20
model=0
stepping=0

[system.workload.intel_mp_table.base_entries09]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=9
local_apic_version=20
model=0
stepping=0

[system.workload.intel_mp_table.base_entries10]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=10
local_apic_version=20
model=0
stepping=0

[system.workload.intel_mp_table.base_entries11]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=11
local_apic_version=20
model=0
stepping=0

[system.workload.intel_mp_table.base_entries12]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=12
local_apic_version=20
model=0
stepping=0

[system.workload.intel_mp_table.base_entries13]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=13
local_apic_version=20
model=0
stepping=0

[system.workload.intel_mp_table.base_entries14]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=14
local_apic_version=20
model=0
stepping=0

[system.workload.intel_mp_table.base_entries15]
type=X86IntelMPProcessor
bootstrap=false
enable=true
eventq_index=0
family=0
feature_flags=0
local_apic_id=15
local_apic_version=20
model=0
stepping=0

[system.workload.intel_mp_table.base_entries16]
type=X86IntelMPIOAPIC
address=4273995776
enable=true
eventq_index=0
id=16
version=17

[system.workload.intel_mp_table.base_entries17]
type=X86IntelMPBus
bus_id=0
bus_type=PCI   
eventq_index=0

[system.workload.intel_mp_table.base_entries18]
type=X86IntelMPBus
bus_id=1
bus_type=ISA   
eventq_index=0

[system.workload.intel_mp_table.base_entries19]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=16
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=0
source_bus_irq=16
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries20]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=0
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries21]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=2
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=0
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries22]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=1
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries23]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=1
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=1
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries24]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=3
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries25]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=3
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=3
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries26]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=4
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries27]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=4
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=4
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries28]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=5
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries29]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=5
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=5
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries30]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=6
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries31]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=6
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=6
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries32]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=7
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries33]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=7
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=7
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries34]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=8
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries35]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=8
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=8
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries36]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=9
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries37]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=9
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=9
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries38]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=10
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries39]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=10
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=10
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries40]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=11
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries41]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=11
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=11
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries42]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=12
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries43]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=12
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=12
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries44]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=13
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries45]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=13
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=13
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries46]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=0
eventq_index=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=14
trigger=ConformTrigger

[system.workload.intel_mp_table.base_entries47]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=16
dest_io_apic_intin=14
eventq_index=0
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=14
trigger=ConformTrigger

[system.workload.intel_mp_table.ext_entries]
type=X86IntelMPBusHierarchy
bus_id=1
eventq_index=0
parent_bus=0
subtractive_decode=true

[system.workload.smbios_table]
type=X86SMBiosSMBiosTable
children=structures
eventq_index=0
major_version=2
minor_version=5
structures=system.workload.smbios_table.structures

[system.workload.smbios_table.structures]
type=X86SMBiosBiosInformation
characteristic_ext_bytes=
characteristics=
emb_cont_firmware_major=0
emb_cont_firmware_minor=0
eventq_index=0
major=0
minor=0
release_date=06/08/2008
rom_size=0
starting_addr_segment=0
vendor=
version=

