mainboard_cpu_usage_latency : 34
mainboard_cpu_usage_latency_80 : 34
mainboard_cpu_usage_latency_90 : 34
mainboard_cpu_usage_latency_99 : 34
mainboard_cpu_usage_latency_999 : 34
mainboard_cpu_usage_latency_9999 : 34
mainboard_cpu_usage_max_latency : 34
mainboard_mem_resident_usage_latency : 734688
mainboard_mem_resident_usage_latency_80 : 734668
mainboard_mem_resident_usage_latency_90 : 734668
mainboard_mem_resident_usage_latency_99 : 734668
mainboard_mem_resident_usage_latency_999 : 734668
mainboard_mem_resident_usage_latency_9999 : 734668
mainboard_mem_resident_usage_max_latency : 734892
mainboard_message_reader_apollo_canbus_chassis_cyber_latency : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_latency_80 : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_latency_90 : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_latency_99 : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_latency_999 : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_latency_9999 : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_max_latency : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency_80 : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency_90 : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency_99 : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency_999 : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency_9999 : 0
mainboard_message_reader_apollo_canbus_chassis_proc_max_latency : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency_80 : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency_90 : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency_99 : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency_999 : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency_9999 : 0
mainboard_message_reader_apollo_canbus_chassis_tran_max_latency : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency_80 : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency_90 : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency_99 : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency_999 : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency_9999 : 0
mainboard_message_reader_apollo_localization_pose_cyber_max_latency : 0
mainboard_message_reader_apollo_localization_pose_proc_latency : 0
mainboard_message_reader_apollo_localization_pose_proc_latency_80 : 0
mainboard_message_reader_apollo_localization_pose_proc_latency_90 : 0
mainboard_message_reader_apollo_localization_pose_proc_latency_99 : 0
mainboard_message_reader_apollo_localization_pose_proc_latency_999 : 0
mainboard_message_reader_apollo_localization_pose_proc_latency_9999 : 0
mainboard_message_reader_apollo_localization_pose_proc_max_latency : 0
mainboard_message_reader_apollo_localization_pose_tran_latency : 0
mainboard_message_reader_apollo_localization_pose_tran_latency_80 : 0
mainboard_message_reader_apollo_localization_pose_tran_latency_90 : 0
mainboard_message_reader_apollo_localization_pose_tran_latency_99 : 0
mainboard_message_reader_apollo_localization_pose_tran_latency_999 : 0
mainboard_message_reader_apollo_localization_pose_tran_latency_9999 : 0
mainboard_message_reader_apollo_localization_pose_tran_max_latency : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency_80 : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency_90 : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency_99 : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency_999 : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency_9999 : 0
mainboard_message_reader_apollo_planning_command_status_cyber_max_latency : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency_80 : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency_90 : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency_99 : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency_999 : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency_9999 : 0
mainboard_message_reader_apollo_planning_command_status_proc_max_latency : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency_80 : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency_90 : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency_99 : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency_999 : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency_9999 : 0
mainboard_message_reader_apollo_planning_command_status_tran_max_latency : 0
mainboard_message_reader_apollo_planning_cyber_latency : 0
mainboard_message_reader_apollo_planning_cyber_latency_80 : 0
mainboard_message_reader_apollo_planning_cyber_latency_90 : 0
mainboard_message_reader_apollo_planning_cyber_latency_99 : 0
mainboard_message_reader_apollo_planning_cyber_latency_999 : 0
mainboard_message_reader_apollo_planning_cyber_latency_9999 : 0
mainboard_message_reader_apollo_planning_cyber_max_latency : 0
mainboard_message_reader_apollo_planning_proc_latency : 0
mainboard_message_reader_apollo_planning_proc_latency_80 : 0
mainboard_message_reader_apollo_planning_proc_latency_90 : 0
mainboard_message_reader_apollo_planning_proc_latency_99 : 0
mainboard_message_reader_apollo_planning_proc_latency_999 : 0
mainboard_message_reader_apollo_planning_proc_latency_9999 : 0
mainboard_message_reader_apollo_planning_proc_max_latency : 0
mainboard_message_reader_apollo_planning_tran_latency : 0
mainboard_message_reader_apollo_planning_tran_latency_80 : 0
mainboard_message_reader_apollo_planning_tran_latency_90 : 0
mainboard_message_reader_apollo_planning_tran_latency_99 : 0
mainboard_message_reader_apollo_planning_tran_latency_999 : 0
mainboard_message_reader_apollo_planning_tran_latency_9999 : 0
mainboard_message_reader_apollo_planning_tran_max_latency : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency_80 : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency_90 : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency_99 : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency_999 : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency_9999 : 0
mainboard_planning_apollo_canbus_chassis_cyber_max_latency : 0
mainboard_planning_apollo_canbus_chassis_proc_latency : 0
mainboard_planning_apollo_canbus_chassis_proc_latency_80 : 0
mainboard_planning_apollo_canbus_chassis_proc_latency_90 : 0
mainboard_planning_apollo_canbus_chassis_proc_latency_99 : 0
mainboard_planning_apollo_canbus_chassis_proc_latency_999 : 0
mainboard_planning_apollo_canbus_chassis_proc_latency_9999 : 0
mainboard_planning_apollo_canbus_chassis_proc_max_latency : 0
mainboard_planning_apollo_canbus_chassis_tran_latency : 78
mainboard_planning_apollo_canbus_chassis_tran_latency_80 : 111
mainboard_planning_apollo_canbus_chassis_tran_latency_90 : 130
mainboard_planning_apollo_canbus_chassis_tran_latency_99 : 170
mainboard_planning_apollo_canbus_chassis_tran_latency_999 : 242
mainboard_planning_apollo_canbus_chassis_tran_latency_9999 : 242
mainboard_planning_apollo_canbus_chassis_tran_max_latency : 242
mainboard_planning_apollo_control_interactive_cyber_latency : 135
mainboard_planning_apollo_control_interactive_cyber_latency_80 : 49
mainboard_planning_apollo_control_interactive_cyber_latency_90 : 57
mainboard_planning_apollo_control_interactive_cyber_latency_99 : 7882
mainboard_planning_apollo_control_interactive_cyber_latency_999 : 8498
mainboard_planning_apollo_control_interactive_cyber_latency_9999 : 8498
mainboard_planning_apollo_control_interactive_cyber_max_latency : 8498
mainboard_planning_apollo_control_interactive_proc_latency : 9
mainboard_planning_apollo_control_interactive_proc_latency_80 : 7
mainboard_planning_apollo_control_interactive_proc_latency_90 : 8
mainboard_planning_apollo_control_interactive_proc_latency_99 : 147
mainboard_planning_apollo_control_interactive_proc_latency_999 : 454
mainboard_planning_apollo_control_interactive_proc_latency_9999 : 454
mainboard_planning_apollo_control_interactive_proc_max_latency : 516
mainboard_planning_apollo_control_interactive_tran_latency : 74
mainboard_planning_apollo_control_interactive_tran_latency_80 : 107
mainboard_planning_apollo_control_interactive_tran_latency_90 : 119
mainboard_planning_apollo_control_interactive_tran_latency_99 : 146
mainboard_planning_apollo_control_interactive_tran_latency_999 : 230
mainboard_planning_apollo_control_interactive_tran_latency_9999 : 230
mainboard_planning_apollo_control_interactive_tran_max_latency : 230
mainboard_planning_apollo_localization_pose_cyber_latency : 0
mainboard_planning_apollo_localization_pose_cyber_latency_80 : 0
mainboard_planning_apollo_localization_pose_cyber_latency_90 : 0
mainboard_planning_apollo_localization_pose_cyber_latency_99 : 0
mainboard_planning_apollo_localization_pose_cyber_latency_999 : 0
mainboard_planning_apollo_localization_pose_cyber_latency_9999 : 0
mainboard_planning_apollo_localization_pose_cyber_max_latency : 0
mainboard_planning_apollo_localization_pose_proc_latency : 0
mainboard_planning_apollo_localization_pose_proc_latency_80 : 0
mainboard_planning_apollo_localization_pose_proc_latency_90 : 0
mainboard_planning_apollo_localization_pose_proc_latency_99 : 0
mainboard_planning_apollo_localization_pose_proc_latency_999 : 0
mainboard_planning_apollo_localization_pose_proc_latency_9999 : 0
mainboard_planning_apollo_localization_pose_proc_max_latency : 0
mainboard_planning_apollo_localization_pose_tran_latency : 85
mainboard_planning_apollo_localization_pose_tran_latency_80 : 120
mainboard_planning_apollo_localization_pose_tran_latency_90 : 141
mainboard_planning_apollo_localization_pose_tran_latency_99 : 193
mainboard_planning_apollo_localization_pose_tran_latency_999 : 266
mainboard_planning_apollo_localization_pose_tran_latency_9999 : 266
mainboard_planning_apollo_localization_pose_tran_max_latency : 266
mainboard_planning_apollo_perception_traffic_light_cyber_latency : 44
mainboard_planning_apollo_perception_traffic_light_cyber_latency_80 : 56
mainboard_planning_apollo_perception_traffic_light_cyber_latency_90 : 60
mainboard_planning_apollo_perception_traffic_light_cyber_latency_99 : 82
mainboard_planning_apollo_perception_traffic_light_cyber_latency_999 : 82
mainboard_planning_apollo_perception_traffic_light_cyber_latency_9999 : 82
mainboard_planning_apollo_perception_traffic_light_cyber_max_latency : 82
mainboard_planning_apollo_perception_traffic_light_proc_latency : 15
mainboard_planning_apollo_perception_traffic_light_proc_latency_80 : 17
mainboard_planning_apollo_perception_traffic_light_proc_latency_90 : 18
mainboard_planning_apollo_perception_traffic_light_proc_latency_99 : 23
mainboard_planning_apollo_perception_traffic_light_proc_latency_999 : 23
mainboard_planning_apollo_perception_traffic_light_proc_latency_9999 : 23
mainboard_planning_apollo_perception_traffic_light_proc_max_latency : 214
mainboard_planning_apollo_perception_traffic_light_tran_latency : 98
mainboard_planning_apollo_perception_traffic_light_tran_latency_80 : 139
mainboard_planning_apollo_perception_traffic_light_tran_latency_90 : 145
mainboard_planning_apollo_perception_traffic_light_tran_latency_99 : 172
mainboard_planning_apollo_perception_traffic_light_tran_latency_999 : 172
mainboard_planning_apollo_perception_traffic_light_tran_latency_9999 : 172
mainboard_planning_apollo_perception_traffic_light_tran_max_latency : 172
mainboard_planning_apollo_planning_command_cyber_latency : 0
mainboard_planning_apollo_planning_command_cyber_latency_80 : 0
mainboard_planning_apollo_planning_command_cyber_latency_90 : 0
mainboard_planning_apollo_planning_command_cyber_latency_99 : 0
mainboard_planning_apollo_planning_command_cyber_latency_999 : 0
mainboard_planning_apollo_planning_command_cyber_latency_9999 : 0
mainboard_planning_apollo_planning_command_cyber_max_latency : 0
mainboard_planning_apollo_planning_command_proc_latency : 0
mainboard_planning_apollo_planning_command_proc_latency_80 : 0
mainboard_planning_apollo_planning_command_proc_latency_90 : 0
mainboard_planning_apollo_planning_command_proc_latency_99 : 0
mainboard_planning_apollo_planning_command_proc_latency_999 : 0
mainboard_planning_apollo_planning_command_proc_latency_9999 : 0
mainboard_planning_apollo_planning_command_proc_max_latency : 0
mainboard_planning_apollo_planning_command_tran_latency : 0
mainboard_planning_apollo_planning_command_tran_latency_80 : 0
mainboard_planning_apollo_planning_command_tran_latency_90 : 0
mainboard_planning_apollo_planning_command_tran_latency_99 : 0
mainboard_planning_apollo_planning_command_tran_latency_999 : 0
mainboard_planning_apollo_planning_command_tran_latency_9999 : 0
mainboard_planning_apollo_planning_command_tran_max_latency : 0
mainboard_planning_apollo_planning_pad_cyber_latency : 0
mainboard_planning_apollo_planning_pad_cyber_latency_80 : 0
mainboard_planning_apollo_planning_pad_cyber_latency_90 : 0
mainboard_planning_apollo_planning_pad_cyber_latency_99 : 0
mainboard_planning_apollo_planning_pad_cyber_latency_999 : 0
mainboard_planning_apollo_planning_pad_cyber_latency_9999 : 0
mainboard_planning_apollo_planning_pad_cyber_max_latency : 0
mainboard_planning_apollo_planning_pad_proc_latency : 0
mainboard_planning_apollo_planning_pad_proc_latency_80 : 0
mainboard_planning_apollo_planning_pad_proc_latency_90 : 0
mainboard_planning_apollo_planning_pad_proc_latency_99 : 0
mainboard_planning_apollo_planning_pad_proc_latency_999 : 0
mainboard_planning_apollo_planning_pad_proc_latency_9999 : 0
mainboard_planning_apollo_planning_pad_proc_max_latency : 0
mainboard_planning_apollo_planning_pad_tran_latency : 0
mainboard_planning_apollo_planning_pad_tran_latency_80 : 0
mainboard_planning_apollo_planning_pad_tran_latency_90 : 0
mainboard_planning_apollo_planning_pad_tran_latency_99 : 0
mainboard_planning_apollo_planning_pad_tran_latency_999 : 0
mainboard_planning_apollo_planning_pad_tran_latency_9999 : 0
mainboard_planning_apollo_planning_pad_tran_max_latency : 0
mainboard_planning_apollo_prediction_cyber_latency : 72
mainboard_planning_apollo_prediction_cyber_latency_80 : 91
mainboard_planning_apollo_prediction_cyber_latency_90 : 97
mainboard_planning_apollo_prediction_cyber_latency_99 : 140
mainboard_planning_apollo_prediction_cyber_latency_999 : 140
mainboard_planning_apollo_prediction_cyber_latency_9999 : 140
mainboard_planning_apollo_prediction_cyber_max_latency : 140
mainboard_planning_apollo_prediction_proc_latency : 25122
mainboard_planning_apollo_prediction_proc_latency_80 : 29718
mainboard_planning_apollo_prediction_proc_latency_90 : 32003
mainboard_planning_apollo_prediction_proc_latency_99 : 42256
mainboard_planning_apollo_prediction_proc_latency_999 : 42256
mainboard_planning_apollo_prediction_proc_latency_9999 : 42256
mainboard_planning_apollo_prediction_proc_max_latency : 42256
mainboard_planning_apollo_prediction_tran_latency : 131
mainboard_planning_apollo_prediction_tran_latency_80 : 163
mainboard_planning_apollo_prediction_tran_latency_90 : 178
mainboard_planning_apollo_prediction_tran_latency_99 : 226
mainboard_planning_apollo_prediction_tran_latency_999 : 226
mainboard_planning_apollo_prediction_tran_latency_9999 : 226
mainboard_planning_apollo_prediction_tran_max_latency : 226
mainboard_planning_apollo_storytelling_cyber_latency : 0
mainboard_planning_apollo_storytelling_cyber_latency_80 : 0
mainboard_planning_apollo_storytelling_cyber_latency_90 : 0
mainboard_planning_apollo_storytelling_cyber_latency_99 : 0
mainboard_planning_apollo_storytelling_cyber_latency_999 : 0
mainboard_planning_apollo_storytelling_cyber_latency_9999 : 0
mainboard_planning_apollo_storytelling_cyber_max_latency : 0
mainboard_planning_apollo_storytelling_proc_latency : 0
mainboard_planning_apollo_storytelling_proc_latency_80 : 0
mainboard_planning_apollo_storytelling_proc_latency_90 : 0
mainboard_planning_apollo_storytelling_proc_latency_99 : 0
mainboard_planning_apollo_storytelling_proc_latency_999 : 0
mainboard_planning_apollo_storytelling_proc_latency_9999 : 0
mainboard_planning_apollo_storytelling_proc_max_latency : 0
mainboard_planning_apollo_storytelling_tran_latency : 0
mainboard_planning_apollo_storytelling_tran_latency_80 : 0
mainboard_planning_apollo_storytelling_tran_latency_90 : 0
mainboard_planning_apollo_storytelling_tran_latency_99 : 0
mainboard_planning_apollo_storytelling_tran_latency_999 : 0
mainboard_planning_apollo_storytelling_tran_latency_9999 : 0
mainboard_planning_apollo_storytelling_tran_max_latency : 0
