# Benchmark "control_merge" written by ABC on Sun Jul 13 14:42:54 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins[24] ins[25] \
 ins[26] ins[27] ins[28] ins[29] ins[30] ins[31] ins_valid[0] ins_valid[1] \
 ins_valid[2] ins_valid[3] ins_valid[4] ins_valid[5] ins_valid[6] \
 ins_valid[7] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] ins_ready[7] outs[0] outs[1] outs[2] outs[3] \
 outs_valid index[0] index[1] index_valid

.latch       n122 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch       n127 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n132 control.tehb.dataReg[0]  0
.latch       n137 control.tehb.dataReg[1]  0
.latch       n142 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n77
01 1
.names control.tehb.control.fullReg new_n77 ins_ready[1]
01 1
.names ins_valid[0] new_n77 new_n79
00 1
.names ins_valid[2] new_n79 new_n80
11 1
.names control.tehb.control.fullReg new_n80 ins_ready[2]
01 1
.names ins_valid[3] new_n79 new_n82
11 1
.names new_n80 new_n82 new_n83
01 1
.names control.tehb.control.fullReg new_n83 ins_ready[3]
01 1
.names new_n80 new_n83 new_n85
00 1
.names new_n79 new_n85 new_n86
11 1
.names ins_valid[4] new_n86 new_n87
11 1
.names control.tehb.control.fullReg new_n87 ins_ready[4]
01 1
.names new_n86 new_n87 new_n89
10 1
.names ins_valid[5] new_n89 new_n90
11 1
.names control.tehb.control.fullReg new_n90 ins_ready[5]
01 1
.names new_n89 new_n90 new_n92
10 1
.names ins_valid[6] new_n92 new_n93
11 1
.names control.tehb.control.fullReg new_n93 ins_ready[6]
01 1
.names ins_valid[7] new_n92 new_n95
11 1
.names new_n93 new_n95 new_n96
01 1
.names control.tehb.control.fullReg new_n96 ins_ready[7]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n98
11 1
.names new_n77 new_n83 new_n99
00 1
.names new_n87 new_n99 new_n100
00 1
.names new_n90 new_n100 new_n101
00 1
.names new_n93 new_n101 new_n102
00 1
.names new_n96 new_n102 new_n103
00 1
.names control.tehb.control.fullReg new_n103 new_n104
00 1
.names new_n98 new_n104 index[0]
00 0
.names ins[0] index[0] new_n106
10 1
.names ins[4] index[0] new_n107
11 1
.names new_n106 new_n107 new_n108
00 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n109
11 1
.names new_n93 new_n96 new_n110
00 1
.names new_n85 new_n110 new_n111
11 1
.names control.tehb.control.fullReg new_n111 new_n112
00 1
.names new_n109 new_n112 index[1]
00 0
.names new_n108 index[1] new_n114
00 1
.names ins[8] index[0] new_n115
10 1
.names ins[12] index[0] new_n116
11 1
.names new_n115 new_n116 new_n117
00 1
.names index[1] new_n117 new_n118
10 1
.names new_n114 new_n118 outs[0]
00 0
.names ins[1] index[0] new_n120
10 1
.names ins[5] index[0] new_n121
11 1
.names new_n120 new_n121 new_n122_1
00 1
.names index[1] new_n122_1 new_n123
00 1
.names ins[9] index[0] new_n124
10 1
.names ins[13] index[0] new_n125
11 1
.names new_n124 new_n125 new_n126
00 1
.names index[1] new_n126 new_n127_1
10 1
.names new_n123 new_n127_1 outs[1]
00 0
.names ins[2] index[0] new_n129
10 1
.names ins[6] index[0] new_n130
11 1
.names new_n129 new_n130 new_n131
00 1
.names index[1] new_n131 new_n132_1
00 1
.names ins[10] index[0] new_n133
10 1
.names ins[14] index[0] new_n134
11 1
.names new_n133 new_n134 new_n135
00 1
.names index[1] new_n135 new_n136
10 1
.names new_n132_1 new_n136 outs[2]
00 0
.names ins[3] index[0] new_n138
10 1
.names ins[7] index[0] new_n139
11 1
.names new_n138 new_n139 new_n140
00 1
.names index[1] new_n140 new_n141
00 1
.names ins[11] index[0] new_n142_1
10 1
.names ins[15] index[0] new_n143
11 1
.names new_n142_1 new_n143 new_n144
00 1
.names index[1] new_n144 new_n145
10 1
.names new_n141 new_n145 outs[3]
00 0
.names new_n92 new_n110 new_n147
11 1
.names control.tehb.control.fullReg new_n147 new_n148
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n148 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n148 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n151
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n152
01 1
.names new_n151 new_n152 new_n153
00 1
.names rst new_n153 new_n154
00 1
.names new_n148 new_n154 n142
01 1
.names new_n151 n142 n122
01 0
.names new_n152 n142 n127
01 0
.names control.tehb.control.fullReg new_n153 new_n158
00 1
.names new_n147 new_n158 new_n159
01 1
.names control.tehb.dataReg[0] new_n159 new_n160
10 1
.names new_n103 new_n159 new_n161
01 1
.names new_n160 new_n161 new_n162
00 1
.names rst new_n162 n132
00 1
.names control.tehb.dataReg[1] new_n159 new_n164
10 1
.names new_n111 new_n159 new_n165
01 1
.names new_n164 new_n165 new_n166
00 1
.names rst new_n166 n137
00 1
.end
