# Design Scope and Assumptions

## Assumptions
- Single-port synchronous SRAM
- One memory operation per cycle
- Static microcode ROM
- Single memory instance

## Limitations
- No redundancy or repair logic
- One MBIST instance per memory
- Microcode contents fixed at synthesis time

## Possible Extensions
- Multiple memory support
- Programmable microcode

