Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Aug 21 09:17:28 2024
| Host         : imne1 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file zyboz7_tcu_wrapper_timing_summary_routed.rpt -pb zyboz7_tcu_wrapper_timing_summary_routed.pb -rpx zyboz7_tcu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zyboz7_tcu_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          1000        
TIMING-18  Warning   Missing input or output delay  8           
RTGT-1     Advisory  RAM retargeting possibility    2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.976   -20239.205                   7320                51377        0.018        0.000                      0                51377        3.750        0.000                       0                 16346  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -7.976   -20239.205                   7320                51377        0.018        0.000                      0                51377        3.750        0.000                       0                 16346  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         7320  Failing Endpoints,  Worst Slack       -7.976ns,  Total Violation   -20239.206ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.976ns  (required time - arrival time)
  Source:                 zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.758ns  (logic 7.058ns (39.747%)  route 10.700ns (60.253%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.663     2.957    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/WCLK
    SLICE_X46Y35         RAMD32                                       r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.300 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/O
                         net (fo=97, routed)          0.652     4.952    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/instruction_io_deq_bits_opcode[2]
    SLICE_X47Y35         LUT4 (Prop_lut4_I3_O)        0.348     5.300 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_size_reg_0_15_12_12_i_2/O
                         net (fo=28, routed)          0.640     5.940    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/DIB[1]
    SLICE_X48Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_sel[0]_i_3/O
                         net (fo=36, routed)          1.014     7.078    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/decoder_io_dataflow_bits_kind[1]
    SLICE_X49Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.202 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_9/O
                         net (fo=3, routed)           0.661     7.863    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/clock_1
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.987 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_3/O
                         net (fo=4, routed)           0.166     8.153    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/enq_0_reg_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.124     8.277 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/value[12]_i_4/O
                         net (fo=6, routed)           0.417     8.693    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/maybe_full_reg_1
    SLICE_X49Y26         LUT2 (Prop_lut2_I0_O)        0.124     8.817 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/output_mac_i_36__1/O
                         net (fo=12, routed)          0.528     9.346    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/array_io_weight_valid
    SLICE_X47Y24         LUT5 (Prop_lut5_I3_O)        0.124     9.470 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/output_mac_i_38/O
                         net (fo=2063, routed)        1.491    10.960    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/weight_reg[0]_0
    SLICE_X66Y22         LUT3 (Prop_lut3_I2_O)        0.124    11.084 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_mac_i_8__13/O
                         net (fo=3, routed)           1.353    12.437    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/weight_reg[15]_0[8]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    14.257 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_mac/P[0]
                         net (fo=1, routed)           1.285    15.542    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_mac_n_105
    SLICE_X90Y15         LUT4 (Prop_lut4_I2_O)        0.124    15.666 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[3]_i_4__14_comp/O
                         net (fo=1, routed)           0.656    16.322    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[3]_i_4__14_n_0
    SLICE_X91Y15         LUT6 (Prop_lut6_I4_O)        0.124    16.446 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[3]_i_3__14_comp/O
                         net (fo=1, routed)           0.000    16.446    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[3]_i_3__14_n_0
    SLICE_X91Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.978 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[3]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    16.978    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[3]_i_2__14_n_0
    SLICE_X91Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.092 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[7]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    17.092    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[7]_i_2__14_n_0
    SLICE_X91Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.206 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[11]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    17.206    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[11]_i_2__14_n_0
    SLICE_X91Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.320 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[15]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    17.320    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[15]_i_2__13_n_0
    SLICE_X91Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.542 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[15]_i_29__13/O[0]
                         net (fo=4, routed)           0.959    18.500    zyboz7_tcu_i/top_zyboz7_0/tcu/tcu/array/array/mac_3_4/output_adjusted[16]
    SLICE_X89Y17         LUT2 (Prop_lut2_I0_O)        0.299    18.799 r  zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__14/O
                         net (fo=1, routed)           0.000    18.799    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[15]_i_4__14_0[1]
    SLICE_X89Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.349 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[15]_i_9__14/CO[3]
                         net (fo=1, routed)           0.000    19.349    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[15]_i_9__14_n_0
    SLICE_X89Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.506 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[15]_i_4__14/CO[1]
                         net (fo=16, routed)          0.879    20.386    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_10_in
    SLICE_X87Y18         LUT3 (Prop_lut3_I0_O)        0.329    20.715 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[13]_i_1__14/O
                         net (fo=1, routed)           0.000    20.715    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[13]_i_1__14_n_0
    SLICE_X87Y18         FDRE                                         r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.553    12.733    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/clock
    SLICE_X87Y18         FDRE                                         r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[13]/C
                         clock pessimism              0.129    12.861    
                         clock uncertainty           -0.154    12.707    
    SLICE_X87Y18         FDRE (Setup_fdre_C_D)        0.031    12.738    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[13]
  -------------------------------------------------------------------
                         required time                         12.738    
                         arrival time                         -20.715    
  -------------------------------------------------------------------
                         slack                                 -7.976    

Slack (VIOLATED) :        -7.960ns  (required time - arrival time)
  Source:                 zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.786ns  (logic 7.086ns (39.841%)  route 10.700ns (60.159%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.663     2.957    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/WCLK
    SLICE_X46Y35         RAMD32                                       r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.300 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/O
                         net (fo=97, routed)          0.652     4.952    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/instruction_io_deq_bits_opcode[2]
    SLICE_X47Y35         LUT4 (Prop_lut4_I3_O)        0.348     5.300 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_size_reg_0_15_12_12_i_2/O
                         net (fo=28, routed)          0.640     5.940    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/DIB[1]
    SLICE_X48Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_sel[0]_i_3/O
                         net (fo=36, routed)          1.014     7.078    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/decoder_io_dataflow_bits_kind[1]
    SLICE_X49Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.202 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_9/O
                         net (fo=3, routed)           0.661     7.863    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/clock_1
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.987 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_3/O
                         net (fo=4, routed)           0.166     8.153    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/enq_0_reg_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.124     8.277 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/value[12]_i_4/O
                         net (fo=6, routed)           0.417     8.693    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/maybe_full_reg_1
    SLICE_X49Y26         LUT2 (Prop_lut2_I0_O)        0.124     8.817 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/output_mac_i_36__1/O
                         net (fo=12, routed)          0.528     9.346    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/array_io_weight_valid
    SLICE_X47Y24         LUT5 (Prop_lut5_I3_O)        0.124     9.470 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/output_mac_i_38/O
                         net (fo=2063, routed)        1.491    10.960    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/weight_reg[0]_0
    SLICE_X66Y22         LUT3 (Prop_lut3_I2_O)        0.124    11.084 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_mac_i_8__13/O
                         net (fo=3, routed)           1.353    12.437    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/weight_reg[15]_0[8]
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    14.257 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_mac/P[0]
                         net (fo=1, routed)           1.285    15.542    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_mac_n_105
    SLICE_X90Y15         LUT4 (Prop_lut4_I2_O)        0.124    15.666 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[3]_i_4__14_comp/O
                         net (fo=1, routed)           0.656    16.322    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[3]_i_4__14_n_0
    SLICE_X91Y15         LUT6 (Prop_lut6_I4_O)        0.124    16.446 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[3]_i_3__14_comp/O
                         net (fo=1, routed)           0.000    16.446    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[3]_i_3__14_n_0
    SLICE_X91Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.978 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[3]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    16.978    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[3]_i_2__14_n_0
    SLICE_X91Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.092 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[7]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    17.092    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[7]_i_2__14_n_0
    SLICE_X91Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.206 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[11]_i_2__14/CO[3]
                         net (fo=1, routed)           0.000    17.206    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[11]_i_2__14_n_0
    SLICE_X91Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.320 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[15]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    17.320    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[15]_i_2__13_n_0
    SLICE_X91Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.542 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[15]_i_29__13/O[0]
                         net (fo=4, routed)           0.959    18.500    zyboz7_tcu_i/top_zyboz7_0/tcu/tcu/array/array/mac_3_4/output_adjusted[16]
    SLICE_X89Y17         LUT2 (Prop_lut2_I0_O)        0.299    18.799 r  zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__14/O
                         net (fo=1, routed)           0.000    18.799    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[15]_i_4__14_0[1]
    SLICE_X89Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.349 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[15]_i_9__14/CO[3]
                         net (fo=1, routed)           0.000    19.349    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[15]_i_9__14_n_0
    SLICE_X89Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.506 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[15]_i_4__14/CO[1]
                         net (fo=16, routed)          0.879    20.386    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_10_in
    SLICE_X87Y18         LUT3 (Prop_lut3_I0_O)        0.357    20.743 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[14]_i_1__14/O
                         net (fo=1, routed)           0.000    20.743    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output_[14]_i_1__14_n_0
    SLICE_X87Y18         FDRE                                         r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.553    12.733    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/clock
    SLICE_X87Y18         FDRE                                         r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[14]/C
                         clock pessimism              0.129    12.861    
                         clock uncertainty           -0.154    12.707    
    SLICE_X87Y18         FDRE (Setup_fdre_C_D)        0.075    12.782    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_4/output__reg[14]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                         -20.743    
  -------------------------------------------------------------------
                         slack                                 -7.960    

Slack (VIOLATED) :        -7.945ns  (required time - arrival time)
  Source:                 zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.832ns  (logic 7.142ns (40.051%)  route 10.690ns (59.949%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.663     2.957    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/WCLK
    SLICE_X46Y35         RAMD32                                       r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.300 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/O
                         net (fo=97, routed)          0.652     4.952    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/instruction_io_deq_bits_opcode[2]
    SLICE_X47Y35         LUT4 (Prop_lut4_I3_O)        0.348     5.300 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_size_reg_0_15_12_12_i_2/O
                         net (fo=28, routed)          0.640     5.940    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/DIB[1]
    SLICE_X48Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_sel[0]_i_3/O
                         net (fo=36, routed)          1.014     7.078    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/decoder_io_dataflow_bits_kind[1]
    SLICE_X49Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.202 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_9/O
                         net (fo=3, routed)           0.661     7.863    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/clock_1
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.987 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_3/O
                         net (fo=4, routed)           0.166     8.153    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/enq_0_reg_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.124     8.277 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/value[12]_i_4/O
                         net (fo=6, routed)           0.417     8.693    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/maybe_full_reg_1
    SLICE_X49Y26         LUT2 (Prop_lut2_I0_O)        0.124     8.817 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/output_mac_i_36__1/O
                         net (fo=12, routed)          0.528     9.346    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/array_io_weight_valid
    SLICE_X47Y24         LUT5 (Prop_lut5_I3_O)        0.124     9.470 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/output_mac_i_38/O
                         net (fo=2063, routed)        1.610    11.080    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_2/weight_reg[0]_0
    SLICE_X77Y25         LUT3 (Prop_lut3_I2_O)        0.124    11.204 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_2/output_mac_i_1__28/O
                         net (fo=29, routed)          1.485    12.689    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/io_addInput[15]
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_C[41]_P[4])
                                                      1.820    14.509 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_mac/P[4]
                         net (fo=1, routed)           1.132    15.640    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_mac_n_101
    SLICE_X105Y20        LUT4 (Prop_lut4_I2_O)        0.124    15.764 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[3]_i_4__33_comp/O
                         net (fo=1, routed)           0.810    16.574    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[3]_i_4__33_n_0
    SLICE_X102Y20        LUT6 (Prop_lut6_I4_O)        0.124    16.698 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[3]_i_3__33_comp/O
                         net (fo=1, routed)           0.000    16.698    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[3]_i_3__33_n_0
    SLICE_X102Y20        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.211 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[3]_i_2__33/CO[3]
                         net (fo=1, routed)           0.000    17.211    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[3]_i_2__33_n_0
    SLICE_X102Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.328 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[7]_i_2__33/CO[3]
                         net (fo=1, routed)           0.000    17.328    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[7]_i_2__33_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.445 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[11]_i_2__33/CO[3]
                         net (fo=1, routed)           0.000    17.445    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[11]_i_2__33_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.562 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_2__32/CO[3]
                         net (fo=1, routed)           0.000    17.562    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_2__32_n_0
    SLICE_X102Y24        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.885 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_29__32/O[1]
                         net (fo=4, routed)           0.614    18.499    zyboz7_tcu_i/top_zyboz7_0/tcu/tcu/array/array/mac_6_3/output_adjusted[17]
    SLICE_X104Y24        LUT2 (Prop_lut2_I1_O)        0.306    18.805 r  zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__33/O
                         net (fo=1, routed)           0.000    18.805    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_4__33_0[1]
    SLICE_X104Y24        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.338 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_9__33/CO[3]
                         net (fo=1, routed)           0.009    19.347    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_9__33_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.504 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_4__33/CO[1]
                         net (fo=16, routed)          0.953    20.457    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_10_in
    SLICE_X104Y23        LUT3 (Prop_lut3_I0_O)        0.332    20.789 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[13]_i_1__33/O
                         net (fo=1, routed)           0.000    20.789    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[13]_i_1__33_n_0
    SLICE_X104Y23        FDRE                                         r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.611    12.790    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/clock
    SLICE_X104Y23        FDRE                                         r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[13]/C
                         clock pessimism              0.129    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X104Y23        FDRE (Setup_fdre_C_D)        0.079    12.844    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[13]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -20.789    
  -------------------------------------------------------------------
                         slack                                 -7.945    

Slack (VIOLATED) :        -7.935ns  (required time - arrival time)
  Source:                 zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.861ns  (logic 7.171ns (40.148%)  route 10.690ns (59.852%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.663     2.957    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/WCLK
    SLICE_X46Y35         RAMD32                                       r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.300 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/O
                         net (fo=97, routed)          0.652     4.952    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/instruction_io_deq_bits_opcode[2]
    SLICE_X47Y35         LUT4 (Prop_lut4_I3_O)        0.348     5.300 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_size_reg_0_15_12_12_i_2/O
                         net (fo=28, routed)          0.640     5.940    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/DIB[1]
    SLICE_X48Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_sel[0]_i_3/O
                         net (fo=36, routed)          1.014     7.078    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/decoder_io_dataflow_bits_kind[1]
    SLICE_X49Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.202 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_9/O
                         net (fo=3, routed)           0.661     7.863    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/clock_1
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.987 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_3/O
                         net (fo=4, routed)           0.166     8.153    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/enq_0_reg_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.124     8.277 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/value[12]_i_4/O
                         net (fo=6, routed)           0.417     8.693    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/maybe_full_reg_1
    SLICE_X49Y26         LUT2 (Prop_lut2_I0_O)        0.124     8.817 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/output_mac_i_36__1/O
                         net (fo=12, routed)          0.528     9.346    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/array_io_weight_valid
    SLICE_X47Y24         LUT5 (Prop_lut5_I3_O)        0.124     9.470 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/output_mac_i_38/O
                         net (fo=2063, routed)        1.610    11.080    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_2/weight_reg[0]_0
    SLICE_X77Y25         LUT3 (Prop_lut3_I2_O)        0.124    11.204 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_2/output_mac_i_1__28/O
                         net (fo=29, routed)          1.485    12.689    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/io_addInput[15]
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_C[41]_P[4])
                                                      1.820    14.509 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_mac/P[4]
                         net (fo=1, routed)           1.132    15.640    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_mac_n_101
    SLICE_X105Y20        LUT4 (Prop_lut4_I2_O)        0.124    15.764 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[3]_i_4__33_comp/O
                         net (fo=1, routed)           0.810    16.574    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[3]_i_4__33_n_0
    SLICE_X102Y20        LUT6 (Prop_lut6_I4_O)        0.124    16.698 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[3]_i_3__33_comp/O
                         net (fo=1, routed)           0.000    16.698    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[3]_i_3__33_n_0
    SLICE_X102Y20        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.211 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[3]_i_2__33/CO[3]
                         net (fo=1, routed)           0.000    17.211    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[3]_i_2__33_n_0
    SLICE_X102Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.328 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[7]_i_2__33/CO[3]
                         net (fo=1, routed)           0.000    17.328    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[7]_i_2__33_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.445 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[11]_i_2__33/CO[3]
                         net (fo=1, routed)           0.000    17.445    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[11]_i_2__33_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.562 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_2__32/CO[3]
                         net (fo=1, routed)           0.000    17.562    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_2__32_n_0
    SLICE_X102Y24        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.885 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_29__32/O[1]
                         net (fo=4, routed)           0.614    18.499    zyboz7_tcu_i/top_zyboz7_0/tcu/tcu/array/array/mac_6_3/output_adjusted[17]
    SLICE_X104Y24        LUT2 (Prop_lut2_I1_O)        0.306    18.805 r  zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__33/O
                         net (fo=1, routed)           0.000    18.805    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_4__33_0[1]
    SLICE_X104Y24        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.338 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_9__33/CO[3]
                         net (fo=1, routed)           0.009    19.347    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_9__33_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.504 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_4__33/CO[1]
                         net (fo=16, routed)          0.953    20.457    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_10_in
    SLICE_X104Y23        LUT3 (Prop_lut3_I0_O)        0.361    20.818 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[14]_i_1__33/O
                         net (fo=1, routed)           0.000    20.818    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[14]_i_1__33_n_0
    SLICE_X104Y23        FDRE                                         r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.611    12.790    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/clock
    SLICE_X104Y23        FDRE                                         r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[14]/C
                         clock pessimism              0.129    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X104Y23        FDRE (Setup_fdre_C_D)        0.118    12.883    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[14]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                         -20.818    
  -------------------------------------------------------------------
                         slack                                 -7.935    

Slack (VIOLATED) :        -7.923ns  (required time - arrival time)
  Source:                 zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.811ns  (logic 7.044ns (39.550%)  route 10.767ns (60.450%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.663     2.957    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/WCLK
    SLICE_X46Y35         RAMD32                                       r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.300 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/O
                         net (fo=97, routed)          0.652     4.952    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/instruction_io_deq_bits_opcode[2]
    SLICE_X47Y35         LUT4 (Prop_lut4_I3_O)        0.348     5.300 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_size_reg_0_15_12_12_i_2/O
                         net (fo=28, routed)          0.640     5.940    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/DIB[1]
    SLICE_X48Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_sel[0]_i_3/O
                         net (fo=36, routed)          1.014     7.078    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/decoder_io_dataflow_bits_kind[1]
    SLICE_X49Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.202 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_9/O
                         net (fo=3, routed)           0.661     7.863    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/clock_1
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.987 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_3/O
                         net (fo=4, routed)           0.166     8.153    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/enq_0_reg_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.124     8.277 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/value[12]_i_4/O
                         net (fo=6, routed)           0.417     8.693    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/maybe_full_reg_1
    SLICE_X49Y26         LUT2 (Prop_lut2_I0_O)        0.124     8.817 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/output_mac_i_36__1/O
                         net (fo=12, routed)          0.528     9.346    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/array_io_weight_valid
    SLICE_X47Y24         LUT5 (Prop_lut5_I3_O)        0.124     9.470 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/output_mac_i_38/O
                         net (fo=2063, routed)        2.169    11.638    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/weight_reg[0]_0
    SLICE_X92Y13         LUT3 (Prop_lut3_I2_O)        0.124    11.762 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_mac_i_1__12/O
                         net (fo=29, routed)          0.840    12.603    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/io_addInput[15]
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_C[41]_P[6])
                                                      1.820    14.423 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_mac/P[6]
                         net (fo=1, routed)           1.047    15.470    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_mac_n_99
    SLICE_X90Y16         LUT4 (Prop_lut4_I0_O)        0.124    15.594 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_[3]_i_4__13_comp/O
                         net (fo=1, routed)           0.812    16.405    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_[3]_i_4__13_n_0
    SLICE_X93Y16         LUT6 (Prop_lut6_I4_O)        0.124    16.529 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_[3]_i_3__13_comp/O
                         net (fo=1, routed)           0.000    16.529    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_[3]_i_3__13_n_0
    SLICE_X93Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.061 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[3]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    17.061    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[3]_i_2__13_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.175 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[7]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    17.175    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[7]_i_2__13_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.289 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[11]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    17.289    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[11]_i_2__13_n_0
    SLICE_X93Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.403 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[15]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000    17.403    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[15]_i_2__12_n_0
    SLICE_X93Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.625 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[15]_i_29__12/O[0]
                         net (fo=4, routed)           0.799    18.425    zyboz7_tcu_i/top_zyboz7_0/tcu/tcu/array/array/mac_3_3/output_adjusted[16]
    SLICE_X92Y18         LUT2 (Prop_lut2_I0_O)        0.299    18.724 r  zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__13/O
                         net (fo=1, routed)           0.000    18.724    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[15]_i_4__13_0[1]
    SLICE_X92Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.257 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[15]_i_9__13/CO[3]
                         net (fo=1, routed)           0.000    19.257    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[15]_i_9__13_n_0
    SLICE_X92Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.414 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[15]_i_4__13/CO[1]
                         net (fo=16, routed)          1.022    20.436    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_10_in
    SLICE_X92Y20         LUT3 (Prop_lut3_I0_O)        0.332    20.768 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_[0]_i_1__13/O
                         net (fo=1, routed)           0.000    20.768    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_[0]_i_1__13_n_0
    SLICE_X92Y20         FDRE                                         r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.611    12.790    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/clock
    SLICE_X92Y20         FDRE                                         r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[0]/C
                         clock pessimism              0.129    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X92Y20         FDRE (Setup_fdre_C_D)        0.079    12.844    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[0]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -20.768    
  -------------------------------------------------------------------
                         slack                                 -7.923    

Slack (VIOLATED) :        -7.921ns  (required time - arrival time)
  Source:                 zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.806ns  (logic 7.142ns (40.111%)  route 10.664ns (59.889%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.663     2.957    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/WCLK
    SLICE_X46Y35         RAMD32                                       r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.300 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/O
                         net (fo=97, routed)          0.652     4.952    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/instruction_io_deq_bits_opcode[2]
    SLICE_X47Y35         LUT4 (Prop_lut4_I3_O)        0.348     5.300 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_size_reg_0_15_12_12_i_2/O
                         net (fo=28, routed)          0.640     5.940    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/DIB[1]
    SLICE_X48Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_sel[0]_i_3/O
                         net (fo=36, routed)          1.014     7.078    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/decoder_io_dataflow_bits_kind[1]
    SLICE_X49Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.202 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_9/O
                         net (fo=3, routed)           0.661     7.863    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/clock_1
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.987 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_3/O
                         net (fo=4, routed)           0.166     8.153    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/enq_0_reg_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.124     8.277 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/value[12]_i_4/O
                         net (fo=6, routed)           0.417     8.693    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/maybe_full_reg_1
    SLICE_X49Y26         LUT2 (Prop_lut2_I0_O)        0.124     8.817 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/output_mac_i_36__1/O
                         net (fo=12, routed)          0.528     9.346    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/array_io_weight_valid
    SLICE_X47Y24         LUT5 (Prop_lut5_I3_O)        0.124     9.470 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/output_mac_i_38/O
                         net (fo=2063, routed)        1.610    11.080    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_2/weight_reg[0]_0
    SLICE_X77Y25         LUT3 (Prop_lut3_I2_O)        0.124    11.204 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_2/output_mac_i_1__28/O
                         net (fo=29, routed)          1.485    12.689    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/io_addInput[15]
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_C[41]_P[4])
                                                      1.820    14.509 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_mac/P[4]
                         net (fo=1, routed)           1.132    15.640    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_mac_n_101
    SLICE_X105Y20        LUT4 (Prop_lut4_I2_O)        0.124    15.764 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[3]_i_4__33_comp/O
                         net (fo=1, routed)           0.810    16.574    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[3]_i_4__33_n_0
    SLICE_X102Y20        LUT6 (Prop_lut6_I4_O)        0.124    16.698 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[3]_i_3__33_comp/O
                         net (fo=1, routed)           0.000    16.698    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[3]_i_3__33_n_0
    SLICE_X102Y20        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.211 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[3]_i_2__33/CO[3]
                         net (fo=1, routed)           0.000    17.211    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[3]_i_2__33_n_0
    SLICE_X102Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.328 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[7]_i_2__33/CO[3]
                         net (fo=1, routed)           0.000    17.328    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[7]_i_2__33_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.445 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[11]_i_2__33/CO[3]
                         net (fo=1, routed)           0.000    17.445    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[11]_i_2__33_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.562 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_2__32/CO[3]
                         net (fo=1, routed)           0.000    17.562    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_2__32_n_0
    SLICE_X102Y24        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.885 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_29__32/O[1]
                         net (fo=4, routed)           0.614    18.499    zyboz7_tcu_i/top_zyboz7_0/tcu/tcu/array/array/mac_6_3/output_adjusted[17]
    SLICE_X104Y24        LUT2 (Prop_lut2_I1_O)        0.306    18.805 r  zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__33/O
                         net (fo=1, routed)           0.000    18.805    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_4__33_0[1]
    SLICE_X104Y24        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.338 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_9__33/CO[3]
                         net (fo=1, routed)           0.009    19.347    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_9__33_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.504 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_4__33/CO[1]
                         net (fo=16, routed)          0.927    20.431    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_10_in
    SLICE_X104Y23        LUT3 (Prop_lut3_I0_O)        0.332    20.763 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[0]_i_1__33/O
                         net (fo=1, routed)           0.000    20.763    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[0]_i_1__33_n_0
    SLICE_X104Y23        FDRE                                         r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.611    12.790    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/clock
    SLICE_X104Y23        FDRE                                         r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[0]/C
                         clock pessimism              0.129    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X104Y23        FDRE (Setup_fdre_C_D)        0.077    12.842    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[0]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -20.763    
  -------------------------------------------------------------------
                         slack                                 -7.921    

Slack (VIOLATED) :        -7.910ns  (required time - arrival time)
  Source:                 zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.837ns  (logic 7.070ns (39.638%)  route 10.767ns (60.362%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.663     2.957    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/WCLK
    SLICE_X46Y35         RAMD32                                       r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.300 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/O
                         net (fo=97, routed)          0.652     4.952    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/instruction_io_deq_bits_opcode[2]
    SLICE_X47Y35         LUT4 (Prop_lut4_I3_O)        0.348     5.300 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_size_reg_0_15_12_12_i_2/O
                         net (fo=28, routed)          0.640     5.940    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/DIB[1]
    SLICE_X48Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_sel[0]_i_3/O
                         net (fo=36, routed)          1.014     7.078    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/decoder_io_dataflow_bits_kind[1]
    SLICE_X49Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.202 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_9/O
                         net (fo=3, routed)           0.661     7.863    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/clock_1
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.987 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_3/O
                         net (fo=4, routed)           0.166     8.153    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/enq_0_reg_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.124     8.277 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/value[12]_i_4/O
                         net (fo=6, routed)           0.417     8.693    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/maybe_full_reg_1
    SLICE_X49Y26         LUT2 (Prop_lut2_I0_O)        0.124     8.817 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/output_mac_i_36__1/O
                         net (fo=12, routed)          0.528     9.346    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/array_io_weight_valid
    SLICE_X47Y24         LUT5 (Prop_lut5_I3_O)        0.124     9.470 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/output_mac_i_38/O
                         net (fo=2063, routed)        2.169    11.638    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/weight_reg[0]_0
    SLICE_X92Y13         LUT3 (Prop_lut3_I2_O)        0.124    11.762 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_2/output_mac_i_1__12/O
                         net (fo=29, routed)          0.840    12.603    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/io_addInput[15]
    DSP48_X3Y4           DSP48E1 (Prop_dsp48e1_C[41]_P[6])
                                                      1.820    14.423 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_mac/P[6]
                         net (fo=1, routed)           1.047    15.470    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_mac_n_99
    SLICE_X90Y16         LUT4 (Prop_lut4_I0_O)        0.124    15.594 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_[3]_i_4__13_comp/O
                         net (fo=1, routed)           0.812    16.405    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_[3]_i_4__13_n_0
    SLICE_X93Y16         LUT6 (Prop_lut6_I4_O)        0.124    16.529 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_[3]_i_3__13_comp/O
                         net (fo=1, routed)           0.000    16.529    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_[3]_i_3__13_n_0
    SLICE_X93Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.061 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[3]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    17.061    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[3]_i_2__13_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.175 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[7]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    17.175    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[7]_i_2__13_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.289 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[11]_i_2__13/CO[3]
                         net (fo=1, routed)           0.000    17.289    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[11]_i_2__13_n_0
    SLICE_X93Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.403 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[15]_i_2__12/CO[3]
                         net (fo=1, routed)           0.000    17.403    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[15]_i_2__12_n_0
    SLICE_X93Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.625 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[15]_i_29__12/O[0]
                         net (fo=4, routed)           0.799    18.425    zyboz7_tcu_i/top_zyboz7_0/tcu/tcu/array/array/mac_3_3/output_adjusted[16]
    SLICE_X92Y18         LUT2 (Prop_lut2_I0_O)        0.299    18.724 r  zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__13/O
                         net (fo=1, routed)           0.000    18.724    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[15]_i_4__13_0[1]
    SLICE_X92Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.257 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[15]_i_9__13/CO[3]
                         net (fo=1, routed)           0.000    19.257    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[15]_i_9__13_n_0
    SLICE_X92Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.414 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[15]_i_4__13/CO[1]
                         net (fo=16, routed)          1.022    20.436    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_10_in
    SLICE_X92Y20         LUT3 (Prop_lut3_I2_O)        0.358    20.794 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_[15]_i_1__12/O
                         net (fo=1, routed)           0.000    20.794    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output_[15]_i_1__12_n_0
    SLICE_X92Y20         FDRE                                         r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.611    12.790    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/clock
    SLICE_X92Y20         FDRE                                         r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[15]/C
                         clock pessimism              0.129    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X92Y20         FDRE (Setup_fdre_C_D)        0.118    12.883    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_3_3/output__reg[15]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                         -20.794    
  -------------------------------------------------------------------
                         slack                                 -7.910    

Slack (VIOLATED) :        -7.907ns  (required time - arrival time)
  Source:                 zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.748ns  (logic 7.142ns (40.240%)  route 10.606ns (59.760%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 12.794 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.663     2.957    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/WCLK
    SLICE_X46Y35         RAMD32                                       r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.300 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/O
                         net (fo=97, routed)          0.652     4.952    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/instruction_io_deq_bits_opcode[2]
    SLICE_X47Y35         LUT4 (Prop_lut4_I3_O)        0.348     5.300 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_size_reg_0_15_12_12_i_2/O
                         net (fo=28, routed)          0.640     5.940    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/DIB[1]
    SLICE_X48Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_sel[0]_i_3/O
                         net (fo=36, routed)          1.014     7.078    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/decoder_io_dataflow_bits_kind[1]
    SLICE_X49Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.202 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_9/O
                         net (fo=3, routed)           0.661     7.863    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/clock_1
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.987 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_3/O
                         net (fo=4, routed)           0.166     8.153    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/enq_0_reg_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.124     8.277 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/value[12]_i_4/O
                         net (fo=6, routed)           0.417     8.693    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/maybe_full_reg_1
    SLICE_X49Y26         LUT2 (Prop_lut2_I0_O)        0.124     8.817 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/output_mac_i_36__1/O
                         net (fo=12, routed)          0.528     9.346    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/array_io_weight_valid
    SLICE_X47Y24         LUT5 (Prop_lut5_I3_O)        0.124     9.470 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/output_mac_i_38/O
                         net (fo=2063, routed)        1.195    10.665    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_2/weight_reg[0]_0
    SLICE_X50Y19         LUT3 (Prop_lut3_I2_O)        0.124    10.789 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_2/output_mac_i_9__23/O
                         net (fo=3, routed)           1.942    12.731    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/io_addInput[7]
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_C[15]_P[0])
                                                      1.820    14.551 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_mac/P[0]
                         net (fo=1, routed)           1.034    15.585    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_mac_n_105
    SLICE_X101Y23        LUT4 (Prop_lut4_I2_O)        0.124    15.709 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_[3]_i_4__25_comp/O
                         net (fo=1, routed)           0.801    16.510    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_[3]_i_4__25_n_0
    SLICE_X100Y15        LUT6 (Prop_lut6_I4_O)        0.124    16.634 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_[3]_i_3__25_comp/O
                         net (fo=1, routed)           0.000    16.634    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_[3]_i_3__25_n_0
    SLICE_X100Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.147 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[3]_i_2__25/CO[3]
                         net (fo=1, routed)           0.000    17.147    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[3]_i_2__25_n_0
    SLICE_X100Y16        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.264 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[7]_i_2__25/CO[3]
                         net (fo=1, routed)           0.000    17.264    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[7]_i_2__25_n_0
    SLICE_X100Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.381 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[11]_i_2__25/CO[3]
                         net (fo=1, routed)           0.000    17.381    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[11]_i_2__25_n_0
    SLICE_X100Y18        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.498 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[15]_i_2__24/CO[3]
                         net (fo=1, routed)           0.000    17.498    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[15]_i_2__24_n_0
    SLICE_X100Y19        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.821 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[15]_i_29__24/O[1]
                         net (fo=4, routed)           0.903    18.725    zyboz7_tcu_i/top_zyboz7_0/tcu/tcu/array/array/mac_5_3/output_adjusted[17]
    SLICE_X102Y17        LUT2 (Prop_lut2_I1_O)        0.306    19.031 r  zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__25/O
                         net (fo=1, routed)           0.000    19.031    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[15]_i_4__25_0[1]
    SLICE_X102Y17        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.564 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[15]_i_9__25/CO[3]
                         net (fo=1, routed)           0.000    19.564    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[15]_i_9__25_n_0
    SLICE_X102Y18        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.721 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[15]_i_4__25/CO[1]
                         net (fo=16, routed)          0.653    20.373    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_10_in
    SLICE_X103Y18        LUT3 (Prop_lut3_I0_O)        0.332    20.705 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_[13]_i_1__25/O
                         net (fo=1, routed)           0.000    20.705    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_[13]_i_1__25_n_0
    SLICE_X103Y18        FDRE                                         r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.615    12.795    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/clock
    SLICE_X103Y18        FDRE                                         r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[13]/C
                         clock pessimism              0.129    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X103Y18        FDRE (Setup_fdre_C_D)        0.029    12.798    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[13]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -20.705    
  -------------------------------------------------------------------
                         slack                                 -7.907    

Slack (VIOLATED) :        -7.906ns  (required time - arrival time)
  Source:                 zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.832ns  (logic 7.168ns (40.198%)  route 10.664ns (59.802%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.663     2.957    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/WCLK
    SLICE_X46Y35         RAMD32                                       r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.300 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/O
                         net (fo=97, routed)          0.652     4.952    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/instruction_io_deq_bits_opcode[2]
    SLICE_X47Y35         LUT4 (Prop_lut4_I3_O)        0.348     5.300 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_size_reg_0_15_12_12_i_2/O
                         net (fo=28, routed)          0.640     5.940    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/DIB[1]
    SLICE_X48Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_sel[0]_i_3/O
                         net (fo=36, routed)          1.014     7.078    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/decoder_io_dataflow_bits_kind[1]
    SLICE_X49Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.202 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_9/O
                         net (fo=3, routed)           0.661     7.863    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/clock_1
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.987 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_3/O
                         net (fo=4, routed)           0.166     8.153    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/enq_0_reg_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.124     8.277 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/value[12]_i_4/O
                         net (fo=6, routed)           0.417     8.693    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/maybe_full_reg_1
    SLICE_X49Y26         LUT2 (Prop_lut2_I0_O)        0.124     8.817 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/output_mac_i_36__1/O
                         net (fo=12, routed)          0.528     9.346    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/array_io_weight_valid
    SLICE_X47Y24         LUT5 (Prop_lut5_I3_O)        0.124     9.470 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/output_mac_i_38/O
                         net (fo=2063, routed)        1.610    11.080    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_2/weight_reg[0]_0
    SLICE_X77Y25         LUT3 (Prop_lut3_I2_O)        0.124    11.204 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_2/output_mac_i_1__28/O
                         net (fo=29, routed)          1.485    12.689    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/io_addInput[15]
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_C[41]_P[4])
                                                      1.820    14.509 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_mac/P[4]
                         net (fo=1, routed)           1.132    15.640    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_mac_n_101
    SLICE_X105Y20        LUT4 (Prop_lut4_I2_O)        0.124    15.764 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[3]_i_4__33_comp/O
                         net (fo=1, routed)           0.810    16.574    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[3]_i_4__33_n_0
    SLICE_X102Y20        LUT6 (Prop_lut6_I4_O)        0.124    16.698 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[3]_i_3__33_comp/O
                         net (fo=1, routed)           0.000    16.698    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[3]_i_3__33_n_0
    SLICE_X102Y20        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.211 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[3]_i_2__33/CO[3]
                         net (fo=1, routed)           0.000    17.211    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[3]_i_2__33_n_0
    SLICE_X102Y21        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.328 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[7]_i_2__33/CO[3]
                         net (fo=1, routed)           0.000    17.328    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[7]_i_2__33_n_0
    SLICE_X102Y22        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.445 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[11]_i_2__33/CO[3]
                         net (fo=1, routed)           0.000    17.445    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[11]_i_2__33_n_0
    SLICE_X102Y23        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.562 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_2__32/CO[3]
                         net (fo=1, routed)           0.000    17.562    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_2__32_n_0
    SLICE_X102Y24        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.885 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_29__32/O[1]
                         net (fo=4, routed)           0.614    18.499    zyboz7_tcu_i/top_zyboz7_0/tcu/tcu/array/array/mac_6_3/output_adjusted[17]
    SLICE_X104Y24        LUT2 (Prop_lut2_I1_O)        0.306    18.805 r  zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__33/O
                         net (fo=1, routed)           0.000    18.805    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_4__33_0[1]
    SLICE_X104Y24        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.338 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_9__33/CO[3]
                         net (fo=1, routed)           0.009    19.347    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_9__33_n_0
    SLICE_X104Y25        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.504 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]_i_4__33/CO[1]
                         net (fo=16, routed)          0.927    20.431    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_10_in
    SLICE_X104Y23        LUT3 (Prop_lut3_I2_O)        0.358    20.789 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[15]_i_1__32/O
                         net (fo=1, routed)           0.000    20.789    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output_[15]_i_1__32_n_0
    SLICE_X104Y23        FDRE                                         r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.611    12.790    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/clock
    SLICE_X104Y23        FDRE                                         r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]/C
                         clock pessimism              0.129    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X104Y23        FDRE (Setup_fdre_C_D)        0.118    12.883    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_6_3/output__reg[15]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                         -20.789    
  -------------------------------------------------------------------
                         slack                                 -7.906    

Slack (VIOLATED) :        -7.905ns  (required time - arrival time)
  Source:                 zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        17.746ns  (logic 7.142ns (40.245%)  route 10.604ns (59.755%))
  Logic Levels:           20  (CARRY4=7 DSP48E1=1 LUT2=2 LUT3=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.663     2.957    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/WCLK
    SLICE_X46Y35         RAMD32                                       r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     4.300 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_opcode_reg_0_1_0_3/RAMB/O
                         net (fo=97, routed)          0.652     4.952    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/instruction_io_deq_bits_opcode[2]
    SLICE_X47Y35         LUT4 (Prop_lut4_I3_O)        0.348     5.300 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/instruction/ram_size_reg_0_15_12_12_i_2/O
                         net (fo=28, routed)          0.640     5.940    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/DIB[1]
    SLICE_X48Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.064 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_sel[0]_i_3/O
                         net (fo=36, routed)          1.014     7.078    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/decoder_io_dataflow_bits_kind[1]
    SLICE_X49Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.202 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_9/O
                         net (fo=3, routed)           0.661     7.863    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/clock_1
    SLICE_X49Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.987 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/ram_size[12]_i_3/O
                         net (fo=4, routed)           0.166     8.153    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/enq_0_reg_0
    SLICE_X49Y28         LUT3 (Prop_lut3_I0_O)        0.124     8.277 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/value[12]_i_4/O
                         net (fo=6, routed)           0.417     8.693    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/maybe_full_reg_1
    SLICE_X49Y26         LUT2 (Prop_lut2_I0_O)        0.124     8.817 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/decoder/dataflow/output_mac_i_36__1/O
                         net (fo=12, routed)          0.528     9.346    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/array_io_weight_valid
    SLICE_X47Y24         LUT5 (Prop_lut5_I3_O)        0.124     9.470 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array_io_control_q/output_mac_i_38/O
                         net (fo=2063, routed)        1.195    10.665    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_2/weight_reg[0]_0
    SLICE_X50Y19         LUT3 (Prop_lut3_I2_O)        0.124    10.789 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_2/output_mac_i_9__23/O
                         net (fo=3, routed)           1.942    12.731    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/io_addInput[7]
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_C[15]_P[0])
                                                      1.820    14.551 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_mac/P[0]
                         net (fo=1, routed)           1.034    15.585    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_mac_n_105
    SLICE_X101Y23        LUT4 (Prop_lut4_I2_O)        0.124    15.709 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_[3]_i_4__25_comp/O
                         net (fo=1, routed)           0.801    16.510    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_[3]_i_4__25_n_0
    SLICE_X100Y15        LUT6 (Prop_lut6_I4_O)        0.124    16.634 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_[3]_i_3__25_comp/O
                         net (fo=1, routed)           0.000    16.634    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_[3]_i_3__25_n_0
    SLICE_X100Y15        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.147 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[3]_i_2__25/CO[3]
                         net (fo=1, routed)           0.000    17.147    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[3]_i_2__25_n_0
    SLICE_X100Y16        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.264 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[7]_i_2__25/CO[3]
                         net (fo=1, routed)           0.000    17.264    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[7]_i_2__25_n_0
    SLICE_X100Y17        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.381 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[11]_i_2__25/CO[3]
                         net (fo=1, routed)           0.000    17.381    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[11]_i_2__25_n_0
    SLICE_X100Y18        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.498 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[15]_i_2__24/CO[3]
                         net (fo=1, routed)           0.000    17.498    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[15]_i_2__24_n_0
    SLICE_X100Y19        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.821 f  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[15]_i_29__24/O[1]
                         net (fo=4, routed)           0.903    18.725    zyboz7_tcu_i/top_zyboz7_0/tcu/tcu/array/array/mac_5_3/output_adjusted[17]
    SLICE_X102Y17        LUT2 (Prop_lut2_I1_O)        0.306    19.031 r  zyboz7_tcu_i/top_zyboz7_0/output_[15]_i_27__25/O
                         net (fo=1, routed)           0.000    19.031    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[15]_i_4__25_0[1]
    SLICE_X102Y17        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.564 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[15]_i_9__25/CO[3]
                         net (fo=1, routed)           0.000    19.564    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[15]_i_9__25_n_0
    SLICE_X102Y18        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.721 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[15]_i_4__25/CO[1]
                         net (fo=16, routed)          0.651    20.371    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_10_in
    SLICE_X105Y19        LUT3 (Prop_lut3_I0_O)        0.332    20.703 r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_[0]_i_1__25/O
                         net (fo=1, routed)           0.000    20.703    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output_[0]_i_1__25_n_0
    SLICE_X105Y19        FDRE                                         r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.615    12.795    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/clock
    SLICE_X105Y19        FDRE                                         r  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[0]/C
                         clock pessimism              0.129    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X105Y19        FDRE (Setup_fdre_C_D)        0.029    12.798    zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/array/array/mac_5_3/output__reg[0]
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                         -20.703    
  -------------------------------------------------------------------
                         slack                                 -7.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.566%)  route 0.170ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.555     0.891    zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X32Y62         FDRE                                         r  zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[64]/Q
                         net (fo=1, routed)           0.170     1.208    zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[43]
    RAMB36_X2Y12         RAMB36E1                                     r  zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.862     1.228    zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y12         RAMB36E1                                     r  zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
                         clock pessimism             -0.281     0.947    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243     1.190    zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.875%)  route 0.258ns (61.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.574     0.910    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X26Y52         FDRE                                         r  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y52         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[29]/Q
                         net (fo=1, routed)           0.258     1.331    zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[16].srl_nx1/m_axi_rdata[0]
    SLICE_X26Y47         SRLC32E                                      r  zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.860     1.226    zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[16].srl_nx1/aclk
    SLICE_X26Y47         SRLC32E                                      r  zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.030     1.196    
    SLICE_X26Y47         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.313    zyboz7_tcu_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[16].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.275%)  route 0.172ns (53.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.555     0.891    zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X32Y62         FDRE                                         r  zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[60]/Q
                         net (fo=1, routed)           0.172     1.210    zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[39]
    RAMB36_X2Y12         RAMB36E1                                     r  zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.862     1.228    zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y12         RAMB36E1                                     r  zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
                         clock pessimism             -0.281     0.947    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.243     1.190    zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.194%)  route 0.172ns (53.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.555     0.891    zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X32Y62         FDRE                                         r  zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  zyboz7_tcu_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_reg.doutb_reg_reg[62]/Q
                         net (fo=1, routed)           0.172     1.211    zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[41]
    RAMB36_X2Y12         RAMB36E1                                     r  zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.862     1.228    zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y12         RAMB36E1                                     r  zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
                         clock pessimism             -0.281     0.947    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242     1.189    zyboz7_tcu_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.278%)  route 0.159ns (51.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.548     0.884    zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X50Y85         FDRE                                         r  zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[5]/Q
                         net (fo=1, routed)           0.159     1.190    zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr[5]
    SLICE_X48Y85         FDRE                                         r  zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.819     1.185    zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X48Y85         FDRE                                         r  zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.016     1.166    zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.366%)  route 0.158ns (51.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.548     0.884    zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X50Y85         FDRE                                         r  zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[4]/Q
                         net (fo=1, routed)           0.158     1.190    zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr[4]
    SLICE_X48Y85         FDRE                                         r  zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.819     1.185    zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X48Y85         FDRE                                         r  zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[4]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.013     1.163    zyboz7_tcu_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.510%)  route 0.197ns (51.490%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.553     0.889    zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X49Y88         FDRE                                         r  zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[3]/Q
                         net (fo=1, routed)           0.197     1.227    zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[3]
    SLICE_X51Y88         LUT3 (Prop_lut3_I2_O)        0.045     1.272 r  zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.272    zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[3]_i_1__0_n_0
    SLICE_X51Y88         FDRE                                         r  zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.818     1.184    zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X51Y88         FDRE                                         r  zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X51Y88         FDRE (Hold_fdre_C_D)         0.092     1.241    zyboz7_tcu_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.549     0.885    zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X33Y70         FDRE                                         r  zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=104, routed)         0.217     1.243    zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/ADDRD0
    SLICE_X32Y70         RAMD32                                       r  zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.814     1.180    zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X32Y70         RAMD32                                       r  zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.282     0.898    
    SLICE_X32Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.208    zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.549     0.885    zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X33Y70         FDRE                                         r  zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=104, routed)         0.217     1.243    zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/ADDRD0
    SLICE_X32Y70         RAMD32                                       r  zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.814     1.180    zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X32Y70         RAMD32                                       r  zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/CLK
                         clock pessimism             -0.282     0.898    
    SLICE_X32Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.208    zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.549     0.885    zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X33Y70         FDRE                                         r  zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=104, routed)         0.217     1.243    zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/ADDRD0
    SLICE_X32Y70         RAMD32                                       r  zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.814     1.180    zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X32Y70         RAMD32                                       r  zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/CLK
                         clock pessimism             -0.282     0.898    
    SLICE_X32Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.208    zyboz7_tcu_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y7  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/acc/mem/mem/mem/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y4  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/acc/mem/mem/mem/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y3  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/acc/mem/mem/mem/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y4  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/acc/mem/mem/mem/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y3  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/acc/mem/mem/mem/ram_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X4Y5  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/acc/mem/mem/mem/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y5  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/acc/mem/mem/mem/ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y4  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/acc/acc/mem/mem/mem/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/mem/mem/mem/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8  zyboz7_tcu_i/top_zyboz7_0/inst/tcu/tcu/mem/mem/mem/ram_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y36  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y36  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y36  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y36  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y36  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y36  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y36  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y36  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y36  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y36  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y36  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y36  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y36  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y36  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y36  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y36  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y36  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y36  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y36  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X6Y36  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_tri_i[2]
                            (input port)
  Destination:            zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.275ns  (logic 1.510ns (28.629%)  route 3.765ns (71.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  BTN_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN_tri_i[2]
    K19                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  BTN_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           3.765     5.275    zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X52Y91         FDRE                                         r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.465     2.644    zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X52Y91         FDRE                                         r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 BTN_tri_i[1]
                            (input port)
  Destination:            zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.132ns  (logic 1.485ns (28.928%)  route 3.648ns (71.072%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BTN_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN_tri_i[1]
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  BTN_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           3.648     5.132    zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X56Y91         FDRE                                         r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.536     2.715    zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X56Y91         FDRE                                         r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 BTN_tri_i[0]
                            (input port)
  Destination:            zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.675ns  (logic 1.489ns (31.849%)  route 3.186ns (68.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  BTN_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN_tri_i[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  BTN_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.186     4.675    zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X54Y99         FDRE                                         r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.537     2.716    zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X54Y99         FDRE                                         r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 BTN_tri_i[3]
                            (input port)
  Destination:            zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.406ns  (logic 1.569ns (35.618%)  route 2.836ns (64.382%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  BTN_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN_tri_i[3]
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  BTN_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           2.836     4.406    zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X50Y90         FDRE                                         r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.464     2.643    zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X50Y90         FDRE                                         r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zyboz7_tcu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.831ns  (logic 0.124ns (4.381%)  route 2.707ns (95.619%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.707     2.707    zyboz7_tcu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X82Y104        LUT1 (Prop_lut1_I0_O)        0.124     2.831 r  zyboz7_tcu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.831    zyboz7_tcu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X82Y104        FDRE                                         r  zyboz7_tcu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.720     2.899    zyboz7_tcu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X82Y104        FDRE                                         r  zyboz7_tcu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            zyboz7_tcu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.155ns  (logic 0.045ns (3.898%)  route 1.110ns (96.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.110     1.110    zyboz7_tcu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X82Y104        LUT1 (Prop_lut1_I0_O)        0.045     1.155 r  zyboz7_tcu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.155    zyboz7_tcu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X82Y104        FDRE                                         r  zyboz7_tcu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.938     1.304    zyboz7_tcu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X82Y104        FDRE                                         r  zyboz7_tcu_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 BTN_tri_i[3]
                            (input port)
  Destination:            zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.685ns  (logic 0.336ns (19.953%)  route 1.348ns (80.047%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  BTN_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN_tri_i[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  BTN_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.348     1.685    zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X50Y90         FDRE                                         r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.819     1.185    zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X50Y90         FDRE                                         r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 BTN_tri_i[0]
                            (input port)
  Destination:            zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.758ns  (logic 0.257ns (14.602%)  route 1.501ns (85.398%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  BTN_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN_tri_i[0]
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  BTN_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.501     1.758    zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X54Y99         FDRE                                         r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.846     1.212    zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X54Y99         FDRE                                         r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 BTN_tri_i[1]
                            (input port)
  Destination:            zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.966ns  (logic 0.252ns (12.842%)  route 1.714ns (87.158%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  BTN_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    BTN_tri_i[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  BTN_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.714     1.966    zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X56Y91         FDRE                                         r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.846     1.212    zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X56Y91         FDRE                                         r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 BTN_tri_i[2]
                            (input port)
  Destination:            zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.071ns  (logic 0.278ns (13.405%)  route 1.794ns (86.595%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  BTN_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    BTN_tri_i[2]
    K19                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  BTN_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.794     2.071    zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X52Y91         FDRE                                         r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.819     1.185    zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X52Y91         FDRE                                         r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           102 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zyboz7_tcu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.564ns  (logic 0.574ns (8.745%)  route 5.990ns (91.255%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.915     3.209    zyboz7_tcu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X89Y102        FDRE                                         r  zyboz7_tcu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_fdre_C_Q)         0.456     3.665 f  zyboz7_tcu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=181, routed)         5.188     8.853    zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X11Y10         LUT1 (Prop_lut1_I0_O)        0.118     8.971 r  zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.802     9.773    zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X7Y1           FDRE                                         r  zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.659     2.839    zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X7Y1           FDRE                                         r  zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 zyboz7_tcu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.583ns  (logic 0.580ns (12.656%)  route 4.003ns (87.344%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.915     3.209    zyboz7_tcu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X89Y102        FDRE                                         r  zyboz7_tcu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_fdre_C_Q)         0.456     3.665 f  zyboz7_tcu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=181, routed)         3.707     7.372    zyboz7_tcu_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.124     7.496 r  zyboz7_tcu_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.295     7.792    zyboz7_tcu_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X59Y83         FDRE                                         r  zyboz7_tcu_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.530     2.709    zyboz7_tcu_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X59Y83         FDRE                                         r  zyboz7_tcu_i/smartconnect_1/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 zyboz7_tcu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/smartconnect_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.313ns  (logic 0.606ns (14.050%)  route 3.707ns (85.950%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.915     3.209    zyboz7_tcu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X89Y102        FDRE                                         r  zyboz7_tcu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_fdre_C_Q)         0.456     3.665 f  zyboz7_tcu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=181, routed)         3.707     7.372    zyboz7_tcu_i/smartconnect_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X58Y83         LUT1 (Prop_lut1_I0_O)        0.150     7.522 r  zyboz7_tcu_i/smartconnect_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     7.522    zyboz7_tcu_i/smartconnect_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X58Y83         FDRE                                         r  zyboz7_tcu_i/smartconnect_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.530     2.709    zyboz7_tcu_i/smartconnect_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X58Y83         FDRE                                         r  zyboz7_tcu_i/smartconnect_2/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.971ns  (logic 0.671ns (16.899%)  route 3.300ns (83.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.839     3.133    zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y1           FDRE                                         r  zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518     3.651 r  zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           2.521     6.172    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.153     6.325 f  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.779     7.104    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y32          FDCE                                         f  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.651     2.830    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y32          FDCE                                         r  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.971ns  (logic 0.671ns (16.899%)  route 3.300ns (83.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.839     3.133    zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y1           FDRE                                         r  zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518     3.651 r  zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           2.521     6.172    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.153     6.325 f  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.779     7.104    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y32          FDCE                                         f  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.651     2.830    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y32          FDCE                                         r  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.971ns  (logic 0.671ns (16.899%)  route 3.300ns (83.101%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.839     3.133    zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y1           FDRE                                         r  zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518     3.651 r  zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           2.521     6.172    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.153     6.325 f  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.779     7.104    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y32          FDCE                                         f  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.651     2.830    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y32          FDCE                                         r  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.739ns  (logic 0.642ns (17.170%)  route 3.097ns (82.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.839     3.133    zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y1           FDRE                                         r  zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518     3.651 r  zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           2.521     6.172    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.124     6.296 f  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.576     6.872    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y32          FDCE                                         f  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.651     2.830    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y32          FDCE                                         r  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.739ns  (logic 0.642ns (17.170%)  route 3.097ns (82.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.839     3.133    zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y1           FDRE                                         r  zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518     3.651 r  zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           2.521     6.172    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.124     6.296 f  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.576     6.872    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y32          FDCE                                         f  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.651     2.830    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y32          FDCE                                         r  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.739ns  (logic 0.642ns (17.170%)  route 3.097ns (82.831%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.839     3.133    zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y1           FDRE                                         r  zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.518     3.651 r  zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           2.521     6.172    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.124     6.296 f  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.576     6.872    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y32          FDCE                                         f  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.651     2.830    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y32          FDCE                                         r  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 zyboz7_tcu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.285ns  (logic 0.456ns (13.883%)  route 2.829ns (86.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns
    Source Clock Delay      (SCD):    3.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.915     3.209    zyboz7_tcu_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X89Y102        FDRE                                         r  zyboz7_tcu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y102        FDRE (Prop_fdre_C_Q)         0.456     3.665 r  zyboz7_tcu_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=181, routed)         2.829     6.494    zyboz7_tcu_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X46Y82         FDRE                                         r  zyboz7_tcu_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.470     2.649    zyboz7_tcu_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X46Y82         FDRE                                         r  zyboz7_tcu_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.670%)  route 0.350ns (65.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.636     0.972    zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y108        FDRE                                         r  zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.234     1.347    zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.392 f  zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.116     1.508    zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X51Y107        FDCE                                         f  zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.905     1.271    zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y107        FDCE                                         r  zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.670%)  route 0.350ns (65.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.636     0.972    zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y108        FDRE                                         r  zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.234     1.347    zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.392 f  zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.116     1.508    zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X51Y107        FDCE                                         f  zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.905     1.271    zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y107        FDCE                                         r  zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.670%)  route 0.350ns (65.330%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.636     0.972    zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y108        FDRE                                         r  zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.234     1.347    zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y108        LUT1 (Prop_lut1_I0_O)        0.045     1.392 f  zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.116     1.508    zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X51Y107        FDCE                                         f  zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.905     1.271    zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y107        FDCE                                         r  zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.184ns (30.805%)  route 0.413ns (69.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.636     0.972    zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y108        FDRE                                         r  zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.234     1.347    zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y108        LUT1 (Prop_lut1_I0_O)        0.043     1.390 f  zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.569    zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X51Y109        FDCE                                         f  zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.905     1.271    zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y109        FDCE                                         r  zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.184ns (30.805%)  route 0.413ns (69.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.636     0.972    zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y108        FDRE                                         r  zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.234     1.347    zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y108        LUT1 (Prop_lut1_I0_O)        0.043     1.390 f  zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.569    zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X51Y109        FDCE                                         f  zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.905     1.271    zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y109        FDCE                                         r  zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.184ns (30.805%)  route 0.413ns (69.195%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.636     0.972    zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X48Y108        FDRE                                         r  zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  zyboz7_tcu_i/smartconnect_3/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.234     1.347    zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X51Y108        LUT1 (Prop_lut1_I0_O)        0.043     1.390 f  zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.569    zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X51Y109        FDCE                                         f  zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.905     1.271    zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X51Y109        FDCE                                         r  zyboz7_tcu_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.166%)  route 0.403ns (65.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.626     0.962    zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y1           FDRE                                         r  zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.126 r  zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.284     1.409    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.454 f  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.119     1.573    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y4           FDCE                                         f  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.895     1.261    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y4           FDCE                                         r  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.166%)  route 0.403ns (65.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.626     0.962    zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y1           FDRE                                         r  zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.126 r  zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.284     1.409    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.454 f  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.119     1.573    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y4           FDCE                                         f  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.895     1.261    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y4           FDCE                                         r  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.209ns (34.166%)  route 0.403ns (65.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.626     0.962    zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X2Y1           FDRE                                         r  zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y1           FDRE (Prop_fdre_C_Q)         0.164     1.126 r  zyboz7_tcu_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.284     1.409    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.454 f  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.119     1.573    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y4           FDCE                                         f  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.895     1.261    zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y4           FDCE                                         r  zyboz7_tcu_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 zyboz7_tcu_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.429%)  route 0.518ns (73.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.575     0.911    zyboz7_tcu_i/smartconnect_1/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X64Y84         FDRE                                         r  zyboz7_tcu_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  zyboz7_tcu_i/smartconnect_1/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.358     1.409    zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X64Y78         LUT1 (Prop_lut1_I0_O)        0.045     1.454 f  zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.160     1.614    zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X66Y78         FDCE                                         f  zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.836     1.202    zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X66Y78         FDCE                                         r  zyboz7_tcu_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.920ns  (logic 3.946ns (44.239%)  route 4.974ns (55.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.648     2.942    zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y90         FDRE                                         r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.974     8.372    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         3.490    11.862 r  LED_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.862    LED_tri_o[3]
    D18                                                               r  LED_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.722ns  (logic 3.956ns (45.358%)  route 4.766ns (54.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.648     2.942    zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y90         FDRE                                         r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.766     8.164    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         3.500    11.664 r  LED_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.664    LED_tri_o[2]
    G14                                                               r  LED_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.089ns  (logic 4.175ns (51.611%)  route 3.914ns (48.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.648     2.942    zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y90         FDRE                                         r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.419     3.361 r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.914     7.275    lopt
    M14                  OBUF (Prop_obuf_I_O)         3.756    11.031 r  LED_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.031    LED_tri_o[0]
    M14                                                               r  LED_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.510ns  (logic 4.174ns (55.577%)  route 3.336ns (44.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       1.648     2.942    zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y90         FDRE                                         r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.419     3.361 r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.336     6.697    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         3.755    10.452 r  LED_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.452    LED_tri_o[1]
    M15                                                               r  LED_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.635ns  (logic 1.464ns (55.559%)  route 1.171ns (44.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.554     0.890    zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y90         FDRE                                         r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.171     2.189    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         1.336     3.525 r  LED_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.525    LED_tri_o[1]
    M15                                                               r  LED_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.860ns  (logic 1.462ns (51.136%)  route 1.397ns (48.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.554     0.890    zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y90         FDRE                                         r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.397     2.415    lopt
    M14                  OBUF (Prop_obuf_I_O)         1.334     3.749 r  LED_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.749    LED_tri_o[0]
    M14                                                               r  LED_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.136ns  (logic 1.342ns (42.814%)  route 1.793ns (57.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.554     0.890    zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y90         FDRE                                         r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.793     2.824    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         1.201     4.025 r  LED_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.025    LED_tri_o[2]
    G14                                                               r  LED_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.259ns  (logic 1.332ns (40.880%)  route 1.927ns (59.120%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zyboz7_tcu_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  zyboz7_tcu_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16350, routed)       0.554     0.890    zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y90         FDRE                                         r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  zyboz7_tcu_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.927     2.957    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         1.191     4.149 r  LED_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.149    LED_tri_o[3]
    D18                                                               r  LED_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------





