
hello.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003990  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  08003a9c  08003a9c  00004a9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003bfc  08003bfc  000050b0  2**0
                  CONTENTS
  4 .ARM          00000008  08003bfc  08003bfc  00004bfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003c04  08003c04  000050b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c04  08003c04  00004c04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003c08  08003c08  00004c08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b0  20000000  08003c0c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000318  200000b0  08003cbc  000050b0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003c8  08003cbc  000053c8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000050b0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cbb9  00000000  00000000  000050d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f89  00000000  00000000  00011c92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cc0  00000000  00000000  00013c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009f4  00000000  00000000  000148e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000175cf  00000000  00000000  000152d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ee3c  00000000  00000000  0002c8a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ab99  00000000  00000000  0003b6df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c6278  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000039f8  00000000  00000000  000c62bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  000c9cb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000b0 	.word	0x200000b0
 8000128:	00000000 	.word	0x00000000
 800012c:	08003a84 	.word	0x08003a84

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000b4 	.word	0x200000b4
 8000148:	08003a84 	.word	0x08003a84

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <GetKeyNum>:
extern UART_HandleTypeDef huart2;

static KeyNum keyNum = KEY_INVALID;

int8_t GetKeyNum()
{
 800015c:	b480      	push	{r7}
 800015e:	b083      	sub	sp, #12
 8000160:	af00      	add	r7, sp, #0
	int8_t ret = keyNum;
 8000162:	4b09      	ldr	r3, [pc, #36]	@ (8000188 <GetKeyNum+0x2c>)
 8000164:	781b      	ldrb	r3, [r3, #0]
 8000166:	71fb      	strb	r3, [r7, #7]
	if (keyNum != KEY_INVALID) {
 8000168:	4b07      	ldr	r3, [pc, #28]	@ (8000188 <GetKeyNum+0x2c>)
 800016a:	f993 3000 	ldrsb.w	r3, [r3]
 800016e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000172:	d002      	beq.n	800017a <GetKeyNum+0x1e>
		keyNum = KEY_INVALID;
 8000174:	4b04      	ldr	r3, [pc, #16]	@ (8000188 <GetKeyNum+0x2c>)
 8000176:	22ff      	movs	r2, #255	@ 0xff
 8000178:	701a      	strb	r2, [r3, #0]
	}
	return ret;
 800017a:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800017e:	4618      	mov	r0, r3
 8000180:	370c      	adds	r7, #12
 8000182:	46bd      	mov	sp, r7
 8000184:	bc80      	pop	{r7}
 8000186:	4770      	bx	lr
 8000188:	20000000 	.word	0x20000000

0800018c <ReadKeyInfo>:
} Ec11Encoder;

static Ec11Encoder ec11Encoder;

bool ReadKeyInfo(KeyInfo *out, uint8_t *count)
{
 800018c:	b590      	push	{r4, r7, lr}
 800018e:	b085      	sub	sp, #20
 8000190:	af00      	add	r7, sp, #0
 8000192:	6078      	str	r0, [r7, #4]
 8000194:	6039      	str	r1, [r7, #0]
	bool ret = false;
 8000196:	2300      	movs	r3, #0
 8000198:	73fb      	strb	r3, [r7, #15]
	Ec11KeyCircleBuf *cbuf = &ec11Encoder.keyCircleBuf;
 800019a:	4b21      	ldr	r3, [pc, #132]	@ (8000220 <ReadKeyInfo+0x94>)
 800019c:	60bb      	str	r3, [r7, #8]
	accquire_spinlock(&cbuf->bufLock, 0);
 800019e:	68bb      	ldr	r3, [r7, #8]
 80001a0:	3324      	adds	r3, #36	@ 0x24
 80001a2:	2100      	movs	r1, #0
 80001a4:	4618      	mov	r0, r3
 80001a6:	f000 fce4 	bl	8000b72 <accquire_spinlock>
	do {
		if (cbuf->count > 0) {
 80001aa:	68bb      	ldr	r3, [r7, #8]
 80001ac:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80001b0:	2b00      	cmp	r3, #0
 80001b2:	d02a      	beq.n	800020a <ReadKeyInfo+0x7e>
			*out = cbuf->keyInfoBuf[cbuf->readIndex];
 80001b4:	68bb      	ldr	r3, [r7, #8]
 80001b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80001ba:	6879      	ldr	r1, [r7, #4]
 80001bc:	68ba      	ldr	r2, [r7, #8]
 80001be:	460c      	mov	r4, r1
 80001c0:	00db      	lsls	r3, r3, #3
 80001c2:	4413      	add	r3, r2
 80001c4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80001c8:	e884 0003 	stmia.w	r4, {r0, r1}
			cbuf->count--;
 80001cc:	68bb      	ldr	r3, [r7, #8]
 80001ce:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80001d2:	3b01      	subs	r3, #1
 80001d4:	b2da      	uxtb	r2, r3
 80001d6:	68bb      	ldr	r3, [r7, #8]
 80001d8:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
			*count = cbuf->count;
 80001dc:	68bb      	ldr	r3, [r7, #8]
 80001de:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 80001e2:	683b      	ldr	r3, [r7, #0]
 80001e4:	701a      	strb	r2, [r3, #0]
			cbuf->readIndex = (cbuf->readIndex + 1) % KEY_BUF_SIZE;
 80001e6:	68bb      	ldr	r3, [r7, #8]
 80001e8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80001ec:	3301      	adds	r3, #1
 80001ee:	425a      	negs	r2, r3
 80001f0:	f003 0303 	and.w	r3, r3, #3
 80001f4:	f002 0203 	and.w	r2, r2, #3
 80001f8:	bf58      	it	pl
 80001fa:	4253      	negpl	r3, r2
 80001fc:	b2da      	uxtb	r2, r3
 80001fe:	68bb      	ldr	r3, [r7, #8]
 8000200:	f883 2020 	strb.w	r2, [r3, #32]
			ret = true;
 8000204:	2301      	movs	r3, #1
 8000206:	73fb      	strb	r3, [r7, #15]
			break;
 8000208:	bf00      	nop
		}
	} while (0);
	release_spinlock(&cbuf->bufLock);
 800020a:	68bb      	ldr	r3, [r7, #8]
 800020c:	3324      	adds	r3, #36	@ 0x24
 800020e:	4618      	mov	r0, r3
 8000210:	f000 fcd7 	bl	8000bc2 <release_spinlock>
	return ret;
 8000214:	7bfb      	ldrb	r3, [r7, #15]
}
 8000216:	4618      	mov	r0, r3
 8000218:	3714      	adds	r7, #20
 800021a:	46bd      	mov	sp, r7
 800021c:	bd90      	pop	{r4, r7, pc}
 800021e:	bf00      	nop
 8000220:	20000160 	.word	0x20000160

08000224 <WriteKeyInfo>:
	release_spinlock(&cbuf->bufLock);
	return ret;
}

void WriteKeyInfo(const KeyInfo *keyInfo)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	b084      	sub	sp, #16
 8000228:	af00      	add	r7, sp, #0
 800022a:	6078      	str	r0, [r7, #4]
	Ec11KeyCircleBuf *cbuf = &ec11Encoder.keyCircleBuf;
 800022c:	4b2c      	ldr	r3, [pc, #176]	@ (80002e0 <WriteKeyInfo+0xbc>)
 800022e:	60fb      	str	r3, [r7, #12]
	accquire_spinlock(&cbuf->bufLock, 0);
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	3324      	adds	r3, #36	@ 0x24
 8000234:	2100      	movs	r1, #0
 8000236:	4618      	mov	r0, r3
 8000238:	f000 fc9b 	bl	8000b72 <accquire_spinlock>
	if (cbuf->count >= KEY_BUF_SIZE && cbuf->writeIndex == cbuf->readIndex) { // circlebuf满的时候写数据的时候需要更新读索引
 800023c:	68fb      	ldr	r3, [r7, #12]
 800023e:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8000242:	2b03      	cmp	r3, #3
 8000244:	d916      	bls.n	8000274 <WriteKeyInfo+0x50>
 8000246:	68fb      	ldr	r3, [r7, #12]
 8000248:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 800024c:	68fb      	ldr	r3, [r7, #12]
 800024e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000252:	429a      	cmp	r2, r3
 8000254:	d10e      	bne.n	8000274 <WriteKeyInfo+0x50>
		cbuf->readIndex = (cbuf->readIndex + 1) % KEY_BUF_SIZE;
 8000256:	68fb      	ldr	r3, [r7, #12]
 8000258:	f893 3020 	ldrb.w	r3, [r3, #32]
 800025c:	3301      	adds	r3, #1
 800025e:	425a      	negs	r2, r3
 8000260:	f003 0303 	and.w	r3, r3, #3
 8000264:	f002 0203 	and.w	r2, r2, #3
 8000268:	bf58      	it	pl
 800026a:	4253      	negpl	r3, r2
 800026c:	b2da      	uxtb	r2, r3
 800026e:	68fb      	ldr	r3, [r7, #12]
 8000270:	f883 2020 	strb.w	r2, [r3, #32]
	}
	cbuf->keyInfoBuf[cbuf->writeIndex] = *keyInfo;
 8000274:	68fb      	ldr	r3, [r7, #12]
 8000276:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800027a:	68fa      	ldr	r2, [r7, #12]
 800027c:	6879      	ldr	r1, [r7, #4]
 800027e:	00db      	lsls	r3, r3, #3
 8000280:	4413      	add	r3, r2
 8000282:	460a      	mov	r2, r1
 8000284:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000288:	e883 0003 	stmia.w	r3, {r0, r1}
	cbuf->writeIndex = (cbuf->writeIndex + 1) % KEY_BUF_SIZE;
 800028c:	68fb      	ldr	r3, [r7, #12]
 800028e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000292:	3301      	adds	r3, #1
 8000294:	425a      	negs	r2, r3
 8000296:	f003 0303 	and.w	r3, r3, #3
 800029a:	f002 0203 	and.w	r2, r2, #3
 800029e:	bf58      	it	pl
 80002a0:	4253      	negpl	r3, r2
 80002a2:	b2da      	uxtb	r2, r3
 80002a4:	68fb      	ldr	r3, [r7, #12]
 80002a6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	cbuf->count++;
 80002aa:	68fb      	ldr	r3, [r7, #12]
 80002ac:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80002b0:	3301      	adds	r3, #1
 80002b2:	b2da      	uxtb	r2, r3
 80002b4:	68fb      	ldr	r3, [r7, #12]
 80002b6:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	if (cbuf->count > KEY_BUF_SIZE) {
 80002ba:	68fb      	ldr	r3, [r7, #12]
 80002bc:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80002c0:	2b04      	cmp	r3, #4
 80002c2:	d903      	bls.n	80002cc <WriteKeyInfo+0xa8>
		cbuf->count = KEY_BUF_SIZE;
 80002c4:	68fb      	ldr	r3, [r7, #12]
 80002c6:	2204      	movs	r2, #4
 80002c8:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	}
	release_spinlock(&cbuf->bufLock);
 80002cc:	68fb      	ldr	r3, [r7, #12]
 80002ce:	3324      	adds	r3, #36	@ 0x24
 80002d0:	4618      	mov	r0, r3
 80002d2:	f000 fc76 	bl	8000bc2 <release_spinlock>
}
 80002d6:	bf00      	nop
 80002d8:	3710      	adds	r7, #16
 80002da:	46bd      	mov	sp, r7
 80002dc:	bd80      	pop	{r7, pc}
 80002de:	bf00      	nop
 80002e0:	20000160 	.word	0x20000160

080002e4 <Ec11ResetStateMachineAnd>:

void Ec11ResetStateMachineAnd()
{
 80002e4:	b480      	push	{r7}
 80002e6:	af00      	add	r7, sp, #0
	ec11Encoder.ec11StateMachine.currentState = EC11_KEY_CLICK;
 80002e8:	4b10      	ldr	r3, [pc, #64]	@ (800032c <Ec11ResetStateMachineAnd+0x48>)
 80002ea:	2201      	movs	r2, #1
 80002ec:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	ec11Encoder.ec11StateMachine.currentStep = KEY_STEP_PRESS;
 80002f0:	4b0e      	ldr	r3, [pc, #56]	@ (800032c <Ec11ResetStateMachineAnd+0x48>)
 80002f2:	2200      	movs	r2, #0
 80002f4:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	ec11Encoder.ec11StateMachine.nextState = EC11_KEY_CLICK;
 80002f8:	4b0c      	ldr	r3, [pc, #48]	@ (800032c <Ec11ResetStateMachineAnd+0x48>)
 80002fa:	2201      	movs	r2, #1
 80002fc:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
	ec11Encoder.lastKeyLevel = GPIO_PIN_SET;
 8000300:	4b0a      	ldr	r3, [pc, #40]	@ (800032c <Ec11ResetStateMachineAnd+0x48>)
 8000302:	2201      	movs	r2, #1
 8000304:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	ec11Encoder.lastPressTick = 0;
 8000308:	4b08      	ldr	r3, [pc, #32]	@ (800032c <Ec11ResetStateMachineAnd+0x48>)
 800030a:	2200      	movs	r2, #0
 800030c:	635a      	str	r2, [r3, #52]	@ 0x34
	ec11Encoder.debouncingTick = 0;
 800030e:	4b07      	ldr	r3, [pc, #28]	@ (800032c <Ec11ResetStateMachineAnd+0x48>)
 8000310:	2200      	movs	r2, #0
 8000312:	639a      	str	r2, [r3, #56]	@ 0x38
	ec11Encoder.lastClickTick = 0;
 8000314:	4b05      	ldr	r3, [pc, #20]	@ (800032c <Ec11ResetStateMachineAnd+0x48>)
 8000316:	2200      	movs	r2, #0
 8000318:	63da      	str	r2, [r3, #60]	@ 0x3c
	ec11Encoder.hasRotate = false;
 800031a:	4b04      	ldr	r3, [pc, #16]	@ (800032c <Ec11ResetStateMachineAnd+0x48>)
 800031c:	2200      	movs	r2, #0
 800031e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8000322:	bf00      	nop
 8000324:	46bd      	mov	sp, r7
 8000326:	bc80      	pop	{r7}
 8000328:	4770      	bx	lr
 800032a:	bf00      	nop
 800032c:	20000160 	.word	0x20000160

08000330 <Ec11EncoderInit>:

void Ec11EncoderInit() {
 8000330:	b580      	push	{r7, lr}
 8000332:	af00      	add	r7, sp, #0
	ec11Encoder.keyCircleBuf.readIndex = 0;
 8000334:	4b0b      	ldr	r3, [pc, #44]	@ (8000364 <Ec11EncoderInit+0x34>)
 8000336:	2200      	movs	r2, #0
 8000338:	f883 2020 	strb.w	r2, [r3, #32]
	ec11Encoder.keyCircleBuf.writeIndex = 0;
 800033c:	4b09      	ldr	r3, [pc, #36]	@ (8000364 <Ec11EncoderInit+0x34>)
 800033e:	2200      	movs	r2, #0
 8000340:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	ec11Encoder.keyCircleBuf.count = 0;
 8000344:	4b07      	ldr	r3, [pc, #28]	@ (8000364 <Ec11EncoderInit+0x34>)
 8000346:	2200      	movs	r2, #0
 8000348:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	ec11Encoder.keyCircleBuf.bufLock = 0;
 800034c:	4b05      	ldr	r3, [pc, #20]	@ (8000364 <Ec11EncoderInit+0x34>)
 800034e:	2200      	movs	r2, #0
 8000350:	625a      	str	r2, [r3, #36]	@ 0x24
	memset(ec11Encoder.keyCircleBuf.keyInfoBuf, 0, sizeof(KeyInfo) * KEY_BUF_SIZE);
 8000352:	2220      	movs	r2, #32
 8000354:	2100      	movs	r1, #0
 8000356:	4803      	ldr	r0, [pc, #12]	@ (8000364 <Ec11EncoderInit+0x34>)
 8000358:	f002 ff04 	bl	8003164 <memset>

	Ec11ResetStateMachineAnd();
 800035c:	f7ff ffc2 	bl	80002e4 <Ec11ResetStateMachineAnd>
}
 8000360:	bf00      	nop
 8000362:	bd80      	pop	{r7, pc}
 8000364:	20000160 	.word	0x20000160

08000368 <ProcessClickPress>:

void ProcessClickPress()
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b082      	sub	sp, #8
 800036c:	af00      	add	r7, sp, #0
	GPIO_PinState currentKeyLevel = HAL_GPIO_ReadPin(ec11_Key_GPIO_Port, ec11_Key_Pin);
 800036e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000372:	480a      	ldr	r0, [pc, #40]	@ (800039c <ProcessClickPress+0x34>)
 8000374:	f001 f924 	bl	80015c0 <HAL_GPIO_ReadPin>
 8000378:	4603      	mov	r3, r0
 800037a:	71fb      	strb	r3, [r7, #7]
	if (currentKeyLevel == GPIO_PIN_RESET/* && currentKeyLevel != ec11Encoder.lastKeyLevel*/) {
 800037c:	79fb      	ldrb	r3, [r7, #7]
 800037e:	2b00      	cmp	r3, #0
 8000380:	d108      	bne.n	8000394 <ProcessClickPress+0x2c>
		ec11Encoder.ec11StateMachine.currentStep = KEY_STEP_PRESS_DEBOUNCING;
 8000382:	4b07      	ldr	r3, [pc, #28]	@ (80003a0 <ProcessClickPress+0x38>)
 8000384:	2201      	movs	r2, #1
 8000386:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
		ec11Encoder.debouncingTick = HAL_GetTick();
 800038a:	f000 fdcb 	bl	8000f24 <HAL_GetTick>
 800038e:	4603      	mov	r3, r0
 8000390:	4a03      	ldr	r2, [pc, #12]	@ (80003a0 <ProcessClickPress+0x38>)
 8000392:	6393      	str	r3, [r2, #56]	@ 0x38
//		ec11Encoder.lastKeyLevel = currentKeyLevel;
	}
}
 8000394:	bf00      	nop
 8000396:	3708      	adds	r7, #8
 8000398:	46bd      	mov	sp, r7
 800039a:	bd80      	pop	{r7, pc}
 800039c:	40010800 	.word	0x40010800
 80003a0:	20000160 	.word	0x20000160

080003a4 <ProcessClickPressDebouncing>:

void ProcessClickPressDebouncing()
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b082      	sub	sp, #8
 80003a8:	af00      	add	r7, sp, #0
	uint32_t currTick = HAL_GetTick();
 80003aa:	f000 fdbb 	bl	8000f24 <HAL_GetTick>
 80003ae:	6078      	str	r0, [r7, #4]
	GPIO_PinState currentKeyLevel = HAL_GPIO_ReadPin(ec11_Key_GPIO_Port, ec11_Key_Pin);
 80003b0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80003b4:	480d      	ldr	r0, [pc, #52]	@ (80003ec <ProcessClickPressDebouncing+0x48>)
 80003b6:	f001 f903 	bl	80015c0 <HAL_GPIO_ReadPin>
 80003ba:	4603      	mov	r3, r0
 80003bc:	70fb      	strb	r3, [r7, #3]
	if (currentKeyLevel == GPIO_PIN_RESET) {
 80003be:	78fb      	ldrb	r3, [r7, #3]
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	d10f      	bne.n	80003e4 <ProcessClickPressDebouncing+0x40>
		if (currTick - ec11Encoder.debouncingTick > KEY_DEBOUNCING_TIME_10MS) {
 80003c4:	4b0a      	ldr	r3, [pc, #40]	@ (80003f0 <ProcessClickPressDebouncing+0x4c>)
 80003c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80003c8:	687a      	ldr	r2, [r7, #4]
 80003ca:	1ad3      	subs	r3, r2, r3
 80003cc:	2b0a      	cmp	r3, #10
 80003ce:	d909      	bls.n	80003e4 <ProcessClickPressDebouncing+0x40>
			ec11Encoder.ec11StateMachine.currentStep = KEY_STEP_RELEASE_DEBOUNCING;
 80003d0:	4b07      	ldr	r3, [pc, #28]	@ (80003f0 <ProcessClickPressDebouncing+0x4c>)
 80003d2:	2202      	movs	r2, #2
 80003d4:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
			ec11Encoder.lastPressTick = currTick; // 保存识别按下的tick
 80003d8:	4a05      	ldr	r2, [pc, #20]	@ (80003f0 <ProcessClickPressDebouncing+0x4c>)
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	6353      	str	r3, [r2, #52]	@ 0x34
			ec11Encoder.debouncingTick = 0; // 重置去抖tick，为释放去抖准备
 80003de:	4b04      	ldr	r3, [pc, #16]	@ (80003f0 <ProcessClickPressDebouncing+0x4c>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	639a      	str	r2, [r3, #56]	@ 0x38
		}
	}
}
 80003e4:	bf00      	nop
 80003e6:	3708      	adds	r7, #8
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bd80      	pop	{r7, pc}
 80003ec:	40010800 	.word	0x40010800
 80003f0:	20000160 	.word	0x20000160

080003f4 <ProcessClickReleaseDebouncing>:

void ProcessClickReleaseDebouncing()
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(ec11_Key_GPIO_Port, ec11_Key_Pin) == GPIO_PIN_SET) {
 80003f8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80003fc:	4811      	ldr	r0, [pc, #68]	@ (8000444 <ProcessClickReleaseDebouncing+0x50>)
 80003fe:	f001 f8df 	bl	80015c0 <HAL_GPIO_ReadPin>
 8000402:	4603      	mov	r3, r0
 8000404:	2b01      	cmp	r3, #1
 8000406:	d11b      	bne.n	8000440 <ProcessClickReleaseDebouncing+0x4c>
		if (ec11Encoder.debouncingTick == 0) {
 8000408:	4b0f      	ldr	r3, [pc, #60]	@ (8000448 <ProcessClickReleaseDebouncing+0x54>)
 800040a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800040c:	2b00      	cmp	r3, #0
 800040e:	d104      	bne.n	800041a <ProcessClickReleaseDebouncing+0x26>
			ec11Encoder.debouncingTick = HAL_GetTick();
 8000410:	f000 fd88 	bl	8000f24 <HAL_GetTick>
 8000414:	4603      	mov	r3, r0
 8000416:	4a0c      	ldr	r2, [pc, #48]	@ (8000448 <ProcessClickReleaseDebouncing+0x54>)
 8000418:	6393      	str	r3, [r2, #56]	@ 0x38
		}

		if (HAL_GetTick() - ec11Encoder.debouncingTick > KEY_DEBOUNCING_TIME_10MS) {
 800041a:	f000 fd83 	bl	8000f24 <HAL_GetTick>
 800041e:	4602      	mov	r2, r0
 8000420:	4b09      	ldr	r3, [pc, #36]	@ (8000448 <ProcessClickReleaseDebouncing+0x54>)
 8000422:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000424:	1ad3      	subs	r3, r2, r3
 8000426:	2b0a      	cmp	r3, #10
 8000428:	d90a      	bls.n	8000440 <ProcessClickReleaseDebouncing+0x4c>
			ec11Encoder.ec11StateMachine.currentStep = KEY_STEP_RELEASE;
 800042a:	4b07      	ldr	r3, [pc, #28]	@ (8000448 <ProcessClickReleaseDebouncing+0x54>)
 800042c:	2204      	movs	r2, #4
 800042e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
			ec11Encoder.ec11StateMachine.nextState = EC11_KEY_DOUBLE_CLICK;
 8000432:	4b05      	ldr	r3, [pc, #20]	@ (8000448 <ProcessClickReleaseDebouncing+0x54>)
 8000434:	2202      	movs	r2, #2
 8000436:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
			ec11Encoder.debouncingTick = 0;
 800043a:	4b03      	ldr	r3, [pc, #12]	@ (8000448 <ProcessClickReleaseDebouncing+0x54>)
 800043c:	2200      	movs	r2, #0
 800043e:	639a      	str	r2, [r3, #56]	@ 0x38
		}
	}
}
 8000440:	bf00      	nop
 8000442:	bd80      	pop	{r7, pc}
 8000444:	40010800 	.word	0x40010800
 8000448:	20000160 	.word	0x20000160

0800044c <ProcessClickRelease>:

void ProcessClickRelease()
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b084      	sub	sp, #16
 8000450:	af00      	add	r7, sp, #0
	if (ec11Encoder.hasRotate) { // 旋转后放开
 8000452:	4b23      	ldr	r3, [pc, #140]	@ (80004e0 <ProcessClickRelease+0x94>)
 8000454:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8000458:	2b00      	cmp	r3, #0
 800045a:	d002      	beq.n	8000462 <ProcessClickRelease+0x16>
		Ec11ResetStateMachineAnd();
 800045c:	f7ff ff42 	bl	80002e4 <Ec11ResetStateMachineAnd>
		ec11Encoder.ec11StateMachine.currentState = EC11_KEY_DOUBLE_CLICK;
		ec11Encoder.ec11StateMachine.currentStep = KEY_STEP_PRESS;
		ec11Encoder.ec11StateMachine.nextState = EC11_KEY_DOUBLE_CLICK;
		ec11Encoder.lastPressTick = 0;
	}
}
 8000460:	e03a      	b.n	80004d8 <ProcessClickRelease+0x8c>
		KeyInfo keyInfo = { EC11_KEY_INVALID, 0 };
 8000462:	2300      	movs	r3, #0
 8000464:	713b      	strb	r3, [r7, #4]
 8000466:	2300      	movs	r3, #0
 8000468:	60bb      	str	r3, [r7, #8]
		uint32_t resetLevelTick = HAL_GetTick() - ec11Encoder.lastPressTick;
 800046a:	f000 fd5b 	bl	8000f24 <HAL_GetTick>
 800046e:	4602      	mov	r2, r0
 8000470:	4b1b      	ldr	r3, [pc, #108]	@ (80004e0 <ProcessClickRelease+0x94>)
 8000472:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000474:	1ad3      	subs	r3, r2, r3
 8000476:	60fb      	str	r3, [r7, #12]
		if (resetLevelTick < KEY_HOLD_TIME_300MS) { // 单击
 8000478:	68fb      	ldr	r3, [r7, #12]
 800047a:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800047e:	d207      	bcs.n	8000490 <ProcessClickRelease+0x44>
			ec11Encoder.lastClickTick = HAL_GetTick(); // 更新单击tick，判断双击的时候使用
 8000480:	f000 fd50 	bl	8000f24 <HAL_GetTick>
 8000484:	4603      	mov	r3, r0
 8000486:	4a16      	ldr	r2, [pc, #88]	@ (80004e0 <ProcessClickRelease+0x94>)
 8000488:	63d3      	str	r3, [r2, #60]	@ 0x3c
			keyInfo.keyState = EC11_KEY_CLICK;
 800048a:	2301      	movs	r3, #1
 800048c:	713b      	strb	r3, [r7, #4]
 800048e:	e010      	b.n	80004b2 <ProcessClickRelease+0x66>
		} else if (resetLevelTick >= KEY_HOLD_TIME_300MS && resetLevelTick <= KEY_LONG_CLICK_TIME_700MS) { // Hold
 8000490:	68fb      	ldr	r3, [r7, #12]
 8000492:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000496:	d306      	bcc.n	80004a6 <ProcessClickRelease+0x5a>
 8000498:	68fb      	ldr	r3, [r7, #12]
 800049a:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 800049e:	d802      	bhi.n	80004a6 <ProcessClickRelease+0x5a>
			keyInfo.keyState = EC11_KEY_HOLD;
 80004a0:	2303      	movs	r3, #3
 80004a2:	713b      	strb	r3, [r7, #4]
 80004a4:	e005      	b.n	80004b2 <ProcessClickRelease+0x66>
		} else if (resetLevelTick > KEY_LONG_CLICK_TIME_700MS) { // 长按
 80004a6:	68fb      	ldr	r3, [r7, #12]
 80004a8:	f5b3 7f2f 	cmp.w	r3, #700	@ 0x2bc
 80004ac:	d901      	bls.n	80004b2 <ProcessClickRelease+0x66>
			keyInfo.keyState = EC11_KEY_LONG_CLICK;
 80004ae:	2304      	movs	r3, #4
 80004b0:	713b      	strb	r3, [r7, #4]
		WriteKeyInfo(&keyInfo);
 80004b2:	1d3b      	adds	r3, r7, #4
 80004b4:	4618      	mov	r0, r3
 80004b6:	f7ff feb5 	bl	8000224 <WriteKeyInfo>
		ec11Encoder.ec11StateMachine.currentState = EC11_KEY_DOUBLE_CLICK;
 80004ba:	4b09      	ldr	r3, [pc, #36]	@ (80004e0 <ProcessClickRelease+0x94>)
 80004bc:	2202      	movs	r2, #2
 80004be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		ec11Encoder.ec11StateMachine.currentStep = KEY_STEP_PRESS;
 80004c2:	4b07      	ldr	r3, [pc, #28]	@ (80004e0 <ProcessClickRelease+0x94>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
		ec11Encoder.ec11StateMachine.nextState = EC11_KEY_DOUBLE_CLICK;
 80004ca:	4b05      	ldr	r3, [pc, #20]	@ (80004e0 <ProcessClickRelease+0x94>)
 80004cc:	2202      	movs	r2, #2
 80004ce:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
		ec11Encoder.lastPressTick = 0;
 80004d2:	4b03      	ldr	r3, [pc, #12]	@ (80004e0 <ProcessClickRelease+0x94>)
 80004d4:	2200      	movs	r2, #0
 80004d6:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80004d8:	bf00      	nop
 80004da:	3710      	adds	r7, #16
 80004dc:	46bd      	mov	sp, r7
 80004de:	bd80      	pop	{r7, pc}
 80004e0:	20000160 	.word	0x20000160

080004e4 <ProcessDoubleClickPress>:

void ProcessDoubleClickPress()
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b082      	sub	sp, #8
 80004e8:	af00      	add	r7, sp, #0
	uint32_t currTick = HAL_GetTick();
 80004ea:	f000 fd1b 	bl	8000f24 <HAL_GetTick>
 80004ee:	6078      	str	r0, [r7, #4]
	GPIO_PinState currKeyLevel = HAL_GPIO_ReadPin(ec11_Key_GPIO_Port, ec11_Key_Pin);
 80004f0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80004f4:	4810      	ldr	r0, [pc, #64]	@ (8000538 <ProcessDoubleClickPress+0x54>)
 80004f6:	f001 f863 	bl	80015c0 <HAL_GPIO_ReadPin>
 80004fa:	4603      	mov	r3, r0
 80004fc:	70fb      	strb	r3, [r7, #3]

	if (currKeyLevel == GPIO_PIN_SET && currTick - ec11Encoder.lastClickTick > KEY_DOUBLE_TIME_500MS) {
 80004fe:	78fb      	ldrb	r3, [r7, #3]
 8000500:	2b01      	cmp	r3, #1
 8000502:	d115      	bne.n	8000530 <ProcessDoubleClickPress+0x4c>
 8000504:	4b0d      	ldr	r3, [pc, #52]	@ (800053c <ProcessDoubleClickPress+0x58>)
 8000506:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000508:	687a      	ldr	r2, [r7, #4]
 800050a:	1ad3      	subs	r3, r2, r3
 800050c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000510:	d90e      	bls.n	8000530 <ProcessDoubleClickPress+0x4c>
		ec11Encoder.ec11StateMachine.currentState = EC11_KEY_CLICK;
 8000512:	4b0a      	ldr	r3, [pc, #40]	@ (800053c <ProcessDoubleClickPress+0x58>)
 8000514:	2201      	movs	r2, #1
 8000516:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		ec11Encoder.ec11StateMachine.currentStep = KEY_STEP_PRESS;
 800051a:	4b08      	ldr	r3, [pc, #32]	@ (800053c <ProcessDoubleClickPress+0x58>)
 800051c:	2200      	movs	r2, #0
 800051e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
		ec11Encoder.ec11StateMachine.nextState = EC11_KEY_CLICK;
 8000522:	4b06      	ldr	r3, [pc, #24]	@ (800053c <ProcessDoubleClickPress+0x58>)
 8000524:	2201      	movs	r2, #1
 8000526:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
		ec11Encoder.lastClickTick = 0;
 800052a:	4b04      	ldr	r3, [pc, #16]	@ (800053c <ProcessDoubleClickPress+0x58>)
 800052c:	2200      	movs	r2, #0
 800052e:	63da      	str	r2, [r3, #60]	@ 0x3c
	}
}
 8000530:	bf00      	nop
 8000532:	3708      	adds	r7, #8
 8000534:	46bd      	mov	sp, r7
 8000536:	bd80      	pop	{r7, pc}
 8000538:	40010800 	.word	0x40010800
 800053c:	20000160 	.word	0x20000160

08000540 <Ec11TickProcess>:

static void Ec11TickProcess() {
 8000540:	b580      	push	{r7, lr}
 8000542:	b084      	sub	sp, #16
 8000544:	af00      	add	r7, sp, #0
	static GPIO_PinState currALevel = GPIO_PIN_SET;
	static GPIO_PinState currBLevel = GPIO_PIN_SET;
	static uint8_t switchACounter = 0;
	static uint8_t switchBCounter = 0;

	currALevel = HAL_GPIO_ReadPin(ec11_A_GPIO_Port, ec11_A_Pin);
 8000546:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800054a:	486c      	ldr	r0, [pc, #432]	@ (80006fc <Ec11TickProcess+0x1bc>)
 800054c:	f001 f838 	bl	80015c0 <HAL_GPIO_ReadPin>
 8000550:	4603      	mov	r3, r0
 8000552:	461a      	mov	r2, r3
 8000554:	4b6a      	ldr	r3, [pc, #424]	@ (8000700 <Ec11TickProcess+0x1c0>)
 8000556:	701a      	strb	r2, [r3, #0]
	currBLevel = HAL_GPIO_ReadPin(ec11_B_GPIO_Port, ec11_B_Pin);
 8000558:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800055c:	4867      	ldr	r0, [pc, #412]	@ (80006fc <Ec11TickProcess+0x1bc>)
 800055e:	f001 f82f 	bl	80015c0 <HAL_GPIO_ReadPin>
 8000562:	4603      	mov	r3, r0
 8000564:	461a      	mov	r2, r3
 8000566:	4b67      	ldr	r3, [pc, #412]	@ (8000704 <Ec11TickProcess+0x1c4>)
 8000568:	701a      	strb	r2, [r3, #0]
	if (currALevel != lastALevel) {
 800056a:	4b65      	ldr	r3, [pc, #404]	@ (8000700 <Ec11TickProcess+0x1c0>)
 800056c:	781a      	ldrb	r2, [r3, #0]
 800056e:	4b66      	ldr	r3, [pc, #408]	@ (8000708 <Ec11TickProcess+0x1c8>)
 8000570:	781b      	ldrb	r3, [r3, #0]
 8000572:	429a      	cmp	r2, r3
 8000574:	f000 808c 	beq.w	8000690 <Ec11TickProcess+0x150>
		switchACounter = (switchACounter + 1) > 2 ? 1 : (switchACounter + 1);
 8000578:	4b64      	ldr	r3, [pc, #400]	@ (800070c <Ec11TickProcess+0x1cc>)
 800057a:	781b      	ldrb	r3, [r3, #0]
 800057c:	2b01      	cmp	r3, #1
 800057e:	d804      	bhi.n	800058a <Ec11TickProcess+0x4a>
 8000580:	4b62      	ldr	r3, [pc, #392]	@ (800070c <Ec11TickProcess+0x1cc>)
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	3301      	adds	r3, #1
 8000586:	b2db      	uxtb	r3, r3
 8000588:	e000      	b.n	800058c <Ec11TickProcess+0x4c>
 800058a:	2301      	movs	r3, #1
 800058c:	4a5f      	ldr	r2, [pc, #380]	@ (800070c <Ec11TickProcess+0x1cc>)
 800058e:	7013      	strb	r3, [r2, #0]
		if (currALevel == GPIO_PIN_RESET) { // A相下降沿
 8000590:	4b5b      	ldr	r3, [pc, #364]	@ (8000700 <Ec11TickProcess+0x1c0>)
 8000592:	781b      	ldrb	r3, [r3, #0]
 8000594:	2b00      	cmp	r3, #0
 8000596:	d10b      	bne.n	80005b0 <Ec11TickProcess+0x70>
			if (currBLevel == GPIO_PIN_SET) {
 8000598:	4b5a      	ldr	r3, [pc, #360]	@ (8000704 <Ec11TickProcess+0x1c4>)
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	2b01      	cmp	r3, #1
 800059e:	d103      	bne.n	80005a8 <Ec11TickProcess+0x68>
				ec11CurrentState = EC11_DIRECTION_SEQUENCE_HALF;
 80005a0:	4b5b      	ldr	r3, [pc, #364]	@ (8000710 <Ec11TickProcess+0x1d0>)
 80005a2:	2201      	movs	r2, #1
 80005a4:	701a      	strb	r2, [r3, #0]
 80005a6:	e06f      	b.n	8000688 <Ec11TickProcess+0x148>
			} else {
				ec11CurrentState = EC11_DIRECTION_REVERSE_HALF;
 80005a8:	4b59      	ldr	r3, [pc, #356]	@ (8000710 <Ec11TickProcess+0x1d0>)
 80005aa:	2202      	movs	r2, #2
 80005ac:	701a      	strb	r2, [r3, #0]
 80005ae:	e06b      	b.n	8000688 <Ec11TickProcess+0x148>
			}
		} else { // A相上升沿
			if (ec11CurrentState == EC11_DIRECTION_SEQUENCE_HALF) {
 80005b0:	4b57      	ldr	r3, [pc, #348]	@ (8000710 <Ec11TickProcess+0x1d0>)
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	2b01      	cmp	r3, #1
 80005b6:	d132      	bne.n	800061e <Ec11TickProcess+0xde>
				if (switchBCounter == 2) {
 80005b8:	4b56      	ldr	r3, [pc, #344]	@ (8000714 <Ec11TickProcess+0x1d4>)
 80005ba:	781b      	ldrb	r3, [r3, #0]
 80005bc:	2b02      	cmp	r3, #2
 80005be:	d103      	bne.n	80005c8 <Ec11TickProcess+0x88>
					ec11CurrentState = EC11_DIRECTION_INVALID;
 80005c0:	4b53      	ldr	r3, [pc, #332]	@ (8000710 <Ec11TickProcess+0x1d0>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	701a      	strb	r2, [r3, #0]
 80005c6:	e05f      	b.n	8000688 <Ec11TickProcess+0x148>
				} else if (switchBCounter == 1) {
 80005c8:	4b52      	ldr	r3, [pc, #328]	@ (8000714 <Ec11TickProcess+0x1d4>)
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	2b01      	cmp	r3, #1
 80005ce:	d15b      	bne.n	8000688 <Ec11TickProcess+0x148>
					encodeCounter--;
 80005d0:	4b51      	ldr	r3, [pc, #324]	@ (8000718 <Ec11TickProcess+0x1d8>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	3b01      	subs	r3, #1
 80005d6:	4a50      	ldr	r2, [pc, #320]	@ (8000718 <Ec11TickProcess+0x1d8>)
 80005d8:	6013      	str	r3, [r2, #0]
					sprintf(message, "--encoderCount = %ld\n", encodeCounter);
 80005da:	4b4f      	ldr	r3, [pc, #316]	@ (8000718 <Ec11TickProcess+0x1d8>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	461a      	mov	r2, r3
 80005e0:	494e      	ldr	r1, [pc, #312]	@ (800071c <Ec11TickProcess+0x1dc>)
 80005e2:	484f      	ldr	r0, [pc, #316]	@ (8000720 <Ec11TickProcess+0x1e0>)
 80005e4:	f002 fd9e 	bl	8003124 <siprintf>
//					HAL_UART_Transmit_IT(&huart2, (uint8_t*) message,
//							strlen(message));
					HAL_GPIO_TogglePin(Led0_GPIO_Port, Led0_Pin);
 80005e8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005ec:	484d      	ldr	r0, [pc, #308]	@ (8000724 <Ec11TickProcess+0x1e4>)
 80005ee:	f001 f816 	bl	800161e <HAL_GPIO_TogglePin>

					ec11Encoder.hasRotate = true;
 80005f2:	4b4d      	ldr	r3, [pc, #308]	@ (8000728 <Ec11TickProcess+0x1e8>)
 80005f4:	2201      	movs	r2, #1
 80005f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
					KeyInfo keyInfo = { EC11_KEY_LEFT_ROTATE, encodeCounter };
 80005fa:	2305      	movs	r3, #5
 80005fc:	723b      	strb	r3, [r7, #8]
 80005fe:	4b46      	ldr	r3, [pc, #280]	@ (8000718 <Ec11TickProcess+0x1d8>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	60fb      	str	r3, [r7, #12]
					if (ec11Encoder.ec11StateMachine.currentStep == KEY_STEP_RELEASE_DEBOUNCING) {
 8000604:	4b48      	ldr	r3, [pc, #288]	@ (8000728 <Ec11TickProcess+0x1e8>)
 8000606:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800060a:	2b02      	cmp	r3, #2
 800060c:	d101      	bne.n	8000612 <Ec11TickProcess+0xd2>
						keyInfo.keyState = EC11_KEY_HOLD_LEFT_ROTATE;
 800060e:	2307      	movs	r3, #7
 8000610:	723b      	strb	r3, [r7, #8]
					}
					WriteKeyInfo(&keyInfo);
 8000612:	f107 0308 	add.w	r3, r7, #8
 8000616:	4618      	mov	r0, r3
 8000618:	f7ff fe04 	bl	8000224 <WriteKeyInfo>
 800061c:	e034      	b.n	8000688 <Ec11TickProcess+0x148>
				}
			} else if (ec11CurrentState == EC11_DIRECTION_REVERSE_HALF) {
 800061e:	4b3c      	ldr	r3, [pc, #240]	@ (8000710 <Ec11TickProcess+0x1d0>)
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	2b02      	cmp	r3, #2
 8000624:	d130      	bne.n	8000688 <Ec11TickProcess+0x148>
				if (switchBCounter == 1) {
 8000626:	4b3b      	ldr	r3, [pc, #236]	@ (8000714 <Ec11TickProcess+0x1d4>)
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	2b01      	cmp	r3, #1
 800062c:	d103      	bne.n	8000636 <Ec11TickProcess+0xf6>
					ec11CurrentState = EC11_DIRECTION_INVALID;
 800062e:	4b38      	ldr	r3, [pc, #224]	@ (8000710 <Ec11TickProcess+0x1d0>)
 8000630:	2200      	movs	r2, #0
 8000632:	701a      	strb	r2, [r3, #0]
 8000634:	e028      	b.n	8000688 <Ec11TickProcess+0x148>
				} else if (switchBCounter == 2) {
 8000636:	4b37      	ldr	r3, [pc, #220]	@ (8000714 <Ec11TickProcess+0x1d4>)
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	2b02      	cmp	r3, #2
 800063c:	d124      	bne.n	8000688 <Ec11TickProcess+0x148>
					encodeCounter++;
 800063e:	4b36      	ldr	r3, [pc, #216]	@ (8000718 <Ec11TickProcess+0x1d8>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	3301      	adds	r3, #1
 8000644:	4a34      	ldr	r2, [pc, #208]	@ (8000718 <Ec11TickProcess+0x1d8>)
 8000646:	6013      	str	r3, [r2, #0]
					sprintf(message, "++encoderCount = %ld\n", encodeCounter);
 8000648:	4b33      	ldr	r3, [pc, #204]	@ (8000718 <Ec11TickProcess+0x1d8>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	461a      	mov	r2, r3
 800064e:	4937      	ldr	r1, [pc, #220]	@ (800072c <Ec11TickProcess+0x1ec>)
 8000650:	4833      	ldr	r0, [pc, #204]	@ (8000720 <Ec11TickProcess+0x1e0>)
 8000652:	f002 fd67 	bl	8003124 <siprintf>
//					HAL_UART_Transmit_IT(&huart2, (uint8_t*) message,
//							strlen(message));
					HAL_GPIO_TogglePin(Led0_GPIO_Port, Led0_Pin);
 8000656:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800065a:	4832      	ldr	r0, [pc, #200]	@ (8000724 <Ec11TickProcess+0x1e4>)
 800065c:	f000 ffdf 	bl	800161e <HAL_GPIO_TogglePin>

					ec11Encoder.hasRotate = true;
 8000660:	4b31      	ldr	r3, [pc, #196]	@ (8000728 <Ec11TickProcess+0x1e8>)
 8000662:	2201      	movs	r2, #1
 8000664:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
					KeyInfo keyInfo = { EC11_KEY_RIGHT_ROTATE, encodeCounter };
 8000668:	2306      	movs	r3, #6
 800066a:	703b      	strb	r3, [r7, #0]
 800066c:	4b2a      	ldr	r3, [pc, #168]	@ (8000718 <Ec11TickProcess+0x1d8>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	607b      	str	r3, [r7, #4]
					if (ec11Encoder.ec11StateMachine.currentStep == KEY_STEP_RELEASE_DEBOUNCING) {
 8000672:	4b2d      	ldr	r3, [pc, #180]	@ (8000728 <Ec11TickProcess+0x1e8>)
 8000674:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8000678:	2b02      	cmp	r3, #2
 800067a:	d101      	bne.n	8000680 <Ec11TickProcess+0x140>
						keyInfo.keyState = EC11_KEY_HOLD_RIGHT_ROTATE;
 800067c:	2308      	movs	r3, #8
 800067e:	703b      	strb	r3, [r7, #0]
					}
					WriteKeyInfo(&keyInfo);
 8000680:	463b      	mov	r3, r7
 8000682:	4618      	mov	r0, r3
 8000684:	f7ff fdce 	bl	8000224 <WriteKeyInfo>
				}
			}
		}
		lastALevel = currALevel;
 8000688:	4b1d      	ldr	r3, [pc, #116]	@ (8000700 <Ec11TickProcess+0x1c0>)
 800068a:	781a      	ldrb	r2, [r3, #0]
 800068c:	4b1e      	ldr	r3, [pc, #120]	@ (8000708 <Ec11TickProcess+0x1c8>)
 800068e:	701a      	strb	r2, [r3, #0]
	}

	if (currBLevel != lastBLevel) {
 8000690:	4b1c      	ldr	r3, [pc, #112]	@ (8000704 <Ec11TickProcess+0x1c4>)
 8000692:	781a      	ldrb	r2, [r3, #0]
 8000694:	4b26      	ldr	r3, [pc, #152]	@ (8000730 <Ec11TickProcess+0x1f0>)
 8000696:	781b      	ldrb	r3, [r3, #0]
 8000698:	429a      	cmp	r2, r3
 800069a:	d02a      	beq.n	80006f2 <Ec11TickProcess+0x1b2>
		switchBCounter = (switchBCounter + 1) > 2 ? 1 : (switchBCounter + 1);
 800069c:	4b1d      	ldr	r3, [pc, #116]	@ (8000714 <Ec11TickProcess+0x1d4>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	2b01      	cmp	r3, #1
 80006a2:	d804      	bhi.n	80006ae <Ec11TickProcess+0x16e>
 80006a4:	4b1b      	ldr	r3, [pc, #108]	@ (8000714 <Ec11TickProcess+0x1d4>)
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	3301      	adds	r3, #1
 80006aa:	b2db      	uxtb	r3, r3
 80006ac:	e000      	b.n	80006b0 <Ec11TickProcess+0x170>
 80006ae:	2301      	movs	r3, #1
 80006b0:	4a18      	ldr	r2, [pc, #96]	@ (8000714 <Ec11TickProcess+0x1d4>)
 80006b2:	7013      	strb	r3, [r2, #0]
		if (currBLevel == GPIO_PIN_SET) { // B 相上升沿
 80006b4:	4b13      	ldr	r3, [pc, #76]	@ (8000704 <Ec11TickProcess+0x1c4>)
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	2b01      	cmp	r3, #1
 80006ba:	d116      	bne.n	80006ea <Ec11TickProcess+0x1aa>
			if (ec11CurrentState == EC11_DIRECTION_SEQUENCE_HALF) {
 80006bc:	4b14      	ldr	r3, [pc, #80]	@ (8000710 <Ec11TickProcess+0x1d0>)
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	2b01      	cmp	r3, #1
 80006c2:	d107      	bne.n	80006d4 <Ec11TickProcess+0x194>
				if (switchACounter == 1) {
 80006c4:	4b11      	ldr	r3, [pc, #68]	@ (800070c <Ec11TickProcess+0x1cc>)
 80006c6:	781b      	ldrb	r3, [r3, #0]
 80006c8:	2b01      	cmp	r3, #1
 80006ca:	d10e      	bne.n	80006ea <Ec11TickProcess+0x1aa>
					ec11CurrentState = EC11_DIRECTION_INVALID;
 80006cc:	4b10      	ldr	r3, [pc, #64]	@ (8000710 <Ec11TickProcess+0x1d0>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	701a      	strb	r2, [r3, #0]
 80006d2:	e00a      	b.n	80006ea <Ec11TickProcess+0x1aa>
				}
			} else if (ec11CurrentState == EC11_DIRECTION_REVERSE_HALF) {
 80006d4:	4b0e      	ldr	r3, [pc, #56]	@ (8000710 <Ec11TickProcess+0x1d0>)
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	2b02      	cmp	r3, #2
 80006da:	d106      	bne.n	80006ea <Ec11TickProcess+0x1aa>
				if (switchACounter == 2) {
 80006dc:	4b0b      	ldr	r3, [pc, #44]	@ (800070c <Ec11TickProcess+0x1cc>)
 80006de:	781b      	ldrb	r3, [r3, #0]
 80006e0:	2b02      	cmp	r3, #2
 80006e2:	d102      	bne.n	80006ea <Ec11TickProcess+0x1aa>
					ec11CurrentState = EC11_DIRECTION_INVALID;
 80006e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000710 <Ec11TickProcess+0x1d0>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	701a      	strb	r2, [r3, #0]
				}
			}
		}
		lastBLevel = currBLevel;
 80006ea:	4b06      	ldr	r3, [pc, #24]	@ (8000704 <Ec11TickProcess+0x1c4>)
 80006ec:	781a      	ldrb	r2, [r3, #0]
 80006ee:	4b10      	ldr	r3, [pc, #64]	@ (8000730 <Ec11TickProcess+0x1f0>)
 80006f0:	701a      	strb	r2, [r3, #0]
	}
}
 80006f2:	bf00      	nop
 80006f4:	3710      	adds	r7, #16
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
 80006fa:	bf00      	nop
 80006fc:	40010800 	.word	0x40010800
 8000700:	20000050 	.word	0x20000050
 8000704:	20000051 	.word	0x20000051
 8000708:	20000052 	.word	0x20000052
 800070c:	200001a4 	.word	0x200001a4
 8000710:	200001a5 	.word	0x200001a5
 8000714:	200001a6 	.word	0x200001a6
 8000718:	2000015c 	.word	0x2000015c
 800071c:	08003b10 	.word	0x08003b10
 8000720:	200001a8 	.word	0x200001a8
 8000724:	40011000 	.word	0x40011000
 8000728:	20000160 	.word	0x20000160
 800072c:	08003b28 	.word	0x08003b28
 8000730:	20000053 	.word	0x20000053

08000734 <Ec11StateMachineProcess>:

void Ec11StateMachineProcess()
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
	for (int i = 0; i < sizeof(ec11StateMachineTable) / sizeof(ec11StateMachineTable[0]); ++i) {
 800073a:	2300      	movs	r3, #0
 800073c:	607b      	str	r3, [r7, #4]
 800073e:	e025      	b.n	800078c <Ec11StateMachineProcess+0x58>
		if (ec11StateMachineTable[i].currentState == ec11Encoder.ec11StateMachine.currentState &&
 8000740:	4a17      	ldr	r2, [pc, #92]	@ (80007a0 <Ec11StateMachineProcess+0x6c>)
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
 8000748:	4b16      	ldr	r3, [pc, #88]	@ (80007a4 <Ec11StateMachineProcess+0x70>)
 800074a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800074e:	429a      	cmp	r2, r3
 8000750:	d119      	bne.n	8000786 <Ec11StateMachineProcess+0x52>
			ec11StateMachineTable[i].currentStep == ec11Encoder.ec11StateMachine.currentStep &&
 8000752:	4a13      	ldr	r2, [pc, #76]	@ (80007a0 <Ec11StateMachineProcess+0x6c>)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	00db      	lsls	r3, r3, #3
 8000758:	4413      	add	r3, r2
 800075a:	785a      	ldrb	r2, [r3, #1]
 800075c:	4b11      	ldr	r3, [pc, #68]	@ (80007a4 <Ec11StateMachineProcess+0x70>)
 800075e:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
		if (ec11StateMachineTable[i].currentState == ec11Encoder.ec11StateMachine.currentState &&
 8000762:	429a      	cmp	r2, r3
 8000764:	d10f      	bne.n	8000786 <Ec11StateMachineProcess+0x52>
			ec11StateMachineTable[i].nextState == ec11Encoder.ec11StateMachine.nextState) {
 8000766:	4a0e      	ldr	r2, [pc, #56]	@ (80007a0 <Ec11StateMachineProcess+0x6c>)
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	00db      	lsls	r3, r3, #3
 800076c:	4413      	add	r3, r2
 800076e:	789a      	ldrb	r2, [r3, #2]
 8000770:	4b0c      	ldr	r3, [pc, #48]	@ (80007a4 <Ec11StateMachineProcess+0x70>)
 8000772:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
			ec11StateMachineTable[i].currentStep == ec11Encoder.ec11StateMachine.currentStep &&
 8000776:	429a      	cmp	r2, r3
 8000778:	d105      	bne.n	8000786 <Ec11StateMachineProcess+0x52>
			ec11StateMachineTable[i].callback();
 800077a:	4a09      	ldr	r2, [pc, #36]	@ (80007a0 <Ec11StateMachineProcess+0x6c>)
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	00db      	lsls	r3, r3, #3
 8000780:	4413      	add	r3, r2
 8000782:	685b      	ldr	r3, [r3, #4]
 8000784:	4798      	blx	r3
	for (int i = 0; i < sizeof(ec11StateMachineTable) / sizeof(ec11StateMachineTable[0]); ++i) {
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	3301      	adds	r3, #1
 800078a:	607b      	str	r3, [r7, #4]
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	2b04      	cmp	r3, #4
 8000790:	d9d6      	bls.n	8000740 <Ec11StateMachineProcess+0xc>
		}
	}

	Ec11TickProcess();
 8000792:	f7ff fed5 	bl	8000540 <Ec11TickProcess>
}
 8000796:	bf00      	nop
 8000798:	3708      	adds	r7, #8
 800079a:	46bd      	mov	sp, r7
 800079c:	bd80      	pop	{r7, pc}
 800079e:	bf00      	nop
 80007a0:	20000028 	.word	0x20000028
 80007a4:	20000160 	.word	0x20000160

080007a8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
	static uint32_t tickCounter = 0;
	tickCounter++;
 80007b0:	4b05      	ldr	r3, [pc, #20]	@ (80007c8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	3301      	adds	r3, #1
 80007b6:	4a04      	ldr	r2, [pc, #16]	@ (80007c8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80007b8:	6013      	str	r3, [r2, #0]
	Ec11StateMachineProcess();
 80007ba:	f7ff ffbb 	bl	8000734 <Ec11StateMachineProcess>
}
 80007be:	bf00      	nop
 80007c0:	3708      	adds	r7, #8
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	2000020c 	.word	0x2000020c

080007cc <ProcessKey>:

void ProcessKey()
{
 80007cc:	b590      	push	{r4, r7, lr}
 80007ce:	b089      	sub	sp, #36	@ 0x24
 80007d0:	af04      	add	r7, sp, #16
	static uint32_t lastTick = 0;
	uint32_t currentTick = HAL_GetTick();
 80007d2:	f000 fba7 	bl	8000f24 <HAL_GetTick>
 80007d6:	60f8      	str	r0, [r7, #12]
	if (currentTick - lastTick < 1) {
 80007d8:	4b20      	ldr	r3, [pc, #128]	@ (800085c <ProcessKey+0x90>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	68fa      	ldr	r2, [r7, #12]
 80007de:	429a      	cmp	r2, r3
 80007e0:	d037      	beq.n	8000852 <ProcessKey+0x86>
		return;
	}

	lastTick = currentTick;
 80007e2:	4a1e      	ldr	r2, [pc, #120]	@ (800085c <ProcessKey+0x90>)
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	6013      	str	r3, [r2, #0]
	KeyInfo keyInfo;
	uint8_t count = 0;
 80007e8:	2300      	movs	r3, #0
 80007ea:	70fb      	strb	r3, [r7, #3]
	if (ReadKeyInfo(&keyInfo, &count)) {
 80007ec:	1cfa      	adds	r2, r7, #3
 80007ee:	1d3b      	adds	r3, r7, #4
 80007f0:	4611      	mov	r1, r2
 80007f2:	4618      	mov	r0, r3
 80007f4:	f7ff fcca 	bl	800018c <ReadKeyInfo>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d02a      	beq.n	8000854 <ProcessKey+0x88>
		static char message[100];
		sprintf(message, "read keyState(%s,%d) encodeCounter(%ld) remain count(%d) currentTick(%ld) lastTick(%ld)\n",
				keyEvent[keyInfo.keyState], keyInfo.keyState, keyInfo.encodeCounter, count, currentTick, lastTick);
 80007fe:	793b      	ldrb	r3, [r7, #4]
 8000800:	461a      	mov	r2, r3
		sprintf(message, "read keyState(%s,%d) encodeCounter(%ld) remain count(%d) currentTick(%ld) lastTick(%ld)\n",
 8000802:	4b17      	ldr	r3, [pc, #92]	@ (8000860 <ProcessKey+0x94>)
 8000804:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
				keyEvent[keyInfo.keyState], keyInfo.keyState, keyInfo.encodeCounter, count, currentTick, lastTick);
 8000808:	793b      	ldrb	r3, [r7, #4]
		sprintf(message, "read keyState(%s,%d) encodeCounter(%ld) remain count(%d) currentTick(%ld) lastTick(%ld)\n",
 800080a:	461c      	mov	r4, r3
 800080c:	68bb      	ldr	r3, [r7, #8]
 800080e:	78fa      	ldrb	r2, [r7, #3]
 8000810:	4610      	mov	r0, r2
 8000812:	4a12      	ldr	r2, [pc, #72]	@ (800085c <ProcessKey+0x90>)
 8000814:	6812      	ldr	r2, [r2, #0]
 8000816:	9203      	str	r2, [sp, #12]
 8000818:	68fa      	ldr	r2, [r7, #12]
 800081a:	9202      	str	r2, [sp, #8]
 800081c:	9001      	str	r0, [sp, #4]
 800081e:	9300      	str	r3, [sp, #0]
 8000820:	4623      	mov	r3, r4
 8000822:	460a      	mov	r2, r1
 8000824:	490f      	ldr	r1, [pc, #60]	@ (8000864 <ProcessKey+0x98>)
 8000826:	4810      	ldr	r0, [pc, #64]	@ (8000868 <ProcessKey+0x9c>)
 8000828:	f002 fc7c 	bl	8003124 <siprintf>
		HAL_UART_Transmit_IT(&huart2, (uint8_t*)message, strlen(message));
 800082c:	480e      	ldr	r0, [pc, #56]	@ (8000868 <ProcessKey+0x9c>)
 800082e:	f7ff fc8d 	bl	800014c <strlen>
 8000832:	4603      	mov	r3, r0
 8000834:	b29b      	uxth	r3, r3
 8000836:	461a      	mov	r2, r3
 8000838:	490b      	ldr	r1, [pc, #44]	@ (8000868 <ProcessKey+0x9c>)
 800083a:	480c      	ldr	r0, [pc, #48]	@ (800086c <ProcessKey+0xa0>)
 800083c:	f001 ff5a 	bl	80026f4 <HAL_UART_Transmit_IT>

		if (keyInfo.keyState == EC11_KEY_CLICK) {
 8000840:	793b      	ldrb	r3, [r7, #4]
 8000842:	2b01      	cmp	r3, #1
 8000844:	d106      	bne.n	8000854 <ProcessKey+0x88>
			HAL_GPIO_TogglePin(Led0_GPIO_Port, Led0_Pin);
 8000846:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800084a:	4809      	ldr	r0, [pc, #36]	@ (8000870 <ProcessKey+0xa4>)
 800084c:	f000 fee7 	bl	800161e <HAL_GPIO_TogglePin>
 8000850:	e000      	b.n	8000854 <ProcessKey+0x88>
		return;
 8000852:	bf00      	nop
		}
	}
}
 8000854:	3714      	adds	r7, #20
 8000856:	46bd      	mov	sp, r7
 8000858:	bd90      	pop	{r4, r7, pc}
 800085a:	bf00      	nop
 800085c:	20000210 	.word	0x20000210
 8000860:	20000004 	.word	0x20000004
 8000864:	08003b40 	.word	0x08003b40
 8000868:	20000214 	.word	0x20000214
 800086c:	20000114 	.word	0x20000114
 8000870:	40011000 	.word	0x40011000

08000874 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800087a:	f000 fafb 	bl	8000e74 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800087e:	f000 f821 	bl	80008c4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000882:	f000 f8dd 	bl	8000a40 <MX_GPIO_Init>
	MX_TIM4_Init();
 8000886:	f000 f863 	bl	8000950 <MX_TIM4_Init>
	MX_USART2_UART_Init();
 800088a:	f000 f8af 	bl	80009ec <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim4);
 800088e:	480b      	ldr	r0, [pc, #44]	@ (80008bc <main+0x48>)
 8000890:	f001 fb3e 	bl	8001f10 <HAL_TIM_Base_Start_IT>
	Ec11EncoderInit();
 8000894:	f7ff fd4c 	bl	8000330 <Ec11EncoderInit>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		int8_t keyNum = GetKeyNum();
 8000898:	f7ff fc60 	bl	800015c <GetKeyNum>
 800089c:	4603      	mov	r3, r0
 800089e:	71fb      	strb	r3, [r7, #7]
		switch (keyNum) {
 80008a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d105      	bne.n	80008b4 <main+0x40>
		case KEY_0:
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80008a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008ac:	4804      	ldr	r0, [pc, #16]	@ (80008c0 <main+0x4c>)
 80008ae:	f000 feb6 	bl	800161e <HAL_GPIO_TogglePin>
			break;
 80008b2:	bf00      	nop
		default:
		}

		ProcessKey();
 80008b4:	f7ff ff8a 	bl	80007cc <ProcessKey>
	while (1) {
 80008b8:	e7ee      	b.n	8000898 <main+0x24>
 80008ba:	bf00      	nop
 80008bc:	200000cc 	.word	0x200000cc
 80008c0:	40011000 	.word	0x40011000

080008c4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b090      	sub	sp, #64	@ 0x40
 80008c8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80008ca:	f107 0318 	add.w	r3, r7, #24
 80008ce:	2228      	movs	r2, #40	@ 0x28
 80008d0:	2100      	movs	r1, #0
 80008d2:	4618      	mov	r0, r3
 80008d4:	f002 fc46 	bl	8003164 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80008d8:	1d3b      	adds	r3, r7, #4
 80008da:	2200      	movs	r2, #0
 80008dc:	601a      	str	r2, [r3, #0]
 80008de:	605a      	str	r2, [r3, #4]
 80008e0:	609a      	str	r2, [r3, #8]
 80008e2:	60da      	str	r2, [r3, #12]
 80008e4:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008e6:	2301      	movs	r3, #1
 80008e8:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008ea:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008ee:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80008f0:	2300      	movs	r3, #0
 80008f2:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008f4:	2301      	movs	r3, #1
 80008f6:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008f8:	2302      	movs	r3, #2
 80008fa:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000900:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000902:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000906:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000908:	f107 0318 	add.w	r3, r7, #24
 800090c:	4618      	mov	r0, r3
 800090e:	f000 fe9f 	bl	8001650 <HAL_RCC_OscConfig>
 8000912:	4603      	mov	r3, r0
 8000914:	2b00      	cmp	r3, #0
 8000916:	d001      	beq.n	800091c <SystemClock_Config+0x58>
		Error_Handler();
 8000918:	f000 f8f8 	bl	8000b0c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800091c:	230f      	movs	r3, #15
 800091e:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000920:	2302      	movs	r3, #2
 8000922:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000924:	2300      	movs	r3, #0
 8000926:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000928:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800092c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800092e:	2300      	movs	r3, #0
 8000930:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000932:	1d3b      	adds	r3, r7, #4
 8000934:	2102      	movs	r1, #2
 8000936:	4618      	mov	r0, r3
 8000938:	f001 f90c 	bl	8001b54 <HAL_RCC_ClockConfig>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <SystemClock_Config+0x82>
		Error_Handler();
 8000942:	f000 f8e3 	bl	8000b0c <Error_Handler>
	}
}
 8000946:	bf00      	nop
 8000948:	3740      	adds	r7, #64	@ 0x40
 800094a:	46bd      	mov	sp, r7
 800094c:	bd80      	pop	{r7, pc}
	...

08000950 <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8000950:	b580      	push	{r7, lr}
 8000952:	b086      	sub	sp, #24
 8000954:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000956:	f107 0308 	add.w	r3, r7, #8
 800095a:	2200      	movs	r2, #0
 800095c:	601a      	str	r2, [r3, #0]
 800095e:	605a      	str	r2, [r3, #4]
 8000960:	609a      	str	r2, [r3, #8]
 8000962:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000964:	463b      	mov	r3, r7
 8000966:	2200      	movs	r2, #0
 8000968:	601a      	str	r2, [r3, #0]
 800096a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 800096c:	4b1d      	ldr	r3, [pc, #116]	@ (80009e4 <MX_TIM4_Init+0x94>)
 800096e:	4a1e      	ldr	r2, [pc, #120]	@ (80009e8 <MX_TIM4_Init+0x98>)
 8000970:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 7200 - 1;
 8000972:	4b1c      	ldr	r3, [pc, #112]	@ (80009e4 <MX_TIM4_Init+0x94>)
 8000974:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8000978:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800097a:	4b1a      	ldr	r3, [pc, #104]	@ (80009e4 <MX_TIM4_Init+0x94>)
 800097c:	2200      	movs	r2, #0
 800097e:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 10 - 1;
 8000980:	4b18      	ldr	r3, [pc, #96]	@ (80009e4 <MX_TIM4_Init+0x94>)
 8000982:	2209      	movs	r2, #9
 8000984:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000986:	4b17      	ldr	r3, [pc, #92]	@ (80009e4 <MX_TIM4_Init+0x94>)
 8000988:	2200      	movs	r2, #0
 800098a:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800098c:	4b15      	ldr	r3, [pc, #84]	@ (80009e4 <MX_TIM4_Init+0x94>)
 800098e:	2280      	movs	r2, #128	@ 0x80
 8000990:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 8000992:	4814      	ldr	r0, [pc, #80]	@ (80009e4 <MX_TIM4_Init+0x94>)
 8000994:	f001 fa6c 	bl	8001e70 <HAL_TIM_Base_Init>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <MX_TIM4_Init+0x52>
		Error_Handler();
 800099e:	f000 f8b5 	bl	8000b0c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009a2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009a6:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 80009a8:	f107 0308 	add.w	r3, r7, #8
 80009ac:	4619      	mov	r1, r3
 80009ae:	480d      	ldr	r0, [pc, #52]	@ (80009e4 <MX_TIM4_Init+0x94>)
 80009b0:	f001 fbf0 	bl	8002194 <HAL_TIM_ConfigClockSource>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <MX_TIM4_Init+0x6e>
		Error_Handler();
 80009ba:	f000 f8a7 	bl	8000b0c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009be:	2300      	movs	r3, #0
 80009c0:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009c2:	2300      	movs	r3, #0
 80009c4:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 80009c6:	463b      	mov	r3, r7
 80009c8:	4619      	mov	r1, r3
 80009ca:	4806      	ldr	r0, [pc, #24]	@ (80009e4 <MX_TIM4_Init+0x94>)
 80009cc:	f001 fdd2 	bl	8002574 <HAL_TIMEx_MasterConfigSynchronization>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d001      	beq.n	80009da <MX_TIM4_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 80009d6:	f000 f899 	bl	8000b0c <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */

}
 80009da:	bf00      	nop
 80009dc:	3718      	adds	r7, #24
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	200000cc 	.word	0x200000cc
 80009e8:	40000800 	.word	0x40000800

080009ec <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80009f0:	4b11      	ldr	r3, [pc, #68]	@ (8000a38 <MX_USART2_UART_Init+0x4c>)
 80009f2:	4a12      	ldr	r2, [pc, #72]	@ (8000a3c <MX_USART2_UART_Init+0x50>)
 80009f4:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80009f6:	4b10      	ldr	r3, [pc, #64]	@ (8000a38 <MX_USART2_UART_Init+0x4c>)
 80009f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009fc:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000a38 <MX_USART2_UART_Init+0x4c>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000a04:	4b0c      	ldr	r3, [pc, #48]	@ (8000a38 <MX_USART2_UART_Init+0x4c>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000a0a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a38 <MX_USART2_UART_Init+0x4c>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000a10:	4b09      	ldr	r3, [pc, #36]	@ (8000a38 <MX_USART2_UART_Init+0x4c>)
 8000a12:	220c      	movs	r2, #12
 8000a14:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a16:	4b08      	ldr	r3, [pc, #32]	@ (8000a38 <MX_USART2_UART_Init+0x4c>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a1c:	4b06      	ldr	r3, [pc, #24]	@ (8000a38 <MX_USART2_UART_Init+0x4c>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8000a22:	4805      	ldr	r0, [pc, #20]	@ (8000a38 <MX_USART2_UART_Init+0x4c>)
 8000a24:	f001 fe16 	bl	8002654 <HAL_UART_Init>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <MX_USART2_UART_Init+0x46>
		Error_Handler();
 8000a2e:	f000 f86d 	bl	8000b0c <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000a32:	bf00      	nop
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	20000114 	.word	0x20000114
 8000a3c:	40004400 	.word	0x40004400

08000a40 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b088      	sub	sp, #32
 8000a44:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000a46:	f107 0310 	add.w	r3, r7, #16
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	601a      	str	r2, [r3, #0]
 8000a4e:	605a      	str	r2, [r3, #4]
 8000a50:	609a      	str	r2, [r3, #8]
 8000a52:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000a54:	4b2a      	ldr	r3, [pc, #168]	@ (8000b00 <MX_GPIO_Init+0xc0>)
 8000a56:	699b      	ldr	r3, [r3, #24]
 8000a58:	4a29      	ldr	r2, [pc, #164]	@ (8000b00 <MX_GPIO_Init+0xc0>)
 8000a5a:	f043 0310 	orr.w	r3, r3, #16
 8000a5e:	6193      	str	r3, [r2, #24]
 8000a60:	4b27      	ldr	r3, [pc, #156]	@ (8000b00 <MX_GPIO_Init+0xc0>)
 8000a62:	699b      	ldr	r3, [r3, #24]
 8000a64:	f003 0310 	and.w	r3, r3, #16
 8000a68:	60fb      	str	r3, [r7, #12]
 8000a6a:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000a6c:	4b24      	ldr	r3, [pc, #144]	@ (8000b00 <MX_GPIO_Init+0xc0>)
 8000a6e:	699b      	ldr	r3, [r3, #24]
 8000a70:	4a23      	ldr	r2, [pc, #140]	@ (8000b00 <MX_GPIO_Init+0xc0>)
 8000a72:	f043 0320 	orr.w	r3, r3, #32
 8000a76:	6193      	str	r3, [r2, #24]
 8000a78:	4b21      	ldr	r3, [pc, #132]	@ (8000b00 <MX_GPIO_Init+0xc0>)
 8000a7a:	699b      	ldr	r3, [r3, #24]
 8000a7c:	f003 0320 	and.w	r3, r3, #32
 8000a80:	60bb      	str	r3, [r7, #8]
 8000a82:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000a84:	4b1e      	ldr	r3, [pc, #120]	@ (8000b00 <MX_GPIO_Init+0xc0>)
 8000a86:	699b      	ldr	r3, [r3, #24]
 8000a88:	4a1d      	ldr	r2, [pc, #116]	@ (8000b00 <MX_GPIO_Init+0xc0>)
 8000a8a:	f043 0304 	orr.w	r3, r3, #4
 8000a8e:	6193      	str	r3, [r2, #24]
 8000a90:	4b1b      	ldr	r3, [pc, #108]	@ (8000b00 <MX_GPIO_Init+0xc0>)
 8000a92:	699b      	ldr	r3, [r3, #24]
 8000a94:	f003 0304 	and.w	r3, r3, #4
 8000a98:	607b      	str	r3, [r7, #4]
 8000a9a:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(Led0_GPIO_Port, Led0_Pin, GPIO_PIN_RESET);
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000aa2:	4818      	ldr	r0, [pc, #96]	@ (8000b04 <MX_GPIO_Init+0xc4>)
 8000aa4:	f000 fda3 	bl	80015ee <HAL_GPIO_WritePin>

	/*Configure GPIO pin : Led0_Pin */
	GPIO_InitStruct.Pin = Led0_Pin;
 8000aa8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000aac:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab6:	2302      	movs	r3, #2
 8000ab8:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(Led0_GPIO_Port, &GPIO_InitStruct);
 8000aba:	f107 0310 	add.w	r3, r7, #16
 8000abe:	4619      	mov	r1, r3
 8000ac0:	4810      	ldr	r0, [pc, #64]	@ (8000b04 <MX_GPIO_Init+0xc4>)
 8000ac2:	f000 fbf9 	bl	80012b8 <HAL_GPIO_Init>

	/*Configure GPIO pin : Key0_Pin */
	GPIO_InitStruct.Pin = Key0_Pin;
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000aca:	2300      	movs	r3, #0
 8000acc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000ace:	2302      	movs	r3, #2
 8000ad0:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(Key0_GPIO_Port, &GPIO_InitStruct);
 8000ad2:	f107 0310 	add.w	r3, r7, #16
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	480b      	ldr	r0, [pc, #44]	@ (8000b08 <MX_GPIO_Init+0xc8>)
 8000ada:	f000 fbed 	bl	80012b8 <HAL_GPIO_Init>

	/*Configure GPIO pins : ec11_A_Pin ec11_B_Pin ec11_Key_Pin */
	GPIO_InitStruct.Pin = ec11_A_Pin | ec11_B_Pin | ec11_Key_Pin;
 8000ade:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8000ae2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ae8:	2301      	movs	r3, #1
 8000aea:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aec:	f107 0310 	add.w	r3, r7, #16
 8000af0:	4619      	mov	r1, r3
 8000af2:	4805      	ldr	r0, [pc, #20]	@ (8000b08 <MX_GPIO_Init+0xc8>)
 8000af4:	f000 fbe0 	bl	80012b8 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000af8:	bf00      	nop
 8000afa:	3720      	adds	r7, #32
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	40021000 	.word	0x40021000
 8000b04:	40011000 	.word	0x40011000
 8000b08:	40010800 	.word	0x40010800

08000b0c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b10:	b672      	cpsid	i
}
 8000b12:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000b14:	bf00      	nop
 8000b16:	e7fd      	b.n	8000b14 <Error_Handler+0x8>

08000b18 <cas>:
 * ptr：指向需要进行CAS操作的变量的指针。
 * old：期望的旧值。
 * new：如果ptr指向的值等于old，则将ptr指向的值更新为new。
 * 返回值：如果CAS操作成功（即ptr指向的值等于old并被更新为new），返回1；否则返回0。
 */
static int cas(volatile int32_t *ptr, int32_t old, int32_t new) {
 8000b18:	b480      	push	{r7}
 8000b1a:	b087      	sub	sp, #28
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	60f8      	str	r0, [r7, #12]
 8000b20:	60b9      	str	r1, [r7, #8]
 8000b22:	607a      	str	r2, [r7, #4]
    int temp;
    __asm__ __volatile__ (
 8000b24:	68fa      	ldr	r2, [r7, #12]
 8000b26:	68b9      	ldr	r1, [r7, #8]
 8000b28:	6878      	ldr	r0, [r7, #4]
 8000b2a:	e852 3f00 	ldrex	r3, [r2]
 8000b2e:	428b      	cmp	r3, r1
 8000b30:	d105      	bne.n	8000b3e <end>
 8000b32:	e842 0300 	strex	r3, r0, [r2]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d101      	bne.n	8000b3e <end>
 8000b3a:	f04f 0301 	mov.w	r3, #1

08000b3e <end>:
 8000b3e:	617b      	str	r3, [r7, #20]
        "end:"
        : "=&r" (temp)        // 输出操作数，表示返回值
        : "r" (ptr), "r" (old), "r" (new) // 输入操作数
        : "cc"                // 被修改的寄存器
    );
    return temp;
 8000b40:	697b      	ldr	r3, [r7, #20]
}
 8000b42:	4618      	mov	r0, r3
 8000b44:	371c      	adds	r7, #28
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bc80      	pop	{r7}
 8000b4a:	4770      	bx	lr

08000b4c <try_accquire_lock>:

bool try_accquire_lock(volatile int32_t *lock)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
	return cas(lock, 0, 1);
 8000b54:	2201      	movs	r2, #1
 8000b56:	2100      	movs	r1, #0
 8000b58:	6878      	ldr	r0, [r7, #4]
 8000b5a:	f7ff ffdd 	bl	8000b18 <cas>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	bf14      	ite	ne
 8000b64:	2301      	movne	r3, #1
 8000b66:	2300      	moveq	r3, #0
 8000b68:	b2db      	uxtb	r3, r3
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	3708      	adds	r7, #8
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}

08000b72 <accquire_spinlock>:
bool accquire_spinlock(volatile int32_t *lock, uint32_t ms)
{
 8000b72:	b580      	push	{r7, lr}
 8000b74:	b084      	sub	sp, #16
 8000b76:	af00      	add	r7, sp, #0
 8000b78:	6078      	str	r0, [r7, #4]
 8000b7a:	6039      	str	r1, [r7, #0]
	uint32_t beginTick = HAL_GetTick();
 8000b7c:	f000 f9d2 	bl	8000f24 <HAL_GetTick>
 8000b80:	60f8      	str	r0, [r7, #12]
	while (!try_accquire_lock(lock)) {
 8000b82:	e010      	b.n	8000ba6 <accquire_spinlock+0x34>
//		HAL_Delay(1);
		if (ms != 0 && HAL_GetTick() - beginTick >= ms * 1000) {
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d00d      	beq.n	8000ba6 <accquire_spinlock+0x34>
 8000b8a:	f000 f9cb 	bl	8000f24 <HAL_GetTick>
 8000b8e:	4602      	mov	r2, r0
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	1ad2      	subs	r2, r2, r3
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000b9a:	fb01 f303 	mul.w	r3, r1, r3
 8000b9e:	429a      	cmp	r2, r3
 8000ba0:	d301      	bcc.n	8000ba6 <accquire_spinlock+0x34>
			return false;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	e009      	b.n	8000bba <accquire_spinlock+0x48>
	while (!try_accquire_lock(lock)) {
 8000ba6:	6878      	ldr	r0, [r7, #4]
 8000ba8:	f7ff ffd0 	bl	8000b4c <try_accquire_lock>
 8000bac:	4603      	mov	r3, r0
 8000bae:	f083 0301 	eor.w	r3, r3, #1
 8000bb2:	b2db      	uxtb	r3, r3
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d1e5      	bne.n	8000b84 <accquire_spinlock+0x12>
		}
	}
	return true;
 8000bb8:	2301      	movs	r3, #1
}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	3710      	adds	r7, #16
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}

08000bc2 <release_spinlock>:
void release_spinlock(volatile int32_t *lock)
{
 8000bc2:	b580      	push	{r7, lr}
 8000bc4:	b082      	sub	sp, #8
 8000bc6:	af00      	add	r7, sp, #0
 8000bc8:	6078      	str	r0, [r7, #4]
	cas(lock, 1, 0);
 8000bca:	2200      	movs	r2, #0
 8000bcc:	2101      	movs	r1, #1
 8000bce:	6878      	ldr	r0, [r7, #4]
 8000bd0:	f7ff ffa2 	bl	8000b18 <cas>
}
 8000bd4:	bf00      	nop
 8000bd6:	3708      	adds	r7, #8
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}

08000bdc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b085      	sub	sp, #20
 8000be0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000be2:	4b15      	ldr	r3, [pc, #84]	@ (8000c38 <HAL_MspInit+0x5c>)
 8000be4:	699b      	ldr	r3, [r3, #24]
 8000be6:	4a14      	ldr	r2, [pc, #80]	@ (8000c38 <HAL_MspInit+0x5c>)
 8000be8:	f043 0301 	orr.w	r3, r3, #1
 8000bec:	6193      	str	r3, [r2, #24]
 8000bee:	4b12      	ldr	r3, [pc, #72]	@ (8000c38 <HAL_MspInit+0x5c>)
 8000bf0:	699b      	ldr	r3, [r3, #24]
 8000bf2:	f003 0301 	and.w	r3, r3, #1
 8000bf6:	60bb      	str	r3, [r7, #8]
 8000bf8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bfa:	4b0f      	ldr	r3, [pc, #60]	@ (8000c38 <HAL_MspInit+0x5c>)
 8000bfc:	69db      	ldr	r3, [r3, #28]
 8000bfe:	4a0e      	ldr	r2, [pc, #56]	@ (8000c38 <HAL_MspInit+0x5c>)
 8000c00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c04:	61d3      	str	r3, [r2, #28]
 8000c06:	4b0c      	ldr	r3, [pc, #48]	@ (8000c38 <HAL_MspInit+0x5c>)
 8000c08:	69db      	ldr	r3, [r3, #28]
 8000c0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c0e:	607b      	str	r3, [r7, #4]
 8000c10:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000c12:	4b0a      	ldr	r3, [pc, #40]	@ (8000c3c <HAL_MspInit+0x60>)
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	60fb      	str	r3, [r7, #12]
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000c1e:	60fb      	str	r3, [r7, #12]
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c26:	60fb      	str	r3, [r7, #12]
 8000c28:	4a04      	ldr	r2, [pc, #16]	@ (8000c3c <HAL_MspInit+0x60>)
 8000c2a:	68fb      	ldr	r3, [r7, #12]
 8000c2c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c2e:	bf00      	nop
 8000c30:	3714      	adds	r7, #20
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bc80      	pop	{r7}
 8000c36:	4770      	bx	lr
 8000c38:	40021000 	.word	0x40021000
 8000c3c:	40010000 	.word	0x40010000

08000c40 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b084      	sub	sp, #16
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4a0d      	ldr	r2, [pc, #52]	@ (8000c84 <HAL_TIM_Base_MspInit+0x44>)
 8000c4e:	4293      	cmp	r3, r2
 8000c50:	d113      	bne.n	8000c7a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000c52:	4b0d      	ldr	r3, [pc, #52]	@ (8000c88 <HAL_TIM_Base_MspInit+0x48>)
 8000c54:	69db      	ldr	r3, [r3, #28]
 8000c56:	4a0c      	ldr	r2, [pc, #48]	@ (8000c88 <HAL_TIM_Base_MspInit+0x48>)
 8000c58:	f043 0304 	orr.w	r3, r3, #4
 8000c5c:	61d3      	str	r3, [r2, #28]
 8000c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8000c88 <HAL_TIM_Base_MspInit+0x48>)
 8000c60:	69db      	ldr	r3, [r3, #28]
 8000c62:	f003 0304 	and.w	r3, r3, #4
 8000c66:	60fb      	str	r3, [r7, #12]
 8000c68:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	201e      	movs	r0, #30
 8000c70:	f000 fa39 	bl	80010e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000c74:	201e      	movs	r0, #30
 8000c76:	f000 fa52 	bl	800111e <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM4_MspInit 1 */

  }

}
 8000c7a:	bf00      	nop
 8000c7c:	3710      	adds	r7, #16
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	40000800 	.word	0x40000800
 8000c88:	40021000 	.word	0x40021000

08000c8c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b088      	sub	sp, #32
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c94:	f107 0310 	add.w	r3, r7, #16
 8000c98:	2200      	movs	r2, #0
 8000c9a:	601a      	str	r2, [r3, #0]
 8000c9c:	605a      	str	r2, [r3, #4]
 8000c9e:	609a      	str	r2, [r3, #8]
 8000ca0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	4a1f      	ldr	r2, [pc, #124]	@ (8000d24 <HAL_UART_MspInit+0x98>)
 8000ca8:	4293      	cmp	r3, r2
 8000caa:	d137      	bne.n	8000d1c <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000cac:	4b1e      	ldr	r3, [pc, #120]	@ (8000d28 <HAL_UART_MspInit+0x9c>)
 8000cae:	69db      	ldr	r3, [r3, #28]
 8000cb0:	4a1d      	ldr	r2, [pc, #116]	@ (8000d28 <HAL_UART_MspInit+0x9c>)
 8000cb2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cb6:	61d3      	str	r3, [r2, #28]
 8000cb8:	4b1b      	ldr	r3, [pc, #108]	@ (8000d28 <HAL_UART_MspInit+0x9c>)
 8000cba:	69db      	ldr	r3, [r3, #28]
 8000cbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cc0:	60fb      	str	r3, [r7, #12]
 8000cc2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cc4:	4b18      	ldr	r3, [pc, #96]	@ (8000d28 <HAL_UART_MspInit+0x9c>)
 8000cc6:	699b      	ldr	r3, [r3, #24]
 8000cc8:	4a17      	ldr	r2, [pc, #92]	@ (8000d28 <HAL_UART_MspInit+0x9c>)
 8000cca:	f043 0304 	orr.w	r3, r3, #4
 8000cce:	6193      	str	r3, [r2, #24]
 8000cd0:	4b15      	ldr	r3, [pc, #84]	@ (8000d28 <HAL_UART_MspInit+0x9c>)
 8000cd2:	699b      	ldr	r3, [r3, #24]
 8000cd4:	f003 0304 	and.w	r3, r3, #4
 8000cd8:	60bb      	str	r3, [r7, #8]
 8000cda:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000cdc:	2304      	movs	r3, #4
 8000cde:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ce4:	2303      	movs	r3, #3
 8000ce6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce8:	f107 0310 	add.w	r3, r7, #16
 8000cec:	4619      	mov	r1, r3
 8000cee:	480f      	ldr	r0, [pc, #60]	@ (8000d2c <HAL_UART_MspInit+0xa0>)
 8000cf0:	f000 fae2 	bl	80012b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000cf4:	2308      	movs	r3, #8
 8000cf6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d00:	f107 0310 	add.w	r3, r7, #16
 8000d04:	4619      	mov	r1, r3
 8000d06:	4809      	ldr	r0, [pc, #36]	@ (8000d2c <HAL_UART_MspInit+0xa0>)
 8000d08:	f000 fad6 	bl	80012b8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	2100      	movs	r1, #0
 8000d10:	2026      	movs	r0, #38	@ 0x26
 8000d12:	f000 f9e8 	bl	80010e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000d16:	2026      	movs	r0, #38	@ 0x26
 8000d18:	f000 fa01 	bl	800111e <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000d1c:	bf00      	nop
 8000d1e:	3720      	adds	r7, #32
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}
 8000d24:	40004400 	.word	0x40004400
 8000d28:	40021000 	.word	0x40021000
 8000d2c:	40010800 	.word	0x40010800

08000d30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d34:	bf00      	nop
 8000d36:	e7fd      	b.n	8000d34 <NMI_Handler+0x4>

08000d38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d3c:	bf00      	nop
 8000d3e:	e7fd      	b.n	8000d3c <HardFault_Handler+0x4>

08000d40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d44:	bf00      	nop
 8000d46:	e7fd      	b.n	8000d44 <MemManage_Handler+0x4>

08000d48 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d4c:	bf00      	nop
 8000d4e:	e7fd      	b.n	8000d4c <BusFault_Handler+0x4>

08000d50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d54:	bf00      	nop
 8000d56:	e7fd      	b.n	8000d54 <UsageFault_Handler+0x4>

08000d58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d5c:	bf00      	nop
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bc80      	pop	{r7}
 8000d62:	4770      	bx	lr

08000d64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d68:	bf00      	nop
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bc80      	pop	{r7}
 8000d6e:	4770      	bx	lr

08000d70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d74:	bf00      	nop
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bc80      	pop	{r7}
 8000d7a:	4770      	bx	lr

08000d7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d80:	f000 f8be 	bl	8000f00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d84:	bf00      	nop
 8000d86:	bd80      	pop	{r7, pc}

08000d88 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000d8c:	4802      	ldr	r0, [pc, #8]	@ (8000d98 <TIM4_IRQHandler+0x10>)
 8000d8e:	f001 f911 	bl	8001fb4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000d92:	bf00      	nop
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	200000cc 	.word	0x200000cc

08000d9c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000da0:	4802      	ldr	r0, [pc, #8]	@ (8000dac <USART2_IRQHandler+0x10>)
 8000da2:	f001 fcdd 	bl	8002760 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000da6:	bf00      	nop
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	20000114 	.word	0x20000114

08000db0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b086      	sub	sp, #24
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000db8:	4a14      	ldr	r2, [pc, #80]	@ (8000e0c <_sbrk+0x5c>)
 8000dba:	4b15      	ldr	r3, [pc, #84]	@ (8000e10 <_sbrk+0x60>)
 8000dbc:	1ad3      	subs	r3, r2, r3
 8000dbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dc0:	697b      	ldr	r3, [r7, #20]
 8000dc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dc4:	4b13      	ldr	r3, [pc, #76]	@ (8000e14 <_sbrk+0x64>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d102      	bne.n	8000dd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dcc:	4b11      	ldr	r3, [pc, #68]	@ (8000e14 <_sbrk+0x64>)
 8000dce:	4a12      	ldr	r2, [pc, #72]	@ (8000e18 <_sbrk+0x68>)
 8000dd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dd2:	4b10      	ldr	r3, [pc, #64]	@ (8000e14 <_sbrk+0x64>)
 8000dd4:	681a      	ldr	r2, [r3, #0]
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	4413      	add	r3, r2
 8000dda:	693a      	ldr	r2, [r7, #16]
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	d207      	bcs.n	8000df0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000de0:	f002 f9c8 	bl	8003174 <__errno>
 8000de4:	4603      	mov	r3, r0
 8000de6:	220c      	movs	r2, #12
 8000de8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000dea:	f04f 33ff 	mov.w	r3, #4294967295
 8000dee:	e009      	b.n	8000e04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000df0:	4b08      	ldr	r3, [pc, #32]	@ (8000e14 <_sbrk+0x64>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000df6:	4b07      	ldr	r3, [pc, #28]	@ (8000e14 <_sbrk+0x64>)
 8000df8:	681a      	ldr	r2, [r3, #0]
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	4413      	add	r3, r2
 8000dfe:	4a05      	ldr	r2, [pc, #20]	@ (8000e14 <_sbrk+0x64>)
 8000e00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e02:	68fb      	ldr	r3, [r7, #12]
}
 8000e04:	4618      	mov	r0, r3
 8000e06:	3718      	adds	r7, #24
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	bd80      	pop	{r7, pc}
 8000e0c:	20005000 	.word	0x20005000
 8000e10:	00000400 	.word	0x00000400
 8000e14:	20000278 	.word	0x20000278
 8000e18:	200003c8 	.word	0x200003c8

08000e1c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e20:	bf00      	nop
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bc80      	pop	{r7}
 8000e26:	4770      	bx	lr

08000e28 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e28:	f7ff fff8 	bl	8000e1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e2c:	480b      	ldr	r0, [pc, #44]	@ (8000e5c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000e2e:	490c      	ldr	r1, [pc, #48]	@ (8000e60 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000e30:	4a0c      	ldr	r2, [pc, #48]	@ (8000e64 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000e32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e34:	e002      	b.n	8000e3c <LoopCopyDataInit>

08000e36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e3a:	3304      	adds	r3, #4

08000e3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e40:	d3f9      	bcc.n	8000e36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e42:	4a09      	ldr	r2, [pc, #36]	@ (8000e68 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000e44:	4c09      	ldr	r4, [pc, #36]	@ (8000e6c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e48:	e001      	b.n	8000e4e <LoopFillZerobss>

08000e4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e4c:	3204      	adds	r2, #4

08000e4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e50:	d3fb      	bcc.n	8000e4a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e52:	f002 f995 	bl	8003180 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e56:	f7ff fd0d 	bl	8000874 <main>
  bx lr
 8000e5a:	4770      	bx	lr
  ldr r0, =_sdata
 8000e5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e60:	200000b0 	.word	0x200000b0
  ldr r2, =_sidata
 8000e64:	08003c0c 	.word	0x08003c0c
  ldr r2, =_sbss
 8000e68:	200000b0 	.word	0x200000b0
  ldr r4, =_ebss
 8000e6c:	200003c8 	.word	0x200003c8

08000e70 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e70:	e7fe      	b.n	8000e70 <ADC1_2_IRQHandler>
	...

08000e74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e78:	4b08      	ldr	r3, [pc, #32]	@ (8000e9c <HAL_Init+0x28>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a07      	ldr	r2, [pc, #28]	@ (8000e9c <HAL_Init+0x28>)
 8000e7e:	f043 0310 	orr.w	r3, r3, #16
 8000e82:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e84:	2003      	movs	r0, #3
 8000e86:	f000 f923 	bl	80010d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e8a:	200f      	movs	r0, #15
 8000e8c:	f000 f808 	bl	8000ea0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e90:	f7ff fea4 	bl	8000bdc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e94:	2300      	movs	r3, #0
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	40022000 	.word	0x40022000

08000ea0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ea8:	4b12      	ldr	r3, [pc, #72]	@ (8000ef4 <HAL_InitTick+0x54>)
 8000eaa:	681a      	ldr	r2, [r3, #0]
 8000eac:	4b12      	ldr	r3, [pc, #72]	@ (8000ef8 <HAL_InitTick+0x58>)
 8000eae:	781b      	ldrb	r3, [r3, #0]
 8000eb0:	4619      	mov	r1, r3
 8000eb2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000eb6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000eba:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f000 f93b 	bl	800113a <HAL_SYSTICK_Config>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	e00e      	b.n	8000eec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	2b0f      	cmp	r3, #15
 8000ed2:	d80a      	bhi.n	8000eea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	6879      	ldr	r1, [r7, #4]
 8000ed8:	f04f 30ff 	mov.w	r0, #4294967295
 8000edc:	f000 f903 	bl	80010e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ee0:	4a06      	ldr	r2, [pc, #24]	@ (8000efc <HAL_InitTick+0x5c>)
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	e000      	b.n	8000eec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000eea:	2301      	movs	r3, #1
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	3708      	adds	r7, #8
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	20000054 	.word	0x20000054
 8000ef8:	2000005c 	.word	0x2000005c
 8000efc:	20000058 	.word	0x20000058

08000f00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f04:	4b05      	ldr	r3, [pc, #20]	@ (8000f1c <HAL_IncTick+0x1c>)
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	461a      	mov	r2, r3
 8000f0a:	4b05      	ldr	r3, [pc, #20]	@ (8000f20 <HAL_IncTick+0x20>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	4413      	add	r3, r2
 8000f10:	4a03      	ldr	r2, [pc, #12]	@ (8000f20 <HAL_IncTick+0x20>)
 8000f12:	6013      	str	r3, [r2, #0]
}
 8000f14:	bf00      	nop
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bc80      	pop	{r7}
 8000f1a:	4770      	bx	lr
 8000f1c:	2000005c 	.word	0x2000005c
 8000f20:	2000027c 	.word	0x2000027c

08000f24 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  return uwTick;
 8000f28:	4b02      	ldr	r3, [pc, #8]	@ (8000f34 <HAL_GetTick+0x10>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bc80      	pop	{r7}
 8000f32:	4770      	bx	lr
 8000f34:	2000027c 	.word	0x2000027c

08000f38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b085      	sub	sp, #20
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	f003 0307 	and.w	r3, r3, #7
 8000f46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f48:	4b0c      	ldr	r3, [pc, #48]	@ (8000f7c <__NVIC_SetPriorityGrouping+0x44>)
 8000f4a:	68db      	ldr	r3, [r3, #12]
 8000f4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f4e:	68ba      	ldr	r2, [r7, #8]
 8000f50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f54:	4013      	ands	r3, r2
 8000f56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f60:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f6a:	4a04      	ldr	r2, [pc, #16]	@ (8000f7c <__NVIC_SetPriorityGrouping+0x44>)
 8000f6c:	68bb      	ldr	r3, [r7, #8]
 8000f6e:	60d3      	str	r3, [r2, #12]
}
 8000f70:	bf00      	nop
 8000f72:	3714      	adds	r7, #20
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bc80      	pop	{r7}
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	e000ed00 	.word	0xe000ed00

08000f80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f84:	4b04      	ldr	r3, [pc, #16]	@ (8000f98 <__NVIC_GetPriorityGrouping+0x18>)
 8000f86:	68db      	ldr	r3, [r3, #12]
 8000f88:	0a1b      	lsrs	r3, r3, #8
 8000f8a:	f003 0307 	and.w	r3, r3, #7
}
 8000f8e:	4618      	mov	r0, r3
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bc80      	pop	{r7}
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	e000ed00 	.word	0xe000ed00

08000f9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	db0b      	blt.n	8000fc6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fae:	79fb      	ldrb	r3, [r7, #7]
 8000fb0:	f003 021f 	and.w	r2, r3, #31
 8000fb4:	4906      	ldr	r1, [pc, #24]	@ (8000fd0 <__NVIC_EnableIRQ+0x34>)
 8000fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fba:	095b      	lsrs	r3, r3, #5
 8000fbc:	2001      	movs	r0, #1
 8000fbe:	fa00 f202 	lsl.w	r2, r0, r2
 8000fc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000fc6:	bf00      	nop
 8000fc8:	370c      	adds	r7, #12
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bc80      	pop	{r7}
 8000fce:	4770      	bx	lr
 8000fd0:	e000e100 	.word	0xe000e100

08000fd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	b083      	sub	sp, #12
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	4603      	mov	r3, r0
 8000fdc:	6039      	str	r1, [r7, #0]
 8000fde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	db0a      	blt.n	8000ffe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	b2da      	uxtb	r2, r3
 8000fec:	490c      	ldr	r1, [pc, #48]	@ (8001020 <__NVIC_SetPriority+0x4c>)
 8000fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ff2:	0112      	lsls	r2, r2, #4
 8000ff4:	b2d2      	uxtb	r2, r2
 8000ff6:	440b      	add	r3, r1
 8000ff8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ffc:	e00a      	b.n	8001014 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	b2da      	uxtb	r2, r3
 8001002:	4908      	ldr	r1, [pc, #32]	@ (8001024 <__NVIC_SetPriority+0x50>)
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	f003 030f 	and.w	r3, r3, #15
 800100a:	3b04      	subs	r3, #4
 800100c:	0112      	lsls	r2, r2, #4
 800100e:	b2d2      	uxtb	r2, r2
 8001010:	440b      	add	r3, r1
 8001012:	761a      	strb	r2, [r3, #24]
}
 8001014:	bf00      	nop
 8001016:	370c      	adds	r7, #12
 8001018:	46bd      	mov	sp, r7
 800101a:	bc80      	pop	{r7}
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	e000e100 	.word	0xe000e100
 8001024:	e000ed00 	.word	0xe000ed00

08001028 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001028:	b480      	push	{r7}
 800102a:	b089      	sub	sp, #36	@ 0x24
 800102c:	af00      	add	r7, sp, #0
 800102e:	60f8      	str	r0, [r7, #12]
 8001030:	60b9      	str	r1, [r7, #8]
 8001032:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	f003 0307 	and.w	r3, r3, #7
 800103a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800103c:	69fb      	ldr	r3, [r7, #28]
 800103e:	f1c3 0307 	rsb	r3, r3, #7
 8001042:	2b04      	cmp	r3, #4
 8001044:	bf28      	it	cs
 8001046:	2304      	movcs	r3, #4
 8001048:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800104a:	69fb      	ldr	r3, [r7, #28]
 800104c:	3304      	adds	r3, #4
 800104e:	2b06      	cmp	r3, #6
 8001050:	d902      	bls.n	8001058 <NVIC_EncodePriority+0x30>
 8001052:	69fb      	ldr	r3, [r7, #28]
 8001054:	3b03      	subs	r3, #3
 8001056:	e000      	b.n	800105a <NVIC_EncodePriority+0x32>
 8001058:	2300      	movs	r3, #0
 800105a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800105c:	f04f 32ff 	mov.w	r2, #4294967295
 8001060:	69bb      	ldr	r3, [r7, #24]
 8001062:	fa02 f303 	lsl.w	r3, r2, r3
 8001066:	43da      	mvns	r2, r3
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	401a      	ands	r2, r3
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001070:	f04f 31ff 	mov.w	r1, #4294967295
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	fa01 f303 	lsl.w	r3, r1, r3
 800107a:	43d9      	mvns	r1, r3
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001080:	4313      	orrs	r3, r2
         );
}
 8001082:	4618      	mov	r0, r3
 8001084:	3724      	adds	r7, #36	@ 0x24
 8001086:	46bd      	mov	sp, r7
 8001088:	bc80      	pop	{r7}
 800108a:	4770      	bx	lr

0800108c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	3b01      	subs	r3, #1
 8001098:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800109c:	d301      	bcc.n	80010a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800109e:	2301      	movs	r3, #1
 80010a0:	e00f      	b.n	80010c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010a2:	4a0a      	ldr	r2, [pc, #40]	@ (80010cc <SysTick_Config+0x40>)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	3b01      	subs	r3, #1
 80010a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010aa:	210f      	movs	r1, #15
 80010ac:	f04f 30ff 	mov.w	r0, #4294967295
 80010b0:	f7ff ff90 	bl	8000fd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010b4:	4b05      	ldr	r3, [pc, #20]	@ (80010cc <SysTick_Config+0x40>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ba:	4b04      	ldr	r3, [pc, #16]	@ (80010cc <SysTick_Config+0x40>)
 80010bc:	2207      	movs	r2, #7
 80010be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3708      	adds	r7, #8
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	e000e010 	.word	0xe000e010

080010d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f7ff ff2d 	bl	8000f38 <__NVIC_SetPriorityGrouping>
}
 80010de:	bf00      	nop
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b086      	sub	sp, #24
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	4603      	mov	r3, r0
 80010ee:	60b9      	str	r1, [r7, #8]
 80010f0:	607a      	str	r2, [r7, #4]
 80010f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010f4:	2300      	movs	r3, #0
 80010f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010f8:	f7ff ff42 	bl	8000f80 <__NVIC_GetPriorityGrouping>
 80010fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	68b9      	ldr	r1, [r7, #8]
 8001102:	6978      	ldr	r0, [r7, #20]
 8001104:	f7ff ff90 	bl	8001028 <NVIC_EncodePriority>
 8001108:	4602      	mov	r2, r0
 800110a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800110e:	4611      	mov	r1, r2
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff ff5f 	bl	8000fd4 <__NVIC_SetPriority>
}
 8001116:	bf00      	nop
 8001118:	3718      	adds	r7, #24
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}

0800111e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800111e:	b580      	push	{r7, lr}
 8001120:	b082      	sub	sp, #8
 8001122:	af00      	add	r7, sp, #0
 8001124:	4603      	mov	r3, r0
 8001126:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001128:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800112c:	4618      	mov	r0, r3
 800112e:	f7ff ff35 	bl	8000f9c <__NVIC_EnableIRQ>
}
 8001132:	bf00      	nop
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800113a:	b580      	push	{r7, lr}
 800113c:	b082      	sub	sp, #8
 800113e:	af00      	add	r7, sp, #0
 8001140:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001142:	6878      	ldr	r0, [r7, #4]
 8001144:	f7ff ffa2 	bl	800108c <SysTick_Config>
 8001148:	4603      	mov	r3, r0
}
 800114a:	4618      	mov	r0, r3
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}

08001152 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001152:	b480      	push	{r7}
 8001154:	b085      	sub	sp, #20
 8001156:	af00      	add	r7, sp, #0
 8001158:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800115a:	2300      	movs	r3, #0
 800115c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001164:	b2db      	uxtb	r3, r3
 8001166:	2b02      	cmp	r3, #2
 8001168:	d008      	beq.n	800117c <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	2204      	movs	r2, #4
 800116e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	2200      	movs	r2, #0
 8001174:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001178:	2301      	movs	r3, #1
 800117a:	e020      	b.n	80011be <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	681a      	ldr	r2, [r3, #0]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f022 020e 	bic.w	r2, r2, #14
 800118a:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	f022 0201 	bic.w	r2, r2, #1
 800119a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011a4:	2101      	movs	r1, #1
 80011a6:	fa01 f202 	lsl.w	r2, r1, r2
 80011aa:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2201      	movs	r2, #1
 80011b0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	2200      	movs	r2, #0
 80011b8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80011bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80011be:	4618      	mov	r0, r3
 80011c0:	3714      	adds	r7, #20
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bc80      	pop	{r7}
 80011c6:	4770      	bx	lr

080011c8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80011d0:	2300      	movs	r3, #0
 80011d2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	2b02      	cmp	r3, #2
 80011de:	d005      	beq.n	80011ec <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	2204      	movs	r2, #4
 80011e4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80011e6:	2301      	movs	r3, #1
 80011e8:	73fb      	strb	r3, [r7, #15]
 80011ea:	e051      	b.n	8001290 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f022 020e 	bic.w	r2, r2, #14
 80011fa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	f022 0201 	bic.w	r2, r2, #1
 800120a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4a22      	ldr	r2, [pc, #136]	@ (800129c <HAL_DMA_Abort_IT+0xd4>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d029      	beq.n	800126a <HAL_DMA_Abort_IT+0xa2>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4a21      	ldr	r2, [pc, #132]	@ (80012a0 <HAL_DMA_Abort_IT+0xd8>)
 800121c:	4293      	cmp	r3, r2
 800121e:	d022      	beq.n	8001266 <HAL_DMA_Abort_IT+0x9e>
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a1f      	ldr	r2, [pc, #124]	@ (80012a4 <HAL_DMA_Abort_IT+0xdc>)
 8001226:	4293      	cmp	r3, r2
 8001228:	d01a      	beq.n	8001260 <HAL_DMA_Abort_IT+0x98>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4a1e      	ldr	r2, [pc, #120]	@ (80012a8 <HAL_DMA_Abort_IT+0xe0>)
 8001230:	4293      	cmp	r3, r2
 8001232:	d012      	beq.n	800125a <HAL_DMA_Abort_IT+0x92>
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a1c      	ldr	r2, [pc, #112]	@ (80012ac <HAL_DMA_Abort_IT+0xe4>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d00a      	beq.n	8001254 <HAL_DMA_Abort_IT+0x8c>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a1b      	ldr	r2, [pc, #108]	@ (80012b0 <HAL_DMA_Abort_IT+0xe8>)
 8001244:	4293      	cmp	r3, r2
 8001246:	d102      	bne.n	800124e <HAL_DMA_Abort_IT+0x86>
 8001248:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800124c:	e00e      	b.n	800126c <HAL_DMA_Abort_IT+0xa4>
 800124e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001252:	e00b      	b.n	800126c <HAL_DMA_Abort_IT+0xa4>
 8001254:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001258:	e008      	b.n	800126c <HAL_DMA_Abort_IT+0xa4>
 800125a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800125e:	e005      	b.n	800126c <HAL_DMA_Abort_IT+0xa4>
 8001260:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001264:	e002      	b.n	800126c <HAL_DMA_Abort_IT+0xa4>
 8001266:	2310      	movs	r3, #16
 8001268:	e000      	b.n	800126c <HAL_DMA_Abort_IT+0xa4>
 800126a:	2301      	movs	r3, #1
 800126c:	4a11      	ldr	r2, [pc, #68]	@ (80012b4 <HAL_DMA_Abort_IT+0xec>)
 800126e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	2201      	movs	r2, #1
 8001274:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	2200      	movs	r2, #0
 800127c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001284:	2b00      	cmp	r3, #0
 8001286:	d003      	beq.n	8001290 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800128c:	6878      	ldr	r0, [r7, #4]
 800128e:	4798      	blx	r3
    } 
  }
  return status;
 8001290:	7bfb      	ldrb	r3, [r7, #15]
}
 8001292:	4618      	mov	r0, r3
 8001294:	3710      	adds	r7, #16
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	40020008 	.word	0x40020008
 80012a0:	4002001c 	.word	0x4002001c
 80012a4:	40020030 	.word	0x40020030
 80012a8:	40020044 	.word	0x40020044
 80012ac:	40020058 	.word	0x40020058
 80012b0:	4002006c 	.word	0x4002006c
 80012b4:	40020000 	.word	0x40020000

080012b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b08b      	sub	sp, #44	@ 0x2c
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
 80012c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012c2:	2300      	movs	r3, #0
 80012c4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80012c6:	2300      	movs	r3, #0
 80012c8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012ca:	e169      	b.n	80015a0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80012cc:	2201      	movs	r2, #1
 80012ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012d0:	fa02 f303 	lsl.w	r3, r2, r3
 80012d4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	69fa      	ldr	r2, [r7, #28]
 80012dc:	4013      	ands	r3, r2
 80012de:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80012e0:	69ba      	ldr	r2, [r7, #24]
 80012e2:	69fb      	ldr	r3, [r7, #28]
 80012e4:	429a      	cmp	r2, r3
 80012e6:	f040 8158 	bne.w	800159a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	4a9a      	ldr	r2, [pc, #616]	@ (8001558 <HAL_GPIO_Init+0x2a0>)
 80012f0:	4293      	cmp	r3, r2
 80012f2:	d05e      	beq.n	80013b2 <HAL_GPIO_Init+0xfa>
 80012f4:	4a98      	ldr	r2, [pc, #608]	@ (8001558 <HAL_GPIO_Init+0x2a0>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d875      	bhi.n	80013e6 <HAL_GPIO_Init+0x12e>
 80012fa:	4a98      	ldr	r2, [pc, #608]	@ (800155c <HAL_GPIO_Init+0x2a4>)
 80012fc:	4293      	cmp	r3, r2
 80012fe:	d058      	beq.n	80013b2 <HAL_GPIO_Init+0xfa>
 8001300:	4a96      	ldr	r2, [pc, #600]	@ (800155c <HAL_GPIO_Init+0x2a4>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d86f      	bhi.n	80013e6 <HAL_GPIO_Init+0x12e>
 8001306:	4a96      	ldr	r2, [pc, #600]	@ (8001560 <HAL_GPIO_Init+0x2a8>)
 8001308:	4293      	cmp	r3, r2
 800130a:	d052      	beq.n	80013b2 <HAL_GPIO_Init+0xfa>
 800130c:	4a94      	ldr	r2, [pc, #592]	@ (8001560 <HAL_GPIO_Init+0x2a8>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d869      	bhi.n	80013e6 <HAL_GPIO_Init+0x12e>
 8001312:	4a94      	ldr	r2, [pc, #592]	@ (8001564 <HAL_GPIO_Init+0x2ac>)
 8001314:	4293      	cmp	r3, r2
 8001316:	d04c      	beq.n	80013b2 <HAL_GPIO_Init+0xfa>
 8001318:	4a92      	ldr	r2, [pc, #584]	@ (8001564 <HAL_GPIO_Init+0x2ac>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d863      	bhi.n	80013e6 <HAL_GPIO_Init+0x12e>
 800131e:	4a92      	ldr	r2, [pc, #584]	@ (8001568 <HAL_GPIO_Init+0x2b0>)
 8001320:	4293      	cmp	r3, r2
 8001322:	d046      	beq.n	80013b2 <HAL_GPIO_Init+0xfa>
 8001324:	4a90      	ldr	r2, [pc, #576]	@ (8001568 <HAL_GPIO_Init+0x2b0>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d85d      	bhi.n	80013e6 <HAL_GPIO_Init+0x12e>
 800132a:	2b12      	cmp	r3, #18
 800132c:	d82a      	bhi.n	8001384 <HAL_GPIO_Init+0xcc>
 800132e:	2b12      	cmp	r3, #18
 8001330:	d859      	bhi.n	80013e6 <HAL_GPIO_Init+0x12e>
 8001332:	a201      	add	r2, pc, #4	@ (adr r2, 8001338 <HAL_GPIO_Init+0x80>)
 8001334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001338:	080013b3 	.word	0x080013b3
 800133c:	0800138d 	.word	0x0800138d
 8001340:	0800139f 	.word	0x0800139f
 8001344:	080013e1 	.word	0x080013e1
 8001348:	080013e7 	.word	0x080013e7
 800134c:	080013e7 	.word	0x080013e7
 8001350:	080013e7 	.word	0x080013e7
 8001354:	080013e7 	.word	0x080013e7
 8001358:	080013e7 	.word	0x080013e7
 800135c:	080013e7 	.word	0x080013e7
 8001360:	080013e7 	.word	0x080013e7
 8001364:	080013e7 	.word	0x080013e7
 8001368:	080013e7 	.word	0x080013e7
 800136c:	080013e7 	.word	0x080013e7
 8001370:	080013e7 	.word	0x080013e7
 8001374:	080013e7 	.word	0x080013e7
 8001378:	080013e7 	.word	0x080013e7
 800137c:	08001395 	.word	0x08001395
 8001380:	080013a9 	.word	0x080013a9
 8001384:	4a79      	ldr	r2, [pc, #484]	@ (800156c <HAL_GPIO_Init+0x2b4>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d013      	beq.n	80013b2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800138a:	e02c      	b.n	80013e6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	68db      	ldr	r3, [r3, #12]
 8001390:	623b      	str	r3, [r7, #32]
          break;
 8001392:	e029      	b.n	80013e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001394:	683b      	ldr	r3, [r7, #0]
 8001396:	68db      	ldr	r3, [r3, #12]
 8001398:	3304      	adds	r3, #4
 800139a:	623b      	str	r3, [r7, #32]
          break;
 800139c:	e024      	b.n	80013e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	68db      	ldr	r3, [r3, #12]
 80013a2:	3308      	adds	r3, #8
 80013a4:	623b      	str	r3, [r7, #32]
          break;
 80013a6:	e01f      	b.n	80013e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	68db      	ldr	r3, [r3, #12]
 80013ac:	330c      	adds	r3, #12
 80013ae:	623b      	str	r3, [r7, #32]
          break;
 80013b0:	e01a      	b.n	80013e8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	689b      	ldr	r3, [r3, #8]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d102      	bne.n	80013c0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80013ba:	2304      	movs	r3, #4
 80013bc:	623b      	str	r3, [r7, #32]
          break;
 80013be:	e013      	b.n	80013e8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	689b      	ldr	r3, [r3, #8]
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d105      	bne.n	80013d4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013c8:	2308      	movs	r3, #8
 80013ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	69fa      	ldr	r2, [r7, #28]
 80013d0:	611a      	str	r2, [r3, #16]
          break;
 80013d2:	e009      	b.n	80013e8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80013d4:	2308      	movs	r3, #8
 80013d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	69fa      	ldr	r2, [r7, #28]
 80013dc:	615a      	str	r2, [r3, #20]
          break;
 80013de:	e003      	b.n	80013e8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80013e0:	2300      	movs	r3, #0
 80013e2:	623b      	str	r3, [r7, #32]
          break;
 80013e4:	e000      	b.n	80013e8 <HAL_GPIO_Init+0x130>
          break;
 80013e6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80013e8:	69bb      	ldr	r3, [r7, #24]
 80013ea:	2bff      	cmp	r3, #255	@ 0xff
 80013ec:	d801      	bhi.n	80013f2 <HAL_GPIO_Init+0x13a>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	e001      	b.n	80013f6 <HAL_GPIO_Init+0x13e>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	3304      	adds	r3, #4
 80013f6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80013f8:	69bb      	ldr	r3, [r7, #24]
 80013fa:	2bff      	cmp	r3, #255	@ 0xff
 80013fc:	d802      	bhi.n	8001404 <HAL_GPIO_Init+0x14c>
 80013fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001400:	009b      	lsls	r3, r3, #2
 8001402:	e002      	b.n	800140a <HAL_GPIO_Init+0x152>
 8001404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001406:	3b08      	subs	r3, #8
 8001408:	009b      	lsls	r3, r3, #2
 800140a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	210f      	movs	r1, #15
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	fa01 f303 	lsl.w	r3, r1, r3
 8001418:	43db      	mvns	r3, r3
 800141a:	401a      	ands	r2, r3
 800141c:	6a39      	ldr	r1, [r7, #32]
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	fa01 f303 	lsl.w	r3, r1, r3
 8001424:	431a      	orrs	r2, r3
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001432:	2b00      	cmp	r3, #0
 8001434:	f000 80b1 	beq.w	800159a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001438:	4b4d      	ldr	r3, [pc, #308]	@ (8001570 <HAL_GPIO_Init+0x2b8>)
 800143a:	699b      	ldr	r3, [r3, #24]
 800143c:	4a4c      	ldr	r2, [pc, #304]	@ (8001570 <HAL_GPIO_Init+0x2b8>)
 800143e:	f043 0301 	orr.w	r3, r3, #1
 8001442:	6193      	str	r3, [r2, #24]
 8001444:	4b4a      	ldr	r3, [pc, #296]	@ (8001570 <HAL_GPIO_Init+0x2b8>)
 8001446:	699b      	ldr	r3, [r3, #24]
 8001448:	f003 0301 	and.w	r3, r3, #1
 800144c:	60bb      	str	r3, [r7, #8]
 800144e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001450:	4a48      	ldr	r2, [pc, #288]	@ (8001574 <HAL_GPIO_Init+0x2bc>)
 8001452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001454:	089b      	lsrs	r3, r3, #2
 8001456:	3302      	adds	r3, #2
 8001458:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800145c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800145e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001460:	f003 0303 	and.w	r3, r3, #3
 8001464:	009b      	lsls	r3, r3, #2
 8001466:	220f      	movs	r2, #15
 8001468:	fa02 f303 	lsl.w	r3, r2, r3
 800146c:	43db      	mvns	r3, r3
 800146e:	68fa      	ldr	r2, [r7, #12]
 8001470:	4013      	ands	r3, r2
 8001472:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	4a40      	ldr	r2, [pc, #256]	@ (8001578 <HAL_GPIO_Init+0x2c0>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d013      	beq.n	80014a4 <HAL_GPIO_Init+0x1ec>
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	4a3f      	ldr	r2, [pc, #252]	@ (800157c <HAL_GPIO_Init+0x2c4>)
 8001480:	4293      	cmp	r3, r2
 8001482:	d00d      	beq.n	80014a0 <HAL_GPIO_Init+0x1e8>
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	4a3e      	ldr	r2, [pc, #248]	@ (8001580 <HAL_GPIO_Init+0x2c8>)
 8001488:	4293      	cmp	r3, r2
 800148a:	d007      	beq.n	800149c <HAL_GPIO_Init+0x1e4>
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	4a3d      	ldr	r2, [pc, #244]	@ (8001584 <HAL_GPIO_Init+0x2cc>)
 8001490:	4293      	cmp	r3, r2
 8001492:	d101      	bne.n	8001498 <HAL_GPIO_Init+0x1e0>
 8001494:	2303      	movs	r3, #3
 8001496:	e006      	b.n	80014a6 <HAL_GPIO_Init+0x1ee>
 8001498:	2304      	movs	r3, #4
 800149a:	e004      	b.n	80014a6 <HAL_GPIO_Init+0x1ee>
 800149c:	2302      	movs	r3, #2
 800149e:	e002      	b.n	80014a6 <HAL_GPIO_Init+0x1ee>
 80014a0:	2301      	movs	r3, #1
 80014a2:	e000      	b.n	80014a6 <HAL_GPIO_Init+0x1ee>
 80014a4:	2300      	movs	r3, #0
 80014a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014a8:	f002 0203 	and.w	r2, r2, #3
 80014ac:	0092      	lsls	r2, r2, #2
 80014ae:	4093      	lsls	r3, r2
 80014b0:	68fa      	ldr	r2, [r7, #12]
 80014b2:	4313      	orrs	r3, r2
 80014b4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80014b6:	492f      	ldr	r1, [pc, #188]	@ (8001574 <HAL_GPIO_Init+0x2bc>)
 80014b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014ba:	089b      	lsrs	r3, r3, #2
 80014bc:	3302      	adds	r3, #2
 80014be:	68fa      	ldr	r2, [r7, #12]
 80014c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d006      	beq.n	80014de <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80014d0:	4b2d      	ldr	r3, [pc, #180]	@ (8001588 <HAL_GPIO_Init+0x2d0>)
 80014d2:	689a      	ldr	r2, [r3, #8]
 80014d4:	492c      	ldr	r1, [pc, #176]	@ (8001588 <HAL_GPIO_Init+0x2d0>)
 80014d6:	69bb      	ldr	r3, [r7, #24]
 80014d8:	4313      	orrs	r3, r2
 80014da:	608b      	str	r3, [r1, #8]
 80014dc:	e006      	b.n	80014ec <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80014de:	4b2a      	ldr	r3, [pc, #168]	@ (8001588 <HAL_GPIO_Init+0x2d0>)
 80014e0:	689a      	ldr	r2, [r3, #8]
 80014e2:	69bb      	ldr	r3, [r7, #24]
 80014e4:	43db      	mvns	r3, r3
 80014e6:	4928      	ldr	r1, [pc, #160]	@ (8001588 <HAL_GPIO_Init+0x2d0>)
 80014e8:	4013      	ands	r3, r2
 80014ea:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d006      	beq.n	8001506 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80014f8:	4b23      	ldr	r3, [pc, #140]	@ (8001588 <HAL_GPIO_Init+0x2d0>)
 80014fa:	68da      	ldr	r2, [r3, #12]
 80014fc:	4922      	ldr	r1, [pc, #136]	@ (8001588 <HAL_GPIO_Init+0x2d0>)
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	4313      	orrs	r3, r2
 8001502:	60cb      	str	r3, [r1, #12]
 8001504:	e006      	b.n	8001514 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001506:	4b20      	ldr	r3, [pc, #128]	@ (8001588 <HAL_GPIO_Init+0x2d0>)
 8001508:	68da      	ldr	r2, [r3, #12]
 800150a:	69bb      	ldr	r3, [r7, #24]
 800150c:	43db      	mvns	r3, r3
 800150e:	491e      	ldr	r1, [pc, #120]	@ (8001588 <HAL_GPIO_Init+0x2d0>)
 8001510:	4013      	ands	r3, r2
 8001512:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001514:	683b      	ldr	r3, [r7, #0]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800151c:	2b00      	cmp	r3, #0
 800151e:	d006      	beq.n	800152e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001520:	4b19      	ldr	r3, [pc, #100]	@ (8001588 <HAL_GPIO_Init+0x2d0>)
 8001522:	685a      	ldr	r2, [r3, #4]
 8001524:	4918      	ldr	r1, [pc, #96]	@ (8001588 <HAL_GPIO_Init+0x2d0>)
 8001526:	69bb      	ldr	r3, [r7, #24]
 8001528:	4313      	orrs	r3, r2
 800152a:	604b      	str	r3, [r1, #4]
 800152c:	e006      	b.n	800153c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800152e:	4b16      	ldr	r3, [pc, #88]	@ (8001588 <HAL_GPIO_Init+0x2d0>)
 8001530:	685a      	ldr	r2, [r3, #4]
 8001532:	69bb      	ldr	r3, [r7, #24]
 8001534:	43db      	mvns	r3, r3
 8001536:	4914      	ldr	r1, [pc, #80]	@ (8001588 <HAL_GPIO_Init+0x2d0>)
 8001538:	4013      	ands	r3, r2
 800153a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001544:	2b00      	cmp	r3, #0
 8001546:	d021      	beq.n	800158c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001548:	4b0f      	ldr	r3, [pc, #60]	@ (8001588 <HAL_GPIO_Init+0x2d0>)
 800154a:	681a      	ldr	r2, [r3, #0]
 800154c:	490e      	ldr	r1, [pc, #56]	@ (8001588 <HAL_GPIO_Init+0x2d0>)
 800154e:	69bb      	ldr	r3, [r7, #24]
 8001550:	4313      	orrs	r3, r2
 8001552:	600b      	str	r3, [r1, #0]
 8001554:	e021      	b.n	800159a <HAL_GPIO_Init+0x2e2>
 8001556:	bf00      	nop
 8001558:	10320000 	.word	0x10320000
 800155c:	10310000 	.word	0x10310000
 8001560:	10220000 	.word	0x10220000
 8001564:	10210000 	.word	0x10210000
 8001568:	10120000 	.word	0x10120000
 800156c:	10110000 	.word	0x10110000
 8001570:	40021000 	.word	0x40021000
 8001574:	40010000 	.word	0x40010000
 8001578:	40010800 	.word	0x40010800
 800157c:	40010c00 	.word	0x40010c00
 8001580:	40011000 	.word	0x40011000
 8001584:	40011400 	.word	0x40011400
 8001588:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800158c:	4b0b      	ldr	r3, [pc, #44]	@ (80015bc <HAL_GPIO_Init+0x304>)
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	69bb      	ldr	r3, [r7, #24]
 8001592:	43db      	mvns	r3, r3
 8001594:	4909      	ldr	r1, [pc, #36]	@ (80015bc <HAL_GPIO_Init+0x304>)
 8001596:	4013      	ands	r3, r2
 8001598:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800159a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800159c:	3301      	adds	r3, #1
 800159e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015a0:	683b      	ldr	r3, [r7, #0]
 80015a2:	681a      	ldr	r2, [r3, #0]
 80015a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015a6:	fa22 f303 	lsr.w	r3, r2, r3
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	f47f ae8e 	bne.w	80012cc <HAL_GPIO_Init+0x14>
  }
}
 80015b0:	bf00      	nop
 80015b2:	bf00      	nop
 80015b4:	372c      	adds	r7, #44	@ 0x2c
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bc80      	pop	{r7}
 80015ba:	4770      	bx	lr
 80015bc:	40010400 	.word	0x40010400

080015c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b085      	sub	sp, #20
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	460b      	mov	r3, r1
 80015ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	689a      	ldr	r2, [r3, #8]
 80015d0:	887b      	ldrh	r3, [r7, #2]
 80015d2:	4013      	ands	r3, r2
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d002      	beq.n	80015de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80015d8:	2301      	movs	r3, #1
 80015da:	73fb      	strb	r3, [r7, #15]
 80015dc:	e001      	b.n	80015e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80015de:	2300      	movs	r3, #0
 80015e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80015e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80015e4:	4618      	mov	r0, r3
 80015e6:	3714      	adds	r7, #20
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bc80      	pop	{r7}
 80015ec:	4770      	bx	lr

080015ee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015ee:	b480      	push	{r7}
 80015f0:	b083      	sub	sp, #12
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	6078      	str	r0, [r7, #4]
 80015f6:	460b      	mov	r3, r1
 80015f8:	807b      	strh	r3, [r7, #2]
 80015fa:	4613      	mov	r3, r2
 80015fc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80015fe:	787b      	ldrb	r3, [r7, #1]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d003      	beq.n	800160c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001604:	887a      	ldrh	r2, [r7, #2]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800160a:	e003      	b.n	8001614 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800160c:	887b      	ldrh	r3, [r7, #2]
 800160e:	041a      	lsls	r2, r3, #16
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	611a      	str	r2, [r3, #16]
}
 8001614:	bf00      	nop
 8001616:	370c      	adds	r7, #12
 8001618:	46bd      	mov	sp, r7
 800161a:	bc80      	pop	{r7}
 800161c:	4770      	bx	lr

0800161e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800161e:	b480      	push	{r7}
 8001620:	b085      	sub	sp, #20
 8001622:	af00      	add	r7, sp, #0
 8001624:	6078      	str	r0, [r7, #4]
 8001626:	460b      	mov	r3, r1
 8001628:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	68db      	ldr	r3, [r3, #12]
 800162e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001630:	887a      	ldrh	r2, [r7, #2]
 8001632:	68fb      	ldr	r3, [r7, #12]
 8001634:	4013      	ands	r3, r2
 8001636:	041a      	lsls	r2, r3, #16
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	43d9      	mvns	r1, r3
 800163c:	887b      	ldrh	r3, [r7, #2]
 800163e:	400b      	ands	r3, r1
 8001640:	431a      	orrs	r2, r3
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	611a      	str	r2, [r3, #16]
}
 8001646:	bf00      	nop
 8001648:	3714      	adds	r7, #20
 800164a:	46bd      	mov	sp, r7
 800164c:	bc80      	pop	{r7}
 800164e:	4770      	bx	lr

08001650 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b086      	sub	sp, #24
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d101      	bne.n	8001662 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e272      	b.n	8001b48 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 0301 	and.w	r3, r3, #1
 800166a:	2b00      	cmp	r3, #0
 800166c:	f000 8087 	beq.w	800177e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001670:	4b92      	ldr	r3, [pc, #584]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f003 030c 	and.w	r3, r3, #12
 8001678:	2b04      	cmp	r3, #4
 800167a:	d00c      	beq.n	8001696 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800167c:	4b8f      	ldr	r3, [pc, #572]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f003 030c 	and.w	r3, r3, #12
 8001684:	2b08      	cmp	r3, #8
 8001686:	d112      	bne.n	80016ae <HAL_RCC_OscConfig+0x5e>
 8001688:	4b8c      	ldr	r3, [pc, #560]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001690:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001694:	d10b      	bne.n	80016ae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001696:	4b89      	ldr	r3, [pc, #548]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d06c      	beq.n	800177c <HAL_RCC_OscConfig+0x12c>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d168      	bne.n	800177c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e24c      	b.n	8001b48 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80016b6:	d106      	bne.n	80016c6 <HAL_RCC_OscConfig+0x76>
 80016b8:	4b80      	ldr	r3, [pc, #512]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a7f      	ldr	r2, [pc, #508]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 80016be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016c2:	6013      	str	r3, [r2, #0]
 80016c4:	e02e      	b.n	8001724 <HAL_RCC_OscConfig+0xd4>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d10c      	bne.n	80016e8 <HAL_RCC_OscConfig+0x98>
 80016ce:	4b7b      	ldr	r3, [pc, #492]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4a7a      	ldr	r2, [pc, #488]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 80016d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016d8:	6013      	str	r3, [r2, #0]
 80016da:	4b78      	ldr	r3, [pc, #480]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a77      	ldr	r2, [pc, #476]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 80016e0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016e4:	6013      	str	r3, [r2, #0]
 80016e6:	e01d      	b.n	8001724 <HAL_RCC_OscConfig+0xd4>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80016f0:	d10c      	bne.n	800170c <HAL_RCC_OscConfig+0xbc>
 80016f2:	4b72      	ldr	r3, [pc, #456]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a71      	ldr	r2, [pc, #452]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 80016f8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016fc:	6013      	str	r3, [r2, #0]
 80016fe:	4b6f      	ldr	r3, [pc, #444]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4a6e      	ldr	r2, [pc, #440]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 8001704:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001708:	6013      	str	r3, [r2, #0]
 800170a:	e00b      	b.n	8001724 <HAL_RCC_OscConfig+0xd4>
 800170c:	4b6b      	ldr	r3, [pc, #428]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a6a      	ldr	r2, [pc, #424]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 8001712:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001716:	6013      	str	r3, [r2, #0]
 8001718:	4b68      	ldr	r3, [pc, #416]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a67      	ldr	r2, [pc, #412]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 800171e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001722:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d013      	beq.n	8001754 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800172c:	f7ff fbfa 	bl	8000f24 <HAL_GetTick>
 8001730:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001732:	e008      	b.n	8001746 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001734:	f7ff fbf6 	bl	8000f24 <HAL_GetTick>
 8001738:	4602      	mov	r2, r0
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	1ad3      	subs	r3, r2, r3
 800173e:	2b64      	cmp	r3, #100	@ 0x64
 8001740:	d901      	bls.n	8001746 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001742:	2303      	movs	r3, #3
 8001744:	e200      	b.n	8001b48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001746:	4b5d      	ldr	r3, [pc, #372]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800174e:	2b00      	cmp	r3, #0
 8001750:	d0f0      	beq.n	8001734 <HAL_RCC_OscConfig+0xe4>
 8001752:	e014      	b.n	800177e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001754:	f7ff fbe6 	bl	8000f24 <HAL_GetTick>
 8001758:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800175a:	e008      	b.n	800176e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800175c:	f7ff fbe2 	bl	8000f24 <HAL_GetTick>
 8001760:	4602      	mov	r2, r0
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	1ad3      	subs	r3, r2, r3
 8001766:	2b64      	cmp	r3, #100	@ 0x64
 8001768:	d901      	bls.n	800176e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800176a:	2303      	movs	r3, #3
 800176c:	e1ec      	b.n	8001b48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800176e:	4b53      	ldr	r3, [pc, #332]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001776:	2b00      	cmp	r3, #0
 8001778:	d1f0      	bne.n	800175c <HAL_RCC_OscConfig+0x10c>
 800177a:	e000      	b.n	800177e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800177c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f003 0302 	and.w	r3, r3, #2
 8001786:	2b00      	cmp	r3, #0
 8001788:	d063      	beq.n	8001852 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800178a:	4b4c      	ldr	r3, [pc, #304]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	f003 030c 	and.w	r3, r3, #12
 8001792:	2b00      	cmp	r3, #0
 8001794:	d00b      	beq.n	80017ae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001796:	4b49      	ldr	r3, [pc, #292]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 8001798:	685b      	ldr	r3, [r3, #4]
 800179a:	f003 030c 	and.w	r3, r3, #12
 800179e:	2b08      	cmp	r3, #8
 80017a0:	d11c      	bne.n	80017dc <HAL_RCC_OscConfig+0x18c>
 80017a2:	4b46      	ldr	r3, [pc, #280]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d116      	bne.n	80017dc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017ae:	4b43      	ldr	r3, [pc, #268]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 0302 	and.w	r3, r3, #2
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d005      	beq.n	80017c6 <HAL_RCC_OscConfig+0x176>
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	691b      	ldr	r3, [r3, #16]
 80017be:	2b01      	cmp	r3, #1
 80017c0:	d001      	beq.n	80017c6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80017c2:	2301      	movs	r3, #1
 80017c4:	e1c0      	b.n	8001b48 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017c6:	4b3d      	ldr	r3, [pc, #244]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	695b      	ldr	r3, [r3, #20]
 80017d2:	00db      	lsls	r3, r3, #3
 80017d4:	4939      	ldr	r1, [pc, #228]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 80017d6:	4313      	orrs	r3, r2
 80017d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017da:	e03a      	b.n	8001852 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	691b      	ldr	r3, [r3, #16]
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d020      	beq.n	8001826 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017e4:	4b36      	ldr	r3, [pc, #216]	@ (80018c0 <HAL_RCC_OscConfig+0x270>)
 80017e6:	2201      	movs	r2, #1
 80017e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ea:	f7ff fb9b 	bl	8000f24 <HAL_GetTick>
 80017ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017f0:	e008      	b.n	8001804 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017f2:	f7ff fb97 	bl	8000f24 <HAL_GetTick>
 80017f6:	4602      	mov	r2, r0
 80017f8:	693b      	ldr	r3, [r7, #16]
 80017fa:	1ad3      	subs	r3, r2, r3
 80017fc:	2b02      	cmp	r3, #2
 80017fe:	d901      	bls.n	8001804 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001800:	2303      	movs	r3, #3
 8001802:	e1a1      	b.n	8001b48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001804:	4b2d      	ldr	r3, [pc, #180]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f003 0302 	and.w	r3, r3, #2
 800180c:	2b00      	cmp	r3, #0
 800180e:	d0f0      	beq.n	80017f2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001810:	4b2a      	ldr	r3, [pc, #168]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	695b      	ldr	r3, [r3, #20]
 800181c:	00db      	lsls	r3, r3, #3
 800181e:	4927      	ldr	r1, [pc, #156]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 8001820:	4313      	orrs	r3, r2
 8001822:	600b      	str	r3, [r1, #0]
 8001824:	e015      	b.n	8001852 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001826:	4b26      	ldr	r3, [pc, #152]	@ (80018c0 <HAL_RCC_OscConfig+0x270>)
 8001828:	2200      	movs	r2, #0
 800182a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800182c:	f7ff fb7a 	bl	8000f24 <HAL_GetTick>
 8001830:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001832:	e008      	b.n	8001846 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001834:	f7ff fb76 	bl	8000f24 <HAL_GetTick>
 8001838:	4602      	mov	r2, r0
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	2b02      	cmp	r3, #2
 8001840:	d901      	bls.n	8001846 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001842:	2303      	movs	r3, #3
 8001844:	e180      	b.n	8001b48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001846:	4b1d      	ldr	r3, [pc, #116]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f003 0302 	and.w	r3, r3, #2
 800184e:	2b00      	cmp	r3, #0
 8001850:	d1f0      	bne.n	8001834 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 0308 	and.w	r3, r3, #8
 800185a:	2b00      	cmp	r3, #0
 800185c:	d03a      	beq.n	80018d4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	699b      	ldr	r3, [r3, #24]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d019      	beq.n	800189a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001866:	4b17      	ldr	r3, [pc, #92]	@ (80018c4 <HAL_RCC_OscConfig+0x274>)
 8001868:	2201      	movs	r2, #1
 800186a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800186c:	f7ff fb5a 	bl	8000f24 <HAL_GetTick>
 8001870:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001872:	e008      	b.n	8001886 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001874:	f7ff fb56 	bl	8000f24 <HAL_GetTick>
 8001878:	4602      	mov	r2, r0
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	1ad3      	subs	r3, r2, r3
 800187e:	2b02      	cmp	r3, #2
 8001880:	d901      	bls.n	8001886 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001882:	2303      	movs	r3, #3
 8001884:	e160      	b.n	8001b48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001886:	4b0d      	ldr	r3, [pc, #52]	@ (80018bc <HAL_RCC_OscConfig+0x26c>)
 8001888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800188a:	f003 0302 	and.w	r3, r3, #2
 800188e:	2b00      	cmp	r3, #0
 8001890:	d0f0      	beq.n	8001874 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001892:	2001      	movs	r0, #1
 8001894:	f000 face 	bl	8001e34 <RCC_Delay>
 8001898:	e01c      	b.n	80018d4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800189a:	4b0a      	ldr	r3, [pc, #40]	@ (80018c4 <HAL_RCC_OscConfig+0x274>)
 800189c:	2200      	movs	r2, #0
 800189e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018a0:	f7ff fb40 	bl	8000f24 <HAL_GetTick>
 80018a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018a6:	e00f      	b.n	80018c8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018a8:	f7ff fb3c 	bl	8000f24 <HAL_GetTick>
 80018ac:	4602      	mov	r2, r0
 80018ae:	693b      	ldr	r3, [r7, #16]
 80018b0:	1ad3      	subs	r3, r2, r3
 80018b2:	2b02      	cmp	r3, #2
 80018b4:	d908      	bls.n	80018c8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80018b6:	2303      	movs	r3, #3
 80018b8:	e146      	b.n	8001b48 <HAL_RCC_OscConfig+0x4f8>
 80018ba:	bf00      	nop
 80018bc:	40021000 	.word	0x40021000
 80018c0:	42420000 	.word	0x42420000
 80018c4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018c8:	4b92      	ldr	r3, [pc, #584]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 80018ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018cc:	f003 0302 	and.w	r3, r3, #2
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d1e9      	bne.n	80018a8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f003 0304 	and.w	r3, r3, #4
 80018dc:	2b00      	cmp	r3, #0
 80018de:	f000 80a6 	beq.w	8001a2e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018e2:	2300      	movs	r3, #0
 80018e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018e6:	4b8b      	ldr	r3, [pc, #556]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 80018e8:	69db      	ldr	r3, [r3, #28]
 80018ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d10d      	bne.n	800190e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018f2:	4b88      	ldr	r3, [pc, #544]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 80018f4:	69db      	ldr	r3, [r3, #28]
 80018f6:	4a87      	ldr	r2, [pc, #540]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 80018f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018fc:	61d3      	str	r3, [r2, #28]
 80018fe:	4b85      	ldr	r3, [pc, #532]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 8001900:	69db      	ldr	r3, [r3, #28]
 8001902:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001906:	60bb      	str	r3, [r7, #8]
 8001908:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800190a:	2301      	movs	r3, #1
 800190c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800190e:	4b82      	ldr	r3, [pc, #520]	@ (8001b18 <HAL_RCC_OscConfig+0x4c8>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001916:	2b00      	cmp	r3, #0
 8001918:	d118      	bne.n	800194c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800191a:	4b7f      	ldr	r3, [pc, #508]	@ (8001b18 <HAL_RCC_OscConfig+0x4c8>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4a7e      	ldr	r2, [pc, #504]	@ (8001b18 <HAL_RCC_OscConfig+0x4c8>)
 8001920:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001924:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001926:	f7ff fafd 	bl	8000f24 <HAL_GetTick>
 800192a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800192c:	e008      	b.n	8001940 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800192e:	f7ff faf9 	bl	8000f24 <HAL_GetTick>
 8001932:	4602      	mov	r2, r0
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	2b64      	cmp	r3, #100	@ 0x64
 800193a:	d901      	bls.n	8001940 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800193c:	2303      	movs	r3, #3
 800193e:	e103      	b.n	8001b48 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001940:	4b75      	ldr	r3, [pc, #468]	@ (8001b18 <HAL_RCC_OscConfig+0x4c8>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001948:	2b00      	cmp	r3, #0
 800194a:	d0f0      	beq.n	800192e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	68db      	ldr	r3, [r3, #12]
 8001950:	2b01      	cmp	r3, #1
 8001952:	d106      	bne.n	8001962 <HAL_RCC_OscConfig+0x312>
 8001954:	4b6f      	ldr	r3, [pc, #444]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 8001956:	6a1b      	ldr	r3, [r3, #32]
 8001958:	4a6e      	ldr	r2, [pc, #440]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 800195a:	f043 0301 	orr.w	r3, r3, #1
 800195e:	6213      	str	r3, [r2, #32]
 8001960:	e02d      	b.n	80019be <HAL_RCC_OscConfig+0x36e>
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	68db      	ldr	r3, [r3, #12]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d10c      	bne.n	8001984 <HAL_RCC_OscConfig+0x334>
 800196a:	4b6a      	ldr	r3, [pc, #424]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 800196c:	6a1b      	ldr	r3, [r3, #32]
 800196e:	4a69      	ldr	r2, [pc, #420]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 8001970:	f023 0301 	bic.w	r3, r3, #1
 8001974:	6213      	str	r3, [r2, #32]
 8001976:	4b67      	ldr	r3, [pc, #412]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 8001978:	6a1b      	ldr	r3, [r3, #32]
 800197a:	4a66      	ldr	r2, [pc, #408]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 800197c:	f023 0304 	bic.w	r3, r3, #4
 8001980:	6213      	str	r3, [r2, #32]
 8001982:	e01c      	b.n	80019be <HAL_RCC_OscConfig+0x36e>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	68db      	ldr	r3, [r3, #12]
 8001988:	2b05      	cmp	r3, #5
 800198a:	d10c      	bne.n	80019a6 <HAL_RCC_OscConfig+0x356>
 800198c:	4b61      	ldr	r3, [pc, #388]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 800198e:	6a1b      	ldr	r3, [r3, #32]
 8001990:	4a60      	ldr	r2, [pc, #384]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 8001992:	f043 0304 	orr.w	r3, r3, #4
 8001996:	6213      	str	r3, [r2, #32]
 8001998:	4b5e      	ldr	r3, [pc, #376]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 800199a:	6a1b      	ldr	r3, [r3, #32]
 800199c:	4a5d      	ldr	r2, [pc, #372]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 800199e:	f043 0301 	orr.w	r3, r3, #1
 80019a2:	6213      	str	r3, [r2, #32]
 80019a4:	e00b      	b.n	80019be <HAL_RCC_OscConfig+0x36e>
 80019a6:	4b5b      	ldr	r3, [pc, #364]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 80019a8:	6a1b      	ldr	r3, [r3, #32]
 80019aa:	4a5a      	ldr	r2, [pc, #360]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 80019ac:	f023 0301 	bic.w	r3, r3, #1
 80019b0:	6213      	str	r3, [r2, #32]
 80019b2:	4b58      	ldr	r3, [pc, #352]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 80019b4:	6a1b      	ldr	r3, [r3, #32]
 80019b6:	4a57      	ldr	r2, [pc, #348]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 80019b8:	f023 0304 	bic.w	r3, r3, #4
 80019bc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	68db      	ldr	r3, [r3, #12]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d015      	beq.n	80019f2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019c6:	f7ff faad 	bl	8000f24 <HAL_GetTick>
 80019ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019cc:	e00a      	b.n	80019e4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019ce:	f7ff faa9 	bl	8000f24 <HAL_GetTick>
 80019d2:	4602      	mov	r2, r0
 80019d4:	693b      	ldr	r3, [r7, #16]
 80019d6:	1ad3      	subs	r3, r2, r3
 80019d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019dc:	4293      	cmp	r3, r2
 80019de:	d901      	bls.n	80019e4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80019e0:	2303      	movs	r3, #3
 80019e2:	e0b1      	b.n	8001b48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019e4:	4b4b      	ldr	r3, [pc, #300]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 80019e6:	6a1b      	ldr	r3, [r3, #32]
 80019e8:	f003 0302 	and.w	r3, r3, #2
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d0ee      	beq.n	80019ce <HAL_RCC_OscConfig+0x37e>
 80019f0:	e014      	b.n	8001a1c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019f2:	f7ff fa97 	bl	8000f24 <HAL_GetTick>
 80019f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019f8:	e00a      	b.n	8001a10 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019fa:	f7ff fa93 	bl	8000f24 <HAL_GetTick>
 80019fe:	4602      	mov	r2, r0
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d901      	bls.n	8001a10 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	e09b      	b.n	8001b48 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a10:	4b40      	ldr	r3, [pc, #256]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 8001a12:	6a1b      	ldr	r3, [r3, #32]
 8001a14:	f003 0302 	and.w	r3, r3, #2
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d1ee      	bne.n	80019fa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001a1c:	7dfb      	ldrb	r3, [r7, #23]
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d105      	bne.n	8001a2e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a22:	4b3c      	ldr	r3, [pc, #240]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 8001a24:	69db      	ldr	r3, [r3, #28]
 8001a26:	4a3b      	ldr	r2, [pc, #236]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 8001a28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001a2c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	69db      	ldr	r3, [r3, #28]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	f000 8087 	beq.w	8001b46 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a38:	4b36      	ldr	r3, [pc, #216]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	f003 030c 	and.w	r3, r3, #12
 8001a40:	2b08      	cmp	r3, #8
 8001a42:	d061      	beq.n	8001b08 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	69db      	ldr	r3, [r3, #28]
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	d146      	bne.n	8001ada <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a4c:	4b33      	ldr	r3, [pc, #204]	@ (8001b1c <HAL_RCC_OscConfig+0x4cc>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a52:	f7ff fa67 	bl	8000f24 <HAL_GetTick>
 8001a56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a58:	e008      	b.n	8001a6c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a5a:	f7ff fa63 	bl	8000f24 <HAL_GetTick>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	2b02      	cmp	r3, #2
 8001a66:	d901      	bls.n	8001a6c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	e06d      	b.n	8001b48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a6c:	4b29      	ldr	r3, [pc, #164]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d1f0      	bne.n	8001a5a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	6a1b      	ldr	r3, [r3, #32]
 8001a7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a80:	d108      	bne.n	8001a94 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001a82:	4b24      	ldr	r3, [pc, #144]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	689b      	ldr	r3, [r3, #8]
 8001a8e:	4921      	ldr	r1, [pc, #132]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 8001a90:	4313      	orrs	r3, r2
 8001a92:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a94:	4b1f      	ldr	r3, [pc, #124]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6a19      	ldr	r1, [r3, #32]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001aa4:	430b      	orrs	r3, r1
 8001aa6:	491b      	ldr	r1, [pc, #108]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 8001aa8:	4313      	orrs	r3, r2
 8001aaa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001aac:	4b1b      	ldr	r3, [pc, #108]	@ (8001b1c <HAL_RCC_OscConfig+0x4cc>)
 8001aae:	2201      	movs	r2, #1
 8001ab0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ab2:	f7ff fa37 	bl	8000f24 <HAL_GetTick>
 8001ab6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ab8:	e008      	b.n	8001acc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001aba:	f7ff fa33 	bl	8000f24 <HAL_GetTick>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	693b      	ldr	r3, [r7, #16]
 8001ac2:	1ad3      	subs	r3, r2, r3
 8001ac4:	2b02      	cmp	r3, #2
 8001ac6:	d901      	bls.n	8001acc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001ac8:	2303      	movs	r3, #3
 8001aca:	e03d      	b.n	8001b48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001acc:	4b11      	ldr	r3, [pc, #68]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d0f0      	beq.n	8001aba <HAL_RCC_OscConfig+0x46a>
 8001ad8:	e035      	b.n	8001b46 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ada:	4b10      	ldr	r3, [pc, #64]	@ (8001b1c <HAL_RCC_OscConfig+0x4cc>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ae0:	f7ff fa20 	bl	8000f24 <HAL_GetTick>
 8001ae4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ae6:	e008      	b.n	8001afa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ae8:	f7ff fa1c 	bl	8000f24 <HAL_GetTick>
 8001aec:	4602      	mov	r2, r0
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	2b02      	cmp	r3, #2
 8001af4:	d901      	bls.n	8001afa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001af6:	2303      	movs	r3, #3
 8001af8:	e026      	b.n	8001b48 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001afa:	4b06      	ldr	r3, [pc, #24]	@ (8001b14 <HAL_RCC_OscConfig+0x4c4>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d1f0      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x498>
 8001b06:	e01e      	b.n	8001b46 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	69db      	ldr	r3, [r3, #28]
 8001b0c:	2b01      	cmp	r3, #1
 8001b0e:	d107      	bne.n	8001b20 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001b10:	2301      	movs	r3, #1
 8001b12:	e019      	b.n	8001b48 <HAL_RCC_OscConfig+0x4f8>
 8001b14:	40021000 	.word	0x40021000
 8001b18:	40007000 	.word	0x40007000
 8001b1c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b20:	4b0b      	ldr	r3, [pc, #44]	@ (8001b50 <HAL_RCC_OscConfig+0x500>)
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6a1b      	ldr	r3, [r3, #32]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d106      	bne.n	8001b42 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	d001      	beq.n	8001b46 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001b42:	2301      	movs	r3, #1
 8001b44:	e000      	b.n	8001b48 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001b46:	2300      	movs	r3, #0
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	3718      	adds	r7, #24
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	40021000 	.word	0x40021000

08001b54 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d101      	bne.n	8001b68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b64:	2301      	movs	r3, #1
 8001b66:	e0d0      	b.n	8001d0a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b68:	4b6a      	ldr	r3, [pc, #424]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c0>)
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 0307 	and.w	r3, r3, #7
 8001b70:	683a      	ldr	r2, [r7, #0]
 8001b72:	429a      	cmp	r2, r3
 8001b74:	d910      	bls.n	8001b98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b76:	4b67      	ldr	r3, [pc, #412]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c0>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f023 0207 	bic.w	r2, r3, #7
 8001b7e:	4965      	ldr	r1, [pc, #404]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c0>)
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	4313      	orrs	r3, r2
 8001b84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b86:	4b63      	ldr	r3, [pc, #396]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c0>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f003 0307 	and.w	r3, r3, #7
 8001b8e:	683a      	ldr	r2, [r7, #0]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d001      	beq.n	8001b98 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	e0b8      	b.n	8001d0a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 0302 	and.w	r3, r3, #2
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d020      	beq.n	8001be6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f003 0304 	and.w	r3, r3, #4
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d005      	beq.n	8001bbc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001bb0:	4b59      	ldr	r3, [pc, #356]	@ (8001d18 <HAL_RCC_ClockConfig+0x1c4>)
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	4a58      	ldr	r2, [pc, #352]	@ (8001d18 <HAL_RCC_ClockConfig+0x1c4>)
 8001bb6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001bba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 0308 	and.w	r3, r3, #8
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d005      	beq.n	8001bd4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001bc8:	4b53      	ldr	r3, [pc, #332]	@ (8001d18 <HAL_RCC_ClockConfig+0x1c4>)
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	4a52      	ldr	r2, [pc, #328]	@ (8001d18 <HAL_RCC_ClockConfig+0x1c4>)
 8001bce:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001bd2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bd4:	4b50      	ldr	r3, [pc, #320]	@ (8001d18 <HAL_RCC_ClockConfig+0x1c4>)
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	494d      	ldr	r1, [pc, #308]	@ (8001d18 <HAL_RCC_ClockConfig+0x1c4>)
 8001be2:	4313      	orrs	r3, r2
 8001be4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f003 0301 	and.w	r3, r3, #1
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d040      	beq.n	8001c74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	2b01      	cmp	r3, #1
 8001bf8:	d107      	bne.n	8001c0a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bfa:	4b47      	ldr	r3, [pc, #284]	@ (8001d18 <HAL_RCC_ClockConfig+0x1c4>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d115      	bne.n	8001c32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
 8001c08:	e07f      	b.n	8001d0a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	2b02      	cmp	r3, #2
 8001c10:	d107      	bne.n	8001c22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c12:	4b41      	ldr	r3, [pc, #260]	@ (8001d18 <HAL_RCC_ClockConfig+0x1c4>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d109      	bne.n	8001c32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e073      	b.n	8001d0a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c22:	4b3d      	ldr	r3, [pc, #244]	@ (8001d18 <HAL_RCC_ClockConfig+0x1c4>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0302 	and.w	r3, r3, #2
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d101      	bne.n	8001c32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	e06b      	b.n	8001d0a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c32:	4b39      	ldr	r3, [pc, #228]	@ (8001d18 <HAL_RCC_ClockConfig+0x1c4>)
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	f023 0203 	bic.w	r2, r3, #3
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	685b      	ldr	r3, [r3, #4]
 8001c3e:	4936      	ldr	r1, [pc, #216]	@ (8001d18 <HAL_RCC_ClockConfig+0x1c4>)
 8001c40:	4313      	orrs	r3, r2
 8001c42:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c44:	f7ff f96e 	bl	8000f24 <HAL_GetTick>
 8001c48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c4a:	e00a      	b.n	8001c62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c4c:	f7ff f96a 	bl	8000f24 <HAL_GetTick>
 8001c50:	4602      	mov	r2, r0
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	1ad3      	subs	r3, r2, r3
 8001c56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d901      	bls.n	8001c62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	e053      	b.n	8001d0a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c62:	4b2d      	ldr	r3, [pc, #180]	@ (8001d18 <HAL_RCC_ClockConfig+0x1c4>)
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f003 020c 	and.w	r2, r3, #12
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	009b      	lsls	r3, r3, #2
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d1eb      	bne.n	8001c4c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c74:	4b27      	ldr	r3, [pc, #156]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c0>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f003 0307 	and.w	r3, r3, #7
 8001c7c:	683a      	ldr	r2, [r7, #0]
 8001c7e:	429a      	cmp	r2, r3
 8001c80:	d210      	bcs.n	8001ca4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c82:	4b24      	ldr	r3, [pc, #144]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c0>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f023 0207 	bic.w	r2, r3, #7
 8001c8a:	4922      	ldr	r1, [pc, #136]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c0>)
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c92:	4b20      	ldr	r3, [pc, #128]	@ (8001d14 <HAL_RCC_ClockConfig+0x1c0>)
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	f003 0307 	and.w	r3, r3, #7
 8001c9a:	683a      	ldr	r2, [r7, #0]
 8001c9c:	429a      	cmp	r2, r3
 8001c9e:	d001      	beq.n	8001ca4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	e032      	b.n	8001d0a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f003 0304 	and.w	r3, r3, #4
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d008      	beq.n	8001cc2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cb0:	4b19      	ldr	r3, [pc, #100]	@ (8001d18 <HAL_RCC_ClockConfig+0x1c4>)
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	68db      	ldr	r3, [r3, #12]
 8001cbc:	4916      	ldr	r1, [pc, #88]	@ (8001d18 <HAL_RCC_ClockConfig+0x1c4>)
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f003 0308 	and.w	r3, r3, #8
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d009      	beq.n	8001ce2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001cce:	4b12      	ldr	r3, [pc, #72]	@ (8001d18 <HAL_RCC_ClockConfig+0x1c4>)
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	691b      	ldr	r3, [r3, #16]
 8001cda:	00db      	lsls	r3, r3, #3
 8001cdc:	490e      	ldr	r1, [pc, #56]	@ (8001d18 <HAL_RCC_ClockConfig+0x1c4>)
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001ce2:	f000 f821 	bl	8001d28 <HAL_RCC_GetSysClockFreq>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8001d18 <HAL_RCC_ClockConfig+0x1c4>)
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	091b      	lsrs	r3, r3, #4
 8001cee:	f003 030f 	and.w	r3, r3, #15
 8001cf2:	490a      	ldr	r1, [pc, #40]	@ (8001d1c <HAL_RCC_ClockConfig+0x1c8>)
 8001cf4:	5ccb      	ldrb	r3, [r1, r3]
 8001cf6:	fa22 f303 	lsr.w	r3, r2, r3
 8001cfa:	4a09      	ldr	r2, [pc, #36]	@ (8001d20 <HAL_RCC_ClockConfig+0x1cc>)
 8001cfc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001cfe:	4b09      	ldr	r3, [pc, #36]	@ (8001d24 <HAL_RCC_ClockConfig+0x1d0>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4618      	mov	r0, r3
 8001d04:	f7ff f8cc 	bl	8000ea0 <HAL_InitTick>

  return HAL_OK;
 8001d08:	2300      	movs	r3, #0
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3710      	adds	r7, #16
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	40022000 	.word	0x40022000
 8001d18:	40021000 	.word	0x40021000
 8001d1c:	08003b9c 	.word	0x08003b9c
 8001d20:	20000054 	.word	0x20000054
 8001d24:	20000058 	.word	0x20000058

08001d28 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b087      	sub	sp, #28
 8001d2c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	60fb      	str	r3, [r7, #12]
 8001d32:	2300      	movs	r3, #0
 8001d34:	60bb      	str	r3, [r7, #8]
 8001d36:	2300      	movs	r3, #0
 8001d38:	617b      	str	r3, [r7, #20]
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001d42:	4b1e      	ldr	r3, [pc, #120]	@ (8001dbc <HAL_RCC_GetSysClockFreq+0x94>)
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f003 030c 	and.w	r3, r3, #12
 8001d4e:	2b04      	cmp	r3, #4
 8001d50:	d002      	beq.n	8001d58 <HAL_RCC_GetSysClockFreq+0x30>
 8001d52:	2b08      	cmp	r3, #8
 8001d54:	d003      	beq.n	8001d5e <HAL_RCC_GetSysClockFreq+0x36>
 8001d56:	e027      	b.n	8001da8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d58:	4b19      	ldr	r3, [pc, #100]	@ (8001dc0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d5a:	613b      	str	r3, [r7, #16]
      break;
 8001d5c:	e027      	b.n	8001dae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	0c9b      	lsrs	r3, r3, #18
 8001d62:	f003 030f 	and.w	r3, r3, #15
 8001d66:	4a17      	ldr	r2, [pc, #92]	@ (8001dc4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001d68:	5cd3      	ldrb	r3, [r2, r3]
 8001d6a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d010      	beq.n	8001d98 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001d76:	4b11      	ldr	r3, [pc, #68]	@ (8001dbc <HAL_RCC_GetSysClockFreq+0x94>)
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	0c5b      	lsrs	r3, r3, #17
 8001d7c:	f003 0301 	and.w	r3, r3, #1
 8001d80:	4a11      	ldr	r2, [pc, #68]	@ (8001dc8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001d82:	5cd3      	ldrb	r3, [r2, r3]
 8001d84:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4a0d      	ldr	r2, [pc, #52]	@ (8001dc0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d8a:	fb03 f202 	mul.w	r2, r3, r2
 8001d8e:	68bb      	ldr	r3, [r7, #8]
 8001d90:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d94:	617b      	str	r3, [r7, #20]
 8001d96:	e004      	b.n	8001da2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	4a0c      	ldr	r2, [pc, #48]	@ (8001dcc <HAL_RCC_GetSysClockFreq+0xa4>)
 8001d9c:	fb02 f303 	mul.w	r3, r2, r3
 8001da0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	613b      	str	r3, [r7, #16]
      break;
 8001da6:	e002      	b.n	8001dae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001da8:	4b05      	ldr	r3, [pc, #20]	@ (8001dc0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001daa:	613b      	str	r3, [r7, #16]
      break;
 8001dac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001dae:	693b      	ldr	r3, [r7, #16]
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	371c      	adds	r7, #28
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bc80      	pop	{r7}
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	007a1200 	.word	0x007a1200
 8001dc4:	08003bb4 	.word	0x08003bb4
 8001dc8:	08003bc4 	.word	0x08003bc4
 8001dcc:	003d0900 	.word	0x003d0900

08001dd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001dd4:	4b02      	ldr	r3, [pc, #8]	@ (8001de0 <HAL_RCC_GetHCLKFreq+0x10>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bc80      	pop	{r7}
 8001dde:	4770      	bx	lr
 8001de0:	20000054 	.word	0x20000054

08001de4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001de8:	f7ff fff2 	bl	8001dd0 <HAL_RCC_GetHCLKFreq>
 8001dec:	4602      	mov	r2, r0
 8001dee:	4b05      	ldr	r3, [pc, #20]	@ (8001e04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	0a1b      	lsrs	r3, r3, #8
 8001df4:	f003 0307 	and.w	r3, r3, #7
 8001df8:	4903      	ldr	r1, [pc, #12]	@ (8001e08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001dfa:	5ccb      	ldrb	r3, [r1, r3]
 8001dfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e00:	4618      	mov	r0, r3
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	40021000 	.word	0x40021000
 8001e08:	08003bac 	.word	0x08003bac

08001e0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e10:	f7ff ffde 	bl	8001dd0 <HAL_RCC_GetHCLKFreq>
 8001e14:	4602      	mov	r2, r0
 8001e16:	4b05      	ldr	r3, [pc, #20]	@ (8001e2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	0adb      	lsrs	r3, r3, #11
 8001e1c:	f003 0307 	and.w	r3, r3, #7
 8001e20:	4903      	ldr	r1, [pc, #12]	@ (8001e30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e22:	5ccb      	ldrb	r3, [r1, r3]
 8001e24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	08003bac 	.word	0x08003bac

08001e34 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b085      	sub	sp, #20
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001e3c:	4b0a      	ldr	r3, [pc, #40]	@ (8001e68 <RCC_Delay+0x34>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	4a0a      	ldr	r2, [pc, #40]	@ (8001e6c <RCC_Delay+0x38>)
 8001e42:	fba2 2303 	umull	r2, r3, r2, r3
 8001e46:	0a5b      	lsrs	r3, r3, #9
 8001e48:	687a      	ldr	r2, [r7, #4]
 8001e4a:	fb02 f303 	mul.w	r3, r2, r3
 8001e4e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001e50:	bf00      	nop
  }
  while (Delay --);
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	1e5a      	subs	r2, r3, #1
 8001e56:	60fa      	str	r2, [r7, #12]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d1f9      	bne.n	8001e50 <RCC_Delay+0x1c>
}
 8001e5c:	bf00      	nop
 8001e5e:	bf00      	nop
 8001e60:	3714      	adds	r7, #20
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bc80      	pop	{r7}
 8001e66:	4770      	bx	lr
 8001e68:	20000054 	.word	0x20000054
 8001e6c:	10624dd3 	.word	0x10624dd3

08001e70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d101      	bne.n	8001e82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e041      	b.n	8001f06 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d106      	bne.n	8001e9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2200      	movs	r2, #0
 8001e92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e96:	6878      	ldr	r0, [r7, #4]
 8001e98:	f7fe fed2 	bl	8000c40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2202      	movs	r2, #2
 8001ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	3304      	adds	r3, #4
 8001eac:	4619      	mov	r1, r3
 8001eae:	4610      	mov	r0, r2
 8001eb0:	f000 fa5c 	bl	800236c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2201      	movs	r2, #1
 8001ed0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2201      	movs	r2, #1
 8001ee0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2201      	movs	r2, #1
 8001ef0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2201      	movs	r2, #1
 8001ef8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2201      	movs	r2, #1
 8001f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
	...

08001f10 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b085      	sub	sp, #20
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f1e:	b2db      	uxtb	r3, r3
 8001f20:	2b01      	cmp	r3, #1
 8001f22:	d001      	beq.n	8001f28 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f24:	2301      	movs	r3, #1
 8001f26:	e03a      	b.n	8001f9e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2202      	movs	r2, #2
 8001f2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	68da      	ldr	r2, [r3, #12]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f042 0201 	orr.w	r2, r2, #1
 8001f3e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a18      	ldr	r2, [pc, #96]	@ (8001fa8 <HAL_TIM_Base_Start_IT+0x98>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d00e      	beq.n	8001f68 <HAL_TIM_Base_Start_IT+0x58>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f52:	d009      	beq.n	8001f68 <HAL_TIM_Base_Start_IT+0x58>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a14      	ldr	r2, [pc, #80]	@ (8001fac <HAL_TIM_Base_Start_IT+0x9c>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d004      	beq.n	8001f68 <HAL_TIM_Base_Start_IT+0x58>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a13      	ldr	r2, [pc, #76]	@ (8001fb0 <HAL_TIM_Base_Start_IT+0xa0>)
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d111      	bne.n	8001f8c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	f003 0307 	and.w	r3, r3, #7
 8001f72:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	2b06      	cmp	r3, #6
 8001f78:	d010      	beq.n	8001f9c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f042 0201 	orr.w	r2, r2, #1
 8001f88:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f8a:	e007      	b.n	8001f9c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f042 0201 	orr.w	r2, r2, #1
 8001f9a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f9c:	2300      	movs	r3, #0
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3714      	adds	r7, #20
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bc80      	pop	{r7}
 8001fa6:	4770      	bx	lr
 8001fa8:	40012c00 	.word	0x40012c00
 8001fac:	40000400 	.word	0x40000400
 8001fb0:	40000800 	.word	0x40000800

08001fb4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b084      	sub	sp, #16
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	68db      	ldr	r3, [r3, #12]
 8001fc2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	691b      	ldr	r3, [r3, #16]
 8001fca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	f003 0302 	and.w	r3, r3, #2
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d020      	beq.n	8002018 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	f003 0302 	and.w	r3, r3, #2
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d01b      	beq.n	8002018 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f06f 0202 	mvn.w	r2, #2
 8001fe8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	2201      	movs	r2, #1
 8001fee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	699b      	ldr	r3, [r3, #24]
 8001ff6:	f003 0303 	and.w	r3, r3, #3
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d003      	beq.n	8002006 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ffe:	6878      	ldr	r0, [r7, #4]
 8002000:	f000 f998 	bl	8002334 <HAL_TIM_IC_CaptureCallback>
 8002004:	e005      	b.n	8002012 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002006:	6878      	ldr	r0, [r7, #4]
 8002008:	f000 f98b 	bl	8002322 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800200c:	6878      	ldr	r0, [r7, #4]
 800200e:	f000 f99a 	bl	8002346 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2200      	movs	r2, #0
 8002016:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	f003 0304 	and.w	r3, r3, #4
 800201e:	2b00      	cmp	r3, #0
 8002020:	d020      	beq.n	8002064 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	f003 0304 	and.w	r3, r3, #4
 8002028:	2b00      	cmp	r3, #0
 800202a:	d01b      	beq.n	8002064 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f06f 0204 	mvn.w	r2, #4
 8002034:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2202      	movs	r2, #2
 800203a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	699b      	ldr	r3, [r3, #24]
 8002042:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002046:	2b00      	cmp	r3, #0
 8002048:	d003      	beq.n	8002052 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f000 f972 	bl	8002334 <HAL_TIM_IC_CaptureCallback>
 8002050:	e005      	b.n	800205e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f000 f965 	bl	8002322 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002058:	6878      	ldr	r0, [r7, #4]
 800205a:	f000 f974 	bl	8002346 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2200      	movs	r2, #0
 8002062:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	f003 0308 	and.w	r3, r3, #8
 800206a:	2b00      	cmp	r3, #0
 800206c:	d020      	beq.n	80020b0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	f003 0308 	and.w	r3, r3, #8
 8002074:	2b00      	cmp	r3, #0
 8002076:	d01b      	beq.n	80020b0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f06f 0208 	mvn.w	r2, #8
 8002080:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2204      	movs	r2, #4
 8002086:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	69db      	ldr	r3, [r3, #28]
 800208e:	f003 0303 	and.w	r3, r3, #3
 8002092:	2b00      	cmp	r3, #0
 8002094:	d003      	beq.n	800209e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	f000 f94c 	bl	8002334 <HAL_TIM_IC_CaptureCallback>
 800209c:	e005      	b.n	80020aa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f000 f93f 	bl	8002322 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	f000 f94e 	bl	8002346 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2200      	movs	r2, #0
 80020ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	f003 0310 	and.w	r3, r3, #16
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d020      	beq.n	80020fc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	f003 0310 	and.w	r3, r3, #16
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d01b      	beq.n	80020fc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f06f 0210 	mvn.w	r2, #16
 80020cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2208      	movs	r2, #8
 80020d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	69db      	ldr	r3, [r3, #28]
 80020da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d003      	beq.n	80020ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f000 f926 	bl	8002334 <HAL_TIM_IC_CaptureCallback>
 80020e8:	e005      	b.n	80020f6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f000 f919 	bl	8002322 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020f0:	6878      	ldr	r0, [r7, #4]
 80020f2:	f000 f928 	bl	8002346 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	f003 0301 	and.w	r3, r3, #1
 8002102:	2b00      	cmp	r3, #0
 8002104:	d00c      	beq.n	8002120 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	f003 0301 	and.w	r3, r3, #1
 800210c:	2b00      	cmp	r3, #0
 800210e:	d007      	beq.n	8002120 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f06f 0201 	mvn.w	r2, #1
 8002118:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f7fe fb44 	bl	80007a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002126:	2b00      	cmp	r3, #0
 8002128:	d00c      	beq.n	8002144 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002130:	2b00      	cmp	r3, #0
 8002132:	d007      	beq.n	8002144 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800213c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f000 fa7f 	bl	8002642 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800214a:	2b00      	cmp	r3, #0
 800214c:	d00c      	beq.n	8002168 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002154:	2b00      	cmp	r3, #0
 8002156:	d007      	beq.n	8002168 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002160:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f000 f8f8 	bl	8002358 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	f003 0320 	and.w	r3, r3, #32
 800216e:	2b00      	cmp	r3, #0
 8002170:	d00c      	beq.n	800218c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	f003 0320 	and.w	r3, r3, #32
 8002178:	2b00      	cmp	r3, #0
 800217a:	d007      	beq.n	800218c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f06f 0220 	mvn.w	r2, #32
 8002184:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002186:	6878      	ldr	r0, [r7, #4]
 8002188:	f000 fa52 	bl	8002630 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800218c:	bf00      	nop
 800218e:	3710      	adds	r7, #16
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
 800219c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800219e:	2300      	movs	r3, #0
 80021a0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021a8:	2b01      	cmp	r3, #1
 80021aa:	d101      	bne.n	80021b0 <HAL_TIM_ConfigClockSource+0x1c>
 80021ac:	2302      	movs	r3, #2
 80021ae:	e0b4      	b.n	800231a <HAL_TIM_ConfigClockSource+0x186>
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2201      	movs	r2, #1
 80021b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2202      	movs	r2, #2
 80021bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	689b      	ldr	r3, [r3, #8]
 80021c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80021ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80021d0:	68bb      	ldr	r3, [r7, #8]
 80021d2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80021d6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	68ba      	ldr	r2, [r7, #8]
 80021de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021e8:	d03e      	beq.n	8002268 <HAL_TIM_ConfigClockSource+0xd4>
 80021ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021ee:	f200 8087 	bhi.w	8002300 <HAL_TIM_ConfigClockSource+0x16c>
 80021f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80021f6:	f000 8086 	beq.w	8002306 <HAL_TIM_ConfigClockSource+0x172>
 80021fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80021fe:	d87f      	bhi.n	8002300 <HAL_TIM_ConfigClockSource+0x16c>
 8002200:	2b70      	cmp	r3, #112	@ 0x70
 8002202:	d01a      	beq.n	800223a <HAL_TIM_ConfigClockSource+0xa6>
 8002204:	2b70      	cmp	r3, #112	@ 0x70
 8002206:	d87b      	bhi.n	8002300 <HAL_TIM_ConfigClockSource+0x16c>
 8002208:	2b60      	cmp	r3, #96	@ 0x60
 800220a:	d050      	beq.n	80022ae <HAL_TIM_ConfigClockSource+0x11a>
 800220c:	2b60      	cmp	r3, #96	@ 0x60
 800220e:	d877      	bhi.n	8002300 <HAL_TIM_ConfigClockSource+0x16c>
 8002210:	2b50      	cmp	r3, #80	@ 0x50
 8002212:	d03c      	beq.n	800228e <HAL_TIM_ConfigClockSource+0xfa>
 8002214:	2b50      	cmp	r3, #80	@ 0x50
 8002216:	d873      	bhi.n	8002300 <HAL_TIM_ConfigClockSource+0x16c>
 8002218:	2b40      	cmp	r3, #64	@ 0x40
 800221a:	d058      	beq.n	80022ce <HAL_TIM_ConfigClockSource+0x13a>
 800221c:	2b40      	cmp	r3, #64	@ 0x40
 800221e:	d86f      	bhi.n	8002300 <HAL_TIM_ConfigClockSource+0x16c>
 8002220:	2b30      	cmp	r3, #48	@ 0x30
 8002222:	d064      	beq.n	80022ee <HAL_TIM_ConfigClockSource+0x15a>
 8002224:	2b30      	cmp	r3, #48	@ 0x30
 8002226:	d86b      	bhi.n	8002300 <HAL_TIM_ConfigClockSource+0x16c>
 8002228:	2b20      	cmp	r3, #32
 800222a:	d060      	beq.n	80022ee <HAL_TIM_ConfigClockSource+0x15a>
 800222c:	2b20      	cmp	r3, #32
 800222e:	d867      	bhi.n	8002300 <HAL_TIM_ConfigClockSource+0x16c>
 8002230:	2b00      	cmp	r3, #0
 8002232:	d05c      	beq.n	80022ee <HAL_TIM_ConfigClockSource+0x15a>
 8002234:	2b10      	cmp	r3, #16
 8002236:	d05a      	beq.n	80022ee <HAL_TIM_ConfigClockSource+0x15a>
 8002238:	e062      	b.n	8002300 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800224a:	f000 f974 	bl	8002536 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	689b      	ldr	r3, [r3, #8]
 8002254:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800225c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	68ba      	ldr	r2, [r7, #8]
 8002264:	609a      	str	r2, [r3, #8]
      break;
 8002266:	e04f      	b.n	8002308 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002278:	f000 f95d 	bl	8002536 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	689a      	ldr	r2, [r3, #8]
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800228a:	609a      	str	r2, [r3, #8]
      break;
 800228c:	e03c      	b.n	8002308 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800229a:	461a      	mov	r2, r3
 800229c:	f000 f8d4 	bl	8002448 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	2150      	movs	r1, #80	@ 0x50
 80022a6:	4618      	mov	r0, r3
 80022a8:	f000 f92b 	bl	8002502 <TIM_ITRx_SetConfig>
      break;
 80022ac:	e02c      	b.n	8002308 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80022ba:	461a      	mov	r2, r3
 80022bc:	f000 f8f2 	bl	80024a4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	2160      	movs	r1, #96	@ 0x60
 80022c6:	4618      	mov	r0, r3
 80022c8:	f000 f91b 	bl	8002502 <TIM_ITRx_SetConfig>
      break;
 80022cc:	e01c      	b.n	8002308 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80022da:	461a      	mov	r2, r3
 80022dc:	f000 f8b4 	bl	8002448 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2140      	movs	r1, #64	@ 0x40
 80022e6:	4618      	mov	r0, r3
 80022e8:	f000 f90b 	bl	8002502 <TIM_ITRx_SetConfig>
      break;
 80022ec:	e00c      	b.n	8002308 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4619      	mov	r1, r3
 80022f8:	4610      	mov	r0, r2
 80022fa:	f000 f902 	bl	8002502 <TIM_ITRx_SetConfig>
      break;
 80022fe:	e003      	b.n	8002308 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002300:	2301      	movs	r3, #1
 8002302:	73fb      	strb	r3, [r7, #15]
      break;
 8002304:	e000      	b.n	8002308 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002306:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2201      	movs	r2, #1
 800230c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2200      	movs	r2, #0
 8002314:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002318:	7bfb      	ldrb	r3, [r7, #15]
}
 800231a:	4618      	mov	r0, r3
 800231c:	3710      	adds	r7, #16
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}

08002322 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002322:	b480      	push	{r7}
 8002324:	b083      	sub	sp, #12
 8002326:	af00      	add	r7, sp, #0
 8002328:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800232a:	bf00      	nop
 800232c:	370c      	adds	r7, #12
 800232e:	46bd      	mov	sp, r7
 8002330:	bc80      	pop	{r7}
 8002332:	4770      	bx	lr

08002334 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800233c:	bf00      	nop
 800233e:	370c      	adds	r7, #12
 8002340:	46bd      	mov	sp, r7
 8002342:	bc80      	pop	{r7}
 8002344:	4770      	bx	lr

08002346 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002346:	b480      	push	{r7}
 8002348:	b083      	sub	sp, #12
 800234a:	af00      	add	r7, sp, #0
 800234c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800234e:	bf00      	nop
 8002350:	370c      	adds	r7, #12
 8002352:	46bd      	mov	sp, r7
 8002354:	bc80      	pop	{r7}
 8002356:	4770      	bx	lr

08002358 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002358:	b480      	push	{r7}
 800235a:	b083      	sub	sp, #12
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002360:	bf00      	nop
 8002362:	370c      	adds	r7, #12
 8002364:	46bd      	mov	sp, r7
 8002366:	bc80      	pop	{r7}
 8002368:	4770      	bx	lr
	...

0800236c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800236c:	b480      	push	{r7}
 800236e:	b085      	sub	sp, #20
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
 8002374:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	4a2f      	ldr	r2, [pc, #188]	@ (800243c <TIM_Base_SetConfig+0xd0>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d00b      	beq.n	800239c <TIM_Base_SetConfig+0x30>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800238a:	d007      	beq.n	800239c <TIM_Base_SetConfig+0x30>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	4a2c      	ldr	r2, [pc, #176]	@ (8002440 <TIM_Base_SetConfig+0xd4>)
 8002390:	4293      	cmp	r3, r2
 8002392:	d003      	beq.n	800239c <TIM_Base_SetConfig+0x30>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	4a2b      	ldr	r2, [pc, #172]	@ (8002444 <TIM_Base_SetConfig+0xd8>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d108      	bne.n	80023ae <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80023a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	68fa      	ldr	r2, [r7, #12]
 80023aa:	4313      	orrs	r3, r2
 80023ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4a22      	ldr	r2, [pc, #136]	@ (800243c <TIM_Base_SetConfig+0xd0>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d00b      	beq.n	80023ce <TIM_Base_SetConfig+0x62>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023bc:	d007      	beq.n	80023ce <TIM_Base_SetConfig+0x62>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a1f      	ldr	r2, [pc, #124]	@ (8002440 <TIM_Base_SetConfig+0xd4>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d003      	beq.n	80023ce <TIM_Base_SetConfig+0x62>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a1e      	ldr	r2, [pc, #120]	@ (8002444 <TIM_Base_SetConfig+0xd8>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d108      	bne.n	80023e0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80023d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	68db      	ldr	r3, [r3, #12]
 80023da:	68fa      	ldr	r2, [r7, #12]
 80023dc:	4313      	orrs	r3, r2
 80023de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	695b      	ldr	r3, [r3, #20]
 80023ea:	4313      	orrs	r3, r2
 80023ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	68fa      	ldr	r2, [r7, #12]
 80023f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	689a      	ldr	r2, [r3, #8]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	4a0d      	ldr	r2, [pc, #52]	@ (800243c <TIM_Base_SetConfig+0xd0>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d103      	bne.n	8002414 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	691a      	ldr	r2, [r3, #16]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2201      	movs	r2, #1
 8002418:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	691b      	ldr	r3, [r3, #16]
 800241e:	f003 0301 	and.w	r3, r3, #1
 8002422:	2b00      	cmp	r3, #0
 8002424:	d005      	beq.n	8002432 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	691b      	ldr	r3, [r3, #16]
 800242a:	f023 0201 	bic.w	r2, r3, #1
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	611a      	str	r2, [r3, #16]
  }
}
 8002432:	bf00      	nop
 8002434:	3714      	adds	r7, #20
 8002436:	46bd      	mov	sp, r7
 8002438:	bc80      	pop	{r7}
 800243a:	4770      	bx	lr
 800243c:	40012c00 	.word	0x40012c00
 8002440:	40000400 	.word	0x40000400
 8002444:	40000800 	.word	0x40000800

08002448 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002448:	b480      	push	{r7}
 800244a:	b087      	sub	sp, #28
 800244c:	af00      	add	r7, sp, #0
 800244e:	60f8      	str	r0, [r7, #12]
 8002450:	60b9      	str	r1, [r7, #8]
 8002452:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	6a1b      	ldr	r3, [r3, #32]
 8002458:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	6a1b      	ldr	r3, [r3, #32]
 800245e:	f023 0201 	bic.w	r2, r3, #1
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	699b      	ldr	r3, [r3, #24]
 800246a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002472:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	011b      	lsls	r3, r3, #4
 8002478:	693a      	ldr	r2, [r7, #16]
 800247a:	4313      	orrs	r3, r2
 800247c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800247e:	697b      	ldr	r3, [r7, #20]
 8002480:	f023 030a 	bic.w	r3, r3, #10
 8002484:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002486:	697a      	ldr	r2, [r7, #20]
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	4313      	orrs	r3, r2
 800248c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	693a      	ldr	r2, [r7, #16]
 8002492:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	697a      	ldr	r2, [r7, #20]
 8002498:	621a      	str	r2, [r3, #32]
}
 800249a:	bf00      	nop
 800249c:	371c      	adds	r7, #28
 800249e:	46bd      	mov	sp, r7
 80024a0:	bc80      	pop	{r7}
 80024a2:	4770      	bx	lr

080024a4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b087      	sub	sp, #28
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	60f8      	str	r0, [r7, #12]
 80024ac:	60b9      	str	r1, [r7, #8]
 80024ae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	6a1b      	ldr	r3, [r3, #32]
 80024b4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	6a1b      	ldr	r3, [r3, #32]
 80024ba:	f023 0210 	bic.w	r2, r3, #16
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	699b      	ldr	r3, [r3, #24]
 80024c6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80024c8:	693b      	ldr	r3, [r7, #16]
 80024ca:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80024ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	031b      	lsls	r3, r3, #12
 80024d4:	693a      	ldr	r2, [r7, #16]
 80024d6:	4313      	orrs	r3, r2
 80024d8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80024e0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80024e2:	68bb      	ldr	r3, [r7, #8]
 80024e4:	011b      	lsls	r3, r3, #4
 80024e6:	697a      	ldr	r2, [r7, #20]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	693a      	ldr	r2, [r7, #16]
 80024f0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	697a      	ldr	r2, [r7, #20]
 80024f6:	621a      	str	r2, [r3, #32]
}
 80024f8:	bf00      	nop
 80024fa:	371c      	adds	r7, #28
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bc80      	pop	{r7}
 8002500:	4770      	bx	lr

08002502 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002502:	b480      	push	{r7}
 8002504:	b085      	sub	sp, #20
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]
 800250a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002518:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800251a:	683a      	ldr	r2, [r7, #0]
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	4313      	orrs	r3, r2
 8002520:	f043 0307 	orr.w	r3, r3, #7
 8002524:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	68fa      	ldr	r2, [r7, #12]
 800252a:	609a      	str	r2, [r3, #8]
}
 800252c:	bf00      	nop
 800252e:	3714      	adds	r7, #20
 8002530:	46bd      	mov	sp, r7
 8002532:	bc80      	pop	{r7}
 8002534:	4770      	bx	lr

08002536 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002536:	b480      	push	{r7}
 8002538:	b087      	sub	sp, #28
 800253a:	af00      	add	r7, sp, #0
 800253c:	60f8      	str	r0, [r7, #12]
 800253e:	60b9      	str	r1, [r7, #8]
 8002540:	607a      	str	r2, [r7, #4]
 8002542:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	689b      	ldr	r3, [r3, #8]
 8002548:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002550:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	021a      	lsls	r2, r3, #8
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	431a      	orrs	r2, r3
 800255a:	68bb      	ldr	r3, [r7, #8]
 800255c:	4313      	orrs	r3, r2
 800255e:	697a      	ldr	r2, [r7, #20]
 8002560:	4313      	orrs	r3, r2
 8002562:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	697a      	ldr	r2, [r7, #20]
 8002568:	609a      	str	r2, [r3, #8]
}
 800256a:	bf00      	nop
 800256c:	371c      	adds	r7, #28
 800256e:	46bd      	mov	sp, r7
 8002570:	bc80      	pop	{r7}
 8002572:	4770      	bx	lr

08002574 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002574:	b480      	push	{r7}
 8002576:	b085      	sub	sp, #20
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
 800257c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002584:	2b01      	cmp	r3, #1
 8002586:	d101      	bne.n	800258c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002588:	2302      	movs	r3, #2
 800258a:	e046      	b.n	800261a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2201      	movs	r2, #1
 8002590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2202      	movs	r2, #2
 8002598:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	689b      	ldr	r3, [r3, #8]
 80025aa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80025b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80025b4:	683b      	ldr	r3, [r7, #0]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	68fa      	ldr	r2, [r7, #12]
 80025ba:	4313      	orrs	r3, r2
 80025bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	68fa      	ldr	r2, [r7, #12]
 80025c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a16      	ldr	r2, [pc, #88]	@ (8002624 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d00e      	beq.n	80025ee <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025d8:	d009      	beq.n	80025ee <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a12      	ldr	r2, [pc, #72]	@ (8002628 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d004      	beq.n	80025ee <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a10      	ldr	r2, [pc, #64]	@ (800262c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d10c      	bne.n	8002608 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80025f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	68ba      	ldr	r2, [r7, #8]
 80025fc:	4313      	orrs	r3, r2
 80025fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	68ba      	ldr	r2, [r7, #8]
 8002606:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2201      	movs	r2, #1
 800260c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2200      	movs	r2, #0
 8002614:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002618:	2300      	movs	r3, #0
}
 800261a:	4618      	mov	r0, r3
 800261c:	3714      	adds	r7, #20
 800261e:	46bd      	mov	sp, r7
 8002620:	bc80      	pop	{r7}
 8002622:	4770      	bx	lr
 8002624:	40012c00 	.word	0x40012c00
 8002628:	40000400 	.word	0x40000400
 800262c:	40000800 	.word	0x40000800

08002630 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002638:	bf00      	nop
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	bc80      	pop	{r7}
 8002640:	4770      	bx	lr

08002642 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002642:	b480      	push	{r7}
 8002644:	b083      	sub	sp, #12
 8002646:	af00      	add	r7, sp, #0
 8002648:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800264a:	bf00      	nop
 800264c:	370c      	adds	r7, #12
 800264e:	46bd      	mov	sp, r7
 8002650:	bc80      	pop	{r7}
 8002652:	4770      	bx	lr

08002654 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d101      	bne.n	8002666 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e042      	b.n	80026ec <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800266c:	b2db      	uxtb	r3, r3
 800266e:	2b00      	cmp	r3, #0
 8002670:	d106      	bne.n	8002680 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2200      	movs	r2, #0
 8002676:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f7fe fb06 	bl	8000c8c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2224      	movs	r2, #36	@ 0x24
 8002684:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	68da      	ldr	r2, [r3, #12]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002696:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	f000 fcb5 	bl	8003008 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	691a      	ldr	r2, [r3, #16]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80026ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	695a      	ldr	r2, [r3, #20]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80026bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	68da      	ldr	r2, [r3, #12]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80026cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2220      	movs	r2, #32
 80026d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2220      	movs	r2, #32
 80026e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2200      	movs	r2, #0
 80026e8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80026ea:	2300      	movs	r3, #0
}
 80026ec:	4618      	mov	r0, r3
 80026ee:	3708      	adds	r7, #8
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80026f4:	b480      	push	{r7}
 80026f6:	b085      	sub	sp, #20
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	60f8      	str	r0, [r7, #12]
 80026fc:	60b9      	str	r1, [r7, #8]
 80026fe:	4613      	mov	r3, r2
 8002700:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002708:	b2db      	uxtb	r3, r3
 800270a:	2b20      	cmp	r3, #32
 800270c:	d121      	bne.n	8002752 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d002      	beq.n	800271a <HAL_UART_Transmit_IT+0x26>
 8002714:	88fb      	ldrh	r3, [r7, #6]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d101      	bne.n	800271e <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e01a      	b.n	8002754 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	68ba      	ldr	r2, [r7, #8]
 8002722:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	88fa      	ldrh	r2, [r7, #6]
 8002728:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	88fa      	ldrh	r2, [r7, #6]
 800272e:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2200      	movs	r2, #0
 8002734:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2221      	movs	r2, #33	@ 0x21
 800273a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	68da      	ldr	r2, [r3, #12]
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800274c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800274e:	2300      	movs	r3, #0
 8002750:	e000      	b.n	8002754 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8002752:	2302      	movs	r3, #2
  }
}
 8002754:	4618      	mov	r0, r3
 8002756:	3714      	adds	r7, #20
 8002758:	46bd      	mov	sp, r7
 800275a:	bc80      	pop	{r7}
 800275c:	4770      	bx	lr
	...

08002760 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b0ba      	sub	sp, #232	@ 0xe8
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	695b      	ldr	r3, [r3, #20]
 8002782:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002786:	2300      	movs	r3, #0
 8002788:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800278c:	2300      	movs	r3, #0
 800278e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002792:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002796:	f003 030f 	and.w	r3, r3, #15
 800279a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800279e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d10f      	bne.n	80027c6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80027a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027aa:	f003 0320 	and.w	r3, r3, #32
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d009      	beq.n	80027c6 <HAL_UART_IRQHandler+0x66>
 80027b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80027b6:	f003 0320 	and.w	r3, r3, #32
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d003      	beq.n	80027c6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80027be:	6878      	ldr	r0, [r7, #4]
 80027c0:	f000 fb63 	bl	8002e8a <UART_Receive_IT>
      return;
 80027c4:	e25b      	b.n	8002c7e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80027c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	f000 80de 	beq.w	800298c <HAL_UART_IRQHandler+0x22c>
 80027d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80027d4:	f003 0301 	and.w	r3, r3, #1
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d106      	bne.n	80027ea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80027dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80027e0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	f000 80d1 	beq.w	800298c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80027ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80027ee:	f003 0301 	and.w	r3, r3, #1
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d00b      	beq.n	800280e <HAL_UART_IRQHandler+0xae>
 80027f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80027fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d005      	beq.n	800280e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002806:	f043 0201 	orr.w	r2, r3, #1
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800280e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002812:	f003 0304 	and.w	r3, r3, #4
 8002816:	2b00      	cmp	r3, #0
 8002818:	d00b      	beq.n	8002832 <HAL_UART_IRQHandler+0xd2>
 800281a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800281e:	f003 0301 	and.w	r3, r3, #1
 8002822:	2b00      	cmp	r3, #0
 8002824:	d005      	beq.n	8002832 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800282a:	f043 0202 	orr.w	r2, r3, #2
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002832:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002836:	f003 0302 	and.w	r3, r3, #2
 800283a:	2b00      	cmp	r3, #0
 800283c:	d00b      	beq.n	8002856 <HAL_UART_IRQHandler+0xf6>
 800283e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002842:	f003 0301 	and.w	r3, r3, #1
 8002846:	2b00      	cmp	r3, #0
 8002848:	d005      	beq.n	8002856 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284e:	f043 0204 	orr.w	r2, r3, #4
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002856:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800285a:	f003 0308 	and.w	r3, r3, #8
 800285e:	2b00      	cmp	r3, #0
 8002860:	d011      	beq.n	8002886 <HAL_UART_IRQHandler+0x126>
 8002862:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002866:	f003 0320 	and.w	r3, r3, #32
 800286a:	2b00      	cmp	r3, #0
 800286c:	d105      	bne.n	800287a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800286e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002872:	f003 0301 	and.w	r3, r3, #1
 8002876:	2b00      	cmp	r3, #0
 8002878:	d005      	beq.n	8002886 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800287e:	f043 0208 	orr.w	r2, r3, #8
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800288a:	2b00      	cmp	r3, #0
 800288c:	f000 81f2 	beq.w	8002c74 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002890:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002894:	f003 0320 	and.w	r3, r3, #32
 8002898:	2b00      	cmp	r3, #0
 800289a:	d008      	beq.n	80028ae <HAL_UART_IRQHandler+0x14e>
 800289c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80028a0:	f003 0320 	and.w	r3, r3, #32
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d002      	beq.n	80028ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80028a8:	6878      	ldr	r0, [r7, #4]
 80028aa:	f000 faee 	bl	8002e8a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	695b      	ldr	r3, [r3, #20]
 80028b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	bf14      	ite	ne
 80028bc:	2301      	movne	r3, #1
 80028be:	2300      	moveq	r3, #0
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ca:	f003 0308 	and.w	r3, r3, #8
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d103      	bne.n	80028da <HAL_UART_IRQHandler+0x17a>
 80028d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d04f      	beq.n	800297a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f000 f9f8 	bl	8002cd0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	695b      	ldr	r3, [r3, #20]
 80028e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d041      	beq.n	8002972 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	3314      	adds	r3, #20
 80028f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80028fc:	e853 3f00 	ldrex	r3, [r3]
 8002900:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002904:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002908:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800290c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	3314      	adds	r3, #20
 8002916:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800291a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800291e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002922:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002926:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800292a:	e841 2300 	strex	r3, r2, [r1]
 800292e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002932:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002936:	2b00      	cmp	r3, #0
 8002938:	d1d9      	bne.n	80028ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800293e:	2b00      	cmp	r3, #0
 8002940:	d013      	beq.n	800296a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002946:	4a7e      	ldr	r2, [pc, #504]	@ (8002b40 <HAL_UART_IRQHandler+0x3e0>)
 8002948:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800294e:	4618      	mov	r0, r3
 8002950:	f7fe fc3a 	bl	80011c8 <HAL_DMA_Abort_IT>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d016      	beq.n	8002988 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800295e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002960:	687a      	ldr	r2, [r7, #4]
 8002962:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002964:	4610      	mov	r0, r2
 8002966:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002968:	e00e      	b.n	8002988 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	f000 f99c 	bl	8002ca8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002970:	e00a      	b.n	8002988 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f000 f998 	bl	8002ca8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002978:	e006      	b.n	8002988 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f000 f994 	bl	8002ca8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2200      	movs	r2, #0
 8002984:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002986:	e175      	b.n	8002c74 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002988:	bf00      	nop
    return;
 800298a:	e173      	b.n	8002c74 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002990:	2b01      	cmp	r3, #1
 8002992:	f040 814f 	bne.w	8002c34 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002996:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800299a:	f003 0310 	and.w	r3, r3, #16
 800299e:	2b00      	cmp	r3, #0
 80029a0:	f000 8148 	beq.w	8002c34 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80029a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80029a8:	f003 0310 	and.w	r3, r3, #16
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	f000 8141 	beq.w	8002c34 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80029b2:	2300      	movs	r3, #0
 80029b4:	60bb      	str	r3, [r7, #8]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	60bb      	str	r3, [r7, #8]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	60bb      	str	r3, [r7, #8]
 80029c6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	695b      	ldr	r3, [r3, #20]
 80029ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	f000 80b6 	beq.w	8002b44 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80029e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	f000 8145 	beq.w	8002c78 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80029f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80029f6:	429a      	cmp	r2, r3
 80029f8:	f080 813e 	bcs.w	8002c78 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002a02:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a08:	699b      	ldr	r3, [r3, #24]
 8002a0a:	2b20      	cmp	r3, #32
 8002a0c:	f000 8088 	beq.w	8002b20 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	330c      	adds	r3, #12
 8002a16:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a1a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002a1e:	e853 3f00 	ldrex	r3, [r3]
 8002a22:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002a26:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002a2a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002a2e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	330c      	adds	r3, #12
 8002a38:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002a3c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002a40:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a44:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002a48:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002a4c:	e841 2300 	strex	r3, r2, [r1]
 8002a50:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002a54:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d1d9      	bne.n	8002a10 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	3314      	adds	r3, #20
 8002a62:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a64:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a66:	e853 3f00 	ldrex	r3, [r3]
 8002a6a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002a6c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002a6e:	f023 0301 	bic.w	r3, r3, #1
 8002a72:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	3314      	adds	r3, #20
 8002a7c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002a80:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002a84:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a86:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002a88:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002a8c:	e841 2300 	strex	r3, r2, [r1]
 8002a90:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002a92:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d1e1      	bne.n	8002a5c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	3314      	adds	r3, #20
 8002a9e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002aa0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002aa2:	e853 3f00 	ldrex	r3, [r3]
 8002aa6:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002aa8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002aaa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002aae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	3314      	adds	r3, #20
 8002ab8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002abc:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002abe:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ac0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002ac2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002ac4:	e841 2300 	strex	r3, r2, [r1]
 8002ac8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002aca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d1e3      	bne.n	8002a98 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2220      	movs	r2, #32
 8002ad4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2200      	movs	r2, #0
 8002adc:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	330c      	adds	r3, #12
 8002ae4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ae6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002ae8:	e853 3f00 	ldrex	r3, [r3]
 8002aec:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002aee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002af0:	f023 0310 	bic.w	r3, r3, #16
 8002af4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	330c      	adds	r3, #12
 8002afe:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002b02:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002b04:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b06:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002b08:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002b0a:	e841 2300 	strex	r3, r2, [r1]
 8002b0e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002b10:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d1e3      	bne.n	8002ade <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f7fe fb19 	bl	8001152 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2202      	movs	r2, #2
 8002b24:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002b2e:	b29b      	uxth	r3, r3
 8002b30:	1ad3      	subs	r3, r2, r3
 8002b32:	b29b      	uxth	r3, r3
 8002b34:	4619      	mov	r1, r3
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f000 f8bf 	bl	8002cba <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002b3c:	e09c      	b.n	8002c78 <HAL_UART_IRQHandler+0x518>
 8002b3e:	bf00      	nop
 8002b40:	08002d95 	.word	0x08002d95
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002b4c:	b29b      	uxth	r3, r3
 8002b4e:	1ad3      	subs	r3, r2, r3
 8002b50:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002b58:	b29b      	uxth	r3, r3
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	f000 808e 	beq.w	8002c7c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002b60:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	f000 8089 	beq.w	8002c7c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	330c      	adds	r3, #12
 8002b70:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b74:	e853 3f00 	ldrex	r3, [r3]
 8002b78:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002b7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b7c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002b80:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	330c      	adds	r3, #12
 8002b8a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002b8e:	647a      	str	r2, [r7, #68]	@ 0x44
 8002b90:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b92:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002b94:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b96:	e841 2300 	strex	r3, r2, [r1]
 8002b9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002b9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d1e3      	bne.n	8002b6a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	3314      	adds	r3, #20
 8002ba8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bac:	e853 3f00 	ldrex	r3, [r3]
 8002bb0:	623b      	str	r3, [r7, #32]
   return(result);
 8002bb2:	6a3b      	ldr	r3, [r7, #32]
 8002bb4:	f023 0301 	bic.w	r3, r3, #1
 8002bb8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	3314      	adds	r3, #20
 8002bc2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002bc6:	633a      	str	r2, [r7, #48]	@ 0x30
 8002bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002bcc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002bce:	e841 2300 	strex	r3, r2, [r1]
 8002bd2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002bd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d1e3      	bne.n	8002ba2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2220      	movs	r2, #32
 8002bde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2200      	movs	r2, #0
 8002be6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	330c      	adds	r3, #12
 8002bee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bf0:	693b      	ldr	r3, [r7, #16]
 8002bf2:	e853 3f00 	ldrex	r3, [r3]
 8002bf6:	60fb      	str	r3, [r7, #12]
   return(result);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	f023 0310 	bic.w	r3, r3, #16
 8002bfe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	330c      	adds	r3, #12
 8002c08:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002c0c:	61fa      	str	r2, [r7, #28]
 8002c0e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c10:	69b9      	ldr	r1, [r7, #24]
 8002c12:	69fa      	ldr	r2, [r7, #28]
 8002c14:	e841 2300 	strex	r3, r2, [r1]
 8002c18:	617b      	str	r3, [r7, #20]
   return(result);
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d1e3      	bne.n	8002be8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2202      	movs	r2, #2
 8002c24:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002c26:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	6878      	ldr	r0, [r7, #4]
 8002c2e:	f000 f844 	bl	8002cba <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002c32:	e023      	b.n	8002c7c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002c34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d009      	beq.n	8002c54 <HAL_UART_IRQHandler+0x4f4>
 8002c40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d003      	beq.n	8002c54 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f000 f8b5 	bl	8002dbc <UART_Transmit_IT>
    return;
 8002c52:	e014      	b.n	8002c7e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002c54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d00e      	beq.n	8002c7e <HAL_UART_IRQHandler+0x51e>
 8002c60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d008      	beq.n	8002c7e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002c6c:	6878      	ldr	r0, [r7, #4]
 8002c6e:	f000 f8f4 	bl	8002e5a <UART_EndTransmit_IT>
    return;
 8002c72:	e004      	b.n	8002c7e <HAL_UART_IRQHandler+0x51e>
    return;
 8002c74:	bf00      	nop
 8002c76:	e002      	b.n	8002c7e <HAL_UART_IRQHandler+0x51e>
      return;
 8002c78:	bf00      	nop
 8002c7a:	e000      	b.n	8002c7e <HAL_UART_IRQHandler+0x51e>
      return;
 8002c7c:	bf00      	nop
  }
}
 8002c7e:	37e8      	adds	r7, #232	@ 0xe8
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}

08002c84 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c84:	b480      	push	{r7}
 8002c86:	b083      	sub	sp, #12
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002c8c:	bf00      	nop
 8002c8e:	370c      	adds	r7, #12
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bc80      	pop	{r7}
 8002c94:	4770      	bx	lr

08002c96 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c96:	b480      	push	{r7}
 8002c98:	b083      	sub	sp, #12
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002c9e:	bf00      	nop
 8002ca0:	370c      	adds	r7, #12
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bc80      	pop	{r7}
 8002ca6:	4770      	bx	lr

08002ca8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	b083      	sub	sp, #12
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002cb0:	bf00      	nop
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bc80      	pop	{r7}
 8002cb8:	4770      	bx	lr

08002cba <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002cba:	b480      	push	{r7}
 8002cbc:	b083      	sub	sp, #12
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	6078      	str	r0, [r7, #4]
 8002cc2:	460b      	mov	r3, r1
 8002cc4:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002cc6:	bf00      	nop
 8002cc8:	370c      	adds	r7, #12
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bc80      	pop	{r7}
 8002cce:	4770      	bx	lr

08002cd0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b095      	sub	sp, #84	@ 0x54
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	330c      	adds	r3, #12
 8002cde:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ce0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ce2:	e853 3f00 	ldrex	r3, [r3]
 8002ce6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002ce8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002cee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	330c      	adds	r3, #12
 8002cf6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002cf8:	643a      	str	r2, [r7, #64]	@ 0x40
 8002cfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cfc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002cfe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002d00:	e841 2300 	strex	r3, r2, [r1]
 8002d04:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d1e5      	bne.n	8002cd8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	3314      	adds	r3, #20
 8002d12:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d14:	6a3b      	ldr	r3, [r7, #32]
 8002d16:	e853 3f00 	ldrex	r3, [r3]
 8002d1a:	61fb      	str	r3, [r7, #28]
   return(result);
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	f023 0301 	bic.w	r3, r3, #1
 8002d22:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	3314      	adds	r3, #20
 8002d2a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002d2c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002d2e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d30:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d32:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d34:	e841 2300 	strex	r3, r2, [r1]
 8002d38:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d1e5      	bne.n	8002d0c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d119      	bne.n	8002d7c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	330c      	adds	r3, #12
 8002d4e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	e853 3f00 	ldrex	r3, [r3]
 8002d56:	60bb      	str	r3, [r7, #8]
   return(result);
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	f023 0310 	bic.w	r3, r3, #16
 8002d5e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	330c      	adds	r3, #12
 8002d66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d68:	61ba      	str	r2, [r7, #24]
 8002d6a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d6c:	6979      	ldr	r1, [r7, #20]
 8002d6e:	69ba      	ldr	r2, [r7, #24]
 8002d70:	e841 2300 	strex	r3, r2, [r1]
 8002d74:	613b      	str	r3, [r7, #16]
   return(result);
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d1e5      	bne.n	8002d48 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2220      	movs	r2, #32
 8002d80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2200      	movs	r2, #0
 8002d88:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002d8a:	bf00      	nop
 8002d8c:	3754      	adds	r7, #84	@ 0x54
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	bc80      	pop	{r7}
 8002d92:	4770      	bx	lr

08002d94 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b084      	sub	sp, #16
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2200      	movs	r2, #0
 8002da6:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	2200      	movs	r2, #0
 8002dac:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002dae:	68f8      	ldr	r0, [r7, #12]
 8002db0:	f7ff ff7a 	bl	8002ca8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002db4:	bf00      	nop
 8002db6:	3710      	adds	r7, #16
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}

08002dbc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b085      	sub	sp, #20
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002dca:	b2db      	uxtb	r3, r3
 8002dcc:	2b21      	cmp	r3, #33	@ 0x21
 8002dce:	d13e      	bne.n	8002e4e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002dd8:	d114      	bne.n	8002e04 <UART_Transmit_IT+0x48>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	691b      	ldr	r3, [r3, #16]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d110      	bne.n	8002e04 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6a1b      	ldr	r3, [r3, #32]
 8002de6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	881b      	ldrh	r3, [r3, #0]
 8002dec:	461a      	mov	r2, r3
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002df6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6a1b      	ldr	r3, [r3, #32]
 8002dfc:	1c9a      	adds	r2, r3, #2
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	621a      	str	r2, [r3, #32]
 8002e02:	e008      	b.n	8002e16 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6a1b      	ldr	r3, [r3, #32]
 8002e08:	1c59      	adds	r1, r3, #1
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	6211      	str	r1, [r2, #32]
 8002e0e:	781a      	ldrb	r2, [r3, #0]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	3b01      	subs	r3, #1
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	687a      	ldr	r2, [r7, #4]
 8002e22:	4619      	mov	r1, r3
 8002e24:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d10f      	bne.n	8002e4a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	68da      	ldr	r2, [r3, #12]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002e38:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	68da      	ldr	r2, [r3, #12]
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002e48:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	e000      	b.n	8002e50 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002e4e:	2302      	movs	r3, #2
  }
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	3714      	adds	r7, #20
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bc80      	pop	{r7}
 8002e58:	4770      	bx	lr

08002e5a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002e5a:	b580      	push	{r7, lr}
 8002e5c:	b082      	sub	sp, #8
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	68da      	ldr	r2, [r3, #12]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002e70:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2220      	movs	r2, #32
 8002e76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f7ff ff02 	bl	8002c84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002e80:	2300      	movs	r3, #0
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3708      	adds	r7, #8
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}

08002e8a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002e8a:	b580      	push	{r7, lr}
 8002e8c:	b08c      	sub	sp, #48	@ 0x30
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	2b22      	cmp	r3, #34	@ 0x22
 8002e9c:	f040 80ae 	bne.w	8002ffc <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ea8:	d117      	bne.n	8002eda <UART_Receive_IT+0x50>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	691b      	ldr	r3, [r3, #16]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d113      	bne.n	8002eda <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eba:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	b29b      	uxth	r3, r3
 8002ec4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ec8:	b29a      	uxth	r2, r3
 8002eca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ecc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ed2:	1c9a      	adds	r2, r3, #2
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	629a      	str	r2, [r3, #40]	@ 0x28
 8002ed8:	e026      	b.n	8002f28 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ede:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002eec:	d007      	beq.n	8002efe <UART_Receive_IT+0x74>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d10a      	bne.n	8002f0c <UART_Receive_IT+0x82>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	691b      	ldr	r3, [r3, #16]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d106      	bne.n	8002f0c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	b2da      	uxtb	r2, r3
 8002f06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f08:	701a      	strb	r2, [r3, #0]
 8002f0a:	e008      	b.n	8002f1e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f18:	b2da      	uxtb	r2, r3
 8002f1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f1c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f22:	1c5a      	adds	r2, r3, #1
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002f2c:	b29b      	uxth	r3, r3
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	b29b      	uxth	r3, r3
 8002f32:	687a      	ldr	r2, [r7, #4]
 8002f34:	4619      	mov	r1, r3
 8002f36:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d15d      	bne.n	8002ff8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	68da      	ldr	r2, [r3, #12]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f022 0220 	bic.w	r2, r2, #32
 8002f4a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	68da      	ldr	r2, [r3, #12]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002f5a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	695a      	ldr	r2, [r3, #20]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f022 0201 	bic.w	r2, r2, #1
 8002f6a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2220      	movs	r2, #32
 8002f70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2200      	movs	r2, #0
 8002f78:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	d135      	bne.n	8002fee <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	330c      	adds	r3, #12
 8002f8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	e853 3f00 	ldrex	r3, [r3]
 8002f96:	613b      	str	r3, [r7, #16]
   return(result);
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	f023 0310 	bic.w	r3, r3, #16
 8002f9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	330c      	adds	r3, #12
 8002fa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fa8:	623a      	str	r2, [r7, #32]
 8002faa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fac:	69f9      	ldr	r1, [r7, #28]
 8002fae:	6a3a      	ldr	r2, [r7, #32]
 8002fb0:	e841 2300 	strex	r3, r2, [r1]
 8002fb4:	61bb      	str	r3, [r7, #24]
   return(result);
 8002fb6:	69bb      	ldr	r3, [r7, #24]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d1e5      	bne.n	8002f88 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 0310 	and.w	r3, r3, #16
 8002fc6:	2b10      	cmp	r3, #16
 8002fc8:	d10a      	bne.n	8002fe0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002fca:	2300      	movs	r3, #0
 8002fcc:	60fb      	str	r3, [r7, #12]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	60fb      	str	r3, [r7, #12]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	60fb      	str	r3, [r7, #12]
 8002fde:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002fe4:	4619      	mov	r1, r3
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f7ff fe67 	bl	8002cba <HAL_UARTEx_RxEventCallback>
 8002fec:	e002      	b.n	8002ff4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002fee:	6878      	ldr	r0, [r7, #4]
 8002ff0:	f7ff fe51 	bl	8002c96 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	e002      	b.n	8002ffe <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	e000      	b.n	8002ffe <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002ffc:	2302      	movs	r3, #2
  }
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3730      	adds	r7, #48	@ 0x30
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
	...

08003008 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b084      	sub	sp, #16
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	691b      	ldr	r3, [r3, #16]
 8003016:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	68da      	ldr	r2, [r3, #12]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	430a      	orrs	r2, r1
 8003024:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	689a      	ldr	r2, [r3, #8]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	691b      	ldr	r3, [r3, #16]
 800302e:	431a      	orrs	r2, r3
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	695b      	ldr	r3, [r3, #20]
 8003034:	4313      	orrs	r3, r2
 8003036:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	68db      	ldr	r3, [r3, #12]
 800303e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8003042:	f023 030c 	bic.w	r3, r3, #12
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	6812      	ldr	r2, [r2, #0]
 800304a:	68b9      	ldr	r1, [r7, #8]
 800304c:	430b      	orrs	r3, r1
 800304e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	695b      	ldr	r3, [r3, #20]
 8003056:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	699a      	ldr	r2, [r3, #24]
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	430a      	orrs	r2, r1
 8003064:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a2c      	ldr	r2, [pc, #176]	@ (800311c <UART_SetConfig+0x114>)
 800306c:	4293      	cmp	r3, r2
 800306e:	d103      	bne.n	8003078 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003070:	f7fe fecc 	bl	8001e0c <HAL_RCC_GetPCLK2Freq>
 8003074:	60f8      	str	r0, [r7, #12]
 8003076:	e002      	b.n	800307e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003078:	f7fe feb4 	bl	8001de4 <HAL_RCC_GetPCLK1Freq>
 800307c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800307e:	68fa      	ldr	r2, [r7, #12]
 8003080:	4613      	mov	r3, r2
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	4413      	add	r3, r2
 8003086:	009a      	lsls	r2, r3, #2
 8003088:	441a      	add	r2, r3
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	009b      	lsls	r3, r3, #2
 8003090:	fbb2 f3f3 	udiv	r3, r2, r3
 8003094:	4a22      	ldr	r2, [pc, #136]	@ (8003120 <UART_SetConfig+0x118>)
 8003096:	fba2 2303 	umull	r2, r3, r2, r3
 800309a:	095b      	lsrs	r3, r3, #5
 800309c:	0119      	lsls	r1, r3, #4
 800309e:	68fa      	ldr	r2, [r7, #12]
 80030a0:	4613      	mov	r3, r2
 80030a2:	009b      	lsls	r3, r3, #2
 80030a4:	4413      	add	r3, r2
 80030a6:	009a      	lsls	r2, r3, #2
 80030a8:	441a      	add	r2, r3
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	009b      	lsls	r3, r3, #2
 80030b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80030b4:	4b1a      	ldr	r3, [pc, #104]	@ (8003120 <UART_SetConfig+0x118>)
 80030b6:	fba3 0302 	umull	r0, r3, r3, r2
 80030ba:	095b      	lsrs	r3, r3, #5
 80030bc:	2064      	movs	r0, #100	@ 0x64
 80030be:	fb00 f303 	mul.w	r3, r0, r3
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	011b      	lsls	r3, r3, #4
 80030c6:	3332      	adds	r3, #50	@ 0x32
 80030c8:	4a15      	ldr	r2, [pc, #84]	@ (8003120 <UART_SetConfig+0x118>)
 80030ca:	fba2 2303 	umull	r2, r3, r2, r3
 80030ce:	095b      	lsrs	r3, r3, #5
 80030d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80030d4:	4419      	add	r1, r3
 80030d6:	68fa      	ldr	r2, [r7, #12]
 80030d8:	4613      	mov	r3, r2
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	4413      	add	r3, r2
 80030de:	009a      	lsls	r2, r3, #2
 80030e0:	441a      	add	r2, r3
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	009b      	lsls	r3, r3, #2
 80030e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80030ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003120 <UART_SetConfig+0x118>)
 80030ee:	fba3 0302 	umull	r0, r3, r3, r2
 80030f2:	095b      	lsrs	r3, r3, #5
 80030f4:	2064      	movs	r0, #100	@ 0x64
 80030f6:	fb00 f303 	mul.w	r3, r0, r3
 80030fa:	1ad3      	subs	r3, r2, r3
 80030fc:	011b      	lsls	r3, r3, #4
 80030fe:	3332      	adds	r3, #50	@ 0x32
 8003100:	4a07      	ldr	r2, [pc, #28]	@ (8003120 <UART_SetConfig+0x118>)
 8003102:	fba2 2303 	umull	r2, r3, r2, r3
 8003106:	095b      	lsrs	r3, r3, #5
 8003108:	f003 020f 	and.w	r2, r3, #15
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	440a      	add	r2, r1
 8003112:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003114:	bf00      	nop
 8003116:	3710      	adds	r7, #16
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}
 800311c:	40013800 	.word	0x40013800
 8003120:	51eb851f 	.word	0x51eb851f

08003124 <siprintf>:
 8003124:	b40e      	push	{r1, r2, r3}
 8003126:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800312a:	b500      	push	{lr}
 800312c:	b09c      	sub	sp, #112	@ 0x70
 800312e:	ab1d      	add	r3, sp, #116	@ 0x74
 8003130:	9002      	str	r0, [sp, #8]
 8003132:	9006      	str	r0, [sp, #24]
 8003134:	9107      	str	r1, [sp, #28]
 8003136:	9104      	str	r1, [sp, #16]
 8003138:	4808      	ldr	r0, [pc, #32]	@ (800315c <siprintf+0x38>)
 800313a:	4909      	ldr	r1, [pc, #36]	@ (8003160 <siprintf+0x3c>)
 800313c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003140:	9105      	str	r1, [sp, #20]
 8003142:	6800      	ldr	r0, [r0, #0]
 8003144:	a902      	add	r1, sp, #8
 8003146:	9301      	str	r3, [sp, #4]
 8003148:	f000 f992 	bl	8003470 <_svfiprintf_r>
 800314c:	2200      	movs	r2, #0
 800314e:	9b02      	ldr	r3, [sp, #8]
 8003150:	701a      	strb	r2, [r3, #0]
 8003152:	b01c      	add	sp, #112	@ 0x70
 8003154:	f85d eb04 	ldr.w	lr, [sp], #4
 8003158:	b003      	add	sp, #12
 800315a:	4770      	bx	lr
 800315c:	20000060 	.word	0x20000060
 8003160:	ffff0208 	.word	0xffff0208

08003164 <memset>:
 8003164:	4603      	mov	r3, r0
 8003166:	4402      	add	r2, r0
 8003168:	4293      	cmp	r3, r2
 800316a:	d100      	bne.n	800316e <memset+0xa>
 800316c:	4770      	bx	lr
 800316e:	f803 1b01 	strb.w	r1, [r3], #1
 8003172:	e7f9      	b.n	8003168 <memset+0x4>

08003174 <__errno>:
 8003174:	4b01      	ldr	r3, [pc, #4]	@ (800317c <__errno+0x8>)
 8003176:	6818      	ldr	r0, [r3, #0]
 8003178:	4770      	bx	lr
 800317a:	bf00      	nop
 800317c:	20000060 	.word	0x20000060

08003180 <__libc_init_array>:
 8003180:	b570      	push	{r4, r5, r6, lr}
 8003182:	2600      	movs	r6, #0
 8003184:	4d0c      	ldr	r5, [pc, #48]	@ (80031b8 <__libc_init_array+0x38>)
 8003186:	4c0d      	ldr	r4, [pc, #52]	@ (80031bc <__libc_init_array+0x3c>)
 8003188:	1b64      	subs	r4, r4, r5
 800318a:	10a4      	asrs	r4, r4, #2
 800318c:	42a6      	cmp	r6, r4
 800318e:	d109      	bne.n	80031a4 <__libc_init_array+0x24>
 8003190:	f000 fc78 	bl	8003a84 <_init>
 8003194:	2600      	movs	r6, #0
 8003196:	4d0a      	ldr	r5, [pc, #40]	@ (80031c0 <__libc_init_array+0x40>)
 8003198:	4c0a      	ldr	r4, [pc, #40]	@ (80031c4 <__libc_init_array+0x44>)
 800319a:	1b64      	subs	r4, r4, r5
 800319c:	10a4      	asrs	r4, r4, #2
 800319e:	42a6      	cmp	r6, r4
 80031a0:	d105      	bne.n	80031ae <__libc_init_array+0x2e>
 80031a2:	bd70      	pop	{r4, r5, r6, pc}
 80031a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80031a8:	4798      	blx	r3
 80031aa:	3601      	adds	r6, #1
 80031ac:	e7ee      	b.n	800318c <__libc_init_array+0xc>
 80031ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80031b2:	4798      	blx	r3
 80031b4:	3601      	adds	r6, #1
 80031b6:	e7f2      	b.n	800319e <__libc_init_array+0x1e>
 80031b8:	08003c04 	.word	0x08003c04
 80031bc:	08003c04 	.word	0x08003c04
 80031c0:	08003c04 	.word	0x08003c04
 80031c4:	08003c08 	.word	0x08003c08

080031c8 <__retarget_lock_acquire_recursive>:
 80031c8:	4770      	bx	lr

080031ca <__retarget_lock_release_recursive>:
 80031ca:	4770      	bx	lr

080031cc <_free_r>:
 80031cc:	b538      	push	{r3, r4, r5, lr}
 80031ce:	4605      	mov	r5, r0
 80031d0:	2900      	cmp	r1, #0
 80031d2:	d040      	beq.n	8003256 <_free_r+0x8a>
 80031d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80031d8:	1f0c      	subs	r4, r1, #4
 80031da:	2b00      	cmp	r3, #0
 80031dc:	bfb8      	it	lt
 80031de:	18e4      	addlt	r4, r4, r3
 80031e0:	f000 f8de 	bl	80033a0 <__malloc_lock>
 80031e4:	4a1c      	ldr	r2, [pc, #112]	@ (8003258 <_free_r+0x8c>)
 80031e6:	6813      	ldr	r3, [r2, #0]
 80031e8:	b933      	cbnz	r3, 80031f8 <_free_r+0x2c>
 80031ea:	6063      	str	r3, [r4, #4]
 80031ec:	6014      	str	r4, [r2, #0]
 80031ee:	4628      	mov	r0, r5
 80031f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80031f4:	f000 b8da 	b.w	80033ac <__malloc_unlock>
 80031f8:	42a3      	cmp	r3, r4
 80031fa:	d908      	bls.n	800320e <_free_r+0x42>
 80031fc:	6820      	ldr	r0, [r4, #0]
 80031fe:	1821      	adds	r1, r4, r0
 8003200:	428b      	cmp	r3, r1
 8003202:	bf01      	itttt	eq
 8003204:	6819      	ldreq	r1, [r3, #0]
 8003206:	685b      	ldreq	r3, [r3, #4]
 8003208:	1809      	addeq	r1, r1, r0
 800320a:	6021      	streq	r1, [r4, #0]
 800320c:	e7ed      	b.n	80031ea <_free_r+0x1e>
 800320e:	461a      	mov	r2, r3
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	b10b      	cbz	r3, 8003218 <_free_r+0x4c>
 8003214:	42a3      	cmp	r3, r4
 8003216:	d9fa      	bls.n	800320e <_free_r+0x42>
 8003218:	6811      	ldr	r1, [r2, #0]
 800321a:	1850      	adds	r0, r2, r1
 800321c:	42a0      	cmp	r0, r4
 800321e:	d10b      	bne.n	8003238 <_free_r+0x6c>
 8003220:	6820      	ldr	r0, [r4, #0]
 8003222:	4401      	add	r1, r0
 8003224:	1850      	adds	r0, r2, r1
 8003226:	4283      	cmp	r3, r0
 8003228:	6011      	str	r1, [r2, #0]
 800322a:	d1e0      	bne.n	80031ee <_free_r+0x22>
 800322c:	6818      	ldr	r0, [r3, #0]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	4408      	add	r0, r1
 8003232:	6010      	str	r0, [r2, #0]
 8003234:	6053      	str	r3, [r2, #4]
 8003236:	e7da      	b.n	80031ee <_free_r+0x22>
 8003238:	d902      	bls.n	8003240 <_free_r+0x74>
 800323a:	230c      	movs	r3, #12
 800323c:	602b      	str	r3, [r5, #0]
 800323e:	e7d6      	b.n	80031ee <_free_r+0x22>
 8003240:	6820      	ldr	r0, [r4, #0]
 8003242:	1821      	adds	r1, r4, r0
 8003244:	428b      	cmp	r3, r1
 8003246:	bf01      	itttt	eq
 8003248:	6819      	ldreq	r1, [r3, #0]
 800324a:	685b      	ldreq	r3, [r3, #4]
 800324c:	1809      	addeq	r1, r1, r0
 800324e:	6021      	streq	r1, [r4, #0]
 8003250:	6063      	str	r3, [r4, #4]
 8003252:	6054      	str	r4, [r2, #4]
 8003254:	e7cb      	b.n	80031ee <_free_r+0x22>
 8003256:	bd38      	pop	{r3, r4, r5, pc}
 8003258:	200003c4 	.word	0x200003c4

0800325c <sbrk_aligned>:
 800325c:	b570      	push	{r4, r5, r6, lr}
 800325e:	4e0f      	ldr	r6, [pc, #60]	@ (800329c <sbrk_aligned+0x40>)
 8003260:	460c      	mov	r4, r1
 8003262:	6831      	ldr	r1, [r6, #0]
 8003264:	4605      	mov	r5, r0
 8003266:	b911      	cbnz	r1, 800326e <sbrk_aligned+0x12>
 8003268:	f000 fbaa 	bl	80039c0 <_sbrk_r>
 800326c:	6030      	str	r0, [r6, #0]
 800326e:	4621      	mov	r1, r4
 8003270:	4628      	mov	r0, r5
 8003272:	f000 fba5 	bl	80039c0 <_sbrk_r>
 8003276:	1c43      	adds	r3, r0, #1
 8003278:	d103      	bne.n	8003282 <sbrk_aligned+0x26>
 800327a:	f04f 34ff 	mov.w	r4, #4294967295
 800327e:	4620      	mov	r0, r4
 8003280:	bd70      	pop	{r4, r5, r6, pc}
 8003282:	1cc4      	adds	r4, r0, #3
 8003284:	f024 0403 	bic.w	r4, r4, #3
 8003288:	42a0      	cmp	r0, r4
 800328a:	d0f8      	beq.n	800327e <sbrk_aligned+0x22>
 800328c:	1a21      	subs	r1, r4, r0
 800328e:	4628      	mov	r0, r5
 8003290:	f000 fb96 	bl	80039c0 <_sbrk_r>
 8003294:	3001      	adds	r0, #1
 8003296:	d1f2      	bne.n	800327e <sbrk_aligned+0x22>
 8003298:	e7ef      	b.n	800327a <sbrk_aligned+0x1e>
 800329a:	bf00      	nop
 800329c:	200003c0 	.word	0x200003c0

080032a0 <_malloc_r>:
 80032a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80032a4:	1ccd      	adds	r5, r1, #3
 80032a6:	f025 0503 	bic.w	r5, r5, #3
 80032aa:	3508      	adds	r5, #8
 80032ac:	2d0c      	cmp	r5, #12
 80032ae:	bf38      	it	cc
 80032b0:	250c      	movcc	r5, #12
 80032b2:	2d00      	cmp	r5, #0
 80032b4:	4606      	mov	r6, r0
 80032b6:	db01      	blt.n	80032bc <_malloc_r+0x1c>
 80032b8:	42a9      	cmp	r1, r5
 80032ba:	d904      	bls.n	80032c6 <_malloc_r+0x26>
 80032bc:	230c      	movs	r3, #12
 80032be:	6033      	str	r3, [r6, #0]
 80032c0:	2000      	movs	r0, #0
 80032c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80032c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800339c <_malloc_r+0xfc>
 80032ca:	f000 f869 	bl	80033a0 <__malloc_lock>
 80032ce:	f8d8 3000 	ldr.w	r3, [r8]
 80032d2:	461c      	mov	r4, r3
 80032d4:	bb44      	cbnz	r4, 8003328 <_malloc_r+0x88>
 80032d6:	4629      	mov	r1, r5
 80032d8:	4630      	mov	r0, r6
 80032da:	f7ff ffbf 	bl	800325c <sbrk_aligned>
 80032de:	1c43      	adds	r3, r0, #1
 80032e0:	4604      	mov	r4, r0
 80032e2:	d158      	bne.n	8003396 <_malloc_r+0xf6>
 80032e4:	f8d8 4000 	ldr.w	r4, [r8]
 80032e8:	4627      	mov	r7, r4
 80032ea:	2f00      	cmp	r7, #0
 80032ec:	d143      	bne.n	8003376 <_malloc_r+0xd6>
 80032ee:	2c00      	cmp	r4, #0
 80032f0:	d04b      	beq.n	800338a <_malloc_r+0xea>
 80032f2:	6823      	ldr	r3, [r4, #0]
 80032f4:	4639      	mov	r1, r7
 80032f6:	4630      	mov	r0, r6
 80032f8:	eb04 0903 	add.w	r9, r4, r3
 80032fc:	f000 fb60 	bl	80039c0 <_sbrk_r>
 8003300:	4581      	cmp	r9, r0
 8003302:	d142      	bne.n	800338a <_malloc_r+0xea>
 8003304:	6821      	ldr	r1, [r4, #0]
 8003306:	4630      	mov	r0, r6
 8003308:	1a6d      	subs	r5, r5, r1
 800330a:	4629      	mov	r1, r5
 800330c:	f7ff ffa6 	bl	800325c <sbrk_aligned>
 8003310:	3001      	adds	r0, #1
 8003312:	d03a      	beq.n	800338a <_malloc_r+0xea>
 8003314:	6823      	ldr	r3, [r4, #0]
 8003316:	442b      	add	r3, r5
 8003318:	6023      	str	r3, [r4, #0]
 800331a:	f8d8 3000 	ldr.w	r3, [r8]
 800331e:	685a      	ldr	r2, [r3, #4]
 8003320:	bb62      	cbnz	r2, 800337c <_malloc_r+0xdc>
 8003322:	f8c8 7000 	str.w	r7, [r8]
 8003326:	e00f      	b.n	8003348 <_malloc_r+0xa8>
 8003328:	6822      	ldr	r2, [r4, #0]
 800332a:	1b52      	subs	r2, r2, r5
 800332c:	d420      	bmi.n	8003370 <_malloc_r+0xd0>
 800332e:	2a0b      	cmp	r2, #11
 8003330:	d917      	bls.n	8003362 <_malloc_r+0xc2>
 8003332:	1961      	adds	r1, r4, r5
 8003334:	42a3      	cmp	r3, r4
 8003336:	6025      	str	r5, [r4, #0]
 8003338:	bf18      	it	ne
 800333a:	6059      	strne	r1, [r3, #4]
 800333c:	6863      	ldr	r3, [r4, #4]
 800333e:	bf08      	it	eq
 8003340:	f8c8 1000 	streq.w	r1, [r8]
 8003344:	5162      	str	r2, [r4, r5]
 8003346:	604b      	str	r3, [r1, #4]
 8003348:	4630      	mov	r0, r6
 800334a:	f000 f82f 	bl	80033ac <__malloc_unlock>
 800334e:	f104 000b 	add.w	r0, r4, #11
 8003352:	1d23      	adds	r3, r4, #4
 8003354:	f020 0007 	bic.w	r0, r0, #7
 8003358:	1ac2      	subs	r2, r0, r3
 800335a:	bf1c      	itt	ne
 800335c:	1a1b      	subne	r3, r3, r0
 800335e:	50a3      	strne	r3, [r4, r2]
 8003360:	e7af      	b.n	80032c2 <_malloc_r+0x22>
 8003362:	6862      	ldr	r2, [r4, #4]
 8003364:	42a3      	cmp	r3, r4
 8003366:	bf0c      	ite	eq
 8003368:	f8c8 2000 	streq.w	r2, [r8]
 800336c:	605a      	strne	r2, [r3, #4]
 800336e:	e7eb      	b.n	8003348 <_malloc_r+0xa8>
 8003370:	4623      	mov	r3, r4
 8003372:	6864      	ldr	r4, [r4, #4]
 8003374:	e7ae      	b.n	80032d4 <_malloc_r+0x34>
 8003376:	463c      	mov	r4, r7
 8003378:	687f      	ldr	r7, [r7, #4]
 800337a:	e7b6      	b.n	80032ea <_malloc_r+0x4a>
 800337c:	461a      	mov	r2, r3
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	42a3      	cmp	r3, r4
 8003382:	d1fb      	bne.n	800337c <_malloc_r+0xdc>
 8003384:	2300      	movs	r3, #0
 8003386:	6053      	str	r3, [r2, #4]
 8003388:	e7de      	b.n	8003348 <_malloc_r+0xa8>
 800338a:	230c      	movs	r3, #12
 800338c:	4630      	mov	r0, r6
 800338e:	6033      	str	r3, [r6, #0]
 8003390:	f000 f80c 	bl	80033ac <__malloc_unlock>
 8003394:	e794      	b.n	80032c0 <_malloc_r+0x20>
 8003396:	6005      	str	r5, [r0, #0]
 8003398:	e7d6      	b.n	8003348 <_malloc_r+0xa8>
 800339a:	bf00      	nop
 800339c:	200003c4 	.word	0x200003c4

080033a0 <__malloc_lock>:
 80033a0:	4801      	ldr	r0, [pc, #4]	@ (80033a8 <__malloc_lock+0x8>)
 80033a2:	f7ff bf11 	b.w	80031c8 <__retarget_lock_acquire_recursive>
 80033a6:	bf00      	nop
 80033a8:	200003bc 	.word	0x200003bc

080033ac <__malloc_unlock>:
 80033ac:	4801      	ldr	r0, [pc, #4]	@ (80033b4 <__malloc_unlock+0x8>)
 80033ae:	f7ff bf0c 	b.w	80031ca <__retarget_lock_release_recursive>
 80033b2:	bf00      	nop
 80033b4:	200003bc 	.word	0x200003bc

080033b8 <__ssputs_r>:
 80033b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80033bc:	461f      	mov	r7, r3
 80033be:	688e      	ldr	r6, [r1, #8]
 80033c0:	4682      	mov	sl, r0
 80033c2:	42be      	cmp	r6, r7
 80033c4:	460c      	mov	r4, r1
 80033c6:	4690      	mov	r8, r2
 80033c8:	680b      	ldr	r3, [r1, #0]
 80033ca:	d82d      	bhi.n	8003428 <__ssputs_r+0x70>
 80033cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80033d0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80033d4:	d026      	beq.n	8003424 <__ssputs_r+0x6c>
 80033d6:	6965      	ldr	r5, [r4, #20]
 80033d8:	6909      	ldr	r1, [r1, #16]
 80033da:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80033de:	eba3 0901 	sub.w	r9, r3, r1
 80033e2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80033e6:	1c7b      	adds	r3, r7, #1
 80033e8:	444b      	add	r3, r9
 80033ea:	106d      	asrs	r5, r5, #1
 80033ec:	429d      	cmp	r5, r3
 80033ee:	bf38      	it	cc
 80033f0:	461d      	movcc	r5, r3
 80033f2:	0553      	lsls	r3, r2, #21
 80033f4:	d527      	bpl.n	8003446 <__ssputs_r+0x8e>
 80033f6:	4629      	mov	r1, r5
 80033f8:	f7ff ff52 	bl	80032a0 <_malloc_r>
 80033fc:	4606      	mov	r6, r0
 80033fe:	b360      	cbz	r0, 800345a <__ssputs_r+0xa2>
 8003400:	464a      	mov	r2, r9
 8003402:	6921      	ldr	r1, [r4, #16]
 8003404:	f000 fafa 	bl	80039fc <memcpy>
 8003408:	89a3      	ldrh	r3, [r4, #12]
 800340a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800340e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003412:	81a3      	strh	r3, [r4, #12]
 8003414:	6126      	str	r6, [r4, #16]
 8003416:	444e      	add	r6, r9
 8003418:	6026      	str	r6, [r4, #0]
 800341a:	463e      	mov	r6, r7
 800341c:	6165      	str	r5, [r4, #20]
 800341e:	eba5 0509 	sub.w	r5, r5, r9
 8003422:	60a5      	str	r5, [r4, #8]
 8003424:	42be      	cmp	r6, r7
 8003426:	d900      	bls.n	800342a <__ssputs_r+0x72>
 8003428:	463e      	mov	r6, r7
 800342a:	4632      	mov	r2, r6
 800342c:	4641      	mov	r1, r8
 800342e:	6820      	ldr	r0, [r4, #0]
 8003430:	f000 faac 	bl	800398c <memmove>
 8003434:	2000      	movs	r0, #0
 8003436:	68a3      	ldr	r3, [r4, #8]
 8003438:	1b9b      	subs	r3, r3, r6
 800343a:	60a3      	str	r3, [r4, #8]
 800343c:	6823      	ldr	r3, [r4, #0]
 800343e:	4433      	add	r3, r6
 8003440:	6023      	str	r3, [r4, #0]
 8003442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003446:	462a      	mov	r2, r5
 8003448:	f000 fae6 	bl	8003a18 <_realloc_r>
 800344c:	4606      	mov	r6, r0
 800344e:	2800      	cmp	r0, #0
 8003450:	d1e0      	bne.n	8003414 <__ssputs_r+0x5c>
 8003452:	4650      	mov	r0, sl
 8003454:	6921      	ldr	r1, [r4, #16]
 8003456:	f7ff feb9 	bl	80031cc <_free_r>
 800345a:	230c      	movs	r3, #12
 800345c:	f8ca 3000 	str.w	r3, [sl]
 8003460:	89a3      	ldrh	r3, [r4, #12]
 8003462:	f04f 30ff 	mov.w	r0, #4294967295
 8003466:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800346a:	81a3      	strh	r3, [r4, #12]
 800346c:	e7e9      	b.n	8003442 <__ssputs_r+0x8a>
	...

08003470 <_svfiprintf_r>:
 8003470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003474:	4698      	mov	r8, r3
 8003476:	898b      	ldrh	r3, [r1, #12]
 8003478:	4607      	mov	r7, r0
 800347a:	061b      	lsls	r3, r3, #24
 800347c:	460d      	mov	r5, r1
 800347e:	4614      	mov	r4, r2
 8003480:	b09d      	sub	sp, #116	@ 0x74
 8003482:	d510      	bpl.n	80034a6 <_svfiprintf_r+0x36>
 8003484:	690b      	ldr	r3, [r1, #16]
 8003486:	b973      	cbnz	r3, 80034a6 <_svfiprintf_r+0x36>
 8003488:	2140      	movs	r1, #64	@ 0x40
 800348a:	f7ff ff09 	bl	80032a0 <_malloc_r>
 800348e:	6028      	str	r0, [r5, #0]
 8003490:	6128      	str	r0, [r5, #16]
 8003492:	b930      	cbnz	r0, 80034a2 <_svfiprintf_r+0x32>
 8003494:	230c      	movs	r3, #12
 8003496:	603b      	str	r3, [r7, #0]
 8003498:	f04f 30ff 	mov.w	r0, #4294967295
 800349c:	b01d      	add	sp, #116	@ 0x74
 800349e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034a2:	2340      	movs	r3, #64	@ 0x40
 80034a4:	616b      	str	r3, [r5, #20]
 80034a6:	2300      	movs	r3, #0
 80034a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80034aa:	2320      	movs	r3, #32
 80034ac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80034b0:	2330      	movs	r3, #48	@ 0x30
 80034b2:	f04f 0901 	mov.w	r9, #1
 80034b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80034ba:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003654 <_svfiprintf_r+0x1e4>
 80034be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80034c2:	4623      	mov	r3, r4
 80034c4:	469a      	mov	sl, r3
 80034c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80034ca:	b10a      	cbz	r2, 80034d0 <_svfiprintf_r+0x60>
 80034cc:	2a25      	cmp	r2, #37	@ 0x25
 80034ce:	d1f9      	bne.n	80034c4 <_svfiprintf_r+0x54>
 80034d0:	ebba 0b04 	subs.w	fp, sl, r4
 80034d4:	d00b      	beq.n	80034ee <_svfiprintf_r+0x7e>
 80034d6:	465b      	mov	r3, fp
 80034d8:	4622      	mov	r2, r4
 80034da:	4629      	mov	r1, r5
 80034dc:	4638      	mov	r0, r7
 80034de:	f7ff ff6b 	bl	80033b8 <__ssputs_r>
 80034e2:	3001      	adds	r0, #1
 80034e4:	f000 80a7 	beq.w	8003636 <_svfiprintf_r+0x1c6>
 80034e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80034ea:	445a      	add	r2, fp
 80034ec:	9209      	str	r2, [sp, #36]	@ 0x24
 80034ee:	f89a 3000 	ldrb.w	r3, [sl]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	f000 809f 	beq.w	8003636 <_svfiprintf_r+0x1c6>
 80034f8:	2300      	movs	r3, #0
 80034fa:	f04f 32ff 	mov.w	r2, #4294967295
 80034fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003502:	f10a 0a01 	add.w	sl, sl, #1
 8003506:	9304      	str	r3, [sp, #16]
 8003508:	9307      	str	r3, [sp, #28]
 800350a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800350e:	931a      	str	r3, [sp, #104]	@ 0x68
 8003510:	4654      	mov	r4, sl
 8003512:	2205      	movs	r2, #5
 8003514:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003518:	484e      	ldr	r0, [pc, #312]	@ (8003654 <_svfiprintf_r+0x1e4>)
 800351a:	f000 fa61 	bl	80039e0 <memchr>
 800351e:	9a04      	ldr	r2, [sp, #16]
 8003520:	b9d8      	cbnz	r0, 800355a <_svfiprintf_r+0xea>
 8003522:	06d0      	lsls	r0, r2, #27
 8003524:	bf44      	itt	mi
 8003526:	2320      	movmi	r3, #32
 8003528:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800352c:	0711      	lsls	r1, r2, #28
 800352e:	bf44      	itt	mi
 8003530:	232b      	movmi	r3, #43	@ 0x2b
 8003532:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003536:	f89a 3000 	ldrb.w	r3, [sl]
 800353a:	2b2a      	cmp	r3, #42	@ 0x2a
 800353c:	d015      	beq.n	800356a <_svfiprintf_r+0xfa>
 800353e:	4654      	mov	r4, sl
 8003540:	2000      	movs	r0, #0
 8003542:	f04f 0c0a 	mov.w	ip, #10
 8003546:	9a07      	ldr	r2, [sp, #28]
 8003548:	4621      	mov	r1, r4
 800354a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800354e:	3b30      	subs	r3, #48	@ 0x30
 8003550:	2b09      	cmp	r3, #9
 8003552:	d94b      	bls.n	80035ec <_svfiprintf_r+0x17c>
 8003554:	b1b0      	cbz	r0, 8003584 <_svfiprintf_r+0x114>
 8003556:	9207      	str	r2, [sp, #28]
 8003558:	e014      	b.n	8003584 <_svfiprintf_r+0x114>
 800355a:	eba0 0308 	sub.w	r3, r0, r8
 800355e:	fa09 f303 	lsl.w	r3, r9, r3
 8003562:	4313      	orrs	r3, r2
 8003564:	46a2      	mov	sl, r4
 8003566:	9304      	str	r3, [sp, #16]
 8003568:	e7d2      	b.n	8003510 <_svfiprintf_r+0xa0>
 800356a:	9b03      	ldr	r3, [sp, #12]
 800356c:	1d19      	adds	r1, r3, #4
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	9103      	str	r1, [sp, #12]
 8003572:	2b00      	cmp	r3, #0
 8003574:	bfbb      	ittet	lt
 8003576:	425b      	neglt	r3, r3
 8003578:	f042 0202 	orrlt.w	r2, r2, #2
 800357c:	9307      	strge	r3, [sp, #28]
 800357e:	9307      	strlt	r3, [sp, #28]
 8003580:	bfb8      	it	lt
 8003582:	9204      	strlt	r2, [sp, #16]
 8003584:	7823      	ldrb	r3, [r4, #0]
 8003586:	2b2e      	cmp	r3, #46	@ 0x2e
 8003588:	d10a      	bne.n	80035a0 <_svfiprintf_r+0x130>
 800358a:	7863      	ldrb	r3, [r4, #1]
 800358c:	2b2a      	cmp	r3, #42	@ 0x2a
 800358e:	d132      	bne.n	80035f6 <_svfiprintf_r+0x186>
 8003590:	9b03      	ldr	r3, [sp, #12]
 8003592:	3402      	adds	r4, #2
 8003594:	1d1a      	adds	r2, r3, #4
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	9203      	str	r2, [sp, #12]
 800359a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800359e:	9305      	str	r3, [sp, #20]
 80035a0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003658 <_svfiprintf_r+0x1e8>
 80035a4:	2203      	movs	r2, #3
 80035a6:	4650      	mov	r0, sl
 80035a8:	7821      	ldrb	r1, [r4, #0]
 80035aa:	f000 fa19 	bl	80039e0 <memchr>
 80035ae:	b138      	cbz	r0, 80035c0 <_svfiprintf_r+0x150>
 80035b0:	2240      	movs	r2, #64	@ 0x40
 80035b2:	9b04      	ldr	r3, [sp, #16]
 80035b4:	eba0 000a 	sub.w	r0, r0, sl
 80035b8:	4082      	lsls	r2, r0
 80035ba:	4313      	orrs	r3, r2
 80035bc:	3401      	adds	r4, #1
 80035be:	9304      	str	r3, [sp, #16]
 80035c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80035c4:	2206      	movs	r2, #6
 80035c6:	4825      	ldr	r0, [pc, #148]	@ (800365c <_svfiprintf_r+0x1ec>)
 80035c8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80035cc:	f000 fa08 	bl	80039e0 <memchr>
 80035d0:	2800      	cmp	r0, #0
 80035d2:	d036      	beq.n	8003642 <_svfiprintf_r+0x1d2>
 80035d4:	4b22      	ldr	r3, [pc, #136]	@ (8003660 <_svfiprintf_r+0x1f0>)
 80035d6:	bb1b      	cbnz	r3, 8003620 <_svfiprintf_r+0x1b0>
 80035d8:	9b03      	ldr	r3, [sp, #12]
 80035da:	3307      	adds	r3, #7
 80035dc:	f023 0307 	bic.w	r3, r3, #7
 80035e0:	3308      	adds	r3, #8
 80035e2:	9303      	str	r3, [sp, #12]
 80035e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80035e6:	4433      	add	r3, r6
 80035e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80035ea:	e76a      	b.n	80034c2 <_svfiprintf_r+0x52>
 80035ec:	460c      	mov	r4, r1
 80035ee:	2001      	movs	r0, #1
 80035f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80035f4:	e7a8      	b.n	8003548 <_svfiprintf_r+0xd8>
 80035f6:	2300      	movs	r3, #0
 80035f8:	f04f 0c0a 	mov.w	ip, #10
 80035fc:	4619      	mov	r1, r3
 80035fe:	3401      	adds	r4, #1
 8003600:	9305      	str	r3, [sp, #20]
 8003602:	4620      	mov	r0, r4
 8003604:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003608:	3a30      	subs	r2, #48	@ 0x30
 800360a:	2a09      	cmp	r2, #9
 800360c:	d903      	bls.n	8003616 <_svfiprintf_r+0x1a6>
 800360e:	2b00      	cmp	r3, #0
 8003610:	d0c6      	beq.n	80035a0 <_svfiprintf_r+0x130>
 8003612:	9105      	str	r1, [sp, #20]
 8003614:	e7c4      	b.n	80035a0 <_svfiprintf_r+0x130>
 8003616:	4604      	mov	r4, r0
 8003618:	2301      	movs	r3, #1
 800361a:	fb0c 2101 	mla	r1, ip, r1, r2
 800361e:	e7f0      	b.n	8003602 <_svfiprintf_r+0x192>
 8003620:	ab03      	add	r3, sp, #12
 8003622:	9300      	str	r3, [sp, #0]
 8003624:	462a      	mov	r2, r5
 8003626:	4638      	mov	r0, r7
 8003628:	4b0e      	ldr	r3, [pc, #56]	@ (8003664 <_svfiprintf_r+0x1f4>)
 800362a:	a904      	add	r1, sp, #16
 800362c:	f3af 8000 	nop.w
 8003630:	1c42      	adds	r2, r0, #1
 8003632:	4606      	mov	r6, r0
 8003634:	d1d6      	bne.n	80035e4 <_svfiprintf_r+0x174>
 8003636:	89ab      	ldrh	r3, [r5, #12]
 8003638:	065b      	lsls	r3, r3, #25
 800363a:	f53f af2d 	bmi.w	8003498 <_svfiprintf_r+0x28>
 800363e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003640:	e72c      	b.n	800349c <_svfiprintf_r+0x2c>
 8003642:	ab03      	add	r3, sp, #12
 8003644:	9300      	str	r3, [sp, #0]
 8003646:	462a      	mov	r2, r5
 8003648:	4638      	mov	r0, r7
 800364a:	4b06      	ldr	r3, [pc, #24]	@ (8003664 <_svfiprintf_r+0x1f4>)
 800364c:	a904      	add	r1, sp, #16
 800364e:	f000 f87d 	bl	800374c <_printf_i>
 8003652:	e7ed      	b.n	8003630 <_svfiprintf_r+0x1c0>
 8003654:	08003bc6 	.word	0x08003bc6
 8003658:	08003bcc 	.word	0x08003bcc
 800365c:	08003bd0 	.word	0x08003bd0
 8003660:	00000000 	.word	0x00000000
 8003664:	080033b9 	.word	0x080033b9

08003668 <_printf_common>:
 8003668:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800366c:	4616      	mov	r6, r2
 800366e:	4698      	mov	r8, r3
 8003670:	688a      	ldr	r2, [r1, #8]
 8003672:	690b      	ldr	r3, [r1, #16]
 8003674:	4607      	mov	r7, r0
 8003676:	4293      	cmp	r3, r2
 8003678:	bfb8      	it	lt
 800367a:	4613      	movlt	r3, r2
 800367c:	6033      	str	r3, [r6, #0]
 800367e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003682:	460c      	mov	r4, r1
 8003684:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003688:	b10a      	cbz	r2, 800368e <_printf_common+0x26>
 800368a:	3301      	adds	r3, #1
 800368c:	6033      	str	r3, [r6, #0]
 800368e:	6823      	ldr	r3, [r4, #0]
 8003690:	0699      	lsls	r1, r3, #26
 8003692:	bf42      	ittt	mi
 8003694:	6833      	ldrmi	r3, [r6, #0]
 8003696:	3302      	addmi	r3, #2
 8003698:	6033      	strmi	r3, [r6, #0]
 800369a:	6825      	ldr	r5, [r4, #0]
 800369c:	f015 0506 	ands.w	r5, r5, #6
 80036a0:	d106      	bne.n	80036b0 <_printf_common+0x48>
 80036a2:	f104 0a19 	add.w	sl, r4, #25
 80036a6:	68e3      	ldr	r3, [r4, #12]
 80036a8:	6832      	ldr	r2, [r6, #0]
 80036aa:	1a9b      	subs	r3, r3, r2
 80036ac:	42ab      	cmp	r3, r5
 80036ae:	dc2b      	bgt.n	8003708 <_printf_common+0xa0>
 80036b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80036b4:	6822      	ldr	r2, [r4, #0]
 80036b6:	3b00      	subs	r3, #0
 80036b8:	bf18      	it	ne
 80036ba:	2301      	movne	r3, #1
 80036bc:	0692      	lsls	r2, r2, #26
 80036be:	d430      	bmi.n	8003722 <_printf_common+0xba>
 80036c0:	4641      	mov	r1, r8
 80036c2:	4638      	mov	r0, r7
 80036c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80036c8:	47c8      	blx	r9
 80036ca:	3001      	adds	r0, #1
 80036cc:	d023      	beq.n	8003716 <_printf_common+0xae>
 80036ce:	6823      	ldr	r3, [r4, #0]
 80036d0:	6922      	ldr	r2, [r4, #16]
 80036d2:	f003 0306 	and.w	r3, r3, #6
 80036d6:	2b04      	cmp	r3, #4
 80036d8:	bf14      	ite	ne
 80036da:	2500      	movne	r5, #0
 80036dc:	6833      	ldreq	r3, [r6, #0]
 80036de:	f04f 0600 	mov.w	r6, #0
 80036e2:	bf08      	it	eq
 80036e4:	68e5      	ldreq	r5, [r4, #12]
 80036e6:	f104 041a 	add.w	r4, r4, #26
 80036ea:	bf08      	it	eq
 80036ec:	1aed      	subeq	r5, r5, r3
 80036ee:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80036f2:	bf08      	it	eq
 80036f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80036f8:	4293      	cmp	r3, r2
 80036fa:	bfc4      	itt	gt
 80036fc:	1a9b      	subgt	r3, r3, r2
 80036fe:	18ed      	addgt	r5, r5, r3
 8003700:	42b5      	cmp	r5, r6
 8003702:	d11a      	bne.n	800373a <_printf_common+0xd2>
 8003704:	2000      	movs	r0, #0
 8003706:	e008      	b.n	800371a <_printf_common+0xb2>
 8003708:	2301      	movs	r3, #1
 800370a:	4652      	mov	r2, sl
 800370c:	4641      	mov	r1, r8
 800370e:	4638      	mov	r0, r7
 8003710:	47c8      	blx	r9
 8003712:	3001      	adds	r0, #1
 8003714:	d103      	bne.n	800371e <_printf_common+0xb6>
 8003716:	f04f 30ff 	mov.w	r0, #4294967295
 800371a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800371e:	3501      	adds	r5, #1
 8003720:	e7c1      	b.n	80036a6 <_printf_common+0x3e>
 8003722:	2030      	movs	r0, #48	@ 0x30
 8003724:	18e1      	adds	r1, r4, r3
 8003726:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800372a:	1c5a      	adds	r2, r3, #1
 800372c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003730:	4422      	add	r2, r4
 8003732:	3302      	adds	r3, #2
 8003734:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003738:	e7c2      	b.n	80036c0 <_printf_common+0x58>
 800373a:	2301      	movs	r3, #1
 800373c:	4622      	mov	r2, r4
 800373e:	4641      	mov	r1, r8
 8003740:	4638      	mov	r0, r7
 8003742:	47c8      	blx	r9
 8003744:	3001      	adds	r0, #1
 8003746:	d0e6      	beq.n	8003716 <_printf_common+0xae>
 8003748:	3601      	adds	r6, #1
 800374a:	e7d9      	b.n	8003700 <_printf_common+0x98>

0800374c <_printf_i>:
 800374c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003750:	7e0f      	ldrb	r7, [r1, #24]
 8003752:	4691      	mov	r9, r2
 8003754:	2f78      	cmp	r7, #120	@ 0x78
 8003756:	4680      	mov	r8, r0
 8003758:	460c      	mov	r4, r1
 800375a:	469a      	mov	sl, r3
 800375c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800375e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003762:	d807      	bhi.n	8003774 <_printf_i+0x28>
 8003764:	2f62      	cmp	r7, #98	@ 0x62
 8003766:	d80a      	bhi.n	800377e <_printf_i+0x32>
 8003768:	2f00      	cmp	r7, #0
 800376a:	f000 80d3 	beq.w	8003914 <_printf_i+0x1c8>
 800376e:	2f58      	cmp	r7, #88	@ 0x58
 8003770:	f000 80ba 	beq.w	80038e8 <_printf_i+0x19c>
 8003774:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003778:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800377c:	e03a      	b.n	80037f4 <_printf_i+0xa8>
 800377e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003782:	2b15      	cmp	r3, #21
 8003784:	d8f6      	bhi.n	8003774 <_printf_i+0x28>
 8003786:	a101      	add	r1, pc, #4	@ (adr r1, 800378c <_printf_i+0x40>)
 8003788:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800378c:	080037e5 	.word	0x080037e5
 8003790:	080037f9 	.word	0x080037f9
 8003794:	08003775 	.word	0x08003775
 8003798:	08003775 	.word	0x08003775
 800379c:	08003775 	.word	0x08003775
 80037a0:	08003775 	.word	0x08003775
 80037a4:	080037f9 	.word	0x080037f9
 80037a8:	08003775 	.word	0x08003775
 80037ac:	08003775 	.word	0x08003775
 80037b0:	08003775 	.word	0x08003775
 80037b4:	08003775 	.word	0x08003775
 80037b8:	080038fb 	.word	0x080038fb
 80037bc:	08003823 	.word	0x08003823
 80037c0:	080038b5 	.word	0x080038b5
 80037c4:	08003775 	.word	0x08003775
 80037c8:	08003775 	.word	0x08003775
 80037cc:	0800391d 	.word	0x0800391d
 80037d0:	08003775 	.word	0x08003775
 80037d4:	08003823 	.word	0x08003823
 80037d8:	08003775 	.word	0x08003775
 80037dc:	08003775 	.word	0x08003775
 80037e0:	080038bd 	.word	0x080038bd
 80037e4:	6833      	ldr	r3, [r6, #0]
 80037e6:	1d1a      	adds	r2, r3, #4
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	6032      	str	r2, [r6, #0]
 80037ec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80037f0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80037f4:	2301      	movs	r3, #1
 80037f6:	e09e      	b.n	8003936 <_printf_i+0x1ea>
 80037f8:	6833      	ldr	r3, [r6, #0]
 80037fa:	6820      	ldr	r0, [r4, #0]
 80037fc:	1d19      	adds	r1, r3, #4
 80037fe:	6031      	str	r1, [r6, #0]
 8003800:	0606      	lsls	r6, r0, #24
 8003802:	d501      	bpl.n	8003808 <_printf_i+0xbc>
 8003804:	681d      	ldr	r5, [r3, #0]
 8003806:	e003      	b.n	8003810 <_printf_i+0xc4>
 8003808:	0645      	lsls	r5, r0, #25
 800380a:	d5fb      	bpl.n	8003804 <_printf_i+0xb8>
 800380c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003810:	2d00      	cmp	r5, #0
 8003812:	da03      	bge.n	800381c <_printf_i+0xd0>
 8003814:	232d      	movs	r3, #45	@ 0x2d
 8003816:	426d      	negs	r5, r5
 8003818:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800381c:	230a      	movs	r3, #10
 800381e:	4859      	ldr	r0, [pc, #356]	@ (8003984 <_printf_i+0x238>)
 8003820:	e011      	b.n	8003846 <_printf_i+0xfa>
 8003822:	6821      	ldr	r1, [r4, #0]
 8003824:	6833      	ldr	r3, [r6, #0]
 8003826:	0608      	lsls	r0, r1, #24
 8003828:	f853 5b04 	ldr.w	r5, [r3], #4
 800382c:	d402      	bmi.n	8003834 <_printf_i+0xe8>
 800382e:	0649      	lsls	r1, r1, #25
 8003830:	bf48      	it	mi
 8003832:	b2ad      	uxthmi	r5, r5
 8003834:	2f6f      	cmp	r7, #111	@ 0x6f
 8003836:	6033      	str	r3, [r6, #0]
 8003838:	bf14      	ite	ne
 800383a:	230a      	movne	r3, #10
 800383c:	2308      	moveq	r3, #8
 800383e:	4851      	ldr	r0, [pc, #324]	@ (8003984 <_printf_i+0x238>)
 8003840:	2100      	movs	r1, #0
 8003842:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003846:	6866      	ldr	r6, [r4, #4]
 8003848:	2e00      	cmp	r6, #0
 800384a:	bfa8      	it	ge
 800384c:	6821      	ldrge	r1, [r4, #0]
 800384e:	60a6      	str	r6, [r4, #8]
 8003850:	bfa4      	itt	ge
 8003852:	f021 0104 	bicge.w	r1, r1, #4
 8003856:	6021      	strge	r1, [r4, #0]
 8003858:	b90d      	cbnz	r5, 800385e <_printf_i+0x112>
 800385a:	2e00      	cmp	r6, #0
 800385c:	d04b      	beq.n	80038f6 <_printf_i+0x1aa>
 800385e:	4616      	mov	r6, r2
 8003860:	fbb5 f1f3 	udiv	r1, r5, r3
 8003864:	fb03 5711 	mls	r7, r3, r1, r5
 8003868:	5dc7      	ldrb	r7, [r0, r7]
 800386a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800386e:	462f      	mov	r7, r5
 8003870:	42bb      	cmp	r3, r7
 8003872:	460d      	mov	r5, r1
 8003874:	d9f4      	bls.n	8003860 <_printf_i+0x114>
 8003876:	2b08      	cmp	r3, #8
 8003878:	d10b      	bne.n	8003892 <_printf_i+0x146>
 800387a:	6823      	ldr	r3, [r4, #0]
 800387c:	07df      	lsls	r7, r3, #31
 800387e:	d508      	bpl.n	8003892 <_printf_i+0x146>
 8003880:	6923      	ldr	r3, [r4, #16]
 8003882:	6861      	ldr	r1, [r4, #4]
 8003884:	4299      	cmp	r1, r3
 8003886:	bfde      	ittt	le
 8003888:	2330      	movle	r3, #48	@ 0x30
 800388a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800388e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003892:	1b92      	subs	r2, r2, r6
 8003894:	6122      	str	r2, [r4, #16]
 8003896:	464b      	mov	r3, r9
 8003898:	4621      	mov	r1, r4
 800389a:	4640      	mov	r0, r8
 800389c:	f8cd a000 	str.w	sl, [sp]
 80038a0:	aa03      	add	r2, sp, #12
 80038a2:	f7ff fee1 	bl	8003668 <_printf_common>
 80038a6:	3001      	adds	r0, #1
 80038a8:	d14a      	bne.n	8003940 <_printf_i+0x1f4>
 80038aa:	f04f 30ff 	mov.w	r0, #4294967295
 80038ae:	b004      	add	sp, #16
 80038b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80038b4:	6823      	ldr	r3, [r4, #0]
 80038b6:	f043 0320 	orr.w	r3, r3, #32
 80038ba:	6023      	str	r3, [r4, #0]
 80038bc:	2778      	movs	r7, #120	@ 0x78
 80038be:	4832      	ldr	r0, [pc, #200]	@ (8003988 <_printf_i+0x23c>)
 80038c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80038c4:	6823      	ldr	r3, [r4, #0]
 80038c6:	6831      	ldr	r1, [r6, #0]
 80038c8:	061f      	lsls	r7, r3, #24
 80038ca:	f851 5b04 	ldr.w	r5, [r1], #4
 80038ce:	d402      	bmi.n	80038d6 <_printf_i+0x18a>
 80038d0:	065f      	lsls	r7, r3, #25
 80038d2:	bf48      	it	mi
 80038d4:	b2ad      	uxthmi	r5, r5
 80038d6:	6031      	str	r1, [r6, #0]
 80038d8:	07d9      	lsls	r1, r3, #31
 80038da:	bf44      	itt	mi
 80038dc:	f043 0320 	orrmi.w	r3, r3, #32
 80038e0:	6023      	strmi	r3, [r4, #0]
 80038e2:	b11d      	cbz	r5, 80038ec <_printf_i+0x1a0>
 80038e4:	2310      	movs	r3, #16
 80038e6:	e7ab      	b.n	8003840 <_printf_i+0xf4>
 80038e8:	4826      	ldr	r0, [pc, #152]	@ (8003984 <_printf_i+0x238>)
 80038ea:	e7e9      	b.n	80038c0 <_printf_i+0x174>
 80038ec:	6823      	ldr	r3, [r4, #0]
 80038ee:	f023 0320 	bic.w	r3, r3, #32
 80038f2:	6023      	str	r3, [r4, #0]
 80038f4:	e7f6      	b.n	80038e4 <_printf_i+0x198>
 80038f6:	4616      	mov	r6, r2
 80038f8:	e7bd      	b.n	8003876 <_printf_i+0x12a>
 80038fa:	6833      	ldr	r3, [r6, #0]
 80038fc:	6825      	ldr	r5, [r4, #0]
 80038fe:	1d18      	adds	r0, r3, #4
 8003900:	6961      	ldr	r1, [r4, #20]
 8003902:	6030      	str	r0, [r6, #0]
 8003904:	062e      	lsls	r6, r5, #24
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	d501      	bpl.n	800390e <_printf_i+0x1c2>
 800390a:	6019      	str	r1, [r3, #0]
 800390c:	e002      	b.n	8003914 <_printf_i+0x1c8>
 800390e:	0668      	lsls	r0, r5, #25
 8003910:	d5fb      	bpl.n	800390a <_printf_i+0x1be>
 8003912:	8019      	strh	r1, [r3, #0]
 8003914:	2300      	movs	r3, #0
 8003916:	4616      	mov	r6, r2
 8003918:	6123      	str	r3, [r4, #16]
 800391a:	e7bc      	b.n	8003896 <_printf_i+0x14a>
 800391c:	6833      	ldr	r3, [r6, #0]
 800391e:	2100      	movs	r1, #0
 8003920:	1d1a      	adds	r2, r3, #4
 8003922:	6032      	str	r2, [r6, #0]
 8003924:	681e      	ldr	r6, [r3, #0]
 8003926:	6862      	ldr	r2, [r4, #4]
 8003928:	4630      	mov	r0, r6
 800392a:	f000 f859 	bl	80039e0 <memchr>
 800392e:	b108      	cbz	r0, 8003934 <_printf_i+0x1e8>
 8003930:	1b80      	subs	r0, r0, r6
 8003932:	6060      	str	r0, [r4, #4]
 8003934:	6863      	ldr	r3, [r4, #4]
 8003936:	6123      	str	r3, [r4, #16]
 8003938:	2300      	movs	r3, #0
 800393a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800393e:	e7aa      	b.n	8003896 <_printf_i+0x14a>
 8003940:	4632      	mov	r2, r6
 8003942:	4649      	mov	r1, r9
 8003944:	4640      	mov	r0, r8
 8003946:	6923      	ldr	r3, [r4, #16]
 8003948:	47d0      	blx	sl
 800394a:	3001      	adds	r0, #1
 800394c:	d0ad      	beq.n	80038aa <_printf_i+0x15e>
 800394e:	6823      	ldr	r3, [r4, #0]
 8003950:	079b      	lsls	r3, r3, #30
 8003952:	d413      	bmi.n	800397c <_printf_i+0x230>
 8003954:	68e0      	ldr	r0, [r4, #12]
 8003956:	9b03      	ldr	r3, [sp, #12]
 8003958:	4298      	cmp	r0, r3
 800395a:	bfb8      	it	lt
 800395c:	4618      	movlt	r0, r3
 800395e:	e7a6      	b.n	80038ae <_printf_i+0x162>
 8003960:	2301      	movs	r3, #1
 8003962:	4632      	mov	r2, r6
 8003964:	4649      	mov	r1, r9
 8003966:	4640      	mov	r0, r8
 8003968:	47d0      	blx	sl
 800396a:	3001      	adds	r0, #1
 800396c:	d09d      	beq.n	80038aa <_printf_i+0x15e>
 800396e:	3501      	adds	r5, #1
 8003970:	68e3      	ldr	r3, [r4, #12]
 8003972:	9903      	ldr	r1, [sp, #12]
 8003974:	1a5b      	subs	r3, r3, r1
 8003976:	42ab      	cmp	r3, r5
 8003978:	dcf2      	bgt.n	8003960 <_printf_i+0x214>
 800397a:	e7eb      	b.n	8003954 <_printf_i+0x208>
 800397c:	2500      	movs	r5, #0
 800397e:	f104 0619 	add.w	r6, r4, #25
 8003982:	e7f5      	b.n	8003970 <_printf_i+0x224>
 8003984:	08003bd7 	.word	0x08003bd7
 8003988:	08003be8 	.word	0x08003be8

0800398c <memmove>:
 800398c:	4288      	cmp	r0, r1
 800398e:	b510      	push	{r4, lr}
 8003990:	eb01 0402 	add.w	r4, r1, r2
 8003994:	d902      	bls.n	800399c <memmove+0x10>
 8003996:	4284      	cmp	r4, r0
 8003998:	4623      	mov	r3, r4
 800399a:	d807      	bhi.n	80039ac <memmove+0x20>
 800399c:	1e43      	subs	r3, r0, #1
 800399e:	42a1      	cmp	r1, r4
 80039a0:	d008      	beq.n	80039b4 <memmove+0x28>
 80039a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80039a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80039aa:	e7f8      	b.n	800399e <memmove+0x12>
 80039ac:	4601      	mov	r1, r0
 80039ae:	4402      	add	r2, r0
 80039b0:	428a      	cmp	r2, r1
 80039b2:	d100      	bne.n	80039b6 <memmove+0x2a>
 80039b4:	bd10      	pop	{r4, pc}
 80039b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80039ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80039be:	e7f7      	b.n	80039b0 <memmove+0x24>

080039c0 <_sbrk_r>:
 80039c0:	b538      	push	{r3, r4, r5, lr}
 80039c2:	2300      	movs	r3, #0
 80039c4:	4d05      	ldr	r5, [pc, #20]	@ (80039dc <_sbrk_r+0x1c>)
 80039c6:	4604      	mov	r4, r0
 80039c8:	4608      	mov	r0, r1
 80039ca:	602b      	str	r3, [r5, #0]
 80039cc:	f7fd f9f0 	bl	8000db0 <_sbrk>
 80039d0:	1c43      	adds	r3, r0, #1
 80039d2:	d102      	bne.n	80039da <_sbrk_r+0x1a>
 80039d4:	682b      	ldr	r3, [r5, #0]
 80039d6:	b103      	cbz	r3, 80039da <_sbrk_r+0x1a>
 80039d8:	6023      	str	r3, [r4, #0]
 80039da:	bd38      	pop	{r3, r4, r5, pc}
 80039dc:	200003b8 	.word	0x200003b8

080039e0 <memchr>:
 80039e0:	4603      	mov	r3, r0
 80039e2:	b510      	push	{r4, lr}
 80039e4:	b2c9      	uxtb	r1, r1
 80039e6:	4402      	add	r2, r0
 80039e8:	4293      	cmp	r3, r2
 80039ea:	4618      	mov	r0, r3
 80039ec:	d101      	bne.n	80039f2 <memchr+0x12>
 80039ee:	2000      	movs	r0, #0
 80039f0:	e003      	b.n	80039fa <memchr+0x1a>
 80039f2:	7804      	ldrb	r4, [r0, #0]
 80039f4:	3301      	adds	r3, #1
 80039f6:	428c      	cmp	r4, r1
 80039f8:	d1f6      	bne.n	80039e8 <memchr+0x8>
 80039fa:	bd10      	pop	{r4, pc}

080039fc <memcpy>:
 80039fc:	440a      	add	r2, r1
 80039fe:	4291      	cmp	r1, r2
 8003a00:	f100 33ff 	add.w	r3, r0, #4294967295
 8003a04:	d100      	bne.n	8003a08 <memcpy+0xc>
 8003a06:	4770      	bx	lr
 8003a08:	b510      	push	{r4, lr}
 8003a0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003a0e:	4291      	cmp	r1, r2
 8003a10:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003a14:	d1f9      	bne.n	8003a0a <memcpy+0xe>
 8003a16:	bd10      	pop	{r4, pc}

08003a18 <_realloc_r>:
 8003a18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a1c:	4680      	mov	r8, r0
 8003a1e:	4615      	mov	r5, r2
 8003a20:	460c      	mov	r4, r1
 8003a22:	b921      	cbnz	r1, 8003a2e <_realloc_r+0x16>
 8003a24:	4611      	mov	r1, r2
 8003a26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003a2a:	f7ff bc39 	b.w	80032a0 <_malloc_r>
 8003a2e:	b92a      	cbnz	r2, 8003a3c <_realloc_r+0x24>
 8003a30:	f7ff fbcc 	bl	80031cc <_free_r>
 8003a34:	2400      	movs	r4, #0
 8003a36:	4620      	mov	r0, r4
 8003a38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003a3c:	f000 f81a 	bl	8003a74 <_malloc_usable_size_r>
 8003a40:	4285      	cmp	r5, r0
 8003a42:	4606      	mov	r6, r0
 8003a44:	d802      	bhi.n	8003a4c <_realloc_r+0x34>
 8003a46:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003a4a:	d8f4      	bhi.n	8003a36 <_realloc_r+0x1e>
 8003a4c:	4629      	mov	r1, r5
 8003a4e:	4640      	mov	r0, r8
 8003a50:	f7ff fc26 	bl	80032a0 <_malloc_r>
 8003a54:	4607      	mov	r7, r0
 8003a56:	2800      	cmp	r0, #0
 8003a58:	d0ec      	beq.n	8003a34 <_realloc_r+0x1c>
 8003a5a:	42b5      	cmp	r5, r6
 8003a5c:	462a      	mov	r2, r5
 8003a5e:	4621      	mov	r1, r4
 8003a60:	bf28      	it	cs
 8003a62:	4632      	movcs	r2, r6
 8003a64:	f7ff ffca 	bl	80039fc <memcpy>
 8003a68:	4621      	mov	r1, r4
 8003a6a:	4640      	mov	r0, r8
 8003a6c:	f7ff fbae 	bl	80031cc <_free_r>
 8003a70:	463c      	mov	r4, r7
 8003a72:	e7e0      	b.n	8003a36 <_realloc_r+0x1e>

08003a74 <_malloc_usable_size_r>:
 8003a74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a78:	1f18      	subs	r0, r3, #4
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	bfbc      	itt	lt
 8003a7e:	580b      	ldrlt	r3, [r1, r0]
 8003a80:	18c0      	addlt	r0, r0, r3
 8003a82:	4770      	bx	lr

08003a84 <_init>:
 8003a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a86:	bf00      	nop
 8003a88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a8a:	bc08      	pop	{r3}
 8003a8c:	469e      	mov	lr, r3
 8003a8e:	4770      	bx	lr

08003a90 <_fini>:
 8003a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a92:	bf00      	nop
 8003a94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a96:	bc08      	pop	{r3}
 8003a98:	469e      	mov	lr, r3
 8003a9a:	4770      	bx	lr
