

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_84_4'
================================================================
* Date:           Tue May  7 17:59:21 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.751 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_84_4  |       12|       12|         2|          1|          1|    12|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    437|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      15|    473|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln84_fu_794_p2   |         +|   0|  0|  15|           8|           5|
    |filt_1_I_1_d0        |         +|   0|  0|  25|          18|          18|
    |filt_1_I_2_d0        |         +|   0|  0|  25|          18|          18|
    |filt_1_I_3_d0        |         +|   0|  0|  25|          18|          18|
    |filt_1_I_4_d0        |         +|   0|  0|  25|          18|          18|
    |filt_1_I_5_d0        |         +|   0|  0|  25|          18|          18|
    |filt_1_I_6_d0        |         +|   0|  0|  25|          18|          18|
    |filt_1_I_7_d0        |         +|   0|  0|  25|          18|          18|
    |filt_1_I_d0          |         +|   0|  0|  25|          18|          18|
    |filt_1_Q_1_d0        |         +|   0|  0|  25|          18|          18|
    |filt_1_Q_2_d0        |         +|   0|  0|  25|          18|          18|
    |filt_1_Q_3_d0        |         +|   0|  0|  25|          18|          18|
    |filt_1_Q_4_d0        |         +|   0|  0|  25|          18|          18|
    |filt_1_Q_5_d0        |         +|   0|  0|  25|          18|          18|
    |filt_1_Q_6_d0        |         +|   0|  0|  25|          18|          18|
    |filt_1_Q_7_d0        |         +|   0|  0|  25|          18|          18|
    |filt_1_Q_d0          |         +|   0|  0|  25|          18|          18|
    |icmp_ln84_fu_722_p2  |      icmp|   0|  0|  15|           8|           8|
    |or_ln86_fu_768_p2    |        or|   0|  0|   5|           5|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 437|         310|         304|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    8|         16|
    |i_fu_102                 |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   18|         36|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_102                 |  8|   0|    8|          0|
    |lshr_ln5_reg_1084        |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 15|   0|   15|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_84_4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_84_4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_84_4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_84_4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_84_4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  receiver_Pipeline_VITIS_LOOP_84_4|  return value|
|filt_I_address0      |  out|    5|   ap_memory|                             filt_I|         array|
|filt_I_ce0           |  out|    1|   ap_memory|                             filt_I|         array|
|filt_I_q0            |   in|   17|   ap_memory|                             filt_I|         array|
|filt_I_address1      |  out|    5|   ap_memory|                             filt_I|         array|
|filt_I_ce1           |  out|    1|   ap_memory|                             filt_I|         array|
|filt_I_q1            |   in|   17|   ap_memory|                             filt_I|         array|
|filt_I_1_address0    |  out|    5|   ap_memory|                           filt_I_1|         array|
|filt_I_1_ce0         |  out|    1|   ap_memory|                           filt_I_1|         array|
|filt_I_1_q0          |   in|   17|   ap_memory|                           filt_I_1|         array|
|filt_I_1_address1    |  out|    5|   ap_memory|                           filt_I_1|         array|
|filt_I_1_ce1         |  out|    1|   ap_memory|                           filt_I_1|         array|
|filt_I_1_q1          |   in|   17|   ap_memory|                           filt_I_1|         array|
|filt_1_I_address0    |  out|    4|   ap_memory|                           filt_1_I|         array|
|filt_1_I_ce0         |  out|    1|   ap_memory|                           filt_1_I|         array|
|filt_1_I_we0         |  out|    1|   ap_memory|                           filt_1_I|         array|
|filt_1_I_d0          |  out|   18|   ap_memory|                           filt_1_I|         array|
|filt_Q_address0      |  out|    5|   ap_memory|                             filt_Q|         array|
|filt_Q_ce0           |  out|    1|   ap_memory|                             filt_Q|         array|
|filt_Q_q0            |   in|   17|   ap_memory|                             filt_Q|         array|
|filt_Q_address1      |  out|    5|   ap_memory|                             filt_Q|         array|
|filt_Q_ce1           |  out|    1|   ap_memory|                             filt_Q|         array|
|filt_Q_q1            |   in|   17|   ap_memory|                             filt_Q|         array|
|filt_Q_1_address0    |  out|    5|   ap_memory|                           filt_Q_1|         array|
|filt_Q_1_ce0         |  out|    1|   ap_memory|                           filt_Q_1|         array|
|filt_Q_1_q0          |   in|   17|   ap_memory|                           filt_Q_1|         array|
|filt_Q_1_address1    |  out|    5|   ap_memory|                           filt_Q_1|         array|
|filt_Q_1_ce1         |  out|    1|   ap_memory|                           filt_Q_1|         array|
|filt_Q_1_q1          |   in|   17|   ap_memory|                           filt_Q_1|         array|
|filt_1_Q_address0    |  out|    4|   ap_memory|                           filt_1_Q|         array|
|filt_1_Q_ce0         |  out|    1|   ap_memory|                           filt_1_Q|         array|
|filt_1_Q_we0         |  out|    1|   ap_memory|                           filt_1_Q|         array|
|filt_1_Q_d0          |  out|   18|   ap_memory|                           filt_1_Q|         array|
|filt_I_2_address0    |  out|    5|   ap_memory|                           filt_I_2|         array|
|filt_I_2_ce0         |  out|    1|   ap_memory|                           filt_I_2|         array|
|filt_I_2_q0          |   in|   17|   ap_memory|                           filt_I_2|         array|
|filt_I_2_address1    |  out|    5|   ap_memory|                           filt_I_2|         array|
|filt_I_2_ce1         |  out|    1|   ap_memory|                           filt_I_2|         array|
|filt_I_2_q1          |   in|   17|   ap_memory|                           filt_I_2|         array|
|filt_I_3_address0    |  out|    5|   ap_memory|                           filt_I_3|         array|
|filt_I_3_ce0         |  out|    1|   ap_memory|                           filt_I_3|         array|
|filt_I_3_q0          |   in|   17|   ap_memory|                           filt_I_3|         array|
|filt_I_3_address1    |  out|    5|   ap_memory|                           filt_I_3|         array|
|filt_I_3_ce1         |  out|    1|   ap_memory|                           filt_I_3|         array|
|filt_I_3_q1          |   in|   17|   ap_memory|                           filt_I_3|         array|
|filt_1_I_1_address0  |  out|    4|   ap_memory|                         filt_1_I_1|         array|
|filt_1_I_1_ce0       |  out|    1|   ap_memory|                         filt_1_I_1|         array|
|filt_1_I_1_we0       |  out|    1|   ap_memory|                         filt_1_I_1|         array|
|filt_1_I_1_d0        |  out|   18|   ap_memory|                         filt_1_I_1|         array|
|filt_Q_2_address0    |  out|    5|   ap_memory|                           filt_Q_2|         array|
|filt_Q_2_ce0         |  out|    1|   ap_memory|                           filt_Q_2|         array|
|filt_Q_2_q0          |   in|   17|   ap_memory|                           filt_Q_2|         array|
|filt_Q_2_address1    |  out|    5|   ap_memory|                           filt_Q_2|         array|
|filt_Q_2_ce1         |  out|    1|   ap_memory|                           filt_Q_2|         array|
|filt_Q_2_q1          |   in|   17|   ap_memory|                           filt_Q_2|         array|
|filt_Q_3_address0    |  out|    5|   ap_memory|                           filt_Q_3|         array|
|filt_Q_3_ce0         |  out|    1|   ap_memory|                           filt_Q_3|         array|
|filt_Q_3_q0          |   in|   17|   ap_memory|                           filt_Q_3|         array|
|filt_Q_3_address1    |  out|    5|   ap_memory|                           filt_Q_3|         array|
|filt_Q_3_ce1         |  out|    1|   ap_memory|                           filt_Q_3|         array|
|filt_Q_3_q1          |   in|   17|   ap_memory|                           filt_Q_3|         array|
|filt_1_Q_1_address0  |  out|    4|   ap_memory|                         filt_1_Q_1|         array|
|filt_1_Q_1_ce0       |  out|    1|   ap_memory|                         filt_1_Q_1|         array|
|filt_1_Q_1_we0       |  out|    1|   ap_memory|                         filt_1_Q_1|         array|
|filt_1_Q_1_d0        |  out|   18|   ap_memory|                         filt_1_Q_1|         array|
|filt_I_4_address0    |  out|    5|   ap_memory|                           filt_I_4|         array|
|filt_I_4_ce0         |  out|    1|   ap_memory|                           filt_I_4|         array|
|filt_I_4_q0          |   in|   17|   ap_memory|                           filt_I_4|         array|
|filt_I_4_address1    |  out|    5|   ap_memory|                           filt_I_4|         array|
|filt_I_4_ce1         |  out|    1|   ap_memory|                           filt_I_4|         array|
|filt_I_4_q1          |   in|   17|   ap_memory|                           filt_I_4|         array|
|filt_I_5_address0    |  out|    5|   ap_memory|                           filt_I_5|         array|
|filt_I_5_ce0         |  out|    1|   ap_memory|                           filt_I_5|         array|
|filt_I_5_q0          |   in|   17|   ap_memory|                           filt_I_5|         array|
|filt_I_5_address1    |  out|    5|   ap_memory|                           filt_I_5|         array|
|filt_I_5_ce1         |  out|    1|   ap_memory|                           filt_I_5|         array|
|filt_I_5_q1          |   in|   17|   ap_memory|                           filt_I_5|         array|
|filt_1_I_2_address0  |  out|    4|   ap_memory|                         filt_1_I_2|         array|
|filt_1_I_2_ce0       |  out|    1|   ap_memory|                         filt_1_I_2|         array|
|filt_1_I_2_we0       |  out|    1|   ap_memory|                         filt_1_I_2|         array|
|filt_1_I_2_d0        |  out|   18|   ap_memory|                         filt_1_I_2|         array|
|filt_Q_4_address0    |  out|    5|   ap_memory|                           filt_Q_4|         array|
|filt_Q_4_ce0         |  out|    1|   ap_memory|                           filt_Q_4|         array|
|filt_Q_4_q0          |   in|   17|   ap_memory|                           filt_Q_4|         array|
|filt_Q_4_address1    |  out|    5|   ap_memory|                           filt_Q_4|         array|
|filt_Q_4_ce1         |  out|    1|   ap_memory|                           filt_Q_4|         array|
|filt_Q_4_q1          |   in|   17|   ap_memory|                           filt_Q_4|         array|
|filt_Q_5_address0    |  out|    5|   ap_memory|                           filt_Q_5|         array|
|filt_Q_5_ce0         |  out|    1|   ap_memory|                           filt_Q_5|         array|
|filt_Q_5_q0          |   in|   17|   ap_memory|                           filt_Q_5|         array|
|filt_Q_5_address1    |  out|    5|   ap_memory|                           filt_Q_5|         array|
|filt_Q_5_ce1         |  out|    1|   ap_memory|                           filt_Q_5|         array|
|filt_Q_5_q1          |   in|   17|   ap_memory|                           filt_Q_5|         array|
|filt_1_Q_2_address0  |  out|    4|   ap_memory|                         filt_1_Q_2|         array|
|filt_1_Q_2_ce0       |  out|    1|   ap_memory|                         filt_1_Q_2|         array|
|filt_1_Q_2_we0       |  out|    1|   ap_memory|                         filt_1_Q_2|         array|
|filt_1_Q_2_d0        |  out|   18|   ap_memory|                         filt_1_Q_2|         array|
|filt_I_6_address0    |  out|    5|   ap_memory|                           filt_I_6|         array|
|filt_I_6_ce0         |  out|    1|   ap_memory|                           filt_I_6|         array|
|filt_I_6_q0          |   in|   17|   ap_memory|                           filt_I_6|         array|
|filt_I_6_address1    |  out|    5|   ap_memory|                           filt_I_6|         array|
|filt_I_6_ce1         |  out|    1|   ap_memory|                           filt_I_6|         array|
|filt_I_6_q1          |   in|   17|   ap_memory|                           filt_I_6|         array|
|filt_I_7_address0    |  out|    5|   ap_memory|                           filt_I_7|         array|
|filt_I_7_ce0         |  out|    1|   ap_memory|                           filt_I_7|         array|
|filt_I_7_q0          |   in|   17|   ap_memory|                           filt_I_7|         array|
|filt_I_7_address1    |  out|    5|   ap_memory|                           filt_I_7|         array|
|filt_I_7_ce1         |  out|    1|   ap_memory|                           filt_I_7|         array|
|filt_I_7_q1          |   in|   17|   ap_memory|                           filt_I_7|         array|
|filt_1_I_3_address0  |  out|    4|   ap_memory|                         filt_1_I_3|         array|
|filt_1_I_3_ce0       |  out|    1|   ap_memory|                         filt_1_I_3|         array|
|filt_1_I_3_we0       |  out|    1|   ap_memory|                         filt_1_I_3|         array|
|filt_1_I_3_d0        |  out|   18|   ap_memory|                         filt_1_I_3|         array|
|filt_Q_6_address0    |  out|    5|   ap_memory|                           filt_Q_6|         array|
|filt_Q_6_ce0         |  out|    1|   ap_memory|                           filt_Q_6|         array|
|filt_Q_6_q0          |   in|   17|   ap_memory|                           filt_Q_6|         array|
|filt_Q_6_address1    |  out|    5|   ap_memory|                           filt_Q_6|         array|
|filt_Q_6_ce1         |  out|    1|   ap_memory|                           filt_Q_6|         array|
|filt_Q_6_q1          |   in|   17|   ap_memory|                           filt_Q_6|         array|
|filt_Q_7_address0    |  out|    5|   ap_memory|                           filt_Q_7|         array|
|filt_Q_7_ce0         |  out|    1|   ap_memory|                           filt_Q_7|         array|
|filt_Q_7_q0          |   in|   17|   ap_memory|                           filt_Q_7|         array|
|filt_Q_7_address1    |  out|    5|   ap_memory|                           filt_Q_7|         array|
|filt_Q_7_ce1         |  out|    1|   ap_memory|                           filt_Q_7|         array|
|filt_Q_7_q1          |   in|   17|   ap_memory|                           filt_Q_7|         array|
|filt_1_Q_3_address0  |  out|    4|   ap_memory|                         filt_1_Q_3|         array|
|filt_1_Q_3_ce0       |  out|    1|   ap_memory|                         filt_1_Q_3|         array|
|filt_1_Q_3_we0       |  out|    1|   ap_memory|                         filt_1_Q_3|         array|
|filt_1_Q_3_d0        |  out|   18|   ap_memory|                         filt_1_Q_3|         array|
|filt_1_I_4_address0  |  out|    4|   ap_memory|                         filt_1_I_4|         array|
|filt_1_I_4_ce0       |  out|    1|   ap_memory|                         filt_1_I_4|         array|
|filt_1_I_4_we0       |  out|    1|   ap_memory|                         filt_1_I_4|         array|
|filt_1_I_4_d0        |  out|   18|   ap_memory|                         filt_1_I_4|         array|
|filt_1_Q_4_address0  |  out|    4|   ap_memory|                         filt_1_Q_4|         array|
|filt_1_Q_4_ce0       |  out|    1|   ap_memory|                         filt_1_Q_4|         array|
|filt_1_Q_4_we0       |  out|    1|   ap_memory|                         filt_1_Q_4|         array|
|filt_1_Q_4_d0        |  out|   18|   ap_memory|                         filt_1_Q_4|         array|
|filt_1_I_5_address0  |  out|    4|   ap_memory|                         filt_1_I_5|         array|
|filt_1_I_5_ce0       |  out|    1|   ap_memory|                         filt_1_I_5|         array|
|filt_1_I_5_we0       |  out|    1|   ap_memory|                         filt_1_I_5|         array|
|filt_1_I_5_d0        |  out|   18|   ap_memory|                         filt_1_I_5|         array|
|filt_1_Q_5_address0  |  out|    4|   ap_memory|                         filt_1_Q_5|         array|
|filt_1_Q_5_ce0       |  out|    1|   ap_memory|                         filt_1_Q_5|         array|
|filt_1_Q_5_we0       |  out|    1|   ap_memory|                         filt_1_Q_5|         array|
|filt_1_Q_5_d0        |  out|   18|   ap_memory|                         filt_1_Q_5|         array|
|filt_1_I_6_address0  |  out|    4|   ap_memory|                         filt_1_I_6|         array|
|filt_1_I_6_ce0       |  out|    1|   ap_memory|                         filt_1_I_6|         array|
|filt_1_I_6_we0       |  out|    1|   ap_memory|                         filt_1_I_6|         array|
|filt_1_I_6_d0        |  out|   18|   ap_memory|                         filt_1_I_6|         array|
|filt_1_Q_6_address0  |  out|    4|   ap_memory|                         filt_1_Q_6|         array|
|filt_1_Q_6_ce0       |  out|    1|   ap_memory|                         filt_1_Q_6|         array|
|filt_1_Q_6_we0       |  out|    1|   ap_memory|                         filt_1_Q_6|         array|
|filt_1_Q_6_d0        |  out|   18|   ap_memory|                         filt_1_Q_6|         array|
|filt_1_I_7_address0  |  out|    4|   ap_memory|                         filt_1_I_7|         array|
|filt_1_I_7_ce0       |  out|    1|   ap_memory|                         filt_1_I_7|         array|
|filt_1_I_7_we0       |  out|    1|   ap_memory|                         filt_1_I_7|         array|
|filt_1_I_7_d0        |  out|   18|   ap_memory|                         filt_1_I_7|         array|
|filt_1_Q_7_address0  |  out|    4|   ap_memory|                         filt_1_Q_7|         array|
|filt_1_Q_7_ce0       |  out|    1|   ap_memory|                         filt_1_Q_7|         array|
|filt_1_Q_7_we0       |  out|    1|   ap_memory|                         filt_1_Q_7|         array|
|filt_1_Q_7_d0        |  out|   18|   ap_memory|                         filt_1_Q_7|         array|
+---------------------+-----+-----+------------+-----------------------------------+--------------+

