// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Topo2A_AD_proj_relu_ap_fixed_26_4_5_3_0_ap_ufixed_15_0_4_0_0_relu_config9_s (
        ap_ready,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        data_8_val,
        data_9_val,
        data_10_val,
        data_11_val,
        data_12_val,
        data_13_val,
        data_14_val,
        data_15_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_rst
);


output   ap_ready;
input  [25:0] data_0_val;
input  [25:0] data_1_val;
input  [25:0] data_2_val;
input  [25:0] data_3_val;
input  [25:0] data_4_val;
input  [25:0] data_5_val;
input  [25:0] data_6_val;
input  [25:0] data_7_val;
input  [25:0] data_8_val;
input  [25:0] data_9_val;
input  [25:0] data_10_val;
input  [25:0] data_11_val;
input  [25:0] data_12_val;
input  [25:0] data_13_val;
input  [25:0] data_14_val;
input  [25:0] data_15_val;
output  [14:0] ap_return_0;
output  [14:0] ap_return_1;
output  [14:0] ap_return_2;
output  [14:0] ap_return_3;
output  [14:0] ap_return_4;
output  [14:0] ap_return_5;
output  [14:0] ap_return_6;
output  [14:0] ap_return_7;
output  [14:0] ap_return_8;
output  [14:0] ap_return_9;
output  [14:0] ap_return_10;
output  [14:0] ap_return_11;
output  [14:0] ap_return_12;
output  [14:0] ap_return_13;
output  [14:0] ap_return_14;
output  [14:0] ap_return_15;
input   ap_rst;

wire   [5:0] trunc_ln46_fu_204_p1;
wire   [0:0] tmp_193_fu_222_p3;
wire   [0:0] icmp_ln46_fu_208_p2;
wire   [0:0] or_ln46_fu_230_p2;
wire   [0:0] tmp_191_fu_196_p3;
wire   [0:0] and_ln46_fu_236_p2;
wire   [14:0] trunc_ln_fu_186_p4;
wire   [14:0] zext_ln46_fu_242_p1;
wire   [3:0] tmp_s_fu_252_p4;
wire   [14:0] add_ln46_fu_246_p2;
wire   [0:0] tmp_192_fu_214_p3;
wire   [0:0] tmp_194_fu_268_p3;
wire   [0:0] not_tmp_224_fu_276_p2;
wire   [0:0] icmp_ln46_64_fu_262_p2;
wire   [0:0] and_ln46_64_fu_282_p2;
wire   [0:0] empty_fu_288_p2;
wire   [0:0] tmp_fu_178_p3;
wire   [0:0] xor_ln46_fu_300_p2;
wire   [0:0] or_ln46_96_fu_294_p2;
wire   [14:0] select_ln46_fu_312_p3;
wire   [0:0] or_ln46_97_fu_306_p2;
wire   [14:0] select_ln46_96_fu_320_p3;
wire   [0:0] icmp_ln45_fu_172_p2;
wire   [14:0] select_ln46_97_fu_328_p3;
wire   [5:0] trunc_ln46_62_fu_376_p1;
wire   [0:0] tmp_198_fu_394_p3;
wire   [0:0] icmp_ln46_65_fu_380_p2;
wire   [0:0] or_ln46_98_fu_402_p2;
wire   [0:0] tmp_196_fu_368_p3;
wire   [0:0] and_ln46_63_fu_408_p2;
wire   [14:0] trunc_ln46_s_fu_358_p4;
wire   [14:0] zext_ln46_32_fu_414_p1;
wire   [3:0] tmp_190_fu_424_p4;
wire   [14:0] add_ln46_32_fu_418_p2;
wire   [0:0] tmp_197_fu_386_p3;
wire   [0:0] tmp_199_fu_440_p3;
wire   [0:0] not_tmp_231_fu_448_p2;
wire   [0:0] icmp_ln46_66_fu_434_p2;
wire   [0:0] and_ln46_66_fu_454_p2;
wire   [0:0] empty_62_fu_460_p2;
wire   [0:0] tmp_195_fu_350_p3;
wire   [0:0] xor_ln46_32_fu_472_p2;
wire   [0:0] or_ln46_99_fu_466_p2;
wire   [14:0] select_ln46_98_fu_484_p3;
wire   [0:0] or_ln46_100_fu_478_p2;
wire   [14:0] select_ln46_99_fu_492_p3;
wire   [0:0] icmp_ln45_32_fu_344_p2;
wire   [14:0] select_ln46_100_fu_500_p3;
wire   [5:0] trunc_ln46_63_fu_548_p1;
wire   [0:0] tmp_203_fu_566_p3;
wire   [0:0] icmp_ln46_67_fu_552_p2;
wire   [0:0] or_ln46_101_fu_574_p2;
wire   [0:0] tmp_201_fu_540_p3;
wire   [0:0] and_ln46_65_fu_580_p2;
wire   [14:0] trunc_ln46_31_fu_530_p4;
wire   [14:0] zext_ln46_33_fu_586_p1;
wire   [3:0] tmp_204_fu_596_p4;
wire   [14:0] add_ln46_33_fu_590_p2;
wire   [0:0] tmp_202_fu_558_p3;
wire   [0:0] tmp_205_fu_612_p3;
wire   [0:0] not_tmp_238_fu_620_p2;
wire   [0:0] icmp_ln46_68_fu_606_p2;
wire   [0:0] and_ln46_68_fu_626_p2;
wire   [0:0] empty_63_fu_632_p2;
wire   [0:0] tmp_200_fu_522_p3;
wire   [0:0] xor_ln46_33_fu_644_p2;
wire   [0:0] or_ln46_102_fu_638_p2;
wire   [14:0] select_ln46_101_fu_656_p3;
wire   [0:0] or_ln46_103_fu_650_p2;
wire   [14:0] select_ln46_102_fu_664_p3;
wire   [0:0] icmp_ln45_33_fu_516_p2;
wire   [14:0] select_ln46_103_fu_672_p3;
wire   [5:0] trunc_ln46_64_fu_720_p1;
wire   [0:0] tmp_209_fu_738_p3;
wire   [0:0] icmp_ln46_69_fu_724_p2;
wire   [0:0] or_ln46_104_fu_746_p2;
wire   [0:0] tmp_207_fu_712_p3;
wire   [0:0] and_ln46_67_fu_752_p2;
wire   [14:0] trunc_ln46_32_fu_702_p4;
wire   [14:0] zext_ln46_34_fu_758_p1;
wire   [3:0] tmp_210_fu_768_p4;
wire   [14:0] add_ln46_34_fu_762_p2;
wire   [0:0] tmp_208_fu_730_p3;
wire   [0:0] tmp_211_fu_784_p3;
wire   [0:0] not_tmp_245_fu_792_p2;
wire   [0:0] icmp_ln46_70_fu_778_p2;
wire   [0:0] and_ln46_70_fu_798_p2;
wire   [0:0] empty_64_fu_804_p2;
wire   [0:0] tmp_206_fu_694_p3;
wire   [0:0] xor_ln46_34_fu_816_p2;
wire   [0:0] or_ln46_105_fu_810_p2;
wire   [14:0] select_ln46_104_fu_828_p3;
wire   [0:0] or_ln46_106_fu_822_p2;
wire   [14:0] select_ln46_105_fu_836_p3;
wire   [0:0] icmp_ln45_34_fu_688_p2;
wire   [14:0] select_ln46_106_fu_844_p3;
wire   [5:0] trunc_ln46_65_fu_892_p1;
wire   [0:0] tmp_215_fu_910_p3;
wire   [0:0] icmp_ln46_71_fu_896_p2;
wire   [0:0] or_ln46_107_fu_918_p2;
wire   [0:0] tmp_213_fu_884_p3;
wire   [0:0] and_ln46_69_fu_924_p2;
wire   [14:0] trunc_ln46_33_fu_874_p4;
wire   [14:0] zext_ln46_35_fu_930_p1;
wire   [3:0] tmp_216_fu_940_p4;
wire   [14:0] add_ln46_35_fu_934_p2;
wire   [0:0] tmp_214_fu_902_p3;
wire   [0:0] tmp_217_fu_956_p3;
wire   [0:0] not_tmp_252_fu_964_p2;
wire   [0:0] icmp_ln46_72_fu_950_p2;
wire   [0:0] and_ln46_72_fu_970_p2;
wire   [0:0] empty_65_fu_976_p2;
wire   [0:0] tmp_212_fu_866_p3;
wire   [0:0] xor_ln46_35_fu_988_p2;
wire   [0:0] or_ln46_108_fu_982_p2;
wire   [14:0] select_ln46_107_fu_1000_p3;
wire   [0:0] or_ln46_109_fu_994_p2;
wire   [14:0] select_ln46_108_fu_1008_p3;
wire   [0:0] icmp_ln45_35_fu_860_p2;
wire   [14:0] select_ln46_109_fu_1016_p3;
wire   [5:0] trunc_ln46_66_fu_1064_p1;
wire   [0:0] tmp_221_fu_1082_p3;
wire   [0:0] icmp_ln46_73_fu_1068_p2;
wire   [0:0] or_ln46_110_fu_1090_p2;
wire   [0:0] tmp_219_fu_1056_p3;
wire   [0:0] and_ln46_71_fu_1096_p2;
wire   [14:0] trunc_ln46_34_fu_1046_p4;
wire   [14:0] zext_ln46_36_fu_1102_p1;
wire   [3:0] tmp_222_fu_1112_p4;
wire   [14:0] add_ln46_36_fu_1106_p2;
wire   [0:0] tmp_220_fu_1074_p3;
wire   [0:0] tmp_223_fu_1128_p3;
wire   [0:0] not_tmp_259_fu_1136_p2;
wire   [0:0] icmp_ln46_74_fu_1122_p2;
wire   [0:0] and_ln46_74_fu_1142_p2;
wire   [0:0] empty_66_fu_1148_p2;
wire   [0:0] tmp_218_fu_1038_p3;
wire   [0:0] xor_ln46_36_fu_1160_p2;
wire   [0:0] or_ln46_111_fu_1154_p2;
wire   [14:0] select_ln46_110_fu_1172_p3;
wire   [0:0] or_ln46_112_fu_1166_p2;
wire   [14:0] select_ln46_111_fu_1180_p3;
wire   [0:0] icmp_ln45_36_fu_1032_p2;
wire   [14:0] select_ln46_112_fu_1188_p3;
wire   [5:0] trunc_ln46_67_fu_1236_p1;
wire   [0:0] tmp_227_fu_1254_p3;
wire   [0:0] icmp_ln46_75_fu_1240_p2;
wire   [0:0] or_ln46_113_fu_1262_p2;
wire   [0:0] tmp_225_fu_1228_p3;
wire   [0:0] and_ln46_73_fu_1268_p2;
wire   [14:0] trunc_ln46_35_fu_1218_p4;
wire   [14:0] zext_ln46_37_fu_1274_p1;
wire   [3:0] tmp_228_fu_1284_p4;
wire   [14:0] add_ln46_37_fu_1278_p2;
wire   [0:0] tmp_226_fu_1246_p3;
wire   [0:0] tmp_229_fu_1300_p3;
wire   [0:0] not_tmp_266_fu_1308_p2;
wire   [0:0] icmp_ln46_76_fu_1294_p2;
wire   [0:0] and_ln46_76_fu_1314_p2;
wire   [0:0] empty_67_fu_1320_p2;
wire   [0:0] tmp_224_fu_1210_p3;
wire   [0:0] xor_ln46_37_fu_1332_p2;
wire   [0:0] or_ln46_114_fu_1326_p2;
wire   [14:0] select_ln46_113_fu_1344_p3;
wire   [0:0] or_ln46_115_fu_1338_p2;
wire   [14:0] select_ln46_114_fu_1352_p3;
wire   [0:0] icmp_ln45_37_fu_1204_p2;
wire   [14:0] select_ln46_115_fu_1360_p3;
wire   [5:0] trunc_ln46_68_fu_1408_p1;
wire   [0:0] tmp_233_fu_1426_p3;
wire   [0:0] icmp_ln46_77_fu_1412_p2;
wire   [0:0] or_ln46_116_fu_1434_p2;
wire   [0:0] tmp_231_fu_1400_p3;
wire   [0:0] and_ln46_75_fu_1440_p2;
wire   [14:0] trunc_ln46_36_fu_1390_p4;
wire   [14:0] zext_ln46_38_fu_1446_p1;
wire   [3:0] tmp_234_fu_1456_p4;
wire   [14:0] add_ln46_38_fu_1450_p2;
wire   [0:0] tmp_232_fu_1418_p3;
wire   [0:0] tmp_235_fu_1472_p3;
wire   [0:0] not_tmp_273_fu_1480_p2;
wire   [0:0] icmp_ln46_78_fu_1466_p2;
wire   [0:0] and_ln46_78_fu_1486_p2;
wire   [0:0] empty_68_fu_1492_p2;
wire   [0:0] tmp_230_fu_1382_p3;
wire   [0:0] xor_ln46_38_fu_1504_p2;
wire   [0:0] or_ln46_117_fu_1498_p2;
wire   [14:0] select_ln46_116_fu_1516_p3;
wire   [0:0] or_ln46_118_fu_1510_p2;
wire   [14:0] select_ln46_117_fu_1524_p3;
wire   [0:0] icmp_ln45_38_fu_1376_p2;
wire   [14:0] select_ln46_118_fu_1532_p3;
wire   [5:0] trunc_ln46_69_fu_1580_p1;
wire   [0:0] tmp_239_fu_1598_p3;
wire   [0:0] icmp_ln46_79_fu_1584_p2;
wire   [0:0] or_ln46_119_fu_1606_p2;
wire   [0:0] tmp_237_fu_1572_p3;
wire   [0:0] and_ln46_77_fu_1612_p2;
wire   [14:0] trunc_ln46_37_fu_1562_p4;
wire   [14:0] zext_ln46_39_fu_1618_p1;
wire   [3:0] tmp_240_fu_1628_p4;
wire   [14:0] add_ln46_39_fu_1622_p2;
wire   [0:0] tmp_238_fu_1590_p3;
wire   [0:0] tmp_241_fu_1644_p3;
wire   [0:0] not_tmp_280_fu_1652_p2;
wire   [0:0] icmp_ln46_80_fu_1638_p2;
wire   [0:0] and_ln46_80_fu_1658_p2;
wire   [0:0] empty_69_fu_1664_p2;
wire   [0:0] tmp_236_fu_1554_p3;
wire   [0:0] xor_ln46_39_fu_1676_p2;
wire   [0:0] or_ln46_120_fu_1670_p2;
wire   [14:0] select_ln46_119_fu_1688_p3;
wire   [0:0] or_ln46_121_fu_1682_p2;
wire   [14:0] select_ln46_120_fu_1696_p3;
wire   [0:0] icmp_ln45_39_fu_1548_p2;
wire   [14:0] select_ln46_121_fu_1704_p3;
wire   [5:0] trunc_ln46_70_fu_1752_p1;
wire   [0:0] tmp_245_fu_1770_p3;
wire   [0:0] icmp_ln46_81_fu_1756_p2;
wire   [0:0] or_ln46_122_fu_1778_p2;
wire   [0:0] tmp_243_fu_1744_p3;
wire   [0:0] and_ln46_79_fu_1784_p2;
wire   [14:0] trunc_ln46_38_fu_1734_p4;
wire   [14:0] zext_ln46_40_fu_1790_p1;
wire   [3:0] tmp_246_fu_1800_p4;
wire   [14:0] add_ln46_40_fu_1794_p2;
wire   [0:0] tmp_244_fu_1762_p3;
wire   [0:0] tmp_247_fu_1816_p3;
wire   [0:0] not_tmp_287_fu_1824_p2;
wire   [0:0] icmp_ln46_82_fu_1810_p2;
wire   [0:0] and_ln46_82_fu_1830_p2;
wire   [0:0] empty_70_fu_1836_p2;
wire   [0:0] tmp_242_fu_1726_p3;
wire   [0:0] xor_ln46_40_fu_1848_p2;
wire   [0:0] or_ln46_123_fu_1842_p2;
wire   [14:0] select_ln46_122_fu_1860_p3;
wire   [0:0] or_ln46_124_fu_1854_p2;
wire   [14:0] select_ln46_123_fu_1868_p3;
wire   [0:0] icmp_ln45_40_fu_1720_p2;
wire   [14:0] select_ln46_124_fu_1876_p3;
wire   [5:0] trunc_ln46_71_fu_1924_p1;
wire   [0:0] tmp_251_fu_1942_p3;
wire   [0:0] icmp_ln46_83_fu_1928_p2;
wire   [0:0] or_ln46_125_fu_1950_p2;
wire   [0:0] tmp_249_fu_1916_p3;
wire   [0:0] and_ln46_81_fu_1956_p2;
wire   [14:0] trunc_ln46_39_fu_1906_p4;
wire   [14:0] zext_ln46_41_fu_1962_p1;
wire   [3:0] tmp_252_fu_1972_p4;
wire   [14:0] add_ln46_41_fu_1966_p2;
wire   [0:0] tmp_250_fu_1934_p3;
wire   [0:0] tmp_253_fu_1988_p3;
wire   [0:0] not_tmp_294_fu_1996_p2;
wire   [0:0] icmp_ln46_84_fu_1982_p2;
wire   [0:0] and_ln46_84_fu_2002_p2;
wire   [0:0] empty_71_fu_2008_p2;
wire   [0:0] tmp_248_fu_1898_p3;
wire   [0:0] xor_ln46_41_fu_2020_p2;
wire   [0:0] or_ln46_126_fu_2014_p2;
wire   [14:0] select_ln46_125_fu_2032_p3;
wire   [0:0] or_ln46_127_fu_2026_p2;
wire   [14:0] select_ln46_126_fu_2040_p3;
wire   [0:0] icmp_ln45_41_fu_1892_p2;
wire   [14:0] select_ln46_127_fu_2048_p3;
wire   [5:0] trunc_ln46_72_fu_2096_p1;
wire   [0:0] tmp_257_fu_2114_p3;
wire   [0:0] icmp_ln46_85_fu_2100_p2;
wire   [0:0] or_ln46_128_fu_2122_p2;
wire   [0:0] tmp_255_fu_2088_p3;
wire   [0:0] and_ln46_83_fu_2128_p2;
wire   [14:0] trunc_ln46_40_fu_2078_p4;
wire   [14:0] zext_ln46_42_fu_2134_p1;
wire   [3:0] tmp_258_fu_2144_p4;
wire   [14:0] add_ln46_42_fu_2138_p2;
wire   [0:0] tmp_256_fu_2106_p3;
wire   [0:0] tmp_259_fu_2160_p3;
wire   [0:0] not_tmp_301_fu_2168_p2;
wire   [0:0] icmp_ln46_86_fu_2154_p2;
wire   [0:0] and_ln46_86_fu_2174_p2;
wire   [0:0] empty_72_fu_2180_p2;
wire   [0:0] tmp_254_fu_2070_p3;
wire   [0:0] xor_ln46_42_fu_2192_p2;
wire   [0:0] or_ln46_129_fu_2186_p2;
wire   [14:0] select_ln46_128_fu_2204_p3;
wire   [0:0] or_ln46_130_fu_2198_p2;
wire   [14:0] select_ln46_129_fu_2212_p3;
wire   [0:0] icmp_ln45_42_fu_2064_p2;
wire   [14:0] select_ln46_130_fu_2220_p3;
wire   [5:0] trunc_ln46_73_fu_2268_p1;
wire   [0:0] tmp_263_fu_2286_p3;
wire   [0:0] icmp_ln46_87_fu_2272_p2;
wire   [0:0] or_ln46_131_fu_2294_p2;
wire   [0:0] tmp_261_fu_2260_p3;
wire   [0:0] and_ln46_85_fu_2300_p2;
wire   [14:0] trunc_ln46_41_fu_2250_p4;
wire   [14:0] zext_ln46_43_fu_2306_p1;
wire   [3:0] tmp_264_fu_2316_p4;
wire   [14:0] add_ln46_43_fu_2310_p2;
wire   [0:0] tmp_262_fu_2278_p3;
wire   [0:0] tmp_265_fu_2332_p3;
wire   [0:0] not_tmp_308_fu_2340_p2;
wire   [0:0] icmp_ln46_88_fu_2326_p2;
wire   [0:0] and_ln46_88_fu_2346_p2;
wire   [0:0] empty_73_fu_2352_p2;
wire   [0:0] tmp_260_fu_2242_p3;
wire   [0:0] xor_ln46_43_fu_2364_p2;
wire   [0:0] or_ln46_132_fu_2358_p2;
wire   [14:0] select_ln46_131_fu_2376_p3;
wire   [0:0] or_ln46_133_fu_2370_p2;
wire   [14:0] select_ln46_132_fu_2384_p3;
wire   [0:0] icmp_ln45_43_fu_2236_p2;
wire   [14:0] select_ln46_133_fu_2392_p3;
wire   [5:0] trunc_ln46_74_fu_2440_p1;
wire   [0:0] tmp_269_fu_2458_p3;
wire   [0:0] icmp_ln46_89_fu_2444_p2;
wire   [0:0] or_ln46_134_fu_2466_p2;
wire   [0:0] tmp_267_fu_2432_p3;
wire   [0:0] and_ln46_87_fu_2472_p2;
wire   [14:0] trunc_ln46_42_fu_2422_p4;
wire   [14:0] zext_ln46_44_fu_2478_p1;
wire   [3:0] tmp_270_fu_2488_p4;
wire   [14:0] add_ln46_44_fu_2482_p2;
wire   [0:0] tmp_268_fu_2450_p3;
wire   [0:0] tmp_271_fu_2504_p3;
wire   [0:0] not_tmp_315_fu_2512_p2;
wire   [0:0] icmp_ln46_90_fu_2498_p2;
wire   [0:0] and_ln46_90_fu_2518_p2;
wire   [0:0] empty_74_fu_2524_p2;
wire   [0:0] tmp_266_fu_2414_p3;
wire   [0:0] xor_ln46_44_fu_2536_p2;
wire   [0:0] or_ln46_135_fu_2530_p2;
wire   [14:0] select_ln46_134_fu_2548_p3;
wire   [0:0] or_ln46_136_fu_2542_p2;
wire   [14:0] select_ln46_135_fu_2556_p3;
wire   [0:0] icmp_ln45_44_fu_2408_p2;
wire   [14:0] select_ln46_136_fu_2564_p3;
wire   [5:0] trunc_ln46_75_fu_2612_p1;
wire   [0:0] tmp_275_fu_2630_p3;
wire   [0:0] icmp_ln46_91_fu_2616_p2;
wire   [0:0] or_ln46_137_fu_2638_p2;
wire   [0:0] tmp_273_fu_2604_p3;
wire   [0:0] and_ln46_89_fu_2644_p2;
wire   [14:0] trunc_ln46_43_fu_2594_p4;
wire   [14:0] zext_ln46_45_fu_2650_p1;
wire   [3:0] tmp_276_fu_2660_p4;
wire   [14:0] add_ln46_45_fu_2654_p2;
wire   [0:0] tmp_274_fu_2622_p3;
wire   [0:0] tmp_277_fu_2676_p3;
wire   [0:0] not_tmp_322_fu_2684_p2;
wire   [0:0] icmp_ln46_92_fu_2670_p2;
wire   [0:0] and_ln46_92_fu_2690_p2;
wire   [0:0] empty_75_fu_2696_p2;
wire   [0:0] tmp_272_fu_2586_p3;
wire   [0:0] xor_ln46_45_fu_2708_p2;
wire   [0:0] or_ln46_138_fu_2702_p2;
wire   [14:0] select_ln46_137_fu_2720_p3;
wire   [0:0] or_ln46_139_fu_2714_p2;
wire   [14:0] select_ln46_138_fu_2728_p3;
wire   [0:0] icmp_ln45_45_fu_2580_p2;
wire   [14:0] select_ln46_139_fu_2736_p3;
wire   [5:0] trunc_ln46_76_fu_2784_p1;
wire   [0:0] tmp_281_fu_2802_p3;
wire   [0:0] icmp_ln46_93_fu_2788_p2;
wire   [0:0] or_ln46_140_fu_2810_p2;
wire   [0:0] tmp_279_fu_2776_p3;
wire   [0:0] and_ln46_91_fu_2816_p2;
wire   [14:0] trunc_ln46_44_fu_2766_p4;
wire   [14:0] zext_ln46_46_fu_2822_p1;
wire   [3:0] tmp_282_fu_2832_p4;
wire   [14:0] add_ln46_46_fu_2826_p2;
wire   [0:0] tmp_280_fu_2794_p3;
wire   [0:0] tmp_283_fu_2848_p3;
wire   [0:0] not_tmp_329_fu_2856_p2;
wire   [0:0] icmp_ln46_94_fu_2842_p2;
wire   [0:0] and_ln46_94_fu_2862_p2;
wire   [0:0] empty_76_fu_2868_p2;
wire   [0:0] tmp_278_fu_2758_p3;
wire   [0:0] xor_ln46_46_fu_2880_p2;
wire   [0:0] or_ln46_141_fu_2874_p2;
wire   [14:0] select_ln46_140_fu_2892_p3;
wire   [0:0] or_ln46_142_fu_2886_p2;
wire   [14:0] select_ln46_141_fu_2900_p3;
wire   [0:0] icmp_ln45_46_fu_2752_p2;
wire   [14:0] select_ln46_142_fu_2908_p3;
wire   [14:0] res_0_0_fu_336_p3;
wire   [14:0] res_1_0_fu_508_p3;
wire   [14:0] res_2_0_fu_680_p3;
wire   [14:0] res_3_0_fu_852_p3;
wire   [14:0] res_4_0_fu_1024_p3;
wire   [14:0] res_5_0_fu_1196_p3;
wire   [14:0] res_6_0_fu_1368_p3;
wire   [14:0] res_7_0_fu_1540_p3;
wire   [14:0] res_8_0_fu_1712_p3;
wire   [14:0] res_9_0_fu_1884_p3;
wire   [14:0] res_10_0_fu_2056_p3;
wire   [14:0] res_11_0_fu_2228_p3;
wire   [14:0] res_12_0_fu_2400_p3;
wire   [14:0] res_13_0_fu_2572_p3;
wire   [14:0] res_1445_0_fu_2744_p3;
wire   [14:0] res_15_0_fu_2916_p3;
wire    ap_ce_reg;

assign add_ln46_32_fu_418_p2 = (trunc_ln46_s_fu_358_p4 + zext_ln46_32_fu_414_p1);

assign add_ln46_33_fu_590_p2 = (trunc_ln46_31_fu_530_p4 + zext_ln46_33_fu_586_p1);

assign add_ln46_34_fu_762_p2 = (trunc_ln46_32_fu_702_p4 + zext_ln46_34_fu_758_p1);

assign add_ln46_35_fu_934_p2 = (trunc_ln46_33_fu_874_p4 + zext_ln46_35_fu_930_p1);

assign add_ln46_36_fu_1106_p2 = (trunc_ln46_34_fu_1046_p4 + zext_ln46_36_fu_1102_p1);

assign add_ln46_37_fu_1278_p2 = (trunc_ln46_35_fu_1218_p4 + zext_ln46_37_fu_1274_p1);

assign add_ln46_38_fu_1450_p2 = (trunc_ln46_36_fu_1390_p4 + zext_ln46_38_fu_1446_p1);

assign add_ln46_39_fu_1622_p2 = (trunc_ln46_37_fu_1562_p4 + zext_ln46_39_fu_1618_p1);

assign add_ln46_40_fu_1794_p2 = (trunc_ln46_38_fu_1734_p4 + zext_ln46_40_fu_1790_p1);

assign add_ln46_41_fu_1966_p2 = (trunc_ln46_39_fu_1906_p4 + zext_ln46_41_fu_1962_p1);

assign add_ln46_42_fu_2138_p2 = (trunc_ln46_40_fu_2078_p4 + zext_ln46_42_fu_2134_p1);

assign add_ln46_43_fu_2310_p2 = (trunc_ln46_41_fu_2250_p4 + zext_ln46_43_fu_2306_p1);

assign add_ln46_44_fu_2482_p2 = (trunc_ln46_42_fu_2422_p4 + zext_ln46_44_fu_2478_p1);

assign add_ln46_45_fu_2654_p2 = (trunc_ln46_43_fu_2594_p4 + zext_ln46_45_fu_2650_p1);

assign add_ln46_46_fu_2826_p2 = (trunc_ln46_44_fu_2766_p4 + zext_ln46_46_fu_2822_p1);

assign add_ln46_fu_246_p2 = (trunc_ln_fu_186_p4 + zext_ln46_fu_242_p1);

assign and_ln46_63_fu_408_p2 = (tmp_196_fu_368_p3 & or_ln46_98_fu_402_p2);

assign and_ln46_64_fu_282_p2 = (tmp_194_fu_268_p3 | not_tmp_224_fu_276_p2);

assign and_ln46_65_fu_580_p2 = (tmp_201_fu_540_p3 & or_ln46_101_fu_574_p2);

assign and_ln46_66_fu_454_p2 = (tmp_199_fu_440_p3 | not_tmp_231_fu_448_p2);

assign and_ln46_67_fu_752_p2 = (tmp_207_fu_712_p3 & or_ln46_104_fu_746_p2);

assign and_ln46_68_fu_626_p2 = (tmp_205_fu_612_p3 | not_tmp_238_fu_620_p2);

assign and_ln46_69_fu_924_p2 = (tmp_213_fu_884_p3 & or_ln46_107_fu_918_p2);

assign and_ln46_70_fu_798_p2 = (tmp_211_fu_784_p3 | not_tmp_245_fu_792_p2);

assign and_ln46_71_fu_1096_p2 = (tmp_219_fu_1056_p3 & or_ln46_110_fu_1090_p2);

assign and_ln46_72_fu_970_p2 = (tmp_217_fu_956_p3 | not_tmp_252_fu_964_p2);

assign and_ln46_73_fu_1268_p2 = (tmp_225_fu_1228_p3 & or_ln46_113_fu_1262_p2);

assign and_ln46_74_fu_1142_p2 = (tmp_223_fu_1128_p3 | not_tmp_259_fu_1136_p2);

assign and_ln46_75_fu_1440_p2 = (tmp_231_fu_1400_p3 & or_ln46_116_fu_1434_p2);

assign and_ln46_76_fu_1314_p2 = (tmp_229_fu_1300_p3 | not_tmp_266_fu_1308_p2);

assign and_ln46_77_fu_1612_p2 = (tmp_237_fu_1572_p3 & or_ln46_119_fu_1606_p2);

assign and_ln46_78_fu_1486_p2 = (tmp_235_fu_1472_p3 | not_tmp_273_fu_1480_p2);

assign and_ln46_79_fu_1784_p2 = (tmp_243_fu_1744_p3 & or_ln46_122_fu_1778_p2);

assign and_ln46_80_fu_1658_p2 = (tmp_241_fu_1644_p3 | not_tmp_280_fu_1652_p2);

assign and_ln46_81_fu_1956_p2 = (tmp_249_fu_1916_p3 & or_ln46_125_fu_1950_p2);

assign and_ln46_82_fu_1830_p2 = (tmp_247_fu_1816_p3 | not_tmp_287_fu_1824_p2);

assign and_ln46_83_fu_2128_p2 = (tmp_255_fu_2088_p3 & or_ln46_128_fu_2122_p2);

assign and_ln46_84_fu_2002_p2 = (tmp_253_fu_1988_p3 | not_tmp_294_fu_1996_p2);

assign and_ln46_85_fu_2300_p2 = (tmp_261_fu_2260_p3 & or_ln46_131_fu_2294_p2);

assign and_ln46_86_fu_2174_p2 = (tmp_259_fu_2160_p3 | not_tmp_301_fu_2168_p2);

assign and_ln46_87_fu_2472_p2 = (tmp_267_fu_2432_p3 & or_ln46_134_fu_2466_p2);

assign and_ln46_88_fu_2346_p2 = (tmp_265_fu_2332_p3 | not_tmp_308_fu_2340_p2);

assign and_ln46_89_fu_2644_p2 = (tmp_273_fu_2604_p3 & or_ln46_137_fu_2638_p2);

assign and_ln46_90_fu_2518_p2 = (tmp_271_fu_2504_p3 | not_tmp_315_fu_2512_p2);

assign and_ln46_91_fu_2816_p2 = (tmp_279_fu_2776_p3 & or_ln46_140_fu_2810_p2);

assign and_ln46_92_fu_2690_p2 = (tmp_277_fu_2676_p3 | not_tmp_322_fu_2684_p2);

assign and_ln46_94_fu_2862_p2 = (tmp_283_fu_2848_p3 | not_tmp_329_fu_2856_p2);

assign and_ln46_fu_236_p2 = (tmp_191_fu_196_p3 & or_ln46_fu_230_p2);

assign ap_ready = 1'b1;

assign empty_62_fu_460_p2 = (icmp_ln46_66_fu_434_p2 & and_ln46_66_fu_454_p2);

assign empty_63_fu_632_p2 = (icmp_ln46_68_fu_606_p2 & and_ln46_68_fu_626_p2);

assign empty_64_fu_804_p2 = (icmp_ln46_70_fu_778_p2 & and_ln46_70_fu_798_p2);

assign empty_65_fu_976_p2 = (icmp_ln46_72_fu_950_p2 & and_ln46_72_fu_970_p2);

assign empty_66_fu_1148_p2 = (icmp_ln46_74_fu_1122_p2 & and_ln46_74_fu_1142_p2);

assign empty_67_fu_1320_p2 = (icmp_ln46_76_fu_1294_p2 & and_ln46_76_fu_1314_p2);

assign empty_68_fu_1492_p2 = (icmp_ln46_78_fu_1466_p2 & and_ln46_78_fu_1486_p2);

assign empty_69_fu_1664_p2 = (icmp_ln46_80_fu_1638_p2 & and_ln46_80_fu_1658_p2);

assign empty_70_fu_1836_p2 = (icmp_ln46_82_fu_1810_p2 & and_ln46_82_fu_1830_p2);

assign empty_71_fu_2008_p2 = (icmp_ln46_84_fu_1982_p2 & and_ln46_84_fu_2002_p2);

assign empty_72_fu_2180_p2 = (icmp_ln46_86_fu_2154_p2 & and_ln46_86_fu_2174_p2);

assign empty_73_fu_2352_p2 = (icmp_ln46_88_fu_2326_p2 & and_ln46_88_fu_2346_p2);

assign empty_74_fu_2524_p2 = (icmp_ln46_90_fu_2498_p2 & and_ln46_90_fu_2518_p2);

assign empty_75_fu_2696_p2 = (icmp_ln46_92_fu_2670_p2 & and_ln46_92_fu_2690_p2);

assign empty_76_fu_2868_p2 = (icmp_ln46_94_fu_2842_p2 & and_ln46_94_fu_2862_p2);

assign empty_fu_288_p2 = (icmp_ln46_64_fu_262_p2 & and_ln46_64_fu_282_p2);

assign icmp_ln46_64_fu_262_p2 = ((tmp_s_fu_252_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_65_fu_380_p2 = ((trunc_ln46_62_fu_376_p1 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_66_fu_434_p2 = ((tmp_190_fu_424_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_67_fu_552_p2 = ((trunc_ln46_63_fu_548_p1 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_68_fu_606_p2 = ((tmp_204_fu_596_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_69_fu_724_p2 = ((trunc_ln46_64_fu_720_p1 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_70_fu_778_p2 = ((tmp_210_fu_768_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_71_fu_896_p2 = ((trunc_ln46_65_fu_892_p1 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_72_fu_950_p2 = ((tmp_216_fu_940_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_73_fu_1068_p2 = ((trunc_ln46_66_fu_1064_p1 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_74_fu_1122_p2 = ((tmp_222_fu_1112_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_75_fu_1240_p2 = ((trunc_ln46_67_fu_1236_p1 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_76_fu_1294_p2 = ((tmp_228_fu_1284_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_77_fu_1412_p2 = ((trunc_ln46_68_fu_1408_p1 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_78_fu_1466_p2 = ((tmp_234_fu_1456_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_79_fu_1584_p2 = ((trunc_ln46_69_fu_1580_p1 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_80_fu_1638_p2 = ((tmp_240_fu_1628_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_81_fu_1756_p2 = ((trunc_ln46_70_fu_1752_p1 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_82_fu_1810_p2 = ((tmp_246_fu_1800_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_83_fu_1928_p2 = ((trunc_ln46_71_fu_1924_p1 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_84_fu_1982_p2 = ((tmp_252_fu_1972_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_85_fu_2100_p2 = ((trunc_ln46_72_fu_2096_p1 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_86_fu_2154_p2 = ((tmp_258_fu_2144_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_87_fu_2272_p2 = ((trunc_ln46_73_fu_2268_p1 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_88_fu_2326_p2 = ((tmp_264_fu_2316_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_89_fu_2444_p2 = ((trunc_ln46_74_fu_2440_p1 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_90_fu_2498_p2 = ((tmp_270_fu_2488_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_91_fu_2616_p2 = ((trunc_ln46_75_fu_2612_p1 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_92_fu_2670_p2 = ((tmp_276_fu_2660_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_93_fu_2788_p2 = ((trunc_ln46_76_fu_2784_p1 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_94_fu_2842_p2 = ((tmp_282_fu_2832_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_208_p2 = ((trunc_ln46_fu_204_p1 != 6'd0) ? 1'b1 : 1'b0);

assign not_tmp_224_fu_276_p2 = (tmp_192_fu_214_p3 ^ 1'd1);

assign not_tmp_231_fu_448_p2 = (tmp_197_fu_386_p3 ^ 1'd1);

assign not_tmp_238_fu_620_p2 = (tmp_202_fu_558_p3 ^ 1'd1);

assign not_tmp_245_fu_792_p2 = (tmp_208_fu_730_p3 ^ 1'd1);

assign not_tmp_252_fu_964_p2 = (tmp_214_fu_902_p3 ^ 1'd1);

assign not_tmp_259_fu_1136_p2 = (tmp_220_fu_1074_p3 ^ 1'd1);

assign not_tmp_266_fu_1308_p2 = (tmp_226_fu_1246_p3 ^ 1'd1);

assign not_tmp_273_fu_1480_p2 = (tmp_232_fu_1418_p3 ^ 1'd1);

assign not_tmp_280_fu_1652_p2 = (tmp_238_fu_1590_p3 ^ 1'd1);

assign not_tmp_287_fu_1824_p2 = (tmp_244_fu_1762_p3 ^ 1'd1);

assign not_tmp_294_fu_1996_p2 = (tmp_250_fu_1934_p3 ^ 1'd1);

assign not_tmp_301_fu_2168_p2 = (tmp_256_fu_2106_p3 ^ 1'd1);

assign not_tmp_308_fu_2340_p2 = (tmp_262_fu_2278_p3 ^ 1'd1);

assign not_tmp_315_fu_2512_p2 = (tmp_268_fu_2450_p3 ^ 1'd1);

assign not_tmp_322_fu_2684_p2 = (tmp_274_fu_2622_p3 ^ 1'd1);

assign not_tmp_329_fu_2856_p2 = (tmp_280_fu_2794_p3 ^ 1'd1);

assign or_ln46_100_fu_478_p2 = (xor_ln46_32_fu_472_p2 | tmp_195_fu_350_p3);

assign or_ln46_101_fu_574_p2 = (tmp_203_fu_566_p3 | icmp_ln46_67_fu_552_p2);

assign or_ln46_102_fu_638_p2 = (tmp_200_fu_522_p3 | empty_63_fu_632_p2);

assign or_ln46_103_fu_650_p2 = (xor_ln46_33_fu_644_p2 | tmp_200_fu_522_p3);

assign or_ln46_104_fu_746_p2 = (tmp_209_fu_738_p3 | icmp_ln46_69_fu_724_p2);

assign or_ln46_105_fu_810_p2 = (tmp_206_fu_694_p3 | empty_64_fu_804_p2);

assign or_ln46_106_fu_822_p2 = (xor_ln46_34_fu_816_p2 | tmp_206_fu_694_p3);

assign or_ln46_107_fu_918_p2 = (tmp_215_fu_910_p3 | icmp_ln46_71_fu_896_p2);

assign or_ln46_108_fu_982_p2 = (tmp_212_fu_866_p3 | empty_65_fu_976_p2);

assign or_ln46_109_fu_994_p2 = (xor_ln46_35_fu_988_p2 | tmp_212_fu_866_p3);

assign or_ln46_110_fu_1090_p2 = (tmp_221_fu_1082_p3 | icmp_ln46_73_fu_1068_p2);

assign or_ln46_111_fu_1154_p2 = (tmp_218_fu_1038_p3 | empty_66_fu_1148_p2);

assign or_ln46_112_fu_1166_p2 = (xor_ln46_36_fu_1160_p2 | tmp_218_fu_1038_p3);

assign or_ln46_113_fu_1262_p2 = (tmp_227_fu_1254_p3 | icmp_ln46_75_fu_1240_p2);

assign or_ln46_114_fu_1326_p2 = (tmp_224_fu_1210_p3 | empty_67_fu_1320_p2);

assign or_ln46_115_fu_1338_p2 = (xor_ln46_37_fu_1332_p2 | tmp_224_fu_1210_p3);

assign or_ln46_116_fu_1434_p2 = (tmp_233_fu_1426_p3 | icmp_ln46_77_fu_1412_p2);

assign or_ln46_117_fu_1498_p2 = (tmp_230_fu_1382_p3 | empty_68_fu_1492_p2);

assign or_ln46_118_fu_1510_p2 = (xor_ln46_38_fu_1504_p2 | tmp_230_fu_1382_p3);

assign or_ln46_119_fu_1606_p2 = (tmp_239_fu_1598_p3 | icmp_ln46_79_fu_1584_p2);

assign or_ln46_120_fu_1670_p2 = (tmp_236_fu_1554_p3 | empty_69_fu_1664_p2);

assign or_ln46_121_fu_1682_p2 = (xor_ln46_39_fu_1676_p2 | tmp_236_fu_1554_p3);

assign or_ln46_122_fu_1778_p2 = (tmp_245_fu_1770_p3 | icmp_ln46_81_fu_1756_p2);

assign or_ln46_123_fu_1842_p2 = (tmp_242_fu_1726_p3 | empty_70_fu_1836_p2);

assign or_ln46_124_fu_1854_p2 = (xor_ln46_40_fu_1848_p2 | tmp_242_fu_1726_p3);

assign or_ln46_125_fu_1950_p2 = (tmp_251_fu_1942_p3 | icmp_ln46_83_fu_1928_p2);

assign or_ln46_126_fu_2014_p2 = (tmp_248_fu_1898_p3 | empty_71_fu_2008_p2);

assign or_ln46_127_fu_2026_p2 = (xor_ln46_41_fu_2020_p2 | tmp_248_fu_1898_p3);

assign or_ln46_128_fu_2122_p2 = (tmp_257_fu_2114_p3 | icmp_ln46_85_fu_2100_p2);

assign or_ln46_129_fu_2186_p2 = (tmp_254_fu_2070_p3 | empty_72_fu_2180_p2);

assign or_ln46_130_fu_2198_p2 = (xor_ln46_42_fu_2192_p2 | tmp_254_fu_2070_p3);

assign or_ln46_131_fu_2294_p2 = (tmp_263_fu_2286_p3 | icmp_ln46_87_fu_2272_p2);

assign or_ln46_132_fu_2358_p2 = (tmp_260_fu_2242_p3 | empty_73_fu_2352_p2);

assign or_ln46_133_fu_2370_p2 = (xor_ln46_43_fu_2364_p2 | tmp_260_fu_2242_p3);

assign or_ln46_134_fu_2466_p2 = (tmp_269_fu_2458_p3 | icmp_ln46_89_fu_2444_p2);

assign or_ln46_135_fu_2530_p2 = (tmp_266_fu_2414_p3 | empty_74_fu_2524_p2);

assign or_ln46_136_fu_2542_p2 = (xor_ln46_44_fu_2536_p2 | tmp_266_fu_2414_p3);

assign or_ln46_137_fu_2638_p2 = (tmp_275_fu_2630_p3 | icmp_ln46_91_fu_2616_p2);

assign or_ln46_138_fu_2702_p2 = (tmp_272_fu_2586_p3 | empty_75_fu_2696_p2);

assign or_ln46_139_fu_2714_p2 = (xor_ln46_45_fu_2708_p2 | tmp_272_fu_2586_p3);

assign or_ln46_140_fu_2810_p2 = (tmp_281_fu_2802_p3 | icmp_ln46_93_fu_2788_p2);

assign or_ln46_141_fu_2874_p2 = (tmp_278_fu_2758_p3 | empty_76_fu_2868_p2);

assign or_ln46_142_fu_2886_p2 = (xor_ln46_46_fu_2880_p2 | tmp_278_fu_2758_p3);

assign or_ln46_96_fu_294_p2 = (tmp_fu_178_p3 | empty_fu_288_p2);

assign or_ln46_97_fu_306_p2 = (xor_ln46_fu_300_p2 | tmp_fu_178_p3);

assign or_ln46_98_fu_402_p2 = (tmp_198_fu_394_p3 | icmp_ln46_65_fu_380_p2);

assign or_ln46_99_fu_466_p2 = (tmp_195_fu_350_p3 | empty_62_fu_460_p2);

assign or_ln46_fu_230_p2 = (tmp_193_fu_222_p3 | icmp_ln46_fu_208_p2);

assign res_0_0_fu_336_p3 = ((icmp_ln45_fu_172_p2[0:0] == 1'b1) ? select_ln46_97_fu_328_p3 : 15'd0);

assign res_10_0_fu_2056_p3 = ((icmp_ln45_41_fu_1892_p2[0:0] == 1'b1) ? select_ln46_127_fu_2048_p3 : 15'd0);

assign res_11_0_fu_2228_p3 = ((icmp_ln45_42_fu_2064_p2[0:0] == 1'b1) ? select_ln46_130_fu_2220_p3 : 15'd0);

assign res_12_0_fu_2400_p3 = ((icmp_ln45_43_fu_2236_p2[0:0] == 1'b1) ? select_ln46_133_fu_2392_p3 : 15'd0);

assign res_13_0_fu_2572_p3 = ((icmp_ln45_44_fu_2408_p2[0:0] == 1'b1) ? select_ln46_136_fu_2564_p3 : 15'd0);

assign res_1445_0_fu_2744_p3 = ((icmp_ln45_45_fu_2580_p2[0:0] == 1'b1) ? select_ln46_139_fu_2736_p3 : 15'd0);

assign res_15_0_fu_2916_p3 = ((icmp_ln45_46_fu_2752_p2[0:0] == 1'b1) ? select_ln46_142_fu_2908_p3 : 15'd0);

assign res_1_0_fu_508_p3 = ((icmp_ln45_32_fu_344_p2[0:0] == 1'b1) ? select_ln46_100_fu_500_p3 : 15'd0);

assign res_2_0_fu_680_p3 = ((icmp_ln45_33_fu_516_p2[0:0] == 1'b1) ? select_ln46_103_fu_672_p3 : 15'd0);

assign res_3_0_fu_852_p3 = ((icmp_ln45_34_fu_688_p2[0:0] == 1'b1) ? select_ln46_106_fu_844_p3 : 15'd0);

assign res_4_0_fu_1024_p3 = ((icmp_ln45_35_fu_860_p2[0:0] == 1'b1) ? select_ln46_109_fu_1016_p3 : 15'd0);

assign res_5_0_fu_1196_p3 = ((icmp_ln45_36_fu_1032_p2[0:0] == 1'b1) ? select_ln46_112_fu_1188_p3 : 15'd0);

assign res_6_0_fu_1368_p3 = ((icmp_ln45_37_fu_1204_p2[0:0] == 1'b1) ? select_ln46_115_fu_1360_p3 : 15'd0);

assign res_7_0_fu_1540_p3 = ((icmp_ln45_38_fu_1376_p2[0:0] == 1'b1) ? select_ln46_118_fu_1532_p3 : 15'd0);

assign res_8_0_fu_1712_p3 = ((icmp_ln45_39_fu_1548_p2[0:0] == 1'b1) ? select_ln46_121_fu_1704_p3 : 15'd0);

assign res_9_0_fu_1884_p3 = ((icmp_ln45_40_fu_1720_p2[0:0] == 1'b1) ? select_ln46_124_fu_1876_p3 : 15'd0);

assign select_ln46_100_fu_500_p3 = ((or_ln46_100_fu_478_p2[0:0] == 1'b1) ? select_ln46_99_fu_492_p3 : add_ln46_32_fu_418_p2);

assign select_ln46_101_fu_656_p3 = ((tmp_200_fu_522_p3[0:0] == 1'b1) ? 15'd0 : add_ln46_33_fu_590_p2);

assign select_ln46_102_fu_664_p3 = ((or_ln46_102_fu_638_p2[0:0] == 1'b1) ? select_ln46_101_fu_656_p3 : 15'd32767);

assign select_ln46_103_fu_672_p3 = ((or_ln46_103_fu_650_p2[0:0] == 1'b1) ? select_ln46_102_fu_664_p3 : add_ln46_33_fu_590_p2);

assign select_ln46_104_fu_828_p3 = ((tmp_206_fu_694_p3[0:0] == 1'b1) ? 15'd0 : add_ln46_34_fu_762_p2);

assign select_ln46_105_fu_836_p3 = ((or_ln46_105_fu_810_p2[0:0] == 1'b1) ? select_ln46_104_fu_828_p3 : 15'd32767);

assign select_ln46_106_fu_844_p3 = ((or_ln46_106_fu_822_p2[0:0] == 1'b1) ? select_ln46_105_fu_836_p3 : add_ln46_34_fu_762_p2);

assign select_ln46_107_fu_1000_p3 = ((tmp_212_fu_866_p3[0:0] == 1'b1) ? 15'd0 : add_ln46_35_fu_934_p2);

assign select_ln46_108_fu_1008_p3 = ((or_ln46_108_fu_982_p2[0:0] == 1'b1) ? select_ln46_107_fu_1000_p3 : 15'd32767);

assign select_ln46_109_fu_1016_p3 = ((or_ln46_109_fu_994_p2[0:0] == 1'b1) ? select_ln46_108_fu_1008_p3 : add_ln46_35_fu_934_p2);

assign select_ln46_110_fu_1172_p3 = ((tmp_218_fu_1038_p3[0:0] == 1'b1) ? 15'd0 : add_ln46_36_fu_1106_p2);

assign select_ln46_111_fu_1180_p3 = ((or_ln46_111_fu_1154_p2[0:0] == 1'b1) ? select_ln46_110_fu_1172_p3 : 15'd32767);

assign select_ln46_112_fu_1188_p3 = ((or_ln46_112_fu_1166_p2[0:0] == 1'b1) ? select_ln46_111_fu_1180_p3 : add_ln46_36_fu_1106_p2);

assign select_ln46_113_fu_1344_p3 = ((tmp_224_fu_1210_p3[0:0] == 1'b1) ? 15'd0 : add_ln46_37_fu_1278_p2);

assign select_ln46_114_fu_1352_p3 = ((or_ln46_114_fu_1326_p2[0:0] == 1'b1) ? select_ln46_113_fu_1344_p3 : 15'd32767);

assign select_ln46_115_fu_1360_p3 = ((or_ln46_115_fu_1338_p2[0:0] == 1'b1) ? select_ln46_114_fu_1352_p3 : add_ln46_37_fu_1278_p2);

assign select_ln46_116_fu_1516_p3 = ((tmp_230_fu_1382_p3[0:0] == 1'b1) ? 15'd0 : add_ln46_38_fu_1450_p2);

assign select_ln46_117_fu_1524_p3 = ((or_ln46_117_fu_1498_p2[0:0] == 1'b1) ? select_ln46_116_fu_1516_p3 : 15'd32767);

assign select_ln46_118_fu_1532_p3 = ((or_ln46_118_fu_1510_p2[0:0] == 1'b1) ? select_ln46_117_fu_1524_p3 : add_ln46_38_fu_1450_p2);

assign select_ln46_119_fu_1688_p3 = ((tmp_236_fu_1554_p3[0:0] == 1'b1) ? 15'd0 : add_ln46_39_fu_1622_p2);

assign select_ln46_120_fu_1696_p3 = ((or_ln46_120_fu_1670_p2[0:0] == 1'b1) ? select_ln46_119_fu_1688_p3 : 15'd32767);

assign select_ln46_121_fu_1704_p3 = ((or_ln46_121_fu_1682_p2[0:0] == 1'b1) ? select_ln46_120_fu_1696_p3 : add_ln46_39_fu_1622_p2);

assign select_ln46_122_fu_1860_p3 = ((tmp_242_fu_1726_p3[0:0] == 1'b1) ? 15'd0 : add_ln46_40_fu_1794_p2);

assign select_ln46_123_fu_1868_p3 = ((or_ln46_123_fu_1842_p2[0:0] == 1'b1) ? select_ln46_122_fu_1860_p3 : 15'd32767);

assign select_ln46_124_fu_1876_p3 = ((or_ln46_124_fu_1854_p2[0:0] == 1'b1) ? select_ln46_123_fu_1868_p3 : add_ln46_40_fu_1794_p2);

assign select_ln46_125_fu_2032_p3 = ((tmp_248_fu_1898_p3[0:0] == 1'b1) ? 15'd0 : add_ln46_41_fu_1966_p2);

assign select_ln46_126_fu_2040_p3 = ((or_ln46_126_fu_2014_p2[0:0] == 1'b1) ? select_ln46_125_fu_2032_p3 : 15'd32767);

assign select_ln46_127_fu_2048_p3 = ((or_ln46_127_fu_2026_p2[0:0] == 1'b1) ? select_ln46_126_fu_2040_p3 : add_ln46_41_fu_1966_p2);

assign select_ln46_128_fu_2204_p3 = ((tmp_254_fu_2070_p3[0:0] == 1'b1) ? 15'd0 : add_ln46_42_fu_2138_p2);

assign select_ln46_129_fu_2212_p3 = ((or_ln46_129_fu_2186_p2[0:0] == 1'b1) ? select_ln46_128_fu_2204_p3 : 15'd32767);

assign select_ln46_130_fu_2220_p3 = ((or_ln46_130_fu_2198_p2[0:0] == 1'b1) ? select_ln46_129_fu_2212_p3 : add_ln46_42_fu_2138_p2);

assign select_ln46_131_fu_2376_p3 = ((tmp_260_fu_2242_p3[0:0] == 1'b1) ? 15'd0 : add_ln46_43_fu_2310_p2);

assign select_ln46_132_fu_2384_p3 = ((or_ln46_132_fu_2358_p2[0:0] == 1'b1) ? select_ln46_131_fu_2376_p3 : 15'd32767);

assign select_ln46_133_fu_2392_p3 = ((or_ln46_133_fu_2370_p2[0:0] == 1'b1) ? select_ln46_132_fu_2384_p3 : add_ln46_43_fu_2310_p2);

assign select_ln46_134_fu_2548_p3 = ((tmp_266_fu_2414_p3[0:0] == 1'b1) ? 15'd0 : add_ln46_44_fu_2482_p2);

assign select_ln46_135_fu_2556_p3 = ((or_ln46_135_fu_2530_p2[0:0] == 1'b1) ? select_ln46_134_fu_2548_p3 : 15'd32767);

assign select_ln46_136_fu_2564_p3 = ((or_ln46_136_fu_2542_p2[0:0] == 1'b1) ? select_ln46_135_fu_2556_p3 : add_ln46_44_fu_2482_p2);

assign select_ln46_137_fu_2720_p3 = ((tmp_272_fu_2586_p3[0:0] == 1'b1) ? 15'd0 : add_ln46_45_fu_2654_p2);

assign select_ln46_138_fu_2728_p3 = ((or_ln46_138_fu_2702_p2[0:0] == 1'b1) ? select_ln46_137_fu_2720_p3 : 15'd32767);

assign select_ln46_139_fu_2736_p3 = ((or_ln46_139_fu_2714_p2[0:0] == 1'b1) ? select_ln46_138_fu_2728_p3 : add_ln46_45_fu_2654_p2);

assign select_ln46_140_fu_2892_p3 = ((tmp_278_fu_2758_p3[0:0] == 1'b1) ? 15'd0 : add_ln46_46_fu_2826_p2);

assign select_ln46_141_fu_2900_p3 = ((or_ln46_141_fu_2874_p2[0:0] == 1'b1) ? select_ln46_140_fu_2892_p3 : 15'd32767);

assign select_ln46_142_fu_2908_p3 = ((or_ln46_142_fu_2886_p2[0:0] == 1'b1) ? select_ln46_141_fu_2900_p3 : add_ln46_46_fu_2826_p2);

assign select_ln46_96_fu_320_p3 = ((or_ln46_96_fu_294_p2[0:0] == 1'b1) ? select_ln46_fu_312_p3 : 15'd32767);

assign select_ln46_97_fu_328_p3 = ((or_ln46_97_fu_306_p2[0:0] == 1'b1) ? select_ln46_96_fu_320_p3 : add_ln46_fu_246_p2);

assign select_ln46_98_fu_484_p3 = ((tmp_195_fu_350_p3[0:0] == 1'b1) ? 15'd0 : add_ln46_32_fu_418_p2);

assign select_ln46_99_fu_492_p3 = ((or_ln46_99_fu_466_p2[0:0] == 1'b1) ? select_ln46_98_fu_484_p3 : 15'd32767);

assign select_ln46_fu_312_p3 = ((tmp_fu_178_p3[0:0] == 1'b1) ? 15'd0 : add_ln46_fu_246_p2);

assign tmp_190_fu_424_p4 = {{data_1_val[25:22]}};

assign tmp_191_fu_196_p3 = data_0_val[32'd6];

assign tmp_192_fu_214_p3 = data_0_val[32'd21];

assign tmp_193_fu_222_p3 = data_0_val[32'd7];

assign tmp_194_fu_268_p3 = add_ln46_fu_246_p2[32'd14];

assign tmp_195_fu_350_p3 = data_1_val[32'd25];

assign tmp_196_fu_368_p3 = data_1_val[32'd6];

assign tmp_197_fu_386_p3 = data_1_val[32'd21];

assign tmp_198_fu_394_p3 = data_1_val[32'd7];

assign tmp_199_fu_440_p3 = add_ln46_32_fu_418_p2[32'd14];

assign tmp_200_fu_522_p3 = data_2_val[32'd25];

assign tmp_201_fu_540_p3 = data_2_val[32'd6];

assign tmp_202_fu_558_p3 = data_2_val[32'd21];

assign tmp_203_fu_566_p3 = data_2_val[32'd7];

assign tmp_204_fu_596_p4 = {{data_2_val[25:22]}};

assign tmp_205_fu_612_p3 = add_ln46_33_fu_590_p2[32'd14];

assign tmp_206_fu_694_p3 = data_3_val[32'd25];

assign tmp_207_fu_712_p3 = data_3_val[32'd6];

assign tmp_208_fu_730_p3 = data_3_val[32'd21];

assign tmp_209_fu_738_p3 = data_3_val[32'd7];

assign tmp_210_fu_768_p4 = {{data_3_val[25:22]}};

assign tmp_211_fu_784_p3 = add_ln46_34_fu_762_p2[32'd14];

assign tmp_212_fu_866_p3 = data_4_val[32'd25];

assign tmp_213_fu_884_p3 = data_4_val[32'd6];

assign tmp_214_fu_902_p3 = data_4_val[32'd21];

assign tmp_215_fu_910_p3 = data_4_val[32'd7];

assign tmp_216_fu_940_p4 = {{data_4_val[25:22]}};

assign tmp_217_fu_956_p3 = add_ln46_35_fu_934_p2[32'd14];

assign tmp_218_fu_1038_p3 = data_5_val[32'd25];

assign tmp_219_fu_1056_p3 = data_5_val[32'd6];

assign tmp_220_fu_1074_p3 = data_5_val[32'd21];

assign tmp_221_fu_1082_p3 = data_5_val[32'd7];

assign tmp_222_fu_1112_p4 = {{data_5_val[25:22]}};

assign tmp_223_fu_1128_p3 = add_ln46_36_fu_1106_p2[32'd14];

assign tmp_224_fu_1210_p3 = data_6_val[32'd25];

assign tmp_225_fu_1228_p3 = data_6_val[32'd6];

assign tmp_226_fu_1246_p3 = data_6_val[32'd21];

assign tmp_227_fu_1254_p3 = data_6_val[32'd7];

assign tmp_228_fu_1284_p4 = {{data_6_val[25:22]}};

assign tmp_229_fu_1300_p3 = add_ln46_37_fu_1278_p2[32'd14];

assign tmp_230_fu_1382_p3 = data_7_val[32'd25];

assign tmp_231_fu_1400_p3 = data_7_val[32'd6];

assign tmp_232_fu_1418_p3 = data_7_val[32'd21];

assign tmp_233_fu_1426_p3 = data_7_val[32'd7];

assign tmp_234_fu_1456_p4 = {{data_7_val[25:22]}};

assign tmp_235_fu_1472_p3 = add_ln46_38_fu_1450_p2[32'd14];

assign tmp_236_fu_1554_p3 = data_8_val[32'd25];

assign tmp_237_fu_1572_p3 = data_8_val[32'd6];

assign tmp_238_fu_1590_p3 = data_8_val[32'd21];

assign tmp_239_fu_1598_p3 = data_8_val[32'd7];

assign tmp_240_fu_1628_p4 = {{data_8_val[25:22]}};

assign tmp_241_fu_1644_p3 = add_ln46_39_fu_1622_p2[32'd14];

assign tmp_242_fu_1726_p3 = data_9_val[32'd25];

assign tmp_243_fu_1744_p3 = data_9_val[32'd6];

assign tmp_244_fu_1762_p3 = data_9_val[32'd21];

assign tmp_245_fu_1770_p3 = data_9_val[32'd7];

assign tmp_246_fu_1800_p4 = {{data_9_val[25:22]}};

assign tmp_247_fu_1816_p3 = add_ln46_40_fu_1794_p2[32'd14];

assign tmp_248_fu_1898_p3 = data_10_val[32'd25];

assign tmp_249_fu_1916_p3 = data_10_val[32'd6];

assign tmp_250_fu_1934_p3 = data_10_val[32'd21];

assign tmp_251_fu_1942_p3 = data_10_val[32'd7];

assign tmp_252_fu_1972_p4 = {{data_10_val[25:22]}};

assign tmp_253_fu_1988_p3 = add_ln46_41_fu_1966_p2[32'd14];

assign tmp_254_fu_2070_p3 = data_11_val[32'd25];

assign tmp_255_fu_2088_p3 = data_11_val[32'd6];

assign tmp_256_fu_2106_p3 = data_11_val[32'd21];

assign tmp_257_fu_2114_p3 = data_11_val[32'd7];

assign tmp_258_fu_2144_p4 = {{data_11_val[25:22]}};

assign tmp_259_fu_2160_p3 = add_ln46_42_fu_2138_p2[32'd14];

assign tmp_260_fu_2242_p3 = data_12_val[32'd25];

assign tmp_261_fu_2260_p3 = data_12_val[32'd6];

assign tmp_262_fu_2278_p3 = data_12_val[32'd21];

assign tmp_263_fu_2286_p3 = data_12_val[32'd7];

assign tmp_264_fu_2316_p4 = {{data_12_val[25:22]}};

assign tmp_265_fu_2332_p3 = add_ln46_43_fu_2310_p2[32'd14];

assign tmp_266_fu_2414_p3 = data_13_val[32'd25];

assign tmp_267_fu_2432_p3 = data_13_val[32'd6];

assign tmp_268_fu_2450_p3 = data_13_val[32'd21];

assign tmp_269_fu_2458_p3 = data_13_val[32'd7];

assign tmp_270_fu_2488_p4 = {{data_13_val[25:22]}};

assign tmp_271_fu_2504_p3 = add_ln46_44_fu_2482_p2[32'd14];

assign tmp_272_fu_2586_p3 = data_14_val[32'd25];

assign tmp_273_fu_2604_p3 = data_14_val[32'd6];

assign tmp_274_fu_2622_p3 = data_14_val[32'd21];

assign tmp_275_fu_2630_p3 = data_14_val[32'd7];

assign tmp_276_fu_2660_p4 = {{data_14_val[25:22]}};

assign tmp_277_fu_2676_p3 = add_ln46_45_fu_2654_p2[32'd14];

assign tmp_278_fu_2758_p3 = data_15_val[32'd25];

assign tmp_279_fu_2776_p3 = data_15_val[32'd6];

assign tmp_280_fu_2794_p3 = data_15_val[32'd21];

assign tmp_281_fu_2802_p3 = data_15_val[32'd7];

assign tmp_282_fu_2832_p4 = {{data_15_val[25:22]}};

assign tmp_283_fu_2848_p3 = add_ln46_46_fu_2826_p2[32'd14];

assign tmp_fu_178_p3 = data_0_val[32'd25];

assign tmp_s_fu_252_p4 = {{data_0_val[25:22]}};

assign trunc_ln46_31_fu_530_p4 = {{data_2_val[21:7]}};

assign trunc_ln46_32_fu_702_p4 = {{data_3_val[21:7]}};

assign trunc_ln46_33_fu_874_p4 = {{data_4_val[21:7]}};

assign trunc_ln46_34_fu_1046_p4 = {{data_5_val[21:7]}};

assign trunc_ln46_35_fu_1218_p4 = {{data_6_val[21:7]}};

assign trunc_ln46_36_fu_1390_p4 = {{data_7_val[21:7]}};

assign trunc_ln46_37_fu_1562_p4 = {{data_8_val[21:7]}};

assign trunc_ln46_38_fu_1734_p4 = {{data_9_val[21:7]}};

assign trunc_ln46_39_fu_1906_p4 = {{data_10_val[21:7]}};

assign trunc_ln46_40_fu_2078_p4 = {{data_11_val[21:7]}};

assign trunc_ln46_41_fu_2250_p4 = {{data_12_val[21:7]}};

assign trunc_ln46_42_fu_2422_p4 = {{data_13_val[21:7]}};

assign trunc_ln46_43_fu_2594_p4 = {{data_14_val[21:7]}};

assign trunc_ln46_44_fu_2766_p4 = {{data_15_val[21:7]}};

assign trunc_ln46_62_fu_376_p1 = data_1_val[5:0];

assign trunc_ln46_63_fu_548_p1 = data_2_val[5:0];

assign trunc_ln46_64_fu_720_p1 = data_3_val[5:0];

assign trunc_ln46_65_fu_892_p1 = data_4_val[5:0];

assign trunc_ln46_66_fu_1064_p1 = data_5_val[5:0];

assign trunc_ln46_67_fu_1236_p1 = data_6_val[5:0];

assign trunc_ln46_68_fu_1408_p1 = data_7_val[5:0];

assign trunc_ln46_69_fu_1580_p1 = data_8_val[5:0];

assign trunc_ln46_70_fu_1752_p1 = data_9_val[5:0];

assign trunc_ln46_71_fu_1924_p1 = data_10_val[5:0];

assign trunc_ln46_72_fu_2096_p1 = data_11_val[5:0];

assign trunc_ln46_73_fu_2268_p1 = data_12_val[5:0];

assign trunc_ln46_74_fu_2440_p1 = data_13_val[5:0];

assign trunc_ln46_75_fu_2612_p1 = data_14_val[5:0];

assign trunc_ln46_76_fu_2784_p1 = data_15_val[5:0];

assign trunc_ln46_fu_204_p1 = data_0_val[5:0];

assign trunc_ln46_s_fu_358_p4 = {{data_1_val[21:7]}};

assign trunc_ln_fu_186_p4 = {{data_0_val[21:7]}};

assign xor_ln46_32_fu_472_p2 = (empty_62_fu_460_p2 ^ 1'd1);

assign xor_ln46_33_fu_644_p2 = (empty_63_fu_632_p2 ^ 1'd1);

assign xor_ln46_34_fu_816_p2 = (empty_64_fu_804_p2 ^ 1'd1);

assign xor_ln46_35_fu_988_p2 = (empty_65_fu_976_p2 ^ 1'd1);

assign xor_ln46_36_fu_1160_p2 = (empty_66_fu_1148_p2 ^ 1'd1);

assign xor_ln46_37_fu_1332_p2 = (empty_67_fu_1320_p2 ^ 1'd1);

assign xor_ln46_38_fu_1504_p2 = (empty_68_fu_1492_p2 ^ 1'd1);

assign xor_ln46_39_fu_1676_p2 = (empty_69_fu_1664_p2 ^ 1'd1);

assign xor_ln46_40_fu_1848_p2 = (empty_70_fu_1836_p2 ^ 1'd1);

assign xor_ln46_41_fu_2020_p2 = (empty_71_fu_2008_p2 ^ 1'd1);

assign xor_ln46_42_fu_2192_p2 = (empty_72_fu_2180_p2 ^ 1'd1);

assign xor_ln46_43_fu_2364_p2 = (empty_73_fu_2352_p2 ^ 1'd1);

assign xor_ln46_44_fu_2536_p2 = (empty_74_fu_2524_p2 ^ 1'd1);

assign xor_ln46_45_fu_2708_p2 = (empty_75_fu_2696_p2 ^ 1'd1);

assign xor_ln46_46_fu_2880_p2 = (empty_76_fu_2868_p2 ^ 1'd1);

assign xor_ln46_fu_300_p2 = (empty_fu_288_p2 ^ 1'd1);

assign zext_ln46_32_fu_414_p1 = and_ln46_63_fu_408_p2;

assign zext_ln46_33_fu_586_p1 = and_ln46_65_fu_580_p2;

assign zext_ln46_34_fu_758_p1 = and_ln46_67_fu_752_p2;

assign zext_ln46_35_fu_930_p1 = and_ln46_69_fu_924_p2;

assign zext_ln46_36_fu_1102_p1 = and_ln46_71_fu_1096_p2;

assign zext_ln46_37_fu_1274_p1 = and_ln46_73_fu_1268_p2;

assign zext_ln46_38_fu_1446_p1 = and_ln46_75_fu_1440_p2;

assign zext_ln46_39_fu_1618_p1 = and_ln46_77_fu_1612_p2;

assign zext_ln46_40_fu_1790_p1 = and_ln46_79_fu_1784_p2;

assign zext_ln46_41_fu_1962_p1 = and_ln46_81_fu_1956_p2;

assign zext_ln46_42_fu_2134_p1 = and_ln46_83_fu_2128_p2;

assign zext_ln46_43_fu_2306_p1 = and_ln46_85_fu_2300_p2;

assign zext_ln46_44_fu_2478_p1 = and_ln46_87_fu_2472_p2;

assign zext_ln46_45_fu_2650_p1 = and_ln46_89_fu_2644_p2;

assign zext_ln46_46_fu_2822_p1 = and_ln46_91_fu_2816_p2;

assign zext_ln46_fu_242_p1 = and_ln46_fu_236_p2;

assign ap_return_0 = res_0_0_fu_336_p3;

assign ap_return_1 = res_1_0_fu_508_p3;

assign ap_return_10 = res_10_0_fu_2056_p3;

assign ap_return_11 = res_11_0_fu_2228_p3;

assign ap_return_12 = res_12_0_fu_2400_p3;

assign ap_return_13 = res_13_0_fu_2572_p3;

assign ap_return_14 = res_1445_0_fu_2744_p3;

assign ap_return_15 = res_15_0_fu_2916_p3;

assign ap_return_2 = res_2_0_fu_680_p3;

assign ap_return_3 = res_3_0_fu_852_p3;

assign ap_return_4 = res_4_0_fu_1024_p3;

assign ap_return_5 = res_5_0_fu_1196_p3;

assign ap_return_6 = res_6_0_fu_1368_p3;

assign ap_return_7 = res_7_0_fu_1540_p3;

assign ap_return_8 = res_8_0_fu_1712_p3;

assign ap_return_9 = res_9_0_fu_1884_p3;

assign icmp_ln45_32_fu_344_p2 = (($signed(data_1_val) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_33_fu_516_p2 = (($signed(data_2_val) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_34_fu_688_p2 = (($signed(data_3_val) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_35_fu_860_p2 = (($signed(data_4_val) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_36_fu_1032_p2 = (($signed(data_5_val) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_37_fu_1204_p2 = (($signed(data_6_val) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_38_fu_1376_p2 = (($signed(data_7_val) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_39_fu_1548_p2 = (($signed(data_8_val) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_40_fu_1720_p2 = (($signed(data_9_val) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_41_fu_1892_p2 = (($signed(data_10_val) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_42_fu_2064_p2 = (($signed(data_11_val) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_43_fu_2236_p2 = (($signed(data_12_val) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_44_fu_2408_p2 = (($signed(data_13_val) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_45_fu_2580_p2 = (($signed(data_14_val) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_46_fu_2752_p2 = (($signed(data_15_val) > $signed(26'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_172_p2 = (($signed(data_0_val) > $signed(26'd0)) ? 1'b1 : 1'b0);

endmodule //Topo2A_AD_proj_relu_ap_fixed_26_4_5_3_0_ap_ufixed_15_0_4_0_0_relu_config9_s
