{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port uart -pg 1 -y 250 -defaultsOSRD
preplace port base_ram -pg 1 -y 940 -defaultsOSRD
preplace port clk -pg 1 -y 250 -defaultsOSRD
preplace port reset -pg 1 -y 230 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 2 -y 360 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -y 410 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 6 -y 540 -defaultsOSRD
preplace inst jtag_axi_0 -pg 1 -lvl 2 -y 140 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 3 -y 460 -defaultsOSRD
preplace inst rst_clk_50M -pg 1 -lvl 4 -y 250 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 5 -y 900 -defaultsOSRD
preplace inst axi_bram_ctrl_1_bram -pg 1 -lvl 6 -y 680 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 6 -y 280 -defaultsOSRD
preplace inst axi_emc_base -pg 1 -lvl 3 -y 1050 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 5 -y 270 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -y 540 -defaultsOSRD
preplace inst mycpu_top_0 -pg 1 -lvl 4 -y 460 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 5 -y 680 -defaultsOSRD
preplace netloc axi_mem_intercon_M01_AXI 1 5 1 N
preplace netloc clk_wiz_locked 1 2 2 NJ 360 740
preplace netloc clk_wiz_clk_out2 1 2 3 410 380 750 590 1170
preplace netloc rst_clk_50M_mb_reset 1 2 3 430J 600 NJ 600 1110
preplace netloc cp0_epc_o 1 4 1 1120
preplace netloc axi_emc_base_EMC_INTF 1 3 4 NJ 880 1110J 1050 1560J 940 NJ
preplace netloc cp0_cause_o 1 4 1 1130
preplace netloc axi_mem_intercon_M03_AXI 1 2 4 420 20 NJ 20 NJ 20 1560
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 N
preplace netloc util_vector_logic_0_Res 1 3 1 N
preplace netloc rst_clk_50M_interconnect_aresetn 1 4 1 1200
preplace netloc jtag_axi_0_M_AXI 1 2 3 NJ 140 NJ 140 N
preplace netloc axi_mem_intercon_M00_AXI 1 4 2 1240 60 1540
preplace netloc rst_clk_50M_peripheral_aresetn 1 1 5 200 450 400 620 N 620 1160 30 1580
preplace netloc axi_mem_intercon_M02_AXI 1 4 2 1230 50 1550
preplace netloc cp0_status_o 1 4 1 1140
preplace netloc mycpu_top_0_interface_aximm 1 4 1 1220
preplace netloc xlconstant_0_dout 1 1 1 180
preplace netloc clk_1 1 1 5 190 440 400 400 740 610 1210 40 1570
preplace netloc debug_wb_rf_data 1 4 1 1150
preplace netloc debug_wb_pc 1 4 1 1200
preplace netloc clk_2 1 0 2 N 250 170
preplace netloc axi_uartlite_0_UART 1 6 1 N
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 5 1 N
preplace netloc debug_wb_rf_wnum 1 4 1 1180
preplace netloc reset_1 1 0 4 N 230 N 230 N 230 N
preplace netloc debug_wb_rf_wen 1 4 1 1190
levelinfo -pg 1 -10 90 300 590 930 1390 1710 1860 -top 0 -bot 1280
"
}
{
   "da_axi4_cnt":"6",
   "da_board_cnt":"2",
   "da_bram_cntlr_cnt":"1",
   "da_clkrst_cnt":"1"
}
