

================================================================
== Vivado HLS Report for 'i_relu2'
================================================================
* Date:           Sun Oct 30 00:20:23 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3709|  3709|  3709|  3709|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  3708|  3708|       618|          -|          -|     6|    no    |
        | + Loop 1.1      |   616|   616|        44|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1  |    42|    42|         3|          -|          -|    14|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "br label %.loopexit" [lenet/lenet_hls.cpp:58]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 8 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.13ns)   --->   "%icmp_ln58 = icmp eq i3 %i_0, -2" [lenet/lenet_hls.cpp:58]   --->   Operation 9 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [lenet/lenet_hls.cpp:58]   --->   Operation 11 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln58, label %3, label %.preheader1.preheader" [lenet/lenet_hls.cpp:58]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %i_0, i4 0)" [lenet/lenet_hls.cpp:61]   --->   Operation 13 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i7 %tmp_s to i8" [lenet/lenet_hls.cpp:61]   --->   Operation 14 'zext' 'zext_ln61' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_0, i1 false)" [lenet/lenet_hls.cpp:61]   --->   Operation 15 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i4 %tmp_2 to i8" [lenet/lenet_hls.cpp:61]   --->   Operation 16 'zext' 'zext_ln61_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.87ns)   --->   "%sub_ln61 = sub i8 %zext_ln61, %zext_ln61_1" [lenet/lenet_hls.cpp:61]   --->   Operation 17 'sub' 'sub_ln61' <Predicate = (!icmp_ln58)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i8 %sub_ln61 to i9" [lenet/lenet_hls.cpp:61]   --->   Operation 18 'sext' 'sext_ln61' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.76ns)   --->   "br label %.preheader1" [lenet/lenet_hls.cpp:59]   --->   Operation 19 'br' <Predicate = (!icmp_ln58)> <Delay = 1.76>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [lenet/lenet_hls.cpp:63]   --->   Operation 20 'ret' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.46>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ 0, %.preheader1.preheader ], [ %j, %.preheader1.loopexit ]"   --->   Operation 21 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.30ns)   --->   "%icmp_ln59 = icmp eq i4 %j_0, -2" [lenet/lenet_hls.cpp:59]   --->   Operation 22 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 23 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [lenet/lenet_hls.cpp:59]   --->   Operation 24 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %.loopexit.loopexit, label %.preheader.preheader" [lenet/lenet_hls.cpp:59]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i4 %j_0 to i9" [lenet/lenet_hls.cpp:61]   --->   Operation 26 'zext' 'zext_ln61_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.91ns)   --->   "%add_ln61 = add i9 %sext_ln61, %zext_ln61_2" [lenet/lenet_hls.cpp:61]   --->   Operation 27 'add' 'add_ln61' <Predicate = (!icmp_ln59)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i9 %add_ln61 to i8" [lenet/lenet_hls.cpp:61]   --->   Operation 28 'trunc' 'trunc_ln61' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %trunc_ln61, i4 0)" [lenet/lenet_hls.cpp:61]   --->   Operation 29 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln61, i1 false)" [lenet/lenet_hls.cpp:61]   --->   Operation 30 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln61_1 = sext i10 %tmp_5 to i12" [lenet/lenet_hls.cpp:61]   --->   Operation 31 'sext' 'sext_ln61_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.54ns)   --->   "%sub_ln61_1 = sub i12 %p_shl2_cast, %sext_ln61_1" [lenet/lenet_hls.cpp:61]   --->   Operation 32 'sub' 'sub_ln61_1' <Predicate = (!icmp_ln59)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:60]   --->   Operation 33 'br' <Predicate = (!icmp_ln59)> <Delay = 1.76>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 34 'br' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.80>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%k_0 = phi i4 [ %k, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 35 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.30ns)   --->   "%icmp_ln60 = icmp eq i4 %k_0, -2" [lenet/lenet_hls.cpp:60]   --->   Operation 36 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 37 'speclooptripcount' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.73ns)   --->   "%k = add i4 %k_0, 1" [lenet/lenet_hls.cpp:60]   --->   Operation 38 'add' 'k' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %.preheader1.loopexit, label %1" [lenet/lenet_hls.cpp:60]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln61_3 = zext i4 %k_0 to i12" [lenet/lenet_hls.cpp:61]   --->   Operation 40 'zext' 'zext_ln61_3' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.54ns)   --->   "%add_ln61_1 = add i12 %sub_ln61_1, %zext_ln61_3" [lenet/lenet_hls.cpp:61]   --->   Operation 41 'add' 'add_ln61_1' <Predicate = (!icmp_ln60)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln61_4 = zext i12 %add_ln61_1 to i64" [lenet/lenet_hls.cpp:61]   --->   Operation 42 'zext' 'zext_ln61_4' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1176 x float]* %input_r, i64 0, i64 %zext_ln61_4" [lenet/lenet_hls.cpp:61]   --->   Operation 43 'getelementptr' 'input_addr' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_4 : Operation 44 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lenet/lenet_hls.cpp:61]   --->   Operation 44 'load' 'input_load' <Predicate = (!icmp_ln60)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 45 'br' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.68>
ST_5 : Operation 46 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [lenet/lenet_hls.cpp:61]   --->   Operation 46 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast float %input_load to i32" [lenet/lenet_hls.cpp:61]   --->   Operation 47 'bitcast' 'bitcast_ln61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln61, i32 23, i32 30)" [lenet/lenet_hls.cpp:61]   --->   Operation 48 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = trunc i32 %bitcast_ln61 to i23" [lenet/lenet_hls.cpp:61]   --->   Operation 49 'trunc' 'trunc_ln61_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.55ns)   --->   "%icmp_ln61 = icmp ne i8 %tmp, -1" [lenet/lenet_hls.cpp:61]   --->   Operation 50 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (2.44ns)   --->   "%icmp_ln61_1 = icmp eq i23 %trunc_ln61_1, 0" [lenet/lenet_hls.cpp:61]   --->   Operation 51 'icmp' 'icmp_ln61_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp olt float %input_load, 0.000000e+00" [lenet/lenet_hls.cpp:61]   --->   Operation 52 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.40>
ST_6 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln61)   --->   "%or_ln61 = or i1 %icmp_ln61_1, %icmp_ln61" [lenet/lenet_hls.cpp:61]   --->   Operation 53 'or' 'or_ln61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp olt float %input_load, 0.000000e+00" [lenet/lenet_hls.cpp:61]   --->   Operation 54 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln61 = and i1 %or_ln61, %tmp_6" [lenet/lenet_hls.cpp:61]   --->   Operation 55 'and' 'and_ln61' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %and_ln61, label %2, label %._crit_edge" [lenet/lenet_hls.cpp:61]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %input_addr, align 4" [lenet/lenet_hls.cpp:62]   --->   Operation 57 'store' <Predicate = (and_ln61)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1176> <RAM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "br label %._crit_edge" [lenet/lenet_hls.cpp:62]   --->   Operation 58 'br' <Predicate = (and_ln61)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader" [lenet/lenet_hls.cpp:60]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', lenet/lenet_hls.cpp:58) [4]  (1.77 ns)

 <State 2>: 1.87ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', lenet/lenet_hls.cpp:58) [4]  (0 ns)
	'sub' operation ('sub_ln61', lenet/lenet_hls.cpp:61) [14]  (1.87 ns)

 <State 3>: 3.46ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', lenet/lenet_hls.cpp:59) [18]  (0 ns)
	'add' operation ('add_ln61', lenet/lenet_hls.cpp:61) [25]  (1.92 ns)
	'sub' operation ('sub_ln61_1', lenet/lenet_hls.cpp:61) [30]  (1.55 ns)

 <State 4>: 4.8ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', lenet/lenet_hls.cpp:60) [33]  (0 ns)
	'add' operation ('add_ln61_1', lenet/lenet_hls.cpp:61) [40]  (1.55 ns)
	'getelementptr' operation ('input_addr', lenet/lenet_hls.cpp:61) [42]  (0 ns)
	'load' operation ('input_load', lenet/lenet_hls.cpp:61) on array 'input_r' [43]  (3.25 ns)

 <State 5>: 8.69ns
The critical path consists of the following:
	'load' operation ('input_load', lenet/lenet_hls.cpp:61) on array 'input_r' [43]  (3.25 ns)
	'fcmp' operation ('tmp_6', lenet/lenet_hls.cpp:61) [50]  (5.43 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', lenet/lenet_hls.cpp:61) [50]  (5.43 ns)
	'and' operation ('and_ln61', lenet/lenet_hls.cpp:61) [51]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
