  module testcase19:
  output A,B,C ,D, E, F, G;

signal S1 in 

present S1 then emit S1 else nothing end present


end signal
  end module


  