#Simulator questa
shared/shared_lib.sim lib=shared_lib

# UserLogic/ult/ult_lib.sim
UserLogic/ult/top_ult_sim.vhd 
# topsim=ult_tb runtime=150us
shared/sim/waves/ull_vu13_e3a_tp_csf_mptc_ta.do 

# Waveform 
# UserLogic/ult/sim/ult_tp_sim1.wcfg

#IV
shared/sim/vhdl_input_vect/EA3_20230315/csm_A3_Endcap.csv
shared/sim/vhdl_input_vect/EA3_20230315/slc_A3_Endcap.csv
