\hypertarget{group___u_a_r_t___tx___inv}{}\doxysection{UART Advanced Feature TX Pin Active Level Inversion}
\label{group___u_a_r_t___tx___inv}\index{UART Advanced Feature TX Pin Active Level Inversion@{UART Advanced Feature TX Pin Active Level Inversion}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___tx___inv_gaf2ef53664b0d4b93758575b9ee1b949b}{UART\+\_\+\+ADVFEATURE\+\_\+\+TXINV\+\_\+\+DISABLE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___tx___inv_ga1e0ddbed5fc5ddce5314f63e96e29c3d}{UART\+\_\+\+ADVFEATURE\+\_\+\+TXINV\+\_\+\+ENABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2ad93cdc6d8f138f455a2fb671a211}{USART\+\_\+\+CR2\+\_\+\+TXINV}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t___tx___inv_gaf2ef53664b0d4b93758575b9ee1b949b}\label{group___u_a_r_t___tx___inv_gaf2ef53664b0d4b93758575b9ee1b949b}} 
\index{UART Advanced Feature TX Pin Active Level Inversion@{UART Advanced Feature TX Pin Active Level Inversion}!UART\_ADVFEATURE\_TXINV\_DISABLE@{UART\_ADVFEATURE\_TXINV\_DISABLE}}
\index{UART\_ADVFEATURE\_TXINV\_DISABLE@{UART\_ADVFEATURE\_TXINV\_DISABLE}!UART Advanced Feature TX Pin Active Level Inversion@{UART Advanced Feature TX Pin Active Level Inversion}}
\doxysubsubsection{\texorpdfstring{UART\_ADVFEATURE\_TXINV\_DISABLE}{UART\_ADVFEATURE\_TXINV\_DISABLE}}
{\footnotesize\ttfamily \#define UART\+\_\+\+ADVFEATURE\+\_\+\+TXINV\+\_\+\+DISABLE~0x00000000U}

TX pin active level inversion disable 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source_l00524}{524}} of file \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source}{stm32f7xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___tx___inv_ga1e0ddbed5fc5ddce5314f63e96e29c3d}\label{group___u_a_r_t___tx___inv_ga1e0ddbed5fc5ddce5314f63e96e29c3d}} 
\index{UART Advanced Feature TX Pin Active Level Inversion@{UART Advanced Feature TX Pin Active Level Inversion}!UART\_ADVFEATURE\_TXINV\_ENABLE@{UART\_ADVFEATURE\_TXINV\_ENABLE}}
\index{UART\_ADVFEATURE\_TXINV\_ENABLE@{UART\_ADVFEATURE\_TXINV\_ENABLE}!UART Advanced Feature TX Pin Active Level Inversion@{UART Advanced Feature TX Pin Active Level Inversion}}
\doxysubsubsection{\texorpdfstring{UART\_ADVFEATURE\_TXINV\_ENABLE}{UART\_ADVFEATURE\_TXINV\_ENABLE}}
{\footnotesize\ttfamily \#define UART\+\_\+\+ADVFEATURE\+\_\+\+TXINV\+\_\+\+ENABLE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2ad93cdc6d8f138f455a2fb671a211}{USART\+\_\+\+CR2\+\_\+\+TXINV}}}

TX pin active level inversion enable ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source_l00525}{525}} of file \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source}{stm32f7xx\+\_\+hal\+\_\+uart.\+h}}.

