FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
#ifndef _ASM_INTEL_DS_H
#define _ASM_INTEL_DS_H

/* bench 24517.1.0 0356d59e11cd */
/* bench 24517.1.1 46159f848e85 */
/* bench 24517.1.2 0e74d2304289 */
/* bench 24517.1.3 234103345ee9 */
/* bench 24517.1.4 d1668966fd44 */

#define BTS_BUFFER_SIZE		(PAGE_SIZE << 4)
#define PEBS_BUFFER_SIZE	(PAGE_SIZE << 4)

/* The maximal number of PEBS events: */
#define MAX_PEBS_EVENTS		8
#define MAX_FIXED_PEBS_EVENTS	4

/*
 * A debug store configuration.
 *
 * We only support architectures that use 64bit fields.
 */
struct debug_store {
	u64	bts_buffer_base;
/* bench 23264.1.0 5890d8b54fb9 */
/* bench 23264.1.1 983cf2fb2751 */
/* bench 23264.1.2 1390f83196d1 */
/* bench 23264.1.3 fd19280a094d */
/* bench 23264.1.4 937b7518548a */
/* bench 23264.1.5 a2caf31937dc */
/* bench 23264.1.6 f7ef59920691 */
/* bench 23264.1.7 4533180105b5 */
/* bench 23264.1.8 36a8eba88250 */
/* bench 23264.1.9 e12efa962eb6 */
	u64	bts_absolute_maximum;
	u64	bts_interrupt_threshold;
	u64	pebs_buffer_base;
	u64	pebs_index;
	u64	pebs_absolute_maximum;
	u64	pebs_interrupt_threshold;
	u64	pebs_event_reset[MAX_PEBS_EVENTS + MAX_FIXED_PEBS_EVENTS];
} __aligned(PAGE_SIZE);

DECLARE_PER_CPU_PAGE_ALIGNED(struct debug_store, cpu_debug_store);

struct debug_store_buffers {
	char	bts_buffer[BTS_BUFFER_SIZE];
	char	pebs_buffer[PEBS_BUFFER_SIZE];
};

#endif
