{"sha": "1263d6429d280b0a7e92b87b4ac392abf0ff7ff1", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MTI2M2Q2NDI5ZDI4MGIwYTdlOTJiODdiNGFjMzkyYWJmMGZmN2ZmMQ==", "commit": {"author": {"name": "Segher Boessenkool", "email": "segher@kernel.crashing.org", "date": "2014-05-23T16:34:01Z"}, "committer": {"name": "Segher Boessenkool", "email": "segher@gcc.gnu.org", "date": "2014-05-23T16:34:01Z"}, "message": "rs6000: New type attribute value \"halfmul\"\n\nThis is for the legacy integer multiply-accumulate instructions.\nQuite a mouthful, and \"mulhw\" is also a terrible name since we already\nhave a machine instruction called exactly that.  Hence \"halfmul\".\n\nAlso fixes the titan automaton description for this.\n\nFrom-SVN: r210866", "tree": {"sha": "d417fa0a7609c8a27aadf4ffae909382785bf47a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/d417fa0a7609c8a27aadf4ffae909382785bf47a"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/1263d6429d280b0a7e92b87b4ac392abf0ff7ff1", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1263d6429d280b0a7e92b87b4ac392abf0ff7ff1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1263d6429d280b0a7e92b87b4ac392abf0ff7ff1", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1263d6429d280b0a7e92b87b4ac392abf0ff7ff1/comments", "author": {"login": "segher", "id": 417629, "node_id": "MDQ6VXNlcjQxNzYyOQ==", "avatar_url": "https://avatars.githubusercontent.com/u/417629?v=4", "gravatar_id": "", "url": "https://api.github.com/users/segher", "html_url": "https://github.com/segher", "followers_url": "https://api.github.com/users/segher/followers", "following_url": "https://api.github.com/users/segher/following{/other_user}", "gists_url": "https://api.github.com/users/segher/gists{/gist_id}", "starred_url": "https://api.github.com/users/segher/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/segher/subscriptions", "organizations_url": "https://api.github.com/users/segher/orgs", "repos_url": "https://api.github.com/users/segher/repos", "events_url": "https://api.github.com/users/segher/events{/privacy}", "received_events_url": "https://api.github.com/users/segher/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "1be6301ac158eea5237cb30f8724c84c694b541b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1be6301ac158eea5237cb30f8724c84c694b541b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1be6301ac158eea5237cb30f8724c84c694b541b"}], "stats": {"total": 92, "additions": 52, "deletions": 40}, "files": [{"sha": "ab244b00b3a05753a49f268da256d1be3eb82eb0", "filename": "gcc/ChangeLog", "status": "modified", "additions": 16, "deletions": 0, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1263d6429d280b0a7e92b87b4ac392abf0ff7ff1/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1263d6429d280b0a7e92b87b4ac392abf0ff7ff1/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=1263d6429d280b0a7e92b87b4ac392abf0ff7ff1", "patch": "@@ -1,3 +1,19 @@\n+2014-05-23  Segher Boessenkool  <segher@kernel.crashing.org>\n+\n+\t* config/rs6000/rs6000.md (type): Add new value \"halfmul\".\n+\t(*macchwc, *macchw, *macchwuc, *macchwu, *machhwc, *machhw,\n+\t*machhwuc, *machhwu, *maclhwc, *maclhw, *maclhwuc, *maclhwu,\n+\t*nmacchwc, *nmacchw, *nmachhwc, *nmachhw, *nmaclhwc, *nmaclhw,\n+\t*mulchwc, *mulchw, *mulchwuc, *mulchwu, *mulhhwc, *mulhhw,\n+\t*mulhhwuc, *mulhhwu, *mullhwc, *mullhw, *mullhwuc, *mullhwu):\n+\tUse it.\n+\t* config/rs6000/40x.md (ppc405-imul3): Add type halfmul.\n+\t* config/rs6000/440.md (ppc440-imul2): Add type halfmul.\n+\t* config/rs6000/476.md (ppc476-imul): Add type halfmul.\n+\t* config/rs6000/titan.md: Delete nonsensical comment.\n+\t(titan_imul): Add type imul3.\n+\t(titan_mulhw): Remove type imul3; add type halfmul.\n+\n 2014-05-23  Segher Boessenkool  <segher@kernel.crashing.org>\n \n \t* config/rs6000/rs6000.md (type): Reorder, reformat."}, {"sha": "5510767ab073f2b2489296842703f3bfd311098e", "filename": "gcc/config/rs6000/40x.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1263d6429d280b0a7e92b87b4ac392abf0ff7ff1/gcc%2Fconfig%2Frs6000%2F40x.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1263d6429d280b0a7e92b87b4ac392abf0ff7ff1/gcc%2Fconfig%2Frs6000%2F40x.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2F40x.md?ref=1263d6429d280b0a7e92b87b4ac392abf0ff7ff1", "patch": "@@ -73,7 +73,7 @@\n   \"iu_40x*2\")\n \n (define_insn_reservation \"ppc405-imul3\" 2\n-  (and (eq_attr \"type\" \"imul3\")\n+  (and (eq_attr \"type\" \"imul3,halfmul\")\n        (eq_attr \"cpu\" \"ppc405\"))\n   \"iu_40x\")\n "}, {"sha": "df3a3b5ecf11efeb9c57b036826a271457582029", "filename": "gcc/config/rs6000/440.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1263d6429d280b0a7e92b87b4ac392abf0ff7ff1/gcc%2Fconfig%2Frs6000%2F440.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1263d6429d280b0a7e92b87b4ac392abf0ff7ff1/gcc%2Fconfig%2Frs6000%2F440.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2F440.md?ref=1263d6429d280b0a7e92b87b4ac392abf0ff7ff1", "patch": "@@ -76,7 +76,7 @@\n   \"ppc440_issue,ppc440_i_pipe\")\n \n (define_insn_reservation \"ppc440-imul2\" 2\n-  (and (eq_attr \"type\" \"imul2,imul3\")\n+  (and (eq_attr \"type\" \"imul2,imul3,halfmul\")\n        (eq_attr \"cpu\" \"ppc440\"))\n   \"ppc440_issue,ppc440_i_pipe\")\n "}, {"sha": "acfe063f1ebe651a47c273355852227e5e793529", "filename": "gcc/config/rs6000/476.md", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1263d6429d280b0a7e92b87b4ac392abf0ff7ff1/gcc%2Fconfig%2Frs6000%2F476.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1263d6429d280b0a7e92b87b4ac392abf0ff7ff1/gcc%2Fconfig%2Frs6000%2F476.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2F476.md?ref=1263d6429d280b0a7e92b87b4ac392abf0ff7ff1", "patch": "@@ -82,7 +82,7 @@\n    ppc476_i_pipe\")\n \n (define_insn_reservation \"ppc476-imul\" 4\n-  (and (eq_attr \"type\" \"imul,imul_compare,imul2,imul3\")\n+  (and (eq_attr \"type\" \"imul,imul_compare,imul2,imul3,halfmul\")\n        (eq_attr \"cpu\" \"ppc476\"))\n   \"ppc476_issue,\\\n    ppc476_i_pipe\")"}, {"sha": "408d20ad3158fdf8db159e67adacb907f64255ae", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 31, "deletions": 31, "changes": 62, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1263d6429d280b0a7e92b87b4ac392abf0ff7ff1/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1263d6429d280b0a7e92b87b4ac392abf0ff7ff1/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=1263d6429d280b0a7e92b87b4ac392abf0ff7ff1", "patch": "@@ -160,7 +160,7 @@\n (define_attr \"type\"\n   \"integer,two,three,\n    shift,var_shift_rotate,insert_word,insert_dword,\n-   imul,imul2,imul3,lmul,idiv,ldiv,\n+   imul,imul2,imul3,lmul,halfmul,idiv,ldiv,\n    exts,cntlz,popcnt,isel,\n    load,store,fpload,fpstore,vecload,vecstore,\n    cmp,\n@@ -1248,7 +1248,7 @@\n                  (match_dup 4)))]\n   \"TARGET_MULHW\"\n   \"macchw. %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*macchw\"\n   [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n@@ -1260,7 +1260,7 @@\n                  (match_operand:SI 3 \"gpc_reg_operand\" \"0\")))]\n   \"TARGET_MULHW\"\n   \"macchw %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*macchwuc\"\n   [(set (match_operand:CC 3 \"cc_reg_operand\" \"=x\")\n@@ -1280,7 +1280,7 @@\n                  (match_dup 4)))]\n   \"TARGET_MULHW\"\n   \"macchwu. %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*macchwu\"\n   [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n@@ -1292,7 +1292,7 @@\n                  (match_operand:SI 3 \"gpc_reg_operand\" \"0\")))]\n   \"TARGET_MULHW\"\n   \"macchwu %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*machhwc\"\n   [(set (match_operand:CC 3 \"cc_reg_operand\" \"=x\")\n@@ -1314,7 +1314,7 @@\n                  (match_dup 4)))]\n   \"TARGET_MULHW\"\n   \"machhw. %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*machhw\"\n   [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n@@ -1327,7 +1327,7 @@\n                  (match_operand:SI 3 \"gpc_reg_operand\" \"0\")))]\n   \"TARGET_MULHW\"\n   \"machhw %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*machhwuc\"\n   [(set (match_operand:CC 3 \"cc_reg_operand\" \"=x\")\n@@ -1349,7 +1349,7 @@\n                  (match_dup 4)))]\n   \"TARGET_MULHW\"\n   \"machhwu. %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*machhwu\"\n   [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n@@ -1362,7 +1362,7 @@\n                  (match_operand:SI 3 \"gpc_reg_operand\" \"0\")))]\n   \"TARGET_MULHW\"\n   \"machhwu %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*maclhwc\"\n   [(set (match_operand:CC 3 \"cc_reg_operand\" \"=x\")\n@@ -1380,7 +1380,7 @@\n                  (match_dup 4)))]\n   \"TARGET_MULHW\"\n   \"maclhw. %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*maclhw\"\n   [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n@@ -1391,7 +1391,7 @@\n                  (match_operand:SI 3 \"gpc_reg_operand\" \"0\")))]\n   \"TARGET_MULHW\"\n   \"maclhw %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*maclhwuc\"\n   [(set (match_operand:CC 3 \"cc_reg_operand\" \"=x\")\n@@ -1409,7 +1409,7 @@\n                  (match_dup 4)))]\n   \"TARGET_MULHW\"\n   \"maclhwu. %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*maclhwu\"\n   [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n@@ -1420,7 +1420,7 @@\n                  (match_operand:SI 3 \"gpc_reg_operand\" \"0\")))]\n   \"TARGET_MULHW\"\n   \"maclhwu %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*nmacchwc\"\n   [(set (match_operand:CC 3 \"cc_reg_operand\" \"=x\")\n@@ -1440,7 +1440,7 @@\n                             (match_dup 1)))))]\n   \"TARGET_MULHW\"\n   \"nmacchw. %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*nmacchw\"\n   [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n@@ -1452,7 +1452,7 @@\n                             (match_operand:HI 1 \"gpc_reg_operand\" \"r\")))))]\n   \"TARGET_MULHW\"\n   \"nmacchw %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*nmachhwc\"\n   [(set (match_operand:CC 3 \"cc_reg_operand\" \"=x\")\n@@ -1474,7 +1474,7 @@\n                             (const_int 16)))))]\n   \"TARGET_MULHW\"\n   \"nmachhw. %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*nmachhw\"\n   [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n@@ -1487,7 +1487,7 @@\n                             (const_int 16)))))]\n   \"TARGET_MULHW\"\n   \"nmachhw %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*nmaclhwc\"\n   [(set (match_operand:CC 3 \"cc_reg_operand\" \"=x\")\n@@ -1505,7 +1505,7 @@\n                             (match_dup 2)))))]\n   \"TARGET_MULHW\"\n   \"nmaclhw. %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*nmaclhw\"\n   [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n@@ -1516,7 +1516,7 @@\n                             (match_operand:HI 2 \"gpc_reg_operand\" \"r\")))))]\n   \"TARGET_MULHW\"\n   \"nmaclhw %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*mulchwc\"\n   [(set (match_operand:CC 3 \"cc_reg_operand\" \"=x\")\n@@ -1534,7 +1534,7 @@\n                   (match_dup 1))))]\n   \"TARGET_MULHW\"\n   \"mulchw. %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*mulchw\"\n   [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n@@ -1545,7 +1545,7 @@\n                   (match_operand:HI 1 \"gpc_reg_operand\" \"r\"))))]\n   \"TARGET_MULHW\"\n   \"mulchw %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*mulchwuc\"\n   [(set (match_operand:CC 3 \"cc_reg_operand\" \"=x\")\n@@ -1563,7 +1563,7 @@\n                   (match_dup 1))))]\n   \"TARGET_MULHW\"\n   \"mulchwu. %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*mulchwu\"\n   [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n@@ -1574,7 +1574,7 @@\n                   (match_operand:HI 1 \"gpc_reg_operand\" \"r\"))))]\n   \"TARGET_MULHW\"\n   \"mulchwu %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*mulhhwc\"\n   [(set (match_operand:CC 3 \"cc_reg_operand\" \"=x\")\n@@ -1594,7 +1594,7 @@\n                   (const_int 16))))]\n   \"TARGET_MULHW\"\n   \"mulhhw. %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*mulhhw\"\n   [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n@@ -1606,7 +1606,7 @@\n                   (const_int 16))))]\n   \"TARGET_MULHW\"\n   \"mulhhw %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*mulhhwuc\"\n   [(set (match_operand:CC 3 \"cc_reg_operand\" \"=x\")\n@@ -1626,7 +1626,7 @@\n                   (const_int 16))))]\n   \"TARGET_MULHW\"\n   \"mulhhwu. %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*mulhhwu\"\n   [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n@@ -1638,7 +1638,7 @@\n                   (const_int 16))))]\n   \"TARGET_MULHW\"\n   \"mulhhwu %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*mullhwc\"\n   [(set (match_operand:CC 3 \"cc_reg_operand\" \"=x\")\n@@ -1654,7 +1654,7 @@\n                   (match_dup 2))))]\n   \"TARGET_MULHW\"\n   \"mullhw. %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*mullhw\"\n   [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n@@ -1664,7 +1664,7 @@\n                   (match_operand:HI 2 \"gpc_reg_operand\" \"r\"))))]\n   \"TARGET_MULHW\"\n   \"mullhw %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*mullhwuc\"\n   [(set (match_operand:CC 3 \"cc_reg_operand\" \"=x\")\n@@ -1680,7 +1680,7 @@\n                   (match_dup 2))))]\n   \"TARGET_MULHW\"\n   \"mullhwu. %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \n (define_insn \"*mullhwu\"\n   [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n@@ -1690,7 +1690,7 @@\n                   (match_operand:HI 2 \"gpc_reg_operand\" \"r\"))))]\n   \"TARGET_MULHW\"\n   \"mullhwu %0,%1,%2\"\n-  [(set_attr \"type\" \"imul3\")])\n+  [(set_attr \"type\" \"halfmul\")])\n \f\n ;; IBM 405, 440, 464 and 476 string-search dlmzb instruction support.\n (define_insn \"dlmzb\""}, {"sha": "6bb4792ab404121231f325e6a31d1d39e1efc1ae", "filename": "gcc/config/rs6000/titan.md", "status": "modified", "additions": 2, "deletions": 6, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/1263d6429d280b0a7e92b87b4ac392abf0ff7ff1/gcc%2Fconfig%2Frs6000%2Ftitan.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/1263d6429d280b0a7e92b87b4ac392abf0ff7ff1/gcc%2Fconfig%2Frs6000%2Ftitan.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Ftitan.md?ref=1263d6429d280b0a7e92b87b4ac392abf0ff7ff1", "patch": "@@ -38,17 +38,13 @@\n        (eq_attr \"cpu\" \"titan\"))\n   \"titan_issue,titan_fxu_sh\")\n \n-;; Keep the titan_imul and titan_mulhw (half-word) rules in order, to\n-;; ensure the proper match: the half-word instructions are tagged as\n-;; imul3 only, whereas regular multiplys will always carry a imul tag.\n-\n (define_insn_reservation \"titan_imul\" 5\n-  (and (eq_attr \"type\" \"imul,imul2,imul_compare\")\n+  (and (eq_attr \"type\" \"imul,imul2,imul3,imul_compare\")\n        (eq_attr \"cpu\" \"titan\"))       \n   \"titan_issue,titan_fxu_sh,nothing*5,titan_fxu_wb\")  \n \n (define_insn_reservation \"titan_mulhw\" 4\n-  (and (eq_attr \"type\" \"imul3\")\n+  (and (eq_attr \"type\" \"halfmul\")\n        (eq_attr \"cpu\" \"titan\"))\n   \"titan_issue,titan_fxu_sh,nothing*4,titan_fxu_wb\")\n "}]}