#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001b6023017f0 .scope module, "PL_CPU_mod" "PL_CPU_mod" 2 34;
 .timescale 0 0;
v000001b602379b10_0 .net "PC", 31 0, L_000001b6023d8eb0;  1 drivers
v000001b602378fd0_0 .net "cycles_consumed", 31 0, v000001b602378710_0;  1 drivers
v000001b602379110_0 .var "input_clk", 0 0;
v000001b602379250_0 .var "rst", 0 0;
S_000001b602306a90 .scope module, "cpu" "CPU5STAGE" 2 39, 3 2 0, S_000001b6023017f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
P_000001b6022e9e90 .param/l "handler_addr" 0 3 9, C4<00000000000000000000001111101000>;
L_000001b6022fcce0 .functor NOR 1, v000001b602379110_0, v000001b60237bff0_0, C4<0>, C4<0>;
L_000001b6023d8eb0 .functor BUFZ 32, v000001b602372020_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b60237b2d0_0 .net "EX_FLUSH", 0 0, L_000001b6022fc880;  1 drivers
v000001b60237b910_0 .net "EX_INST", 31 0, v000001b60235fff0_0;  1 drivers
v000001b60237c090_0 .net "EX_Immed", 31 0, v000001b60235f370_0;  1 drivers
v000001b60237ba50_0 .net "EX_PC", 31 0, v000001b60235fcd0_0;  1 drivers
v000001b60237bd70_0 .net "EX_PFC", 31 0, v000001b60235e5b0_0;  1 drivers
v000001b60237b730_0 .net "EX_PFC_to_IF", 31 0, L_000001b6023c58b0;  1 drivers
v000001b60237b870_0 .net "EX_memread", 0 0, v000001b60235f050_0;  1 drivers
v000001b60237c130_0 .net "EX_memwrite", 0 0, v000001b60235f4b0_0;  1 drivers
v000001b60237b370_0 .net "EX_opcode", 6 0, v000001b60235fd70_0;  1 drivers
v000001b60237b190_0 .net "EX_rd_ind", 4 0, v000001b60235e790_0;  1 drivers
v000001b60237c450_0 .net "EX_regwrite", 0 0, v000001b60235f550_0;  1 drivers
v000001b60237b410_0 .net "EX_rs1", 31 0, v000001b60235feb0_0;  1 drivers
v000001b60237be10_0 .net "EX_rs1_ind", 4 0, v000001b60235f230_0;  1 drivers
v000001b60237c1d0_0 .net "EX_rs2", 31 0, v000001b60235fe10_0;  1 drivers
v000001b60237c4f0_0 .net "EX_rs2_ind", 4 0, v000001b60235e970_0;  1 drivers
v000001b60237b4b0_0 .net "ID_FLUSH_buf", 0 0, L_000001b6023d9230;  1 drivers
v000001b60237baf0_0 .net "ID_INST", 31 0, v000001b602370b80_0;  1 drivers
v000001b60237b550_0 .net "ID_Immed", 31 0, v000001b60236c8b0_0;  1 drivers
v000001b60237beb0_0 .net "ID_PC", 31 0, v000001b6023719e0_0;  1 drivers
v000001b60237b9b0_0 .net "ID_PFC", 31 0, L_000001b6023c6ad0;  1 drivers
v000001b60237c270_0 .net "ID_memread", 0 0, L_000001b6023c5e50;  1 drivers
v000001b60237bb90_0 .net "ID_memwrite", 0 0, L_000001b6023c67b0;  1 drivers
v000001b6023794d0_0 .net "ID_opcode", 6 0, v000001b602372200_0;  1 drivers
v000001b60237a290_0 .net "ID_rd_ind", 4 0, v000001b602371d00_0;  1 drivers
v000001b602378d50_0 .net "ID_regwrite", 0 0, L_000001b6023c4730;  1 drivers
v000001b60237a010_0 .net "ID_rs1", 31 0, L_000001b6022b43b0;  1 drivers
v000001b60237a470_0 .net "ID_rs1_ind", 4 0, v000001b602370f40_0;  1 drivers
v000001b60237abf0_0 .net "ID_rs2", 31 0, L_000001b6021ae280;  1 drivers
v000001b6023791b0_0 .net "ID_rs2_ind", 4 0, v000001b602371620_0;  1 drivers
v000001b60237add0_0 .net "IF_FLUSH", 0 0, v000001b602361240_0;  1 drivers
v000001b60237aab0_0 .net "IF_INST", 31 0, L_000001b6022b3af0;  1 drivers
v000001b602379570_0 .net "IF_pc", 31 0, v000001b602372020_0;  1 drivers
v000001b60237a790_0 .net "MEM_ALU_OUT", 31 0, v000001b602351e40_0;  1 drivers
v000001b60237a830_0 .net "MEM_Data_mem_out", 31 0, v000001b602373a60_0;  1 drivers
v000001b602379c50_0 .net "MEM_FLUSH", 0 0, L_000001b6022b4810;  1 drivers
v000001b602379d90_0 .net "MEM_INST", 31 0, v000001b602352480_0;  1 drivers
v000001b602379cf0_0 .net "MEM_PC", 31 0, v000001b6023528e0_0;  1 drivers
v000001b60237a8d0_0 .net "MEM_memread", 0 0, v000001b602352980_0;  1 drivers
v000001b6023787b0_0 .net "MEM_memwrite", 0 0, v000001b602353740_0;  1 drivers
v000001b602378ad0_0 .net "MEM_opcode", 6 0, v000001b602352ac0_0;  1 drivers
v000001b60237a0b0_0 .net "MEM_rd_ind", 4 0, v000001b602351f80_0;  1 drivers
v000001b60237ab50_0 .net "MEM_regwrite", 0 0, v000001b6023520c0_0;  1 drivers
v000001b602378990_0 .net "MEM_rs1_ind", 4 0, v000001b602353420_0;  1 drivers
v000001b602379070_0 .net "MEM_rs2", 31 0, v000001b602352160_0;  1 drivers
v000001b60237a6f0_0 .net "MEM_rs2_ind", 4 0, v000001b602352200_0;  1 drivers
v000001b602378a30_0 .net "PC", 31 0, L_000001b6023d8eb0;  alias, 1 drivers
v000001b602379610_0 .net "WB_ALU_OUT", 31 0, v000001b6023731a0_0;  1 drivers
v000001b60237ac90_0 .net "WB_Data_mem_out", 31 0, v000001b602372ca0_0;  1 drivers
v000001b60237a150_0 .net "WB_INST", 31 0, v000001b602372d40_0;  1 drivers
v000001b6023796b0_0 .net "WB_PC", 31 0, v000001b602372e80_0;  1 drivers
v000001b602379e30_0 .net "WB_memread", 0 0, v000001b602372f20_0;  1 drivers
v000001b602379ed0_0 .net "WB_memwrite", 0 0, v000001b602373380_0;  1 drivers
v000001b60237aa10_0 .net "WB_opcode", 6 0, v000001b602373060_0;  1 drivers
v000001b6023792f0_0 .net "WB_rd_ind", 4 0, v000001b6023739c0_0;  1 drivers
v000001b602378cb0_0 .net "WB_regwrite", 0 0, v000001b60237b230_0;  1 drivers
v000001b602379f70_0 .net "WB_rs1_ind", 4 0, v000001b60237bc30_0;  1 drivers
v000001b6023799d0_0 .net "WB_rs2", 31 0, v000001b60237bf50_0;  1 drivers
v000001b60237ae70_0 .net "WB_rs2_ind", 4 0, v000001b60237b7d0_0;  1 drivers
v000001b60237a3d0_0 .net "Wrong_prediction", 0 0, L_000001b6023d8c10;  1 drivers
v000001b60237a330_0 .net "alu_out", 31 0, v000001b60235d740_0;  1 drivers
v000001b60237a510_0 .net "alu_selA", 1 0, v000001b60235faf0_0;  1 drivers
v000001b602378e90_0 .net "alu_selB", 2 0, v000001b60235f910_0;  1 drivers
v000001b602379390_0 .net "clk", 0 0, L_000001b6022fcce0;  1 drivers
v000001b602378710_0 .var "cycles_consumed", 31 0;
v000001b602378c10_0 .net "exception_flag", 0 0, L_000001b6023c6670;  1 drivers
o000001b60230bbf8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001b60237ad30_0 .net "forwarded_data", 31 0, o000001b60230bbf8;  0 drivers
v000001b602378f30_0 .net "hlt", 0 0, v000001b60237bff0_0;  1 drivers
v000001b602378850_0 .net "id_flush", 0 0, L_000001b6022fc7a0;  1 drivers
v000001b602378df0_0 .net "if_id_write", 0 0, v000001b602362280_0;  1 drivers
v000001b602379a70_0 .net "input_clk", 0 0, v000001b602379110_0;  1 drivers
v000001b60237a1f0_0 .net "pc_src", 2 0, L_000001b6023c4b90;  1 drivers
v000001b60237a5b0_0 .net "pc_write", 0 0, v000001b6023611a0_0;  1 drivers
v000001b6023788f0_0 .net "rs2_out", 31 0, v000001b60235c200_0;  1 drivers
v000001b60237a970_0 .net "rst", 0 0, v000001b602379250_0;  1 drivers
v000001b60237a650_0 .net "store_rs2_forward", 1 0, v000001b602360270_0;  1 drivers
v000001b602378b70_0 .net "wdata_to_reg_file", 31 0, v000001b60237c310_0;  1 drivers
S_000001b602306c20 .scope module, "EDU" "exception_detect_unit" 3 37, 4 3 0, S_000001b602306a90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PC";
    .port_info 1 /INPUT 7 "ID_opcode";
    .port_info 2 /OUTPUT 1 "excep_flag";
    .port_info 3 /OUTPUT 1 "id_flush";
    .port_info 4 /OUTPUT 1 "EX_FLUSH";
    .port_info 5 /OUTPUT 1 "MEM_FLUSH";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst";
P_000001b6023071f0 .param/l "add" 0 5 6, C4<0100000>;
P_000001b602307228 .param/l "addi" 0 5 10, C4<1001000>;
P_000001b602307260 .param/l "addu" 0 5 6, C4<0100001>;
P_000001b602307298 .param/l "and_" 0 5 6, C4<0100100>;
P_000001b6023072d0 .param/l "andi" 0 5 10, C4<1001100>;
P_000001b602307308 .param/l "beq" 0 5 10, C4<1000100>;
P_000001b602307340 .param/l "bne" 0 5 10, C4<1000101>;
P_000001b602307378 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001b6023073b0 .param/l "j" 0 5 12, C4<1000010>;
P_000001b6023073e8 .param/l "jal" 0 5 12, C4<1000011>;
P_000001b602307420 .param/l "jr" 0 5 8, C4<0001000>;
P_000001b602307458 .param/l "lw" 0 5 10, C4<1100011>;
P_000001b602307490 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001b6023074c8 .param/l "numofinst" 0 4 11, +C4<00000000000000000000000000011000>;
P_000001b602307500 .param/l "opcodes" 0 4 12, C4<010000001000100100001010001110010000100100100110001001011001101010011010011100100111000000000000101100011110101110001001000101101000010100011000010100001100010000101010>;
P_000001b602307538 .param/l "or_" 0 5 6, C4<0100101>;
P_000001b602307570 .param/l "ori" 0 5 10, C4<1001101>;
P_000001b6023075a8 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001b6023075e0 .param/l "sll" 0 5 7, C4<0000000>;
P_000001b602307618 .param/l "slt" 0 5 8, C4<0101010>;
P_000001b602307650 .param/l "slti" 0 5 10, C4<1101010>;
P_000001b602307688 .param/l "srl" 0 5 7, C4<0000010>;
P_000001b6023076c0 .param/l "sub" 0 5 6, C4<0100010>;
P_000001b6023076f8 .param/l "subu" 0 5 6, C4<0100011>;
P_000001b602307730 .param/l "sw" 0 5 10, C4<1101011>;
P_000001b602307768 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001b6023077a0 .param/l "xori" 0 5 10, C4<1001110>;
L_000001b6022fd3e0 .functor OR 1, L_000001b602379430, L_000001b6023797f0, C4<0>, C4<0>;
L_000001b6022fcd50 .functor OR 1, L_000001b6022fd3e0, L_000001b602379750, C4<0>, C4<0>;
L_000001b6022fc960 .functor OR 1, L_000001b6022fcd50, L_000001b602379930, C4<0>, C4<0>;
L_000001b6022fd290 .functor OR 1, L_000001b6022fc960, L_000001b602379bb0, C4<0>, C4<0>;
L_000001b6022fc9d0 .functor OR 1, L_000001b6022fd290, L_000001b602379890, C4<0>, C4<0>;
L_000001b6022fd530 .functor OR 1, L_000001b6022fc9d0, L_000001b6023c53b0, C4<0>, C4<0>;
L_000001b6022fcdc0 .functor OR 1, L_000001b6022fd530, L_000001b6023c5950, C4<0>, C4<0>;
L_000001b6022fca40 .functor OR 1, L_000001b6022fcdc0, L_000001b6023c4eb0, C4<0>, C4<0>;
L_000001b6022fcf10 .functor OR 1, L_000001b6022fca40, L_000001b6023c6710, C4<0>, C4<0>;
L_000001b6022fce30 .functor OR 1, L_000001b6022fcf10, L_000001b6023c4ff0, C4<0>, C4<0>;
L_000001b6022fc8f0 .functor OR 1, L_000001b6022fce30, L_000001b6023c4af0, C4<0>, C4<0>;
L_000001b6022fd1b0 .functor OR 1, L_000001b6022fc8f0, L_000001b6023c5630, C4<0>, C4<0>;
L_000001b6022fcea0 .functor OR 1, L_000001b6022fd1b0, L_000001b6023c63f0, C4<0>, C4<0>;
L_000001b6022fc6c0 .functor OR 1, L_000001b6022fcea0, L_000001b6023c4e10, C4<0>, C4<0>;
L_000001b6022fcf80 .functor OR 1, L_000001b6022fc6c0, L_000001b6023c62b0, C4<0>, C4<0>;
L_000001b6022fcff0 .functor OR 1, L_000001b6022fcf80, L_000001b6023c51d0, C4<0>, C4<0>;
L_000001b6022fd060 .functor OR 1, L_000001b6022fcff0, L_000001b6023c65d0, C4<0>, C4<0>;
L_000001b6022fd0d0 .functor OR 1, L_000001b6022fd060, L_000001b6023c6350, C4<0>, C4<0>;
L_000001b6022fd220 .functor OR 1, L_000001b6022fd0d0, L_000001b6023c5090, C4<0>, C4<0>;
L_000001b6022fd300 .functor OR 1, L_000001b6022fd220, L_000001b6023c6cb0, C4<0>, C4<0>;
L_000001b6022fd370 .functor OR 1, L_000001b6022fd300, L_000001b6023c6a30, C4<0>, C4<0>;
L_000001b6022fd450 .functor OR 1, L_000001b6022fd370, L_000001b6023c60d0, C4<0>, C4<0>;
L_000001b6022fd4c0 .functor OR 1, L_000001b6022fd450, L_000001b6023c6490, C4<0>, C4<0>;
L_000001b6022fc730 .functor OR 1, L_000001b6022fd4c0, L_000001b6023c6530, C4<0>, C4<0>;
L_000001b6022fc7a0 .functor BUFZ 1, L_000001b6023c6670, C4<0>, C4<0>, C4<0>;
L_000001b6022fc880 .functor BUFZ 1, L_000001b6023c6670, C4<0>, C4<0>, C4<0>;
L_000001b6022b4810 .functor BUFZ 1, L_000001b6023c6670, C4<0>, C4<0>, C4<0>;
v000001b6022dfae0_0 .net "EX_FLUSH", 0 0, L_000001b6022fc880;  alias, 1 drivers
v000001b6022e0580_0 .net "ID_PC", 31 0, v000001b6023719e0_0;  alias, 1 drivers
v000001b6022e06c0_0 .net "ID_opcode", 6 0, v000001b602372200_0;  alias, 1 drivers
v000001b6022e08a0_0 .net "MEM_FLUSH", 0 0, L_000001b6022b4810;  alias, 1 drivers
L_000001b60237c6c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b6022e0940_0 .net/2u *"_ivl_0", 0 0, L_000001b60237c6c8;  1 drivers
v000001b6022e0e40_0 .net *"_ivl_101", 0 0, L_000001b6022fcff0;  1 drivers
L_000001b60237cbd8 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v000001b6022dfcc0_0 .net/2u *"_ivl_102", 6 0, L_000001b60237cbd8;  1 drivers
v000001b6022e0080_0 .net *"_ivl_104", 0 0, L_000001b6023c65d0;  1 drivers
v000001b6022e0a80_0 .net *"_ivl_107", 0 0, L_000001b6022fd060;  1 drivers
L_000001b60237cc20 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v000001b6022b2d60_0 .net/2u *"_ivl_108", 6 0, L_000001b60237cc20;  1 drivers
v000001b6022b34e0_0 .net *"_ivl_11", 0 0, L_000001b6022fd3e0;  1 drivers
v000001b6022b1aa0_0 .net *"_ivl_110", 0 0, L_000001b6023c6350;  1 drivers
v000001b6022b20e0_0 .net *"_ivl_113", 0 0, L_000001b6022fd0d0;  1 drivers
L_000001b60237cc68 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v000001b6023506f0_0 .net/2u *"_ivl_114", 6 0, L_000001b60237cc68;  1 drivers
v000001b602350e70_0 .net *"_ivl_116", 0 0, L_000001b6023c5090;  1 drivers
v000001b6023503d0_0 .net *"_ivl_119", 0 0, L_000001b6022fd220;  1 drivers
L_000001b60237c7a0 .functor BUFT 1, C4<0100001>, C4<0>, C4<0>, C4<0>;
v000001b6023501f0_0 .net/2u *"_ivl_12", 6 0, L_000001b60237c7a0;  1 drivers
L_000001b60237ccb0 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v000001b602350b50_0 .net/2u *"_ivl_120", 6 0, L_000001b60237ccb0;  1 drivers
v000001b60234fd90_0 .net *"_ivl_122", 0 0, L_000001b6023c6cb0;  1 drivers
v000001b602350fb0_0 .net *"_ivl_125", 0 0, L_000001b6022fd300;  1 drivers
L_000001b60237ccf8 .functor BUFT 1, C4<0101010>, C4<0>, C4<0>, C4<0>;
v000001b60234f890_0 .net/2u *"_ivl_126", 6 0, L_000001b60237ccf8;  1 drivers
v000001b602350470_0 .net *"_ivl_128", 0 0, L_000001b6023c6a30;  1 drivers
v000001b602350650_0 .net *"_ivl_131", 0 0, L_000001b6022fd370;  1 drivers
L_000001b60237cd40 .functor BUFT 1, C4<0101011>, C4<0>, C4<0>, C4<0>;
v000001b602351410_0 .net/2u *"_ivl_132", 6 0, L_000001b60237cd40;  1 drivers
v000001b60234fc50_0 .net *"_ivl_134", 0 0, L_000001b6023c60d0;  1 drivers
v000001b60234fed0_0 .net *"_ivl_137", 0 0, L_000001b6022fd450;  1 drivers
L_000001b60237cd88 .functor BUFT 1, C4<1101010>, C4<0>, C4<0>, C4<0>;
v000001b602350f10_0 .net/2u *"_ivl_138", 6 0, L_000001b60237cd88;  1 drivers
v000001b6023515f0_0 .net *"_ivl_14", 0 0, L_000001b602379750;  1 drivers
v000001b602350150_0 .net *"_ivl_140", 0 0, L_000001b6023c6490;  1 drivers
v000001b602351730_0 .net *"_ivl_143", 0 0, L_000001b6022fd4c0;  1 drivers
L_000001b60237cdd0 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v000001b602350bf0_0 .net/2u *"_ivl_144", 6 0, L_000001b60237cdd0;  1 drivers
v000001b602350290_0 .net *"_ivl_146", 0 0, L_000001b6023c6530;  1 drivers
v000001b602351550_0 .net *"_ivl_149", 0 0, L_000001b6022fc730;  1 drivers
L_000001b60237ce18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001b6023510f0_0 .net/2u *"_ivl_150", 0 0, L_000001b60237ce18;  1 drivers
L_000001b60237ce60 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001b602350ab0_0 .net/2u *"_ivl_152", 0 0, L_000001b60237ce60;  1 drivers
v000001b602350970_0 .net *"_ivl_154", 0 0, L_000001b6023c4cd0;  1 drivers
v000001b602351230_0 .net *"_ivl_17", 0 0, L_000001b6022fcd50;  1 drivers
L_000001b60237c7e8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001b602351050_0 .net/2u *"_ivl_18", 6 0, L_000001b60237c7e8;  1 drivers
L_000001b60237c710 .functor BUFT 1, C4<0100000>, C4<0>, C4<0>, C4<0>;
v000001b602351190_0 .net/2u *"_ivl_2", 6 0, L_000001b60237c710;  1 drivers
v000001b6023514b0_0 .net *"_ivl_20", 0 0, L_000001b602379930;  1 drivers
v000001b60234fb10_0 .net *"_ivl_23", 0 0, L_000001b6022fc960;  1 drivers
L_000001b60237c830 .functor BUFT 1, C4<1001000>, C4<0>, C4<0>, C4<0>;
v000001b602350830_0 .net/2u *"_ivl_24", 6 0, L_000001b60237c830;  1 drivers
v000001b602350510_0 .net *"_ivl_26", 0 0, L_000001b602379bb0;  1 drivers
v000001b6023505b0_0 .net *"_ivl_29", 0 0, L_000001b6022fd290;  1 drivers
L_000001b60237c878 .functor BUFT 1, C4<0100100>, C4<0>, C4<0>, C4<0>;
v000001b60234fbb0_0 .net/2u *"_ivl_30", 6 0, L_000001b60237c878;  1 drivers
v000001b602350790_0 .net *"_ivl_32", 0 0, L_000001b602379890;  1 drivers
v000001b60234fcf0_0 .net *"_ivl_35", 0 0, L_000001b6022fc9d0;  1 drivers
L_000001b60237c8c0 .functor BUFT 1, C4<1001100>, C4<0>, C4<0>, C4<0>;
v000001b6023508d0_0 .net/2u *"_ivl_36", 6 0, L_000001b60237c8c0;  1 drivers
v000001b6023512d0_0 .net *"_ivl_38", 0 0, L_000001b6023c53b0;  1 drivers
v000001b60234fe30_0 .net *"_ivl_4", 0 0, L_000001b602379430;  1 drivers
v000001b602350c90_0 .net *"_ivl_41", 0 0, L_000001b6022fd530;  1 drivers
L_000001b60237c908 .functor BUFT 1, C4<0100101>, C4<0>, C4<0>, C4<0>;
v000001b602351690_0 .net/2u *"_ivl_42", 6 0, L_000001b60237c908;  1 drivers
v000001b602350330_0 .net *"_ivl_44", 0 0, L_000001b6023c5950;  1 drivers
v000001b602351370_0 .net *"_ivl_47", 0 0, L_000001b6022fcdc0;  1 drivers
L_000001b60237c950 .functor BUFT 1, C4<1001101>, C4<0>, C4<0>, C4<0>;
v000001b60234ff70_0 .net/2u *"_ivl_48", 6 0, L_000001b60237c950;  1 drivers
v000001b602350d30_0 .net *"_ivl_50", 0 0, L_000001b6023c4eb0;  1 drivers
v000001b602350a10_0 .net *"_ivl_53", 0 0, L_000001b6022fca40;  1 drivers
L_000001b60237c998 .functor BUFT 1, C4<0100110>, C4<0>, C4<0>, C4<0>;
v000001b60234f930_0 .net/2u *"_ivl_54", 6 0, L_000001b60237c998;  1 drivers
v000001b60234f9d0_0 .net *"_ivl_56", 0 0, L_000001b6023c6710;  1 drivers
v000001b60234fa70_0 .net *"_ivl_59", 0 0, L_000001b6022fcf10;  1 drivers
L_000001b60237c758 .functor BUFT 1, C4<0100010>, C4<0>, C4<0>, C4<0>;
v000001b602350010_0 .net/2u *"_ivl_6", 6 0, L_000001b60237c758;  1 drivers
L_000001b60237c9e0 .functor BUFT 1, C4<1001110>, C4<0>, C4<0>, C4<0>;
v000001b6023500b0_0 .net/2u *"_ivl_60", 6 0, L_000001b60237c9e0;  1 drivers
v000001b602350dd0_0 .net *"_ivl_62", 0 0, L_000001b6023c4ff0;  1 drivers
v000001b602351c60_0 .net *"_ivl_65", 0 0, L_000001b6022fce30;  1 drivers
L_000001b60237ca28 .functor BUFT 1, C4<0100111>, C4<0>, C4<0>, C4<0>;
v000001b602352f20_0 .net/2u *"_ivl_66", 6 0, L_000001b60237ca28;  1 drivers
v000001b602353240_0 .net *"_ivl_68", 0 0, L_000001b6023c4af0;  1 drivers
v000001b602351940_0 .net *"_ivl_71", 0 0, L_000001b6022fc8f0;  1 drivers
L_000001b60237ca70 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001b602352fc0_0 .net/2u *"_ivl_72", 6 0, L_000001b60237ca70;  1 drivers
v000001b602352020_0 .net *"_ivl_74", 0 0, L_000001b6023c5630;  1 drivers
v000001b602352e80_0 .net *"_ivl_77", 0 0, L_000001b6022fd1b0;  1 drivers
L_000001b60237cab8 .functor BUFT 1, C4<0000010>, C4<0>, C4<0>, C4<0>;
v000001b602353600_0 .net/2u *"_ivl_78", 6 0, L_000001b60237cab8;  1 drivers
v000001b602352d40_0 .net *"_ivl_8", 0 0, L_000001b6023797f0;  1 drivers
v000001b602353560_0 .net *"_ivl_80", 0 0, L_000001b6023c63f0;  1 drivers
v000001b602352b60_0 .net *"_ivl_83", 0 0, L_000001b6022fcea0;  1 drivers
L_000001b60237cb00 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001b6023522a0_0 .net/2u *"_ivl_84", 6 0, L_000001b60237cb00;  1 drivers
v000001b6023527a0_0 .net *"_ivl_86", 0 0, L_000001b6023c4e10;  1 drivers
v000001b6023532e0_0 .net *"_ivl_89", 0 0, L_000001b6022fc6c0;  1 drivers
L_000001b60237cb48 .functor BUFT 1, C4<1101011>, C4<0>, C4<0>, C4<0>;
v000001b602352340_0 .net/2u *"_ivl_90", 6 0, L_000001b60237cb48;  1 drivers
v000001b602353060_0 .net *"_ivl_92", 0 0, L_000001b6023c62b0;  1 drivers
v000001b602352520_0 .net *"_ivl_95", 0 0, L_000001b6022fcf80;  1 drivers
L_000001b60237cb90 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v000001b602351a80_0 .net/2u *"_ivl_96", 6 0, L_000001b60237cb90;  1 drivers
v000001b6023519e0_0 .net *"_ivl_98", 0 0, L_000001b6023c51d0;  1 drivers
v000001b602352c00_0 .net "clk", 0 0, L_000001b6022fcce0;  alias, 1 drivers
v000001b602353100_0 .net "excep_flag", 0 0, L_000001b6023c6670;  alias, 1 drivers
v000001b602352ca0_0 .net "id_flush", 0 0, L_000001b6022fc7a0;  alias, 1 drivers
v000001b602351b20_0 .net "rst", 0 0, v000001b602379250_0;  alias, 1 drivers
L_000001b602379430 .cmp/eq 7, v000001b602372200_0, L_000001b60237c710;
L_000001b6023797f0 .cmp/eq 7, v000001b602372200_0, L_000001b60237c758;
L_000001b602379750 .cmp/eq 7, v000001b602372200_0, L_000001b60237c7a0;
L_000001b602379930 .cmp/eq 7, v000001b602372200_0, L_000001b60237c7e8;
L_000001b602379bb0 .cmp/eq 7, v000001b602372200_0, L_000001b60237c830;
L_000001b602379890 .cmp/eq 7, v000001b602372200_0, L_000001b60237c878;
L_000001b6023c53b0 .cmp/eq 7, v000001b602372200_0, L_000001b60237c8c0;
L_000001b6023c5950 .cmp/eq 7, v000001b602372200_0, L_000001b60237c908;
L_000001b6023c4eb0 .cmp/eq 7, v000001b602372200_0, L_000001b60237c950;
L_000001b6023c6710 .cmp/eq 7, v000001b602372200_0, L_000001b60237c998;
L_000001b6023c4ff0 .cmp/eq 7, v000001b602372200_0, L_000001b60237c9e0;
L_000001b6023c4af0 .cmp/eq 7, v000001b602372200_0, L_000001b60237ca28;
L_000001b6023c5630 .cmp/eq 7, v000001b602372200_0, L_000001b60237ca70;
L_000001b6023c63f0 .cmp/eq 7, v000001b602372200_0, L_000001b60237cab8;
L_000001b6023c4e10 .cmp/eq 7, v000001b602372200_0, L_000001b60237cb00;
L_000001b6023c62b0 .cmp/eq 7, v000001b602372200_0, L_000001b60237cb48;
L_000001b6023c51d0 .cmp/eq 7, v000001b602372200_0, L_000001b60237cb90;
L_000001b6023c65d0 .cmp/eq 7, v000001b602372200_0, L_000001b60237cbd8;
L_000001b6023c6350 .cmp/eq 7, v000001b602372200_0, L_000001b60237cc20;
L_000001b6023c5090 .cmp/eq 7, v000001b602372200_0, L_000001b60237cc68;
L_000001b6023c6cb0 .cmp/eq 7, v000001b602372200_0, L_000001b60237ccb0;
L_000001b6023c6a30 .cmp/eq 7, v000001b602372200_0, L_000001b60237ccf8;
L_000001b6023c60d0 .cmp/eq 7, v000001b602372200_0, L_000001b60237cd40;
L_000001b6023c6490 .cmp/eq 7, v000001b602372200_0, L_000001b60237cd88;
L_000001b6023c6530 .cmp/eq 7, v000001b602372200_0, L_000001b60237cdd0;
L_000001b6023c4cd0 .functor MUXZ 1, L_000001b60237ce60, L_000001b60237ce18, L_000001b6022fc730, C4<>;
L_000001b6023c6670 .functor MUXZ 1, L_000001b6023c4cd0, L_000001b60237c6c8, v000001b602379250_0, C4<>;
S_000001b60220e870 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 88, 6 2 0, S_000001b602306a90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "EX_ALU_OUT";
    .port_info 1 /INPUT 32 "EX_rs2";
    .port_info 2 /INPUT 5 "EX_rs1_ind";
    .port_info 3 /INPUT 5 "EX_rs2_ind";
    .port_info 4 /INPUT 5 "EX_rd_ind";
    .port_info 5 /INPUT 32 "EX_PC";
    .port_info 6 /INPUT 32 "EX_INST";
    .port_info 7 /INPUT 7 "EX_opcode";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /INPUT 1 "EX_regwrite";
    .port_info 11 /INPUT 1 "EX_FLUSH";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 14 /OUTPUT 32 "MEM_rs2";
    .port_info 15 /OUTPUT 5 "MEM_rs1_ind";
    .port_info 16 /OUTPUT 5 "MEM_rs2_ind";
    .port_info 17 /OUTPUT 5 "MEM_rd_ind";
    .port_info 18 /OUTPUT 32 "MEM_PC";
    .port_info 19 /OUTPUT 32 "MEM_INST";
    .port_info 20 /OUTPUT 7 "MEM_opcode";
    .port_info 21 /OUTPUT 1 "MEM_memread";
    .port_info 22 /OUTPUT 1 "MEM_memwrite";
    .port_info 23 /OUTPUT 1 "MEM_regwrite";
    .port_info 24 /INPUT 1 "rst";
v000001b602352a20_0 .net "EX_ALU_OUT", 31 0, v000001b60235d740_0;  alias, 1 drivers
v000001b602352660_0 .net "EX_FLUSH", 0 0, L_000001b6022fc880;  alias, 1 drivers
v000001b602352de0_0 .net "EX_INST", 31 0, v000001b60235fff0_0;  alias, 1 drivers
v000001b602351da0_0 .net "EX_PC", 31 0, v000001b60235fcd0_0;  alias, 1 drivers
v000001b6023523e0_0 .net "EX_memread", 0 0, v000001b60235f050_0;  alias, 1 drivers
v000001b6023531a0_0 .net "EX_memwrite", 0 0, v000001b60235f4b0_0;  alias, 1 drivers
v000001b602351ee0_0 .net "EX_opcode", 6 0, v000001b60235fd70_0;  alias, 1 drivers
v000001b602351bc0_0 .net "EX_rd_ind", 4 0, v000001b60235e790_0;  alias, 1 drivers
v000001b602351d00_0 .net "EX_regwrite", 0 0, v000001b60235f550_0;  alias, 1 drivers
v000001b602352840_0 .net "EX_rs1_ind", 4 0, v000001b60235f230_0;  alias, 1 drivers
v000001b6023536a0_0 .net "EX_rs2", 31 0, v000001b60235c200_0;  alias, 1 drivers
v000001b602353380_0 .net "EX_rs2_ind", 4 0, v000001b60235e970_0;  alias, 1 drivers
v000001b602351e40_0 .var "MEM_ALU_OUT", 31 0;
v000001b602352480_0 .var "MEM_INST", 31 0;
v000001b6023528e0_0 .var "MEM_PC", 31 0;
v000001b602352980_0 .var "MEM_memread", 0 0;
v000001b602353740_0 .var "MEM_memwrite", 0 0;
v000001b602352ac0_0 .var "MEM_opcode", 6 0;
v000001b602351f80_0 .var "MEM_rd_ind", 4 0;
v000001b6023520c0_0 .var "MEM_regwrite", 0 0;
v000001b602353420_0 .var "MEM_rs1_ind", 4 0;
v000001b602352160_0 .var "MEM_rs2", 31 0;
v000001b602352200_0 .var "MEM_rs2_ind", 4 0;
v000001b6023534c0_0 .net "clk", 0 0, L_000001b6022fcce0;  alias, 1 drivers
v000001b6023525c0_0 .net "rst", 0 0, v000001b602379250_0;  alias, 1 drivers
E_000001b6022ea590/0 .event negedge, v000001b602352c00_0;
E_000001b6022ea590/1 .event posedge, v000001b602351b20_0;
E_000001b6022ea590 .event/or E_000001b6022ea590/0, E_000001b6022ea590/1;
S_000001b6021eaae0 .scope module, "ex_stage" "EX_stage" 3 79, 7 3 0, S_000001b602306a90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "EX_PFC";
    .port_info 2 /OUTPUT 32 "EX_PFC_to_IF";
    .port_info 3 /INPUT 7 "opcode";
    .port_info 4 /INPUT 32 "ex_haz";
    .port_info 5 /INPUT 32 "mem_haz";
    .port_info 6 /INPUT 32 "rs1";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 5 "rs1_ind";
    .port_info 9 /INPUT 5 "rs2_ind";
    .port_info 10 /INPUT 2 "alu_selA";
    .port_info 11 /INPUT 3 "alu_selB";
    .port_info 12 /INPUT 2 "store_rs2_forward";
    .port_info 13 /INOUT 1 "reg_write";
    .port_info 14 /INOUT 1 "mem_read";
    .port_info 15 /INOUT 1 "mem_write";
    .port_info 16 /INPUT 32 "rs2_in";
    .port_info 17 /OUTPUT 32 "rs2_out";
    .port_info 18 /OUTPUT 32 "alu_out";
    .port_info 19 /OUTPUT 1 "Wrong_prediction";
P_000001b60235b870 .param/l "add" 0 5 6, C4<0100000>;
P_000001b60235b8a8 .param/l "addi" 0 5 10, C4<1001000>;
P_000001b60235b8e0 .param/l "addu" 0 5 6, C4<0100001>;
P_000001b60235b918 .param/l "and_" 0 5 6, C4<0100100>;
P_000001b60235b950 .param/l "andi" 0 5 10, C4<1001100>;
P_000001b60235b988 .param/l "beq" 0 5 10, C4<1000100>;
P_000001b60235b9c0 .param/l "bne" 0 5 10, C4<1000101>;
P_000001b60235b9f8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001b60235ba30 .param/l "j" 0 5 12, C4<1000010>;
P_000001b60235ba68 .param/l "jal" 0 5 12, C4<1000011>;
P_000001b60235baa0 .param/l "jr" 0 5 8, C4<0001000>;
P_000001b60235bad8 .param/l "lw" 0 5 10, C4<1100011>;
P_000001b60235bb10 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001b60235bb48 .param/l "or_" 0 5 6, C4<0100101>;
P_000001b60235bb80 .param/l "ori" 0 5 10, C4<1001101>;
P_000001b60235bbb8 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001b60235bbf0 .param/l "sll" 0 5 7, C4<0000000>;
P_000001b60235bc28 .param/l "slt" 0 5 8, C4<0101010>;
P_000001b60235bc60 .param/l "slti" 0 5 10, C4<1101010>;
P_000001b60235bc98 .param/l "srl" 0 5 7, C4<0000010>;
P_000001b60235bcd0 .param/l "sub" 0 5 6, C4<0100010>;
P_000001b60235bd08 .param/l "subu" 0 5 6, C4<0100011>;
P_000001b60235bd40 .param/l "sw" 0 5 10, C4<1101011>;
P_000001b60235bd78 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001b60235bdb0 .param/l "xori" 0 5 10, C4<1001110>;
L_000001b6023d8ba0 .functor AND 1, L_000001b6023c6210, L_000001b6023c5d10, C4<1>, C4<1>;
L_000001b6023d92a0 .functor AND 1, L_000001b6023c5f90, L_000001b6023c59f0, C4<1>, C4<1>;
L_000001b6023d8820 .functor OR 1, L_000001b6023d8ba0, L_000001b6023d92a0, C4<0>, C4<0>;
L_000001b6023d8c10 .functor OR 1, L_000001b6023d8820, L_000001b6023c4c30, C4<0>, C4<0>;
v000001b60235cde0_0 .net "CF", 0 0, v000001b60235c700_0;  1 drivers
v000001b60235d1a0_0 .net "EX_PFC", 31 0, v000001b60235e5b0_0;  alias, 1 drivers
v000001b60235cd40_0 .net "EX_PFC_to_IF", 31 0, L_000001b6023c58b0;  alias, 1 drivers
v000001b60235cb60_0 .net "Wrong_prediction", 0 0, L_000001b6023d8c10;  alias, 1 drivers
v000001b60235db00_0 .net "ZF", 0 0, L_000001b6023d8ac0;  1 drivers
v000001b60235c2a0_0 .net *"_ivl_10", 0 0, L_000001b6023c5770;  1 drivers
L_000001b60237d688 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v000001b60235c660_0 .net/2u *"_ivl_16", 6 0, L_000001b60237d688;  1 drivers
v000001b60235da60_0 .net *"_ivl_18", 0 0, L_000001b6023c6210;  1 drivers
v000001b60235bf80_0 .net *"_ivl_20", 0 0, L_000001b6023c5d10;  1 drivers
v000001b60235cc00_0 .net *"_ivl_23", 0 0, L_000001b6023d8ba0;  1 drivers
L_000001b60237d6d0 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v000001b60235dba0_0 .net/2u *"_ivl_24", 6 0, L_000001b60237d6d0;  1 drivers
v000001b60235d240_0 .net *"_ivl_26", 0 0, L_000001b6023c5f90;  1 drivers
v000001b60235cca0_0 .net *"_ivl_28", 0 0, L_000001b6023c59f0;  1 drivers
v000001b60235d880_0 .net *"_ivl_31", 0 0, L_000001b6023d92a0;  1 drivers
v000001b60235ce80_0 .net *"_ivl_33", 0 0, L_000001b6023d8820;  1 drivers
L_000001b60237d718 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v000001b60235d920_0 .net/2u *"_ivl_34", 6 0, L_000001b60237d718;  1 drivers
v000001b60235c340_0 .net *"_ivl_36", 0 0, L_000001b6023c4c30;  1 drivers
L_000001b60237d5f8 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v000001b60235c3e0_0 .net/2u *"_ivl_8", 6 0, L_000001b60237d5f8;  1 drivers
v000001b60235d380_0 .net "alu_op", 3 0, v000001b60235d9c0_0;  1 drivers
v000001b60235c480_0 .net "alu_out", 31 0, v000001b60235d740_0;  alias, 1 drivers
v000001b60235d560_0 .net "alu_selA", 1 0, v000001b60235faf0_0;  alias, 1 drivers
v000001b60235eb50_0 .net "alu_selB", 2 0, v000001b60235f910_0;  alias, 1 drivers
v000001b60235ee70_0 .net "ex_haz", 31 0, v000001b602351e40_0;  alias, 1 drivers
v000001b60235ea10_0 .net "imm", 31 0, v000001b60235f370_0;  alias, 1 drivers
v000001b60235f0f0_0 .net "mem_haz", 31 0, v000001b60237c310_0;  alias, 1 drivers
v000001b60235eab0_0 .net "mem_read", 0 0, v000001b60235f050_0;  alias, 1 drivers
v000001b60235e650_0 .net "mem_write", 0 0, v000001b60235f4b0_0;  alias, 1 drivers
v000001b60235f9b0_0 .net "opcode", 6 0, v000001b60235fd70_0;  alias, 1 drivers
v000001b60235f870_0 .net "oper1", 31 0, v000001b60235c840_0;  1 drivers
v000001b60235ebf0_0 .net "oper2", 31 0, v000001b60235c020_0;  1 drivers
v000001b602360090_0 .net "pc", 31 0, v000001b60235fcd0_0;  alias, 1 drivers
v000001b60235efb0_0 .net "reg_write", 0 0, v000001b60235f550_0;  alias, 1 drivers
v000001b60235edd0_0 .net "rs1", 31 0, v000001b60235feb0_0;  alias, 1 drivers
v000001b60235ff50_0 .net "rs1_ind", 4 0, v000001b60235f230_0;  alias, 1 drivers
v000001b60235f7d0_0 .net "rs2_in", 31 0, v000001b60235fe10_0;  alias, 1 drivers
v000001b60235ec90_0 .net "rs2_ind", 4 0, v000001b60235e970_0;  alias, 1 drivers
v000001b60235e6f0_0 .net "rs2_out", 31 0, v000001b60235c200_0;  alias, 1 drivers
v000001b60235fa50_0 .net "store_rs2_forward", 1 0, v000001b602360270_0;  alias, 1 drivers
L_000001b6023c5770 .cmp/eq 7, v000001b60235fd70_0, L_000001b60237d5f8;
L_000001b6023c58b0 .functor MUXZ 32, v000001b60235e5b0_0, v000001b60235c840_0, L_000001b6023c5770, C4<>;
L_000001b6023c6210 .cmp/eq 7, v000001b60235fd70_0, L_000001b60237d688;
L_000001b6023c5d10 .cmp/ne 32, v000001b60235c840_0, v000001b60235c020_0;
L_000001b6023c5f90 .cmp/eq 7, v000001b60235fd70_0, L_000001b60237d6d0;
L_000001b6023c59f0 .cmp/eq 32, v000001b60235c840_0, v000001b60235c020_0;
L_000001b6023c4c30 .cmp/eq 7, v000001b60235fd70_0, L_000001b60237d718;
S_000001b6021eac70 .scope module, "alu" "ALU" 7 29, 8 1 0, S_000001b6021eaae0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_000001b6022ea010 .param/l "bit_width" 0 8 3, +C4<00000000000000000000000000100000>;
L_000001b6023d8ac0 .functor NOT 1, L_000001b6023c4870, C4<0>, C4<0>, C4<0>;
v000001b602352700_0 .net "A", 31 0, v000001b60235c840_0;  alias, 1 drivers
v000001b6023518a0_0 .net "ALUOP", 3 0, v000001b60235d9c0_0;  alias, 1 drivers
v000001b60235d060_0 .net "B", 31 0, v000001b60235c020_0;  alias, 1 drivers
v000001b60235c700_0 .var "CF", 0 0;
v000001b60235c7a0_0 .net "ZF", 0 0, L_000001b6023d8ac0;  alias, 1 drivers
v000001b60235cf20_0 .net *"_ivl_1", 0 0, L_000001b6023c4870;  1 drivers
v000001b60235d740_0 .var "res", 31 0;
E_000001b6022ea690 .event anyedge, v000001b6023518a0_0, v000001b602352700_0, v000001b60235d060_0, v000001b60235c700_0;
L_000001b6023c4870 .reduce/or v000001b60235d740_0;
S_000001b6021ea5e0 .scope module, "alu_oper" "ALU_OPER" 7 31, 9 15 0, S_000001b6021eaae0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_000001b60235de00 .param/l "add" 0 5 6, C4<0100000>;
P_000001b60235de38 .param/l "addi" 0 5 10, C4<1001000>;
P_000001b60235de70 .param/l "addu" 0 5 6, C4<0100001>;
P_000001b60235dea8 .param/l "and_" 0 5 6, C4<0100100>;
P_000001b60235dee0 .param/l "andi" 0 5 10, C4<1001100>;
P_000001b60235df18 .param/l "beq" 0 5 10, C4<1000100>;
P_000001b60235df50 .param/l "bne" 0 5 10, C4<1000101>;
P_000001b60235df88 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001b60235dfc0 .param/l "j" 0 5 12, C4<1000010>;
P_000001b60235dff8 .param/l "jal" 0 5 12, C4<1000011>;
P_000001b60235e030 .param/l "jr" 0 5 8, C4<0001000>;
P_000001b60235e068 .param/l "lw" 0 5 10, C4<1100011>;
P_000001b60235e0a0 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001b60235e0d8 .param/l "or_" 0 5 6, C4<0100101>;
P_000001b60235e110 .param/l "ori" 0 5 10, C4<1001101>;
P_000001b60235e148 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001b60235e180 .param/l "sll" 0 5 7, C4<0000000>;
P_000001b60235e1b8 .param/l "slt" 0 5 8, C4<0101010>;
P_000001b60235e1f0 .param/l "slti" 0 5 10, C4<1101010>;
P_000001b60235e228 .param/l "srl" 0 5 7, C4<0000010>;
P_000001b60235e260 .param/l "sub" 0 5 6, C4<0100010>;
P_000001b60235e298 .param/l "subu" 0 5 6, C4<0100011>;
P_000001b60235e2d0 .param/l "sw" 0 5 10, C4<1101011>;
P_000001b60235e308 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001b60235e340 .param/l "xori" 0 5 10, C4<1001110>;
v000001b60235d9c0_0 .var "ALU_OP", 3 0;
v000001b60235d7e0_0 .net "opcode", 6 0, v000001b60235fd70_0;  alias, 1 drivers
E_000001b6022ea810 .event anyedge, v000001b602351ee0_0;
S_000001b6021ea770 .scope module, "alu_oper1" "MUX_4x1" 7 25, 10 1 0, S_000001b6021eaae0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b6022eac50 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v000001b60235d6a0_0 .net "ina", 31 0, v000001b60235fcd0_0;  alias, 1 drivers
v000001b60235d100_0 .net "inb", 31 0, v000001b602351e40_0;  alias, 1 drivers
v000001b60235c520_0 .net "inc", 31 0, v000001b60237c310_0;  alias, 1 drivers
v000001b60235c980_0 .net "ind", 31 0, v000001b60235feb0_0;  alias, 1 drivers
v000001b60235c840_0 .var "out", 31 0;
v000001b60235c160_0 .net "sel", 1 0, v000001b60235faf0_0;  alias, 1 drivers
E_000001b6022eb950/0 .event anyedge, v000001b60235c160_0, v000001b602351da0_0, v000001b602351e40_0, v000001b60235c520_0;
E_000001b6022eb950/1 .event anyedge, v000001b60235c980_0;
E_000001b6022eb950 .event/or E_000001b6022eb950/0, E_000001b6022eb950/1;
S_000001b6021b8320 .scope module, "alu_oper2" "MUX_8x1" 7 27, 11 3 0, S_000001b6021eaae0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001b6022ebc10 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v000001b60235d2e0_0 .net "ina", 31 0, v000001b60235f370_0;  alias, 1 drivers
L_000001b60237d4d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b60235c8e0_0 .net "inb", 31 0, L_000001b60237d4d8;  1 drivers
v000001b60235d4c0_0 .net "inc", 31 0, v000001b602351e40_0;  alias, 1 drivers
v000001b60235dce0_0 .net "ind", 31 0, v000001b60237c310_0;  alias, 1 drivers
v000001b60235be40_0 .net "ine", 31 0, v000001b60235fe10_0;  alias, 1 drivers
L_000001b60237d520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b60235d600_0 .net "inf", 31 0, L_000001b60237d520;  1 drivers
L_000001b60237d568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b60235bee0_0 .net "ing", 31 0, L_000001b60237d568;  1 drivers
L_000001b60237d5b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b60235c5c0_0 .net "inh", 31 0, L_000001b60237d5b0;  1 drivers
v000001b60235c020_0 .var "out", 31 0;
v000001b60235d420_0 .net "sel", 2 0, v000001b60235f910_0;  alias, 1 drivers
E_000001b6022eb050/0 .event anyedge, v000001b60235d420_0, v000001b60235d2e0_0, v000001b60235c8e0_0, v000001b602351e40_0;
E_000001b6022eb050/1 .event anyedge, v000001b60235c520_0, v000001b60235be40_0, v000001b60235d600_0, v000001b60235bee0_0;
E_000001b6022eb050/2 .event anyedge, v000001b60235c5c0_0;
E_000001b6022eb050 .event/or E_000001b6022eb050/0, E_000001b6022eb050/1, E_000001b6022eb050/2;
S_000001b6021b84b0 .scope module, "store_rs2_mux" "MUX_4x1" 7 35, 10 1 0, S_000001b6021eaae0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_000001b6022eb850 .param/l "bit_width" 0 10 2, +C4<00000000000000000000000000100000>;
v000001b60235cfc0_0 .net "ina", 31 0, v000001b60235fe10_0;  alias, 1 drivers
v000001b60235ca20_0 .net "inb", 31 0, v000001b602351e40_0;  alias, 1 drivers
v000001b60235dc40_0 .net "inc", 31 0, v000001b60237c310_0;  alias, 1 drivers
L_000001b60237d640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b60235c0c0_0 .net "ind", 31 0, L_000001b60237d640;  1 drivers
v000001b60235c200_0 .var "out", 31 0;
v000001b60235cac0_0 .net "sel", 1 0, v000001b602360270_0;  alias, 1 drivers
E_000001b6022ebd90/0 .event anyedge, v000001b60235cac0_0, v000001b60235be40_0, v000001b602351e40_0, v000001b60235c520_0;
E_000001b6022ebd90/1 .event anyedge, v000001b60235c0c0_0;
E_000001b6022ebd90 .event/or E_000001b6022ebd90/0, E_000001b6022ebd90/1;
S_000001b6021de520 .scope module, "fu" "forward_unit" 3 39, 12 2 0, S_000001b602306a90;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "if_id_opcode";
    .port_info 1 /INPUT 5 "if_id_rs1";
    .port_info 2 /INPUT 5 "if_id_rs2";
    .port_info 3 /INPUT 7 "id_ex_opcode";
    .port_info 4 /INPUT 5 "id_ex_rs1";
    .port_info 5 /INPUT 5 "id_ex_rs2";
    .port_info 6 /INPUT 5 "id_ex_rd";
    .port_info 7 /INPUT 1 "id_ex_wr";
    .port_info 8 /INPUT 5 "ex_mem_rd";
    .port_info 9 /INPUT 1 "ex_mem_wr";
    .port_info 10 /INPUT 5 "mem_wb_rd";
    .port_info 11 /INPUT 1 "mem_wb_wr";
    .port_info 12 /OUTPUT 2 "forwardA";
    .port_info 13 /OUTPUT 3 "forwardB";
    .port_info 14 /OUTPUT 2 "store_rs2_forward";
P_000001b602360390 .param/l "add" 0 5 6, C4<0100000>;
P_000001b6023603c8 .param/l "addi" 0 5 10, C4<1001000>;
P_000001b602360400 .param/l "addu" 0 5 6, C4<0100001>;
P_000001b602360438 .param/l "and_" 0 5 6, C4<0100100>;
P_000001b602360470 .param/l "andi" 0 5 10, C4<1001100>;
P_000001b6023604a8 .param/l "beq" 0 5 10, C4<1000100>;
P_000001b6023604e0 .param/l "bit_width" 0 12 8, +C4<00000000000000000000000000100000>;
P_000001b602360518 .param/l "bne" 0 5 10, C4<1000101>;
P_000001b602360550 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001b602360588 .param/l "j" 0 5 12, C4<1000010>;
P_000001b6023605c0 .param/l "jal" 0 5 12, C4<1000011>;
P_000001b6023605f8 .param/l "jr" 0 5 8, C4<0001000>;
P_000001b602360630 .param/l "lw" 0 5 10, C4<1100011>;
P_000001b602360668 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001b6023606a0 .param/l "or_" 0 5 6, C4<0100101>;
P_000001b6023606d8 .param/l "ori" 0 5 10, C4<1001101>;
P_000001b602360710 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001b602360748 .param/l "sll" 0 5 7, C4<0000000>;
P_000001b602360780 .param/l "slt" 0 5 8, C4<0101010>;
P_000001b6023607b8 .param/l "slti" 0 5 10, C4<1101010>;
P_000001b6023607f0 .param/l "srl" 0 5 7, C4<0000010>;
P_000001b602360828 .param/l "sub" 0 5 6, C4<0100010>;
P_000001b602360860 .param/l "subu" 0 5 6, C4<0100011>;
P_000001b602360898 .param/l "sw" 0 5 10, C4<1101011>;
P_000001b6023608d0 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001b602360908 .param/l "xori" 0 5 10, C4<1001110>;
v000001b60235f410_0 .net "ex_mem_rd", 4 0, v000001b602351f80_0;  alias, 1 drivers
v000001b60235ed30_0 .net "ex_mem_wr", 0 0, v000001b6023520c0_0;  alias, 1 drivers
v000001b60235faf0_0 .var "forwardA", 1 0;
v000001b60235f910_0 .var "forwardB", 2 0;
v000001b60235f190_0 .net "id_ex_opcode", 6 0, v000001b60235fd70_0;  alias, 1 drivers
v000001b60235f5f0_0 .net "id_ex_rd", 4 0, v000001b60235e790_0;  alias, 1 drivers
v000001b60235fb90_0 .net "id_ex_rs1", 4 0, v000001b60235f230_0;  alias, 1 drivers
v000001b6023601d0_0 .net "id_ex_rs2", 4 0, v000001b60235e970_0;  alias, 1 drivers
v000001b60235ef10_0 .net "id_ex_wr", 0 0, v000001b60235f550_0;  alias, 1 drivers
v000001b60235e470_0 .net "if_id_opcode", 6 0, v000001b602372200_0;  alias, 1 drivers
v000001b60235e510_0 .net "if_id_rs1", 4 0, v000001b602370f40_0;  alias, 1 drivers
v000001b60235f2d0_0 .net "if_id_rs2", 4 0, v000001b602371620_0;  alias, 1 drivers
v000001b602360130_0 .net "mem_wb_rd", 4 0, v000001b6023739c0_0;  alias, 1 drivers
v000001b60235fc30_0 .net "mem_wb_wr", 0 0, v000001b60237b230_0;  alias, 1 drivers
v000001b602360270_0 .var "store_rs2_forward", 1 0;
E_000001b6022eba50/0 .event anyedge, v000001b602351ee0_0, v000001b6023520c0_0, v000001b602351f80_0, v000001b602352840_0;
E_000001b6022eba50/1 .event anyedge, v000001b60235fc30_0, v000001b602360130_0, v000001b602353380_0;
E_000001b6022eba50 .event/or E_000001b6022eba50/0, E_000001b6022eba50/1;
S_000001b60220f7e0 .scope module, "id_ex_buffer" "ID_EX_buffer" 3 71, 13 2 0, S_000001b602306a90;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "ID_opcode";
    .port_info 1 /INPUT 5 "ID_rs1_ind";
    .port_info 2 /INPUT 5 "ID_rs2_ind";
    .port_info 3 /INPUT 5 "ID_rd_ind";
    .port_info 4 /INPUT 32 "ID_PC";
    .port_info 5 /INPUT 32 "ID_INST";
    .port_info 6 /INPUT 32 "ID_Immed";
    .port_info 7 /INPUT 32 "ID_rs1";
    .port_info 8 /INPUT 32 "ID_rs2";
    .port_info 9 /INPUT 1 "ID_regwrite";
    .port_info 10 /INPUT 1 "ID_memread";
    .port_info 11 /INPUT 1 "ID_memwrite";
    .port_info 12 /INPUT 1 "clk";
    .port_info 13 /INPUT 1 "ID_FLUSH";
    .port_info 14 /INPUT 32 "ID_PFC";
    .port_info 15 /OUTPUT 7 "EX_opcode";
    .port_info 16 /OUTPUT 5 "EX_rs1_ind";
    .port_info 17 /OUTPUT 5 "EX_rs2_ind";
    .port_info 18 /OUTPUT 5 "EX_rd_ind";
    .port_info 19 /OUTPUT 32 "EX_PC";
    .port_info 20 /OUTPUT 32 "EX_INST";
    .port_info 21 /OUTPUT 32 "EX_Immed";
    .port_info 22 /OUTPUT 32 "EX_rs1";
    .port_info 23 /OUTPUT 32 "EX_rs2";
    .port_info 24 /OUTPUT 1 "EX_regwrite";
    .port_info 25 /OUTPUT 1 "EX_memread";
    .port_info 26 /OUTPUT 1 "EX_memwrite";
    .port_info 27 /OUTPUT 32 "EX_PFC";
    .port_info 28 /INPUT 1 "rst";
P_000001b602360950 .param/l "add" 0 5 6, C4<0100000>;
P_000001b602360988 .param/l "addi" 0 5 10, C4<1001000>;
P_000001b6023609c0 .param/l "addu" 0 5 6, C4<0100001>;
P_000001b6023609f8 .param/l "and_" 0 5 6, C4<0100100>;
P_000001b602360a30 .param/l "andi" 0 5 10, C4<1001100>;
P_000001b602360a68 .param/l "beq" 0 5 10, C4<1000100>;
P_000001b602360aa0 .param/l "bne" 0 5 10, C4<1000101>;
P_000001b602360ad8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001b602360b10 .param/l "j" 0 5 12, C4<1000010>;
P_000001b602360b48 .param/l "jal" 0 5 12, C4<1000011>;
P_000001b602360b80 .param/l "jr" 0 5 8, C4<0001000>;
P_000001b602360bb8 .param/l "lw" 0 5 10, C4<1100011>;
P_000001b602360bf0 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001b602360c28 .param/l "or_" 0 5 6, C4<0100101>;
P_000001b602360c60 .param/l "ori" 0 5 10, C4<1001101>;
P_000001b602360c98 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001b602360cd0 .param/l "sll" 0 5 7, C4<0000000>;
P_000001b602360d08 .param/l "slt" 0 5 8, C4<0101010>;
P_000001b602360d40 .param/l "slti" 0 5 10, C4<1101010>;
P_000001b602360d78 .param/l "srl" 0 5 7, C4<0000010>;
P_000001b602360db0 .param/l "sub" 0 5 6, C4<0100010>;
P_000001b602360de8 .param/l "subu" 0 5 6, C4<0100011>;
P_000001b602360e20 .param/l "sw" 0 5 10, C4<1101011>;
P_000001b602360e58 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001b602360e90 .param/l "xori" 0 5 10, C4<1001110>;
v000001b60235fff0_0 .var "EX_INST", 31 0;
v000001b60235f370_0 .var "EX_Immed", 31 0;
v000001b60235fcd0_0 .var "EX_PC", 31 0;
v000001b60235e5b0_0 .var "EX_PFC", 31 0;
v000001b60235f050_0 .var "EX_memread", 0 0;
v000001b60235f4b0_0 .var "EX_memwrite", 0 0;
v000001b60235fd70_0 .var "EX_opcode", 6 0;
v000001b60235e790_0 .var "EX_rd_ind", 4 0;
v000001b60235f550_0 .var "EX_regwrite", 0 0;
v000001b60235feb0_0 .var "EX_rs1", 31 0;
v000001b60235f230_0 .var "EX_rs1_ind", 4 0;
v000001b60235fe10_0 .var "EX_rs2", 31 0;
v000001b60235e970_0 .var "EX_rs2_ind", 4 0;
v000001b60235e3d0_0 .net "ID_FLUSH", 0 0, L_000001b6023d9230;  alias, 1 drivers
v000001b60235f690_0 .net "ID_INST", 31 0, v000001b602370b80_0;  alias, 1 drivers
v000001b60235e830_0 .net "ID_Immed", 31 0, v000001b60236c8b0_0;  alias, 1 drivers
v000001b60235e8d0_0 .net "ID_PC", 31 0, v000001b6023719e0_0;  alias, 1 drivers
v000001b60235f730_0 .net "ID_PFC", 31 0, L_000001b6023c6ad0;  alias, 1 drivers
v000001b602361b00_0 .net "ID_memread", 0 0, L_000001b6023c5e50;  alias, 1 drivers
v000001b602360f20_0 .net "ID_memwrite", 0 0, L_000001b6023c67b0;  alias, 1 drivers
v000001b602361a60_0 .net "ID_opcode", 6 0, v000001b602372200_0;  alias, 1 drivers
v000001b602362640_0 .net "ID_rd_ind", 4 0, v000001b602371d00_0;  alias, 1 drivers
v000001b602362960_0 .net "ID_regwrite", 0 0, L_000001b6023c4730;  alias, 1 drivers
v000001b602361060_0 .net "ID_rs1", 31 0, L_000001b6022b43b0;  alias, 1 drivers
v000001b602361100_0 .net "ID_rs1_ind", 4 0, v000001b602370f40_0;  alias, 1 drivers
v000001b602361ec0_0 .net "ID_rs2", 31 0, L_000001b6021ae280;  alias, 1 drivers
v000001b602362d20_0 .net "ID_rs2_ind", 4 0, v000001b602371620_0;  alias, 1 drivers
v000001b602362460_0 .net "clk", 0 0, L_000001b6022fcce0;  alias, 1 drivers
v000001b602362c80_0 .net "rst", 0 0, v000001b602379250_0;  alias, 1 drivers
S_000001b60219d1a0 .scope module, "id_stage" "ID_stage" 3 59, 14 2 0, S_000001b602306a90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 1 "EX_memread";
    .port_info 4 /INPUT 32 "id_haz";
    .port_info 5 /INPUT 32 "ex_haz";
    .port_info 6 /INPUT 32 "mem_haz";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "rs1_ind";
    .port_info 9 /INPUT 5 "rs2_ind";
    .port_info 10 /INPUT 5 "id_ex_rd_ind";
    .port_info 11 /INPUT 5 "wr_reg_from_wb";
    .port_info 12 /INPUT 1 "id_flush";
    .port_info 13 /OUTPUT 1 "id_flush_mux_sel";
    .port_info 14 /INPUT 1 "Wrong_prediction";
    .port_info 15 /INPUT 1 "exception_flag";
    .port_info 16 /INPUT 1 "clk";
    .port_info 17 /OUTPUT 32 "pfc";
    .port_info 18 /OUTPUT 32 "rs1";
    .port_info 19 /OUTPUT 32 "rs2";
    .port_info 20 /OUTPUT 3 "pc_src";
    .port_info 21 /OUTPUT 1 "pc_write";
    .port_info 22 /OUTPUT 1 "if_id_write";
    .port_info 23 /OUTPUT 1 "if_id_flush";
    .port_info 24 /OUTPUT 32 "imm";
    .port_info 25 /INPUT 1 "reg_write_from_wb";
    .port_info 26 /OUTPUT 1 "reg_write";
    .port_info 27 /OUTPUT 1 "mem_read";
    .port_info 28 /OUTPUT 1 "mem_write";
    .port_info 29 /INPUT 1 "rst";
P_000001b602362fd0 .param/l "add" 0 5 6, C4<0100000>;
P_000001b602363008 .param/l "addi" 0 5 10, C4<1001000>;
P_000001b602363040 .param/l "addu" 0 5 6, C4<0100001>;
P_000001b602363078 .param/l "and_" 0 5 6, C4<0100100>;
P_000001b6023630b0 .param/l "andi" 0 5 10, C4<1001100>;
P_000001b6023630e8 .param/l "beq" 0 5 10, C4<1000100>;
P_000001b602363120 .param/l "bne" 0 5 10, C4<1000101>;
P_000001b602363158 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001b602363190 .param/l "j" 0 5 12, C4<1000010>;
P_000001b6023631c8 .param/l "jal" 0 5 12, C4<1000011>;
P_000001b602363200 .param/l "jr" 0 5 8, C4<0001000>;
P_000001b602363238 .param/l "lw" 0 5 10, C4<1100011>;
P_000001b602363270 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001b6023632a8 .param/l "or_" 0 5 6, C4<0100101>;
P_000001b6023632e0 .param/l "ori" 0 5 10, C4<1001101>;
P_000001b602363318 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001b602363350 .param/l "sll" 0 5 7, C4<0000000>;
P_000001b602363388 .param/l "slt" 0 5 8, C4<0101010>;
P_000001b6023633c0 .param/l "slti" 0 5 10, C4<1101010>;
P_000001b6023633f8 .param/l "srl" 0 5 7, C4<0000010>;
P_000001b602363430 .param/l "sub" 0 5 6, C4<0100010>;
P_000001b602363468 .param/l "subu" 0 5 6, C4<0100011>;
P_000001b6023634a0 .param/l "sw" 0 5 10, C4<1101011>;
P_000001b6023634d8 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001b602363510 .param/l "xori" 0 5 10, C4<1001110>;
L_000001b6023d9540 .functor OR 1, L_000001b6023c5270, L_000001b6023c5b30, C4<0>, C4<0>;
L_000001b6023d9230 .functor OR 1, L_000001b6022fc7a0, v000001b602361420_0, C4<0>, C4<0>;
v000001b60236d210_0 .net "EX_memread", 0 0, v000001b60235f050_0;  alias, 1 drivers
v000001b60236cdb0_0 .net "Wrong_prediction", 0 0, L_000001b6023d8c10;  alias, 1 drivers
L_000001b60237d0e8 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v000001b60236da30_0 .net/2u *"_ivl_0", 6 0, L_000001b60237d0e8;  1 drivers
v000001b60236c950_0 .net *"_ivl_10", 31 0, L_000001b6023c4f50;  1 drivers
L_000001b60237d490 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001b60236dad0_0 .net/2u *"_ivl_18", 2 0, L_000001b60237d490;  1 drivers
v000001b60236db70_0 .net *"_ivl_2", 0 0, L_000001b6023c5270;  1 drivers
v000001b60236c9f0_0 .net *"_ivl_20", 2 0, L_000001b6023c6850;  1 drivers
v000001b60236d7b0_0 .net *"_ivl_22", 2 0, L_000001b6023c5c70;  1 drivers
L_000001b60237d130 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v000001b60236ca90_0 .net/2u *"_ivl_4", 6 0, L_000001b60237d130;  1 drivers
v000001b60236d710_0 .net *"_ivl_6", 0 0, L_000001b6023c5b30;  1 drivers
v000001b60236d8f0_0 .net *"_ivl_9", 0 0, L_000001b6023d9540;  1 drivers
v000001b60236d2b0_0 .net "clk", 0 0, L_000001b6022fcce0;  alias, 1 drivers
v000001b60236e110_0 .net "ex_haz", 31 0, o000001b60230bbf8;  alias, 0 drivers
v000001b60236dc10_0 .net "exception_flag", 0 0, L_000001b6023c6670;  alias, 1 drivers
v000001b60236e1b0_0 .net "id_ex_rd_ind", 4 0, v000001b60235e790_0;  alias, 1 drivers
v000001b60236cbd0_0 .net "id_ex_stall", 0 0, v000001b602361420_0;  1 drivers
v000001b60236dcb0_0 .net "id_flush", 0 0, L_000001b6022fc7a0;  alias, 1 drivers
v000001b60236ce50_0 .net "id_flush_mux_sel", 0 0, L_000001b6023d9230;  alias, 1 drivers
v000001b60236cd10_0 .net "id_haz", 31 0, v000001b60235d740_0;  alias, 1 drivers
v000001b60236d350_0 .net "if_id_flush", 0 0, v000001b602361240_0;  alias, 1 drivers
v000001b60236d850_0 .net "if_id_write", 0 0, v000001b602362280_0;  alias, 1 drivers
v000001b60236dd50_0 .net "imm", 31 0, v000001b60236c8b0_0;  alias, 1 drivers
v000001b60236ddf0_0 .net "inst", 31 0, v000001b602370b80_0;  alias, 1 drivers
v000001b60236e250_0 .net "mem_haz", 31 0, v000001b60237c310_0;  alias, 1 drivers
v000001b602370fe0_0 .net "mem_read", 0 0, L_000001b6023c5e50;  alias, 1 drivers
v000001b602370680_0 .net "mem_read_wire", 0 0, v000001b60236de90_0;  1 drivers
v000001b602371940_0 .net "mem_write", 0 0, L_000001b6023c67b0;  alias, 1 drivers
v000001b6023704a0_0 .net "mem_write_wire", 0 0, v000001b60236c810_0;  1 drivers
v000001b602371e40_0 .net "opcode", 6 0, v000001b602372200_0;  alias, 1 drivers
v000001b602370a40_0 .net "pc", 31 0, v000001b6023719e0_0;  alias, 1 drivers
v000001b60236ffa0_0 .net "pc_src", 2 0, L_000001b6023c4b90;  alias, 1 drivers
v000001b602370e00_0 .net "pc_write", 0 0, v000001b6023611a0_0;  alias, 1 drivers
v000001b602371c60_0 .net "pfc", 31 0, L_000001b6023c6ad0;  alias, 1 drivers
v000001b6023700e0_0 .net "reg_write", 0 0, L_000001b6023c4730;  alias, 1 drivers
v000001b602370540_0 .net "reg_write_from_wb", 0 0, v000001b60237b230_0;  alias, 1 drivers
v000001b6023709a0_0 .net "reg_write_wire", 0 0, v000001b60236df30_0;  1 drivers
v000001b602370ae0_0 .net "rs1", 31 0, L_000001b6022b43b0;  alias, 1 drivers
v000001b6023705e0_0 .net "rs1_ind", 4 0, v000001b602370f40_0;  alias, 1 drivers
v000001b602370cc0_0 .net "rs2", 31 0, L_000001b6021ae280;  alias, 1 drivers
v000001b602370ea0_0 .net "rs2_ind", 4 0, v000001b602371620_0;  alias, 1 drivers
v000001b6023718a0_0 .net "rst", 0 0, v000001b602379250_0;  alias, 1 drivers
v000001b602370400_0 .net "wr_reg_data", 31 0, v000001b60237c310_0;  alias, 1 drivers
v000001b6023716c0_0 .net "wr_reg_from_wb", 4 0, v000001b6023739c0_0;  alias, 1 drivers
L_000001b6023c5270 .cmp/eq 7, v000001b602372200_0, L_000001b60237d0e8;
L_000001b6023c5b30 .cmp/eq 7, v000001b602372200_0, L_000001b60237d130;
L_000001b6023c4f50 .arith/sum 32, v000001b6023719e0_0, v000001b60236c8b0_0;
L_000001b6023c6ad0 .functor MUXZ 32, v000001b60236c8b0_0, L_000001b6023c4f50, L_000001b6023d9540, C4<>;
L_000001b6023c4730 .part L_000001b6023c5c70, 2, 1;
L_000001b6023c5e50 .part L_000001b6023c5c70, 1, 1;
L_000001b6023c67b0 .part L_000001b6023c5c70, 0, 1;
L_000001b6023c6850 .concat [ 1 1 1 0], v000001b60236c810_0, v000001b60236de90_0, v000001b60236df30_0;
L_000001b6023c5c70 .functor MUXZ 3, L_000001b6023c6850, L_000001b60237d490, L_000001b6023d9230, C4<>;
S_000001b6021bc070 .scope module, "BR" "BranchResolver" 14 41, 15 2 0, S_000001b60219d1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 1 "exception_flag";
    .port_info 2 /INPUT 7 "opcode";
    .port_info 3 /INPUT 1 "Wrong_prediction";
    .port_info 4 /INPUT 1 "rst";
P_000001b60236b560 .param/l "add" 0 5 6, C4<0100000>;
P_000001b60236b598 .param/l "addi" 0 5 10, C4<1001000>;
P_000001b60236b5d0 .param/l "addu" 0 5 6, C4<0100001>;
P_000001b60236b608 .param/l "and_" 0 5 6, C4<0100100>;
P_000001b60236b640 .param/l "andi" 0 5 10, C4<1001100>;
P_000001b60236b678 .param/l "beq" 0 5 10, C4<1000100>;
P_000001b60236b6b0 .param/l "bne" 0 5 10, C4<1000101>;
P_000001b60236b6e8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001b60236b720 .param/l "j" 0 5 12, C4<1000010>;
P_000001b60236b758 .param/l "jal" 0 5 12, C4<1000011>;
P_000001b60236b790 .param/l "jr" 0 5 8, C4<0001000>;
P_000001b60236b7c8 .param/l "lw" 0 5 10, C4<1100011>;
P_000001b60236b800 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001b60236b838 .param/l "or_" 0 5 6, C4<0100101>;
P_000001b60236b870 .param/l "ori" 0 5 10, C4<1001101>;
P_000001b60236b8a8 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001b60236b8e0 .param/l "sll" 0 5 7, C4<0000000>;
P_000001b60236b918 .param/l "slt" 0 5 8, C4<0101010>;
P_000001b60236b950 .param/l "slti" 0 5 10, C4<1101010>;
P_000001b60236b988 .param/l "srl" 0 5 7, C4<0000010>;
P_000001b60236b9c0 .param/l "sub" 0 5 6, C4<0100010>;
P_000001b60236b9f8 .param/l "subu" 0 5 6, C4<0100011>;
P_000001b60236ba30 .param/l "sw" 0 5 10, C4<1101011>;
P_000001b60236ba68 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001b60236baa0 .param/l "xori" 0 5 10, C4<1001110>;
L_000001b6023d8b30 .functor OR 1, L_000001b6023c5310, L_000001b6023c5130, C4<0>, C4<0>;
L_000001b6023d89e0 .functor OR 1, L_000001b6023d8b30, L_000001b6023c6d50, C4<0>, C4<0>;
L_000001b6023d8890 .functor OR 1, L_000001b6023d89e0, L_000001b6023c6df0, C4<0>, C4<0>;
L_000001b6023d8a50 .functor OR 1, L_000001b6023d8890, L_000001b6023c6e90, C4<0>, C4<0>;
v000001b602361f60_0 .net "PC_src", 2 0, L_000001b6023c4b90;  alias, 1 drivers
v000001b602362820_0 .net "Wrong_prediction", 0 0, L_000001b6023d8c10;  alias, 1 drivers
L_000001b60237d178 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001b602361920_0 .net/2u *"_ivl_0", 2 0, L_000001b60237d178;  1 drivers
L_000001b60237d298 .functor BUFT 1, C4<1000100>, C4<0>, C4<0>, C4<0>;
v000001b602361880_0 .net/2u *"_ivl_10", 6 0, L_000001b60237d298;  1 drivers
v000001b6023623c0_0 .net *"_ivl_12", 0 0, L_000001b6023c5310;  1 drivers
L_000001b60237d2e0 .functor BUFT 1, C4<1000101>, C4<0>, C4<0>, C4<0>;
v000001b602362aa0_0 .net/2u *"_ivl_14", 6 0, L_000001b60237d2e0;  1 drivers
v000001b602362a00_0 .net *"_ivl_16", 0 0, L_000001b6023c5130;  1 drivers
v000001b6023612e0_0 .net *"_ivl_19", 0 0, L_000001b6023d8b30;  1 drivers
L_000001b60237d1c0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001b6023626e0_0 .net/2u *"_ivl_2", 2 0, L_000001b60237d1c0;  1 drivers
L_000001b60237d328 .functor BUFT 1, C4<1000010>, C4<0>, C4<0>, C4<0>;
v000001b602361ba0_0 .net/2u *"_ivl_20", 6 0, L_000001b60237d328;  1 drivers
v000001b6023625a0_0 .net *"_ivl_22", 0 0, L_000001b6023c6d50;  1 drivers
v000001b602361740_0 .net *"_ivl_25", 0 0, L_000001b6023d89e0;  1 drivers
L_000001b60237d370 .functor BUFT 1, C4<1000011>, C4<0>, C4<0>, C4<0>;
v000001b602361380_0 .net/2u *"_ivl_26", 6 0, L_000001b60237d370;  1 drivers
v000001b602362780_0 .net *"_ivl_28", 0 0, L_000001b6023c6df0;  1 drivers
v000001b602360fc0_0 .net *"_ivl_31", 0 0, L_000001b6023d8890;  1 drivers
L_000001b60237d3b8 .functor BUFT 1, C4<0001000>, C4<0>, C4<0>, C4<0>;
v000001b602362000_0 .net/2u *"_ivl_32", 6 0, L_000001b60237d3b8;  1 drivers
v000001b6023620a0_0 .net *"_ivl_34", 0 0, L_000001b6023c6e90;  1 drivers
v000001b6023628c0_0 .net *"_ivl_37", 0 0, L_000001b6023d8a50;  1 drivers
L_000001b60237d400 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001b602361ce0_0 .net/2u *"_ivl_38", 2 0, L_000001b60237d400;  1 drivers
L_000001b60237d208 .functor BUFT 1, C4<1111111>, C4<0>, C4<0>, C4<0>;
v000001b6023619c0_0 .net/2u *"_ivl_4", 6 0, L_000001b60237d208;  1 drivers
L_000001b60237d448 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001b602362500_0 .net/2u *"_ivl_40", 2 0, L_000001b60237d448;  1 drivers
v000001b6023616a0_0 .net *"_ivl_42", 2 0, L_000001b6023c54f0;  1 drivers
v000001b602361e20_0 .net *"_ivl_44", 2 0, L_000001b6023c5590;  1 drivers
v000001b602361c40_0 .net *"_ivl_46", 2 0, L_000001b6023c56d0;  1 drivers
v000001b602362140_0 .net *"_ivl_6", 0 0, L_000001b6023c6b70;  1 drivers
L_000001b60237d250 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001b602362dc0_0 .net/2u *"_ivl_8", 2 0, L_000001b60237d250;  1 drivers
v000001b6023614c0_0 .net "exception_flag", 0 0, L_000001b6023c6670;  alias, 1 drivers
v000001b6023617e0_0 .net "opcode", 6 0, v000001b602372200_0;  alias, 1 drivers
v000001b602362b40_0 .net "rst", 0 0, v000001b602379250_0;  alias, 1 drivers
L_000001b6023c6b70 .cmp/eq 7, v000001b602372200_0, L_000001b60237d208;
L_000001b6023c5310 .cmp/eq 7, v000001b602372200_0, L_000001b60237d298;
L_000001b6023c5130 .cmp/eq 7, v000001b602372200_0, L_000001b60237d2e0;
L_000001b6023c6d50 .cmp/eq 7, v000001b602372200_0, L_000001b60237d328;
L_000001b6023c6df0 .cmp/eq 7, v000001b602372200_0, L_000001b60237d370;
L_000001b6023c6e90 .cmp/eq 7, v000001b602372200_0, L_000001b60237d3b8;
L_000001b6023c54f0 .functor MUXZ 3, L_000001b60237d448, L_000001b60237d400, L_000001b6023d8a50, C4<>;
L_000001b6023c5590 .functor MUXZ 3, L_000001b6023c54f0, L_000001b60237d250, L_000001b6023c6b70, C4<>;
L_000001b6023c56d0 .functor MUXZ 3, L_000001b6023c5590, L_000001b60237d1c0, L_000001b6023d8c10, C4<>;
L_000001b6023c4b90 .functor MUXZ 3, L_000001b6023c56d0, L_000001b60237d178, L_000001b6023c6670, C4<>;
S_000001b6021bc200 .scope module, "SDU" "StallDetectionUnit" 14 45, 16 5 0, S_000001b60219d1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 7 "if_id_opcode";
    .port_info 2 /INPUT 1 "EX_memread";
    .port_info 3 /INPUT 5 "if_id_rs1";
    .port_info 4 /INPUT 5 "if_id_rs2";
    .port_info 5 /INPUT 5 "id_ex_rd";
    .port_info 6 /OUTPUT 1 "PC_Write";
    .port_info 7 /OUTPUT 1 "if_id_Write";
    .port_info 8 /OUTPUT 1 "if_id_flush";
    .port_info 9 /OUTPUT 1 "id_ex_flush";
P_000001b60236bae0 .param/l "add" 0 5 6, C4<0100000>;
P_000001b60236bb18 .param/l "addi" 0 5 10, C4<1001000>;
P_000001b60236bb50 .param/l "addu" 0 5 6, C4<0100001>;
P_000001b60236bb88 .param/l "and_" 0 5 6, C4<0100100>;
P_000001b60236bbc0 .param/l "andi" 0 5 10, C4<1001100>;
P_000001b60236bbf8 .param/l "beq" 0 5 10, C4<1000100>;
P_000001b60236bc30 .param/l "bne" 0 5 10, C4<1000101>;
P_000001b60236bc68 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001b60236bca0 .param/l "j" 0 5 12, C4<1000010>;
P_000001b60236bcd8 .param/l "jal" 0 5 12, C4<1000011>;
P_000001b60236bd10 .param/l "jr" 0 5 8, C4<0001000>;
P_000001b60236bd48 .param/l "lw" 0 5 10, C4<1100011>;
P_000001b60236bd80 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001b60236bdb8 .param/l "or_" 0 5 6, C4<0100101>;
P_000001b60236bdf0 .param/l "ori" 0 5 10, C4<1001101>;
P_000001b60236be28 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001b60236be60 .param/l "sll" 0 5 7, C4<0000000>;
P_000001b60236be98 .param/l "slt" 0 5 8, C4<0101010>;
P_000001b60236bed0 .param/l "slti" 0 5 10, C4<1101010>;
P_000001b60236bf08 .param/l "srl" 0 5 7, C4<0000010>;
P_000001b60236bf40 .param/l "sub" 0 5 6, C4<0100010>;
P_000001b60236bf78 .param/l "subu" 0 5 6, C4<0100011>;
P_000001b60236bfb0 .param/l "sw" 0 5 10, C4<1101011>;
P_000001b60236bfe8 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001b60236c020 .param/l "xori" 0 5 10, C4<1001110>;
v000001b602361d80_0 .net "EX_memread", 0 0, v000001b60235f050_0;  alias, 1 drivers
v000001b6023611a0_0 .var "PC_Write", 0 0;
v000001b6023621e0_0 .net "Wrong_prediction", 0 0, L_000001b6023d8c10;  alias, 1 drivers
v000001b602361420_0 .var "id_ex_flush", 0 0;
v000001b602362be0_0 .net "id_ex_rd", 4 0, v000001b60235e790_0;  alias, 1 drivers
v000001b602362280_0 .var "if_id_Write", 0 0;
v000001b602361240_0 .var "if_id_flush", 0 0;
v000001b602361560_0 .net "if_id_opcode", 6 0, v000001b602372200_0;  alias, 1 drivers
v000001b602361600_0 .net "if_id_rs1", 4 0, v000001b602370f40_0;  alias, 1 drivers
v000001b602362320_0 .net "if_id_rs2", 4 0, v000001b602371620_0;  alias, 1 drivers
E_000001b6022eb310/0 .event anyedge, v000001b60235cb60_0, v000001b6023523e0_0, v000001b60235e510_0, v000001b602351bc0_0;
E_000001b6022eb310/1 .event anyedge, v000001b60235f2d0_0, v000001b6022e06c0_0;
E_000001b6022eb310 .event/or E_000001b6022eb310/0, E_000001b6022eb310/1;
S_000001b6021a15f0 .scope module, "cu" "control_unit" 14 44, 17 2 0, S_000001b60219d1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
P_000001b60236c060 .param/l "add" 0 5 6, C4<0100000>;
P_000001b60236c098 .param/l "addi" 0 5 10, C4<1001000>;
P_000001b60236c0d0 .param/l "addu" 0 5 6, C4<0100001>;
P_000001b60236c108 .param/l "and_" 0 5 6, C4<0100100>;
P_000001b60236c140 .param/l "andi" 0 5 10, C4<1001100>;
P_000001b60236c178 .param/l "beq" 0 5 10, C4<1000100>;
P_000001b60236c1b0 .param/l "bne" 0 5 10, C4<1000101>;
P_000001b60236c1e8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001b60236c220 .param/l "j" 0 5 12, C4<1000010>;
P_000001b60236c258 .param/l "jal" 0 5 12, C4<1000011>;
P_000001b60236c290 .param/l "jr" 0 5 8, C4<0001000>;
P_000001b60236c2c8 .param/l "lw" 0 5 10, C4<1100011>;
P_000001b60236c300 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001b60236c338 .param/l "or_" 0 5 6, C4<0100101>;
P_000001b60236c370 .param/l "ori" 0 5 10, C4<1001101>;
P_000001b60236c3a8 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001b60236c3e0 .param/l "sll" 0 5 7, C4<0000000>;
P_000001b60236c418 .param/l "slt" 0 5 8, C4<0101010>;
P_000001b60236c450 .param/l "slti" 0 5 10, C4<1101010>;
P_000001b60236c488 .param/l "srl" 0 5 7, C4<0000010>;
P_000001b60236c4c0 .param/l "sub" 0 5 6, C4<0100010>;
P_000001b60236c4f8 .param/l "subu" 0 5 6, C4<0100011>;
P_000001b60236c530 .param/l "sw" 0 5 10, C4<1101011>;
P_000001b60236c568 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001b60236c5a0 .param/l "xori" 0 5 10, C4<1001110>;
v000001b60236de90_0 .var "memread", 0 0;
v000001b60236c810_0 .var "memwrite", 0 0;
v000001b60236c6d0_0 .net "opcode", 6 0, v000001b602372200_0;  alias, 1 drivers
v000001b60236df30_0 .var "regwrite", 0 0;
E_000001b6022eb350 .event anyedge, v000001b6022e06c0_0;
S_000001b60236f130 .scope module, "immed_gen" "Immed_Gen_unit" 14 30, 18 2 0, S_000001b60219d1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 7 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_000001b60236f600 .param/l "add" 0 5 6, C4<0100000>;
P_000001b60236f638 .param/l "addi" 0 5 10, C4<1001000>;
P_000001b60236f670 .param/l "addu" 0 5 6, C4<0100001>;
P_000001b60236f6a8 .param/l "and_" 0 5 6, C4<0100100>;
P_000001b60236f6e0 .param/l "andi" 0 5 10, C4<1001100>;
P_000001b60236f718 .param/l "beq" 0 5 10, C4<1000100>;
P_000001b60236f750 .param/l "bne" 0 5 10, C4<1000101>;
P_000001b60236f788 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001b60236f7c0 .param/l "j" 0 5 12, C4<1000010>;
P_000001b60236f7f8 .param/l "jal" 0 5 12, C4<1000011>;
P_000001b60236f830 .param/l "jr" 0 5 8, C4<0001000>;
P_000001b60236f868 .param/l "lw" 0 5 10, C4<1100011>;
P_000001b60236f8a0 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001b60236f8d8 .param/l "or_" 0 5 6, C4<0100101>;
P_000001b60236f910 .param/l "ori" 0 5 10, C4<1001101>;
P_000001b60236f948 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001b60236f980 .param/l "sll" 0 5 7, C4<0000000>;
P_000001b60236f9b8 .param/l "slt" 0 5 8, C4<0101010>;
P_000001b60236f9f0 .param/l "slti" 0 5 10, C4<1101010>;
P_000001b60236fa28 .param/l "srl" 0 5 7, C4<0000010>;
P_000001b60236fa60 .param/l "sub" 0 5 6, C4<0100010>;
P_000001b60236fa98 .param/l "subu" 0 5 6, C4<0100011>;
P_000001b60236fad0 .param/l "sw" 0 5 10, C4<1101011>;
P_000001b60236fb08 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001b60236fb40 .param/l "xori" 0 5 10, C4<1001110>;
v000001b60236c8b0_0 .var "Immed", 31 0;
v000001b60236d170_0 .net "Inst", 31 0, v000001b602370b80_0;  alias, 1 drivers
v000001b60236d490_0 .net "opcode", 6 0, v000001b602372200_0;  alias, 1 drivers
E_000001b6022eb790 .event anyedge, v000001b6022e06c0_0, v000001b60235f690_0;
S_000001b60236f2c0 .scope module, "reg_file" "REG_FILE" 14 28, 19 2 0, S_000001b60219d1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rd_reg1";
    .port_info 1 /INPUT 5 "rd_reg2";
    .port_info 2 /INPUT 5 "wr_reg";
    .port_info 3 /INPUT 32 "wr_data";
    .port_info 4 /OUTPUT 32 "rd_data1";
    .port_info 5 /OUTPUT 32 "rd_data2";
    .port_info 6 /INPUT 1 "reg_wr";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
P_000001b6022eb150 .param/l "bit_width" 0 19 3, +C4<00000000000000000000000000100000>;
L_000001b6022b43b0 .functor BUFZ 32, L_000001b6023c5810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b6021ae280 .functor BUFZ 32, L_000001b6023c5450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b60236e2f0_0 .net *"_ivl_0", 31 0, L_000001b6023c5810;  1 drivers
v000001b60236e430_0 .net *"_ivl_10", 6 0, L_000001b6023c5ef0;  1 drivers
L_000001b60237d0a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b60236e390_0 .net *"_ivl_13", 1 0, L_000001b60237d0a0;  1 drivers
v000001b60236dfd0_0 .net *"_ivl_2", 6 0, L_000001b6023c6990;  1 drivers
L_000001b60237d058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b60236cef0_0 .net *"_ivl_5", 1 0, L_000001b60237d058;  1 drivers
v000001b60236d670_0 .net *"_ivl_8", 31 0, L_000001b6023c5450;  1 drivers
v000001b60236e070_0 .net "clk", 0 0, L_000001b6022fcce0;  alias, 1 drivers
v000001b60236c630_0 .var/i "i", 31 0;
v000001b60236c770_0 .net "rd_data1", 31 0, L_000001b6022b43b0;  alias, 1 drivers
v000001b60236e4d0_0 .net "rd_data2", 31 0, L_000001b6021ae280;  alias, 1 drivers
v000001b60236cf90_0 .net "rd_reg1", 4 0, v000001b602370f40_0;  alias, 1 drivers
v000001b60236d030_0 .net "rd_reg2", 4 0, v000001b602371620_0;  alias, 1 drivers
v000001b60236d3f0 .array "reg_file", 0 31, 31 0;
v000001b60236d530_0 .net "reg_wr", 0 0, v000001b60237b230_0;  alias, 1 drivers
v000001b60236cb30_0 .net "rst", 0 0, v000001b602379250_0;  alias, 1 drivers
v000001b60236d5d0_0 .net "wr_data", 31 0, v000001b60237c310_0;  alias, 1 drivers
v000001b60236cc70_0 .net "wr_reg", 4 0, v000001b6023739c0_0;  alias, 1 drivers
E_000001b6022ebbd0 .event posedge, v000001b602351b20_0, v000001b602352c00_0;
L_000001b6023c5810 .array/port v000001b60236d3f0, L_000001b6023c6990;
L_000001b6023c6990 .concat [ 5 2 0 0], v000001b602370f40_0, L_000001b60237d058;
L_000001b6023c5450 .array/port v000001b60236d3f0, L_000001b6023c5ef0;
L_000001b6023c5ef0 .concat [ 5 2 0 0], v000001b602371620_0, L_000001b60237d0a0;
S_000001b60236e7d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 19 44, 19 44 0, S_000001b60236f2c0;
 .timescale 0 0;
v000001b60236d990_0 .var/i "i", 31 0;
S_000001b60236f450 .scope module, "if_id_buffer" "IF_ID_buffer" 3 56, 20 1 0, S_000001b602306a90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 7 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_000001b602373b90 .param/l "add" 0 5 6, C4<0100000>;
P_000001b602373bc8 .param/l "addi" 0 5 10, C4<1001000>;
P_000001b602373c00 .param/l "addu" 0 5 6, C4<0100001>;
P_000001b602373c38 .param/l "and_" 0 5 6, C4<0100100>;
P_000001b602373c70 .param/l "andi" 0 5 10, C4<1001100>;
P_000001b602373ca8 .param/l "beq" 0 5 10, C4<1000100>;
P_000001b602373ce0 .param/l "bne" 0 5 10, C4<1000101>;
P_000001b602373d18 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001b602373d50 .param/l "j" 0 5 12, C4<1000010>;
P_000001b602373d88 .param/l "jal" 0 5 12, C4<1000011>;
P_000001b602373dc0 .param/l "jr" 0 5 8, C4<0001000>;
P_000001b602373df8 .param/l "lw" 0 5 10, C4<1100011>;
P_000001b602373e30 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001b602373e68 .param/l "or_" 0 5 6, C4<0100101>;
P_000001b602373ea0 .param/l "ori" 0 5 10, C4<1001101>;
P_000001b602373ed8 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001b602373f10 .param/l "sll" 0 5 7, C4<0000000>;
P_000001b602373f48 .param/l "slt" 0 5 8, C4<0101010>;
P_000001b602373f80 .param/l "slti" 0 5 10, C4<1101010>;
P_000001b602373fb8 .param/l "srl" 0 5 7, C4<0000010>;
P_000001b602373ff0 .param/l "sub" 0 5 6, C4<0100010>;
P_000001b602374028 .param/l "subu" 0 5 6, C4<0100011>;
P_000001b602374060 .param/l "sw" 0 5 10, C4<1101011>;
P_000001b602374098 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001b6023740d0 .param/l "xori" 0 5 10, C4<1001110>;
v000001b602370b80_0 .var "ID_INST", 31 0;
v000001b6023719e0_0 .var "ID_PC", 31 0;
v000001b602372200_0 .var "ID_opcode", 6 0;
v000001b602371d00_0 .var "ID_rd_ind", 4 0;
v000001b602370f40_0 .var "ID_rs1_ind", 4 0;
v000001b602371620_0 .var "ID_rs2_ind", 4 0;
v000001b602371080_0 .net "IF_FLUSH", 0 0, v000001b602361240_0;  alias, 1 drivers
v000001b60236ff00_0 .net "IF_INST", 31 0, L_000001b6022b3af0;  alias, 1 drivers
v000001b602371da0_0 .net "IF_PC", 31 0, v000001b602372020_0;  alias, 1 drivers
v000001b602370040_0 .net "clk", 0 0, L_000001b6022fcce0;  alias, 1 drivers
v000001b6023713a0_0 .net "if_id_Write", 0 0, v000001b602362280_0;  alias, 1 drivers
v000001b602370900_0 .net "rst", 0 0, v000001b602379250_0;  alias, 1 drivers
S_000001b60236e640 .scope module, "if_stage" "IF_stage" 3 51, 21 1 0, S_000001b602306a90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX_PFC";
    .port_info 2 /INPUT 3 "pc_src";
    .port_info 3 /INOUT 32 "inst_mem_in";
    .port_info 4 /INPUT 1 "pc_write";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "inst";
    .port_info 7 /INPUT 1 "rst";
P_000001b6022eb7d0 .param/l "handler_addr" 0 21 2, C4<00000000000000000000001111101000>;
v000001b602371440_0 .net "EX_PFC", 31 0, L_000001b6023c58b0;  alias, 1 drivers
v000001b6023714e0_0 .net "ID_PFC", 31 0, L_000001b6023c6ad0;  alias, 1 drivers
v000001b602372160_0 .net "clk", 0 0, L_000001b6022fcce0;  alias, 1 drivers
v000001b602371580_0 .net "inst", 31 0, L_000001b6022b3af0;  alias, 1 drivers
v000001b602370220_0 .net "inst_mem_in", 31 0, v000001b602372020_0;  alias, 1 drivers
v000001b6023722a0_0 .net "pc_next", 31 0, L_000001b6023c47d0;  1 drivers
v000001b60236fdc0_0 .net "pc_reg_in", 31 0, v000001b602371300_0;  1 drivers
v000001b60236fe60_0 .net "pc_src", 2 0, L_000001b6023c4b90;  alias, 1 drivers
v000001b602372b60_0 .net "pc_write", 0 0, v000001b6023611a0_0;  alias, 1 drivers
v000001b602373100_0 .net "rst", 0 0, v000001b602379250_0;  alias, 1 drivers
S_000001b60236eaf0 .scope module, "inst_mem" "IM" 21 20, 22 1 0, S_000001b60236e640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001b6022eb090 .param/l "bit_width" 0 22 3, +C4<00000000000000000000000000100000>;
L_000001b6022b3af0 .functor BUFZ 32, L_000001b6023c5db0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b602370c20_0 .net "Data_Out", 31 0, L_000001b6022b3af0;  alias, 1 drivers
v000001b60236fc80 .array "InstMem", 0 1023, 31 0;
v000001b602371bc0_0 .net *"_ivl_0", 31 0, L_000001b6023c5db0;  1 drivers
v000001b60236fd20_0 .net *"_ivl_3", 9 0, L_000001b6023c68f0;  1 drivers
v000001b602372340_0 .net *"_ivl_4", 11 0, L_000001b6023c6c10;  1 drivers
L_000001b60237cfc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b602370720_0 .net *"_ivl_7", 1 0, L_000001b60237cfc8;  1 drivers
v000001b602371ee0_0 .net "addr", 31 0, v000001b602372020_0;  alias, 1 drivers
L_000001b6023c5db0 .array/port v000001b60236fc80, L_000001b6023c6c10;
L_000001b6023c68f0 .part v000001b602372020_0, 0, 10;
L_000001b6023c6c10 .concat [ 10 2 0 0], L_000001b6023c68f0, L_000001b60237cfc8;
S_000001b60236e960 .scope module, "new_PC" "Branch_or_Jump_TargGen" 21 22, 23 2 0, S_000001b60236e640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "Immed";
    .port_info 2 /OUTPUT 32 "targ_addr";
P_000001b6022eb810 .param/l "bit_width" 0 23 3, +C4<00000000000000000000000000100000>;
L_000001b60237d010 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001b602371760_0 .net "Immed", 31 0, L_000001b60237d010;  1 drivers
v000001b602371120_0 .net "PC", 31 0, v000001b602372020_0;  alias, 1 drivers
v000001b602370360_0 .net "targ_addr", 31 0, L_000001b6023c47d0;  alias, 1 drivers
L_000001b6023c47d0 .arith/sum 32, v000001b602372020_0, L_000001b60237d010;
S_000001b60236efa0 .scope module, "pc_reg" "PC_register" 21 18, 24 2 0, S_000001b60236e640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_in";
    .port_info 1 /OUTPUT 32 "addr_out";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_000001b6022ebad0 .param/l "initialaddr" 0 24 11, +C4<11111111111111111111111111111111>;
v000001b602371f80_0 .net "PC_Write", 0 0, v000001b6023611a0_0;  alias, 1 drivers
v000001b602371a80_0 .net "addr_in", 31 0, v000001b602371300_0;  alias, 1 drivers
v000001b602372020_0 .var "addr_out", 31 0;
v000001b6023720c0_0 .net "clk", 0 0, L_000001b6022fcce0;  alias, 1 drivers
v000001b602370d60_0 .net "rst", 0 0, v000001b602379250_0;  alias, 1 drivers
S_000001b60236ec80 .scope module, "pc_src_mux" "MUX_8x1" 21 16, 11 3 0, S_000001b60236e640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_000001b6022eb990 .param/l "bit_with" 0 11 4, +C4<00000000000000000000000000100000>;
v000001b60236fbe0_0 .net "ina", 31 0, L_000001b6023c47d0;  alias, 1 drivers
L_000001b60237cea8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001b6023707c0_0 .net "inb", 31 0, L_000001b60237cea8;  1 drivers
v000001b602371b20_0 .net "inc", 31 0, L_000001b6023c6ad0;  alias, 1 drivers
v000001b602370860_0 .net "ind", 31 0, v000001b602372020_0;  alias, 1 drivers
v000001b602371800_0 .net "ine", 31 0, L_000001b6023c58b0;  alias, 1 drivers
L_000001b60237cef0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b6023702c0_0 .net "inf", 31 0, L_000001b60237cef0;  1 drivers
L_000001b60237cf38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b6023711c0_0 .net "ing", 31 0, L_000001b60237cf38;  1 drivers
L_000001b60237cf80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001b602371260_0 .net "inh", 31 0, L_000001b60237cf80;  1 drivers
v000001b602371300_0 .var "out", 31 0;
v000001b602370180_0 .net "sel", 2 0, L_000001b6023c4b90;  alias, 1 drivers
E_000001b6022eb410/0 .event anyedge, v000001b602361f60_0, v000001b602370360_0, v000001b6023707c0_0, v000001b60235f730_0;
E_000001b6022eb410/1 .event anyedge, v000001b602371da0_0, v000001b60235cd40_0, v000001b6023702c0_0, v000001b6023711c0_0;
E_000001b6022eb410/2 .event anyedge, v000001b602371260_0;
E_000001b6022eb410 .event/or E_000001b6022eb410/0, E_000001b6022eb410/1, E_000001b6022eb410/2;
S_000001b60236ee10 .scope module, "mem_stage" "MEM_stage" 3 93, 25 3 0, S_000001b602306a90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "wdata";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /INOUT 1 "reg_write";
    .port_info 5 /INOUT 32 "mem_out";
    .port_info 6 /INPUT 1 "clk";
v000001b602372840_0 .net "addr", 31 0, v000001b602351e40_0;  alias, 1 drivers
v000001b6023723e0_0 .net "clk", 0 0, L_000001b6022fcce0;  alias, 1 drivers
v000001b602373600_0 .net "mem_out", 31 0, v000001b602373a60_0;  alias, 1 drivers
v000001b602372fc0_0 .net "mem_read", 0 0, v000001b602352980_0;  alias, 1 drivers
v000001b602372660_0 .net "mem_write", 0 0, v000001b602353740_0;  alias, 1 drivers
v000001b6023737e0_0 .net "reg_write", 0 0, v000001b6023520c0_0;  alias, 1 drivers
v000001b602372de0_0 .net "wdata", 31 0, v000001b602352160_0;  alias, 1 drivers
S_000001b602375420 .scope module, "data_mem" "DM" 25 13, 26 1 0, S_000001b60236ee10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "WR";
    .port_info 4 /INPUT 1 "clk";
P_000001b6022eb450 .param/l "bit_width" 0 26 3, +C4<00000000000000000000000000100000>;
v000001b602373240_0 .net "Data_In", 31 0, v000001b602352160_0;  alias, 1 drivers
v000001b602373a60_0 .var "Data_Out", 31 0;
v000001b6023725c0_0 .net "WR", 0 0, v000001b602353740_0;  alias, 1 drivers
v000001b6023734c0_0 .net "addr", 31 0, v000001b602351e40_0;  alias, 1 drivers
v000001b602372520_0 .net "clk", 0 0, L_000001b6022fcce0;  alias, 1 drivers
v000001b602372ac0 .array "data_mem", 0 1023, 31 0;
E_000001b6022ebc50 .event posedge, v000001b602352c00_0;
S_000001b602374930 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 26 28, 26 28 0, S_000001b602375420;
 .timescale 0 0;
v000001b602372700_0 .var/i "i", 31 0;
S_000001b602374ac0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 100, 27 2 0, S_000001b602306a90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "MEM_ALU_OUT";
    .port_info 1 /INPUT 32 "MEM_rs2";
    .port_info 2 /INPUT 32 "MEM_Data_mem_out";
    .port_info 3 /INPUT 5 "MEM_rs1_ind";
    .port_info 4 /INPUT 5 "MEM_rs2_ind";
    .port_info 5 /INPUT 5 "MEM_rd_ind";
    .port_info 6 /INPUT 32 "MEM_PC";
    .port_info 7 /INPUT 32 "MEM_INST";
    .port_info 8 /INPUT 7 "MEM_opcode";
    .port_info 9 /INPUT 1 "MEM_memread";
    .port_info 10 /INPUT 1 "MEM_memwrite";
    .port_info 11 /INPUT 1 "MEM_regwrite";
    .port_info 12 /INPUT 1 "MEM_FLUSH";
    .port_info 13 /INPUT 1 "clk";
    .port_info 14 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 15 /OUTPUT 32 "WB_rs2";
    .port_info 16 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 17 /OUTPUT 5 "WB_rs1_ind";
    .port_info 18 /OUTPUT 5 "WB_rs2_ind";
    .port_info 19 /OUTPUT 5 "WB_rd_ind";
    .port_info 20 /OUTPUT 32 "WB_PC";
    .port_info 21 /OUTPUT 32 "WB_INST";
    .port_info 22 /OUTPUT 7 "WB_opcode";
    .port_info 23 /OUTPUT 1 "WB_memread";
    .port_info 24 /OUTPUT 1 "WB_memwrite";
    .port_info 25 /OUTPUT 1 "WB_regwrite";
    .port_info 26 /OUTPUT 1 "hlt";
    .port_info 27 /INPUT 1 "rst";
P_000001b602376120 .param/l "add" 0 5 6, C4<0100000>;
P_000001b602376158 .param/l "addi" 0 5 10, C4<1001000>;
P_000001b602376190 .param/l "addu" 0 5 6, C4<0100001>;
P_000001b6023761c8 .param/l "and_" 0 5 6, C4<0100100>;
P_000001b602376200 .param/l "andi" 0 5 10, C4<1001100>;
P_000001b602376238 .param/l "beq" 0 5 10, C4<1000100>;
P_000001b602376270 .param/l "bne" 0 5 10, C4<1000101>;
P_000001b6023762a8 .param/l "hlt_inst" 0 5 14, C4<1111111>;
P_000001b6023762e0 .param/l "j" 0 5 12, C4<1000010>;
P_000001b602376318 .param/l "jal" 0 5 12, C4<1000011>;
P_000001b602376350 .param/l "jr" 0 5 8, C4<0001000>;
P_000001b602376388 .param/l "lw" 0 5 10, C4<1100011>;
P_000001b6023763c0 .param/l "nor_" 0 5 7, C4<0100111>;
P_000001b6023763f8 .param/l "or_" 0 5 6, C4<0100101>;
P_000001b602376430 .param/l "ori" 0 5 10, C4<1001101>;
P_000001b602376468 .param/l "sgt" 0 5 8, C4<0101011>;
P_000001b6023764a0 .param/l "sll" 0 5 7, C4<0000000>;
P_000001b6023764d8 .param/l "slt" 0 5 8, C4<0101010>;
P_000001b602376510 .param/l "slti" 0 5 10, C4<1101010>;
P_000001b602376548 .param/l "srl" 0 5 7, C4<0000010>;
P_000001b602376580 .param/l "sub" 0 5 6, C4<0100010>;
P_000001b6023765b8 .param/l "subu" 0 5 6, C4<0100011>;
P_000001b6023765f0 .param/l "sw" 0 5 10, C4<1101011>;
P_000001b602376628 .param/l "xor_" 0 5 7, C4<0100110>;
P_000001b602376660 .param/l "xori" 0 5 10, C4<1001110>;
v000001b602373560_0 .net "MEM_ALU_OUT", 31 0, v000001b602351e40_0;  alias, 1 drivers
v000001b6023736a0_0 .net "MEM_Data_mem_out", 31 0, v000001b602373a60_0;  alias, 1 drivers
v000001b602373420_0 .net "MEM_FLUSH", 0 0, L_000001b6022b4810;  alias, 1 drivers
v000001b602372a20_0 .net "MEM_INST", 31 0, v000001b602352480_0;  alias, 1 drivers
v000001b602373740_0 .net "MEM_PC", 31 0, v000001b6023528e0_0;  alias, 1 drivers
v000001b602373880_0 .net "MEM_memread", 0 0, v000001b602352980_0;  alias, 1 drivers
v000001b602373920_0 .net "MEM_memwrite", 0 0, v000001b602353740_0;  alias, 1 drivers
v000001b6023727a0_0 .net "MEM_opcode", 6 0, v000001b602352ac0_0;  alias, 1 drivers
v000001b602372480_0 .net "MEM_rd_ind", 4 0, v000001b602351f80_0;  alias, 1 drivers
v000001b6023728e0_0 .net "MEM_regwrite", 0 0, v000001b6023520c0_0;  alias, 1 drivers
v000001b602372980_0 .net "MEM_rs1_ind", 4 0, v000001b602353420_0;  alias, 1 drivers
v000001b6023732e0_0 .net "MEM_rs2", 31 0, v000001b602352160_0;  alias, 1 drivers
v000001b602372c00_0 .net "MEM_rs2_ind", 4 0, v000001b602352200_0;  alias, 1 drivers
v000001b6023731a0_0 .var "WB_ALU_OUT", 31 0;
v000001b602372ca0_0 .var "WB_Data_mem_out", 31 0;
v000001b602372d40_0 .var "WB_INST", 31 0;
v000001b602372e80_0 .var "WB_PC", 31 0;
v000001b602372f20_0 .var "WB_memread", 0 0;
v000001b602373380_0 .var "WB_memwrite", 0 0;
v000001b602373060_0 .var "WB_opcode", 6 0;
v000001b6023739c0_0 .var "WB_rd_ind", 4 0;
v000001b60237b230_0 .var "WB_regwrite", 0 0;
v000001b60237bc30_0 .var "WB_rs1_ind", 4 0;
v000001b60237bf50_0 .var "WB_rs2", 31 0;
v000001b60237b7d0_0 .var "WB_rs2_ind", 4 0;
v000001b60237c590_0 .net "clk", 0 0, L_000001b6022fcce0;  alias, 1 drivers
v000001b60237bff0_0 .var "hlt", 0 0;
v000001b60237bcd0_0 .net "rst", 0 0, v000001b602379250_0;  alias, 1 drivers
S_000001b602374480 .scope module, "wb_stage" "WB_stage" 3 105, 28 3 0, S_000001b602306a90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "wdata_to_reg_file";
v000001b60237c3b0_0 .net "alu_out", 31 0, v000001b6023731a0_0;  alias, 1 drivers
v000001b60237b050_0 .net "mem_out", 31 0, v000001b602372ca0_0;  alias, 1 drivers
v000001b60237b0f0_0 .net "mem_read", 0 0, v000001b602372f20_0;  alias, 1 drivers
v000001b60237b5f0_0 .net "wdata_to_reg_file", 31 0, v000001b60237c310_0;  alias, 1 drivers
S_000001b6023755b0 .scope module, "wb_mux" "MUX_2x1" 28 13, 29 1 0, S_000001b602374480;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v000001b60237af10_0 .net "ina", 31 0, v000001b6023731a0_0;  alias, 1 drivers
v000001b60237afb0_0 .net "inb", 31 0, v000001b602372ca0_0;  alias, 1 drivers
v000001b60237c310_0 .var "out", 31 0;
v000001b60237b690_0 .net "sel", 0 0, v000001b602372f20_0;  alias, 1 drivers
E_000001b6022ebdd0 .event anyedge, v000001b602372f20_0, v000001b6023731a0_0, v000001b602372ca0_0;
    .scope S_000001b6021de520;
T_0 ;
    %wait E_000001b6022eba50;
    %load/vec4 v000001b60235f190_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b60235faf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b60235ed30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.5, 10;
    %load/vec4 v000001b60235f410_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v000001b60235f410_0;
    %load/vec4 v000001b60235fb90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b60235faf0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001b60235fc30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.9, 10;
    %load/vec4 v000001b602360130_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.9;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.8, 9;
    %load/vec4 v000001b602360130_0;
    %load/vec4 v000001b60235fb90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b60235faf0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001b60235faf0_0, 0;
T_0.7 ;
T_0.3 ;
T_0.1 ;
    %load/vec4 v000001b60235f190_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_0.19, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b60235f190_0;
    %cmpi/e 76, 0, 7;
    %flag_or 4, 8;
T_0.19;
    %jmp/1 T_0.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b60235f190_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_0.18;
    %jmp/1 T_0.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b60235f190_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_0.17;
    %jmp/1 T_0.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b60235f190_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_0.16;
    %jmp/1 T_0.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b60235f190_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_0.15;
    %jmp/1 T_0.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b60235f190_0;
    %cmpi/e 0, 0, 7;
    %flag_or 4, 8;
T_0.14;
    %jmp/1 T_0.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b60235f190_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_0.13;
    %jmp/1 T_0.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b60235f190_0;
    %cmpi/e 106, 0, 7;
    %flag_or 4, 8;
T_0.12;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b60235f910_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v000001b60235f190_0;
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001b60235f910_0, 0;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v000001b60235ed30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.25, 10;
    %load/vec4 v000001b60235f410_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.25;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.24, 9;
    %load/vec4 v000001b60235f410_0;
    %load/vec4 v000001b6023601d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001b60235f910_0, 0;
    %jmp T_0.23;
T_0.22 ;
    %load/vec4 v000001b60235fc30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.29, 10;
    %load/vec4 v000001b602360130_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.29;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.28, 9;
    %load/vec4 v000001b602360130_0;
    %load/vec4 v000001b6023601d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.26, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001b60235f910_0, 0;
    %jmp T_0.27;
T_0.26 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001b60235f910_0, 0;
T_0.27 ;
T_0.23 ;
T_0.21 ;
T_0.11 ;
    %load/vec4 v000001b60235ed30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.33, 10;
    %load/vec4 v000001b60235f410_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.33;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.32, 9;
    %load/vec4 v000001b60235f410_0;
    %load/vec4 v000001b6023601d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.30, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b602360270_0, 0;
    %jmp T_0.31;
T_0.30 ;
    %load/vec4 v000001b60235fc30_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.37, 10;
    %load/vec4 v000001b602360130_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.37;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.36, 9;
    %load/vec4 v000001b602360130_0;
    %load/vec4 v000001b6023601d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.34, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b602360270_0, 0;
    %jmp T_0.35;
T_0.34 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b602360270_0, 0;
T_0.35 ;
T_0.31 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001b60236ec80;
T_1 ;
    %wait E_000001b6022eb410;
    %load/vec4 v000001b602370180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %load/vec4 v000001b60236fbe0_0;
    %store/vec4 v000001b602371300_0, 0, 32;
    %jmp T_1.8;
T_1.1 ;
    %load/vec4 v000001b6023707c0_0;
    %store/vec4 v000001b602371300_0, 0, 32;
    %jmp T_1.8;
T_1.2 ;
    %load/vec4 v000001b602371b20_0;
    %store/vec4 v000001b602371300_0, 0, 32;
    %jmp T_1.8;
T_1.3 ;
    %load/vec4 v000001b602370860_0;
    %store/vec4 v000001b602371300_0, 0, 32;
    %jmp T_1.8;
T_1.4 ;
    %load/vec4 v000001b602371800_0;
    %store/vec4 v000001b602371300_0, 0, 32;
    %jmp T_1.8;
T_1.5 ;
    %load/vec4 v000001b6023702c0_0;
    %store/vec4 v000001b602371300_0, 0, 32;
    %jmp T_1.8;
T_1.6 ;
    %load/vec4 v000001b6023711c0_0;
    %store/vec4 v000001b602371300_0, 0, 32;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v000001b602371260_0;
    %store/vec4 v000001b602371300_0, 0, 32;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001b60236efa0;
T_2 ;
    %wait E_000001b6022ebbd0;
    %load/vec4 v000001b602370d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001b602372020_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001b602371f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001b602371a80_0;
    %assign/vec4 v000001b602372020_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b60236eaf0;
T_3 ;
    %pushi/vec4 536936548, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 2885746689, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 538968187, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 537067518, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 2890006530, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 2234400, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 2892234656, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 2228256, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 6430754, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 8527906, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 6432803, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 2240545, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 12726306, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 872920694, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 2886139908, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 14893092, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 822673440, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 17387558, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 961282047, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 896270402, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 963444802, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 684096, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 948354, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 2261034, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 4294698, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 17403946, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 19437610, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 38969383, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 41134119, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 538312726, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 2350252036, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 584515584, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 385220610, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 586678262, 0, 32;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 201326630, 0, 32;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 588840961, 0, 32;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 134217768, 0, 32;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 538443800, 0, 32;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236fc80, 0, 4;
    %end;
    .thread T_3;
    .scope S_000001b60236f450;
T_4 ;
    %wait E_000001b6022ea590;
    %load/vec4 v000001b602370900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b602372200_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001b602370f40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001b602371620_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001b602371d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b602370b80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b6023719e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b6023713a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001b602371080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001b60236ff00_0;
    %assign/vec4 v000001b602370b80_0, 0;
    %load/vec4 v000001b602371da0_0;
    %assign/vec4 v000001b6023719e0_0, 0;
    %load/vec4 v000001b60236ff00_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001b60236ff00_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001b602372200_0, 0;
    %load/vec4 v000001b60236ff00_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001b602371620_0, 0;
    %load/vec4 v000001b60236ff00_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v000001b602371d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001b60236ff00_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 7;
    %jmp/1 T_4.10, 4;
    %flag_mov 8, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001b60236ff00_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_4.10;
    %jmp/0xz  T_4.8, 4;
    %load/vec4 v000001b60236ff00_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001b602370f40_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v000001b60236ff00_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000001b602370f40_0, 0;
T_4.9 ;
    %jmp T_4.7;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001b60236ff00_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001b602372200_0, 0;
    %load/vec4 v000001b60236ff00_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v000001b602370f40_0, 0;
    %load/vec4 v000001b60236ff00_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001b602371620_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001b60236ff00_0;
    %parti/s 6, 26, 6;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 67, 0, 7;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v000001b602371d00_0, 0;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v000001b60236ff00_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v000001b602371d00_0, 0;
T_4.12 ;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001b602372200_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001b602370f40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001b602371620_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001b602371d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b602370b80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b6023719e0_0, 0;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b60236f2c0;
T_5 ;
    %wait E_000001b6022ebbd0;
    %load/vec4 v000001b60236cb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b60236c630_0, 0, 32;
T_5.2 ;
    %load/vec4 v000001b60236c630_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001b60236c630_0;
    %store/vec4a v000001b60236d3f0, 4, 0;
    %load/vec4 v000001b60236c630_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b60236c630_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001b60236cc70_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.6, 4;
    %load/vec4 v000001b60236d530_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v000001b60236d5d0_0;
    %load/vec4 v000001b60236cc70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236d3f0, 0, 4;
T_5.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b60236d3f0, 0, 4;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001b60236f2c0;
T_6 ;
    %delay 20005, 0;
    %vpi_call 19 43 "$display", "Reading Register File : " {0 0 0};
    %fork t_1, S_000001b60236e7d0;
    %jmp t_0;
    .scope S_000001b60236e7d0;
t_1 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000001b60236d990_0, 0, 32;
T_6.0 ;
    %load/vec4 v000001b60236d990_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_6.1, 5;
    %ix/getv/s 4, v000001b60236d990_0;
    %load/vec4a v000001b60236d3f0, 4;
    %ix/getv/s 4, v000001b60236d990_0;
    %load/vec4a v000001b60236d3f0, 4;
    %vpi_call 19 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v000001b60236d990_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v000001b60236d990_0;
    %subi 1, 0, 32;
    %store/vec4 v000001b60236d990_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_000001b60236f2c0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_000001b60236f130;
T_7 ;
    %wait E_000001b6022eb790;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b60236c8b0_0, 0, 32;
    %load/vec4 v000001b60236d490_0;
    %cmpi/e 0, 0, 7;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b60236d490_0;
    %cmpi/e 2, 0, 7;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001b60236d170_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b60236c8b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001b60236d490_0;
    %parti/s 1, 6, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.3, 4;
    %load/vec4 v000001b60236d490_0;
    %cmpi/e 76, 0, 7;
    %jmp/1 T_7.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b60236d490_0;
    %cmpi/e 77, 0, 7;
    %flag_or 4, 8;
T_7.8;
    %jmp/1 T_7.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b60236d490_0;
    %cmpi/e 78, 0, 7;
    %flag_or 4, 8;
T_7.7;
    %jmp/0xz  T_7.5, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001b60236d170_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b60236c8b0_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v000001b60236d490_0;
    %cmpi/e 66, 0, 7;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b60236d490_0;
    %cmpi/e 67, 0, 7;
    %flag_or 4, 8;
T_7.11;
    %jmp/0xz  T_7.9, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000001b60236d170_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b60236c8b0_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v000001b60236d490_0;
    %cmpi/e 72, 0, 7;
    %jmp/1 T_7.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b60236d490_0;
    %cmpi/e 99, 0, 7;
    %flag_or 4, 8;
T_7.18;
    %jmp/1 T_7.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b60236d490_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 8;
T_7.17;
    %jmp/1 T_7.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b60236d490_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 8;
T_7.16;
    %jmp/1 T_7.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b60236d490_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 8;
T_7.15;
    %jmp/1 T_7.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b60236d490_0;
    %cmpi/e 106, 0, 7;
    %flag_or 4, 8;
T_7.14;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v000001b60236d170_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v000001b60236d170_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v000001b60236c8b0_0, 0;
T_7.12 ;
T_7.10 ;
T_7.6 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001b6021a15f0;
T_8 ;
    %wait E_000001b6022eb350;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v000001b60236c810_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b60236de90_0, 0;
    %assign/vec4 v000001b60236df30_0, 0;
    %load/vec4 v000001b60236c6d0_0;
    %cmpi/e 8, 0, 7;
    %jmp/1 T_8.5, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001b60236c6d0_0;
    %cmpi/e 107, 0, 7;
    %flag_or 4, 9;
T_8.5;
    %jmp/1 T_8.4, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001b60236c6d0_0;
    %cmpi/e 68, 0, 7;
    %flag_or 4, 9;
T_8.4;
    %jmp/1 T_8.3, 4;
    %flag_mov 9, 4;
    %load/vec4 v000001b60236c6d0_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 9;
T_8.3;
    %flag_get/vec4 4;
    %jmp/1 T_8.2, 4;
    %load/vec4 v000001b60236c6d0_0;
    %pushi/vec4 66, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_8.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b60236df30_0, 0;
T_8.0 ;
    %load/vec4 v000001b60236c6d0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b60236de90_0, 0;
T_8.6 ;
    %load/vec4 v000001b60236c6d0_0;
    %cmpi/e 107, 0, 7;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b60236c810_0, 0;
T_8.8 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001b6021bc200;
T_9 ;
    %wait E_000001b6022eb310;
    %load/vec4 v000001b6023621e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b6023611a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b602362280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b602361240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b602361420_0, 0;
T_9.0 ;
    %load/vec4 v000001b602361d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.4, 9;
    %load/vec4 v000001b602361600_0;
    %load/vec4 v000001b602362be0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_9.5, 4;
    %load/vec4 v000001b602362320_0;
    %load/vec4 v000001b602362be0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_9.5;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b6023611a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b602362280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b602361240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b602361420_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001b602361560_0;
    %cmpi/e 8, 0, 7;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b6023611a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b602362280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b602361240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b602361420_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v000001b602361560_0;
    %cmpi/e 68, 0, 7;
    %jmp/1 T_9.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001b602361560_0;
    %cmpi/e 69, 0, 7;
    %flag_or 4, 8;
T_9.10;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b6023611a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b602362280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b602361240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b602361420_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b6023611a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b602362280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b602361240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b602361420_0, 0;
T_9.9 ;
T_9.7 ;
T_9.3 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001b60220f7e0;
T_10 ;
    %wait E_000001b6022ea590;
    %load/vec4 v000001b602362c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 185;
    %split/vec4 1;
    %assign/vec4 v000001b60235f4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b60235f050_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b60235f550_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b60235fe10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b60235feb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b60235f370_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b60235fff0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b60235fcd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b60235e790_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b60235e970_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b60235f230_0, 0;
    %assign/vec4 v000001b60235fd70_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b60235e3d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001b602361a60_0;
    %assign/vec4 v000001b60235fd70_0, 0;
    %load/vec4 v000001b602361100_0;
    %assign/vec4 v000001b60235f230_0, 0;
    %load/vec4 v000001b602362d20_0;
    %assign/vec4 v000001b60235e970_0, 0;
    %load/vec4 v000001b602362640_0;
    %assign/vec4 v000001b60235e790_0, 0;
    %load/vec4 v000001b60235e8d0_0;
    %assign/vec4 v000001b60235fcd0_0, 0;
    %load/vec4 v000001b60235f690_0;
    %assign/vec4 v000001b60235fff0_0, 0;
    %load/vec4 v000001b60235e830_0;
    %assign/vec4 v000001b60235f370_0, 0;
    %load/vec4 v000001b602361060_0;
    %assign/vec4 v000001b60235feb0_0, 0;
    %load/vec4 v000001b602361ec0_0;
    %assign/vec4 v000001b60235fe10_0, 0;
    %load/vec4 v000001b602362960_0;
    %assign/vec4 v000001b60235f550_0, 0;
    %load/vec4 v000001b602361b00_0;
    %assign/vec4 v000001b60235f050_0, 0;
    %load/vec4 v000001b602360f20_0;
    %assign/vec4 v000001b60235f4b0_0, 0;
    %load/vec4 v000001b60235e8d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b60235e5b0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 217;
    %split/vec4 32;
    %assign/vec4 v000001b60235e5b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b60235f4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b60235f050_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b60235f550_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b60235fe10_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b60235feb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b60235f370_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b60235fff0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b60235fcd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b60235e790_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b60235e970_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b60235f230_0, 0;
    %assign/vec4 v000001b60235fd70_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001b6021ea770;
T_11 ;
    %wait E_000001b6022eb950;
    %load/vec4 v000001b60235c160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v000001b60235d6a0_0;
    %store/vec4 v000001b60235c840_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v000001b60235d100_0;
    %store/vec4 v000001b60235c840_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v000001b60235c520_0;
    %store/vec4 v000001b60235c840_0, 0, 32;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v000001b60235c980_0;
    %store/vec4 v000001b60235c840_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001b6021b8320;
T_12 ;
    %wait E_000001b6022eb050;
    %load/vec4 v000001b60235d420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %jmp T_12.8;
T_12.0 ;
    %load/vec4 v000001b60235d2e0_0;
    %store/vec4 v000001b60235c020_0, 0, 32;
    %jmp T_12.8;
T_12.1 ;
    %load/vec4 v000001b60235c8e0_0;
    %store/vec4 v000001b60235c020_0, 0, 32;
    %jmp T_12.8;
T_12.2 ;
    %load/vec4 v000001b60235d4c0_0;
    %store/vec4 v000001b60235c020_0, 0, 32;
    %jmp T_12.8;
T_12.3 ;
    %load/vec4 v000001b60235dce0_0;
    %store/vec4 v000001b60235c020_0, 0, 32;
    %jmp T_12.8;
T_12.4 ;
    %load/vec4 v000001b60235be40_0;
    %store/vec4 v000001b60235c020_0, 0, 32;
    %jmp T_12.8;
T_12.5 ;
    %load/vec4 v000001b60235d600_0;
    %store/vec4 v000001b60235c020_0, 0, 32;
    %jmp T_12.8;
T_12.6 ;
    %load/vec4 v000001b60235bee0_0;
    %store/vec4 v000001b60235c020_0, 0, 32;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v000001b60235c5c0_0;
    %store/vec4 v000001b60235c020_0, 0, 32;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001b6021eac70;
T_13 ;
    %wait E_000001b6022ea690;
    %load/vec4 v000001b6023518a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %jmp T_13.10;
T_13.0 ;
    %load/vec4 v000001b602352700_0;
    %pad/u 33;
    %load/vec4 v000001b60235d060_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v000001b60235d740_0, 0, 32;
    %store/vec4 v000001b60235c700_0, 0, 1;
    %jmp T_13.10;
T_13.1 ;
    %load/vec4 v000001b602352700_0;
    %pad/u 33;
    %load/vec4 v000001b60235d060_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v000001b60235d740_0, 0, 32;
    %store/vec4 v000001b60235c700_0, 0, 1;
    %jmp T_13.10;
T_13.2 ;
    %load/vec4 v000001b602352700_0;
    %pad/u 33;
    %load/vec4 v000001b60235d060_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %store/vec4 v000001b60235d740_0, 0, 32;
    %store/vec4 v000001b60235c700_0, 0, 1;
    %jmp T_13.10;
T_13.3 ;
    %load/vec4 v000001b602352700_0;
    %pad/u 33;
    %load/vec4 v000001b60235d060_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %store/vec4 v000001b60235d740_0, 0, 32;
    %store/vec4 v000001b60235c700_0, 0, 1;
    %jmp T_13.10;
T_13.4 ;
    %load/vec4 v000001b602352700_0;
    %pad/u 33;
    %load/vec4 v000001b60235d060_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %store/vec4 v000001b60235d740_0, 0, 32;
    %store/vec4 v000001b60235c700_0, 0, 1;
    %jmp T_13.10;
T_13.5 ;
    %load/vec4 v000001b602352700_0;
    %pad/u 33;
    %load/vec4 v000001b60235d060_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %store/vec4 v000001b60235d740_0, 0, 32;
    %store/vec4 v000001b60235c700_0, 0, 1;
    %jmp T_13.10;
T_13.6 ;
    %load/vec4 v000001b60235d060_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_13.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.12, 8;
T_13.11 ; End of true expr.
    %load/vec4 v000001b60235c700_0;
    %load/vec4 v000001b60235d060_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001b602352700_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001b60235d060_0;
    %sub;
    %part/u 1;
    %load/vec4 v000001b60235d060_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_13.12, 8;
 ; End of false expr.
    %blend;
T_13.12;
    %store/vec4 v000001b60235c700_0, 0, 1;
    %load/vec4 v000001b602352700_0;
    %ix/getv 4, v000001b60235d060_0;
    %shiftl 4;
    %store/vec4 v000001b60235d740_0, 0, 32;
    %jmp T_13.10;
T_13.7 ;
    %load/vec4 v000001b60235d060_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_13.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.14, 8;
T_13.13 ; End of true expr.
    %load/vec4 v000001b60235c700_0;
    %load/vec4 v000001b60235d060_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000001b602352700_0;
    %load/vec4 v000001b60235d060_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v000001b60235d060_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_13.14, 8;
 ; End of false expr.
    %blend;
T_13.14;
    %store/vec4 v000001b60235c700_0, 0, 1;
    %load/vec4 v000001b602352700_0;
    %ix/getv 4, v000001b60235d060_0;
    %shiftr 4;
    %store/vec4 v000001b60235d740_0, 0, 32;
    %jmp T_13.10;
T_13.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60235c700_0, 0, 1;
    %load/vec4 v000001b602352700_0;
    %load/vec4 v000001b60235d060_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_13.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.16, 8;
T_13.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.16, 8;
 ; End of false expr.
    %blend;
T_13.16;
    %store/vec4 v000001b60235d740_0, 0, 32;
    %jmp T_13.10;
T_13.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b60235c700_0, 0, 1;
    %load/vec4 v000001b60235d060_0;
    %load/vec4 v000001b602352700_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_13.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.18, 8;
T_13.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.18, 8;
 ; End of false expr.
    %blend;
T_13.18;
    %store/vec4 v000001b60235d740_0, 0, 32;
    %jmp T_13.10;
T_13.10 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001b6021ea5e0;
T_14 ;
    %wait E_000001b6022ea810;
    %load/vec4 v000001b60235d7e0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 7;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 7;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 7;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 7;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 7;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 7;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 7;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 7;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 7;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 7;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 77, 0, 7;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 7;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 78, 0, 7;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 7;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_14.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 7;
    %cmp/u;
    %jmp/1 T_14.19, 6;
    %dup/vec4;
    %pushi/vec4 106, 0, 7;
    %cmp/u;
    %jmp/1 T_14.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 7;
    %cmp/u;
    %jmp/1 T_14.21, 6;
    %jmp T_14.22;
T_14.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b60235d9c0_0, 0;
    %jmp T_14.22;
T_14.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b60235d9c0_0, 0;
    %jmp T_14.22;
T_14.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b60235d9c0_0, 0;
    %jmp T_14.22;
T_14.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b60235d9c0_0, 0;
    %jmp T_14.22;
T_14.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b60235d9c0_0, 0;
    %jmp T_14.22;
T_14.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b60235d9c0_0, 0;
    %jmp T_14.22;
T_14.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b60235d9c0_0, 0;
    %jmp T_14.22;
T_14.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001b60235d9c0_0, 0;
    %jmp T_14.22;
T_14.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b60235d9c0_0, 0;
    %jmp T_14.22;
T_14.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001b60235d9c0_0, 0;
    %jmp T_14.22;
T_14.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b60235d9c0_0, 0;
    %jmp T_14.22;
T_14.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001b60235d9c0_0, 0;
    %jmp T_14.22;
T_14.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b60235d9c0_0, 0;
    %jmp T_14.22;
T_14.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001b60235d9c0_0, 0;
    %jmp T_14.22;
T_14.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b60235d9c0_0, 0;
    %jmp T_14.22;
T_14.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001b60235d9c0_0, 0;
    %jmp T_14.22;
T_14.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001b60235d9c0_0, 0;
    %jmp T_14.22;
T_14.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001b60235d9c0_0, 0;
    %jmp T_14.22;
T_14.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001b60235d9c0_0, 0;
    %jmp T_14.22;
T_14.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b60235d9c0_0, 0;
    %jmp T_14.22;
T_14.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001b60235d9c0_0, 0;
    %jmp T_14.22;
T_14.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001b60235d9c0_0, 0;
    %jmp T_14.22;
T_14.22 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001b6021b84b0;
T_15 ;
    %wait E_000001b6022ebd90;
    %load/vec4 v000001b60235cac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v000001b60235cfc0_0;
    %store/vec4 v000001b60235c200_0, 0, 32;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v000001b60235ca20_0;
    %store/vec4 v000001b60235c200_0, 0, 32;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v000001b60235dc40_0;
    %store/vec4 v000001b60235c200_0, 0, 32;
    %jmp T_15.4;
T_15.3 ;
    %load/vec4 v000001b60235c0c0_0;
    %store/vec4 v000001b60235c200_0, 0, 32;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001b60220e870;
T_16 ;
    %wait E_000001b6022ea590;
    %load/vec4 v000001b6023525c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v000001b6023520c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b602353740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b602352980_0, 0;
    %split/vec4 7;
    %assign/vec4 v000001b602352ac0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b602351f80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b602352200_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b602353420_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b602352160_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b602352480_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b6023528e0_0, 0;
    %assign/vec4 v000001b602351e40_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001b602352660_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000001b602352a20_0;
    %assign/vec4 v000001b602351e40_0, 0;
    %load/vec4 v000001b6023536a0_0;
    %assign/vec4 v000001b602352160_0, 0;
    %load/vec4 v000001b602352840_0;
    %assign/vec4 v000001b602353420_0, 0;
    %load/vec4 v000001b602353380_0;
    %assign/vec4 v000001b602352200_0, 0;
    %load/vec4 v000001b602351bc0_0;
    %assign/vec4 v000001b602351f80_0, 0;
    %load/vec4 v000001b602351ee0_0;
    %assign/vec4 v000001b602352ac0_0, 0;
    %load/vec4 v000001b6023523e0_0;
    %assign/vec4 v000001b602352980_0, 0;
    %load/vec4 v000001b6023531a0_0;
    %assign/vec4 v000001b602353740_0, 0;
    %load/vec4 v000001b602351d00_0;
    %assign/vec4 v000001b6023520c0_0, 0;
    %load/vec4 v000001b602351da0_0;
    %assign/vec4 v000001b6023528e0_0, 0;
    %load/vec4 v000001b602352de0_0;
    %assign/vec4 v000001b602352480_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 153;
    %split/vec4 1;
    %assign/vec4 v000001b6023520c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b602353740_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b602352980_0, 0;
    %split/vec4 7;
    %assign/vec4 v000001b602352ac0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b602351f80_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b602352200_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b602353420_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b602352160_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b602352480_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b6023528e0_0, 0;
    %assign/vec4 v000001b602351e40_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001b602375420;
T_17 ;
    %wait E_000001b6022ebc50;
    %load/vec4 v000001b6023725c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v000001b602373240_0;
    %ix/getv 4, v000001b6023734c0_0;
    %store/vec4a v000001b602372ac0, 4, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001b602375420;
T_18 ;
    %wait E_000001b6022ebc50;
    %ix/getv 4, v000001b6023734c0_0;
    %load/vec4a v000001b602372ac0, 4;
    %assign/vec4 v000001b602373a60_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_000001b602375420;
T_19 ;
    %delay 20004, 0;
    %vpi_call 26 27 "$display", "Reading Data Memory Content : " {0 0 0};
    %fork t_3, S_000001b602374930;
    %jmp t_2;
    .scope S_000001b602374930;
t_3 ;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v000001b602372700_0, 0, 32;
T_19.0 ;
    %load/vec4 v000001b602372700_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v000001b602372700_0;
    %load/vec4a v000001b602372ac0, 4;
    %vpi_call 26 29 "$display", "addr = %d , Mem[addr] = %d", v000001b602372700_0, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001b602372700_0;
    %subi 1, 0, 32;
    %store/vec4 v000001b602372700_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .scope S_000001b602375420;
t_2 %join;
    %end;
    .thread T_19;
    .scope S_000001b602374ac0;
T_20 ;
    %wait E_000001b6022ea590;
    %load/vec4 v000001b60237bcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v000001b60237bff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b60237b230_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b602373380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b602372f20_0, 0;
    %split/vec4 7;
    %assign/vec4 v000001b602373060_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b6023739c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b60237b7d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b60237bc30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b602372ca0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b60237bf50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b602372d40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b602372e80_0, 0;
    %assign/vec4 v000001b6023731a0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001b602373420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v000001b602373560_0;
    %assign/vec4 v000001b6023731a0_0, 0;
    %load/vec4 v000001b6023732e0_0;
    %assign/vec4 v000001b60237bf50_0, 0;
    %load/vec4 v000001b6023736a0_0;
    %assign/vec4 v000001b602372ca0_0, 0;
    %load/vec4 v000001b602372980_0;
    %assign/vec4 v000001b60237bc30_0, 0;
    %load/vec4 v000001b602372c00_0;
    %assign/vec4 v000001b60237b7d0_0, 0;
    %load/vec4 v000001b602372480_0;
    %assign/vec4 v000001b6023739c0_0, 0;
    %load/vec4 v000001b6023727a0_0;
    %assign/vec4 v000001b602373060_0, 0;
    %load/vec4 v000001b602373880_0;
    %assign/vec4 v000001b602372f20_0, 0;
    %load/vec4 v000001b602373920_0;
    %assign/vec4 v000001b602373380_0, 0;
    %load/vec4 v000001b6023728e0_0;
    %assign/vec4 v000001b60237b230_0, 0;
    %load/vec4 v000001b602373740_0;
    %assign/vec4 v000001b602372e80_0, 0;
    %load/vec4 v000001b602372a20_0;
    %assign/vec4 v000001b602372d40_0, 0;
    %load/vec4 v000001b6023727a0_0;
    %cmpi/e 127, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_20.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.5, 8;
T_20.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.5, 8;
 ; End of false expr.
    %blend;
T_20.5;
    %assign/vec4 v000001b60237bff0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 0, 0, 186;
    %split/vec4 1;
    %assign/vec4 v000001b60237bff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b60237b230_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b602373380_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001b602372f20_0, 0;
    %split/vec4 7;
    %assign/vec4 v000001b602373060_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b6023739c0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b60237b7d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001b60237bc30_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b602372ca0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b60237bf50_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b602372d40_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001b602372e80_0, 0;
    %assign/vec4 v000001b6023731a0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001b6023755b0;
T_21 ;
    %wait E_000001b6022ebdd0;
    %load/vec4 v000001b60237b690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_21.0, 8;
    %load/vec4 v000001b60237af10_0;
    %jmp/1 T_21.1, 8;
T_21.0 ; End of true expr.
    %load/vec4 v000001b60237afb0_0;
    %jmp/0 T_21.1, 8;
 ; End of false expr.
    %blend;
T_21.1;
    %store/vec4 v000001b60237c310_0, 0, 32;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001b602306a90;
T_22 ;
    %wait E_000001b6022ea590;
    %load/vec4 v000001b60237a970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b602378710_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v000001b602378710_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001b602378710_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_000001b6023017f0;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b602379250_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_000001b6023017f0;
T_24 ;
    %delay 1, 0;
    %load/vec4 v000001b602379110_0;
    %inv;
    %assign/vec4 v000001b602379110_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_000001b6023017f0;
T_25 ;
    %vpi_call 2 43 "$dumpfile", "testoutdump.vcd" {0 0 0};
    %vpi_call 2 44 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b602379110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b602379250_0, 0;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b602379250_0, 0, 1;
    %vpi_call 2 50 "$display", "Executing..." {0 0 0};
    %delay 20001, 0;
    %load/vec4 v000001b602378fd0_0;
    %addi 1, 0, 32;
    %vpi_call 2 54 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 30;
    "N/A";
    "<interactive>";
    ".\PL_CPU_vscode_sim.v";
    "./CPU5STAGE.v";
    "./exception_detect_unit.v";
    "./opcodes.v";
    "./EX_MEM_buffer.v";
    "./EX_stage.v";
    "./ALU.v";
    "./ALU_OPER.v";
    "./MUX_4x1.v";
    "./MUX_8x1.v";
    "./forward_unit.v";
    "./ID_EX_buffer.v";
    "./ID_stage.v";
    "./BranchResolver.v";
    "./StallDetectionUnit.v";
    "./control_unit.v";
    "./Immed_Gen_unit.v";
    "./REG_FILE.v";
    "./IF_ID_buffer.v";
    "./IF_stage.v";
    "./IM.v";
    "./Branch_or_Jump_TargGen.v";
    "./PC_register.v";
    "./MEM_stage.v";
    "./DM.v";
    "./MEM_WB_buffer.v";
    "./WB_stage.v";
    "./MUX_2x1.v";
