;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-126
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	ADD 410, 60
	SPL -30, 9
	DJN -1, @-20
	SUB -0, 0
	SUB -0, 0
	JMZ 230, 60
	MOV -1, @-20
	SUB #29, -109
	SUB #0, -3
	JMZ 230, 60
	SUB @200, 2
	MOV -4, <-20
	SUB #29, -109
	SPL @90, <102
	JMP <-127, 100
	DJN -108, @10
	DJN -108, @10
	JMP <-127, 100
	CMP 40, 102
	SPL -109, @10
	ADD 800, 340
	CMP 40, 102
	MOV 400, 8
	SLT 100, 9
	SUB -0, 0
	DJN 300, 90
	SPL -109, @10
	DJN 300, 90
	SUB <0, 0
	SPL @90, <102
	SUB 800, 340
	SUB #0, -3
	SPL 0, <102
	SPL @90, <102
	SUB #0, -3
	SUB <121, 106
	SUB <0, 0
	CMP -207, <-126
	SUB 0, 300
	CMP -707, <-106
	MOV @-127, 100
	SPL 0, <30
	DJN -1, @-20
	CMP -207, <-126
	SPL 0, -202
