Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/carljohnsen/Xilinx/Vivado/2017.1/bin/unwrapped/lnx64.o/xelab -wto 5d0698e7108b48089be01d390ee4606f --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot PipelinedMIPS_export_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.PipelinedMIPS_export xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "PipelinedMIPS_export_time_impl.sdf", for root module "PipelinedMIPS_export".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "PipelinedMIPS_export_time_impl.sdf", for root module "PipelinedMIPS_export".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.EX_ALU
Compiling module xil_defaultlib.EX_BranchAdder
Compiling module xil_defaultlib.EX_ForwardAMux
Compiling module xil_defaultlib.EX_ForwardBMux
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.EX_Pipe
Compiling module xil_defaultlib.ID_Pipe
Compiling module simprims_ver.FDCE(IS_C_INVERTED=1'b1)
Compiling module xil_defaultlib.ID_Register
Compiling module xil_defaultlib.IF_PC
Compiling module xil_defaultlib.IF_Pipe
Compiling module simprims_ver.MUXF8
Compiling module xil_defaultlib.MEM_Memory
Compiling module xil_defaultlib.MEM_Pipe
Compiling module xil_defaultlib.PipelinedMIPS
Compiling module xil_defaultlib.PipelinedMIPS_export
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelinedMIPS_export_time_impl
