
ISU DSM Integration.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cac4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000428  0800cc98  0800cc98  0001cc98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d0c0  0800d0c0  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  0800d0c0  0800d0c0  0001d0c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d0c8  0800d0c8  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d0c8  0800d0c8  0001d0c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d0cc  0800d0cc  0001d0cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  0800d0d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000974  20000088  0800d158  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000c04  200009fc  0800d158  000209fc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001942a  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037c2  00000000  00000000  000394e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001538  00000000  00000000  0003cca8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013f0  00000000  00000000  0003e1e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025cc9  00000000  00000000  0003f5d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bd73  00000000  00000000  00065299  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e4291  00000000  00000000  0008100c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016529d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d0c  00000000  00000000  001652f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000088 	.word	0x20000088
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800cc7c 	.word	0x0800cc7c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000008c 	.word	0x2000008c
 800020c:	0800cc7c 	.word	0x0800cc7c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b974 	b.w	8000fc8 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9d08      	ldr	r5, [sp, #32]
 8000cfe:	4604      	mov	r4, r0
 8000d00:	468e      	mov	lr, r1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d14d      	bne.n	8000da2 <__udivmoddi4+0xaa>
 8000d06:	428a      	cmp	r2, r1
 8000d08:	4694      	mov	ip, r2
 8000d0a:	d969      	bls.n	8000de0 <__udivmoddi4+0xe8>
 8000d0c:	fab2 f282 	clz	r2, r2
 8000d10:	b152      	cbz	r2, 8000d28 <__udivmoddi4+0x30>
 8000d12:	fa01 f302 	lsl.w	r3, r1, r2
 8000d16:	f1c2 0120 	rsb	r1, r2, #32
 8000d1a:	fa20 f101 	lsr.w	r1, r0, r1
 8000d1e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d22:	ea41 0e03 	orr.w	lr, r1, r3
 8000d26:	4094      	lsls	r4, r2
 8000d28:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d2c:	0c21      	lsrs	r1, r4, #16
 8000d2e:	fbbe f6f8 	udiv	r6, lr, r8
 8000d32:	fa1f f78c 	uxth.w	r7, ip
 8000d36:	fb08 e316 	mls	r3, r8, r6, lr
 8000d3a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d3e:	fb06 f107 	mul.w	r1, r6, r7
 8000d42:	4299      	cmp	r1, r3
 8000d44:	d90a      	bls.n	8000d5c <__udivmoddi4+0x64>
 8000d46:	eb1c 0303 	adds.w	r3, ip, r3
 8000d4a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d4e:	f080 811f 	bcs.w	8000f90 <__udivmoddi4+0x298>
 8000d52:	4299      	cmp	r1, r3
 8000d54:	f240 811c 	bls.w	8000f90 <__udivmoddi4+0x298>
 8000d58:	3e02      	subs	r6, #2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	1a5b      	subs	r3, r3, r1
 8000d5e:	b2a4      	uxth	r4, r4
 8000d60:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d64:	fb08 3310 	mls	r3, r8, r0, r3
 8000d68:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d6c:	fb00 f707 	mul.w	r7, r0, r7
 8000d70:	42a7      	cmp	r7, r4
 8000d72:	d90a      	bls.n	8000d8a <__udivmoddi4+0x92>
 8000d74:	eb1c 0404 	adds.w	r4, ip, r4
 8000d78:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d7c:	f080 810a 	bcs.w	8000f94 <__udivmoddi4+0x29c>
 8000d80:	42a7      	cmp	r7, r4
 8000d82:	f240 8107 	bls.w	8000f94 <__udivmoddi4+0x29c>
 8000d86:	4464      	add	r4, ip
 8000d88:	3802      	subs	r0, #2
 8000d8a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d8e:	1be4      	subs	r4, r4, r7
 8000d90:	2600      	movs	r6, #0
 8000d92:	b11d      	cbz	r5, 8000d9c <__udivmoddi4+0xa4>
 8000d94:	40d4      	lsrs	r4, r2
 8000d96:	2300      	movs	r3, #0
 8000d98:	e9c5 4300 	strd	r4, r3, [r5]
 8000d9c:	4631      	mov	r1, r6
 8000d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da2:	428b      	cmp	r3, r1
 8000da4:	d909      	bls.n	8000dba <__udivmoddi4+0xc2>
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	f000 80ef 	beq.w	8000f8a <__udivmoddi4+0x292>
 8000dac:	2600      	movs	r6, #0
 8000dae:	e9c5 0100 	strd	r0, r1, [r5]
 8000db2:	4630      	mov	r0, r6
 8000db4:	4631      	mov	r1, r6
 8000db6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dba:	fab3 f683 	clz	r6, r3
 8000dbe:	2e00      	cmp	r6, #0
 8000dc0:	d14a      	bne.n	8000e58 <__udivmoddi4+0x160>
 8000dc2:	428b      	cmp	r3, r1
 8000dc4:	d302      	bcc.n	8000dcc <__udivmoddi4+0xd4>
 8000dc6:	4282      	cmp	r2, r0
 8000dc8:	f200 80f9 	bhi.w	8000fbe <__udivmoddi4+0x2c6>
 8000dcc:	1a84      	subs	r4, r0, r2
 8000dce:	eb61 0303 	sbc.w	r3, r1, r3
 8000dd2:	2001      	movs	r0, #1
 8000dd4:	469e      	mov	lr, r3
 8000dd6:	2d00      	cmp	r5, #0
 8000dd8:	d0e0      	beq.n	8000d9c <__udivmoddi4+0xa4>
 8000dda:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dde:	e7dd      	b.n	8000d9c <__udivmoddi4+0xa4>
 8000de0:	b902      	cbnz	r2, 8000de4 <__udivmoddi4+0xec>
 8000de2:	deff      	udf	#255	; 0xff
 8000de4:	fab2 f282 	clz	r2, r2
 8000de8:	2a00      	cmp	r2, #0
 8000dea:	f040 8092 	bne.w	8000f12 <__udivmoddi4+0x21a>
 8000dee:	eba1 010c 	sub.w	r1, r1, ip
 8000df2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000df6:	fa1f fe8c 	uxth.w	lr, ip
 8000dfa:	2601      	movs	r6, #1
 8000dfc:	0c20      	lsrs	r0, r4, #16
 8000dfe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e02:	fb07 1113 	mls	r1, r7, r3, r1
 8000e06:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0a:	fb0e f003 	mul.w	r0, lr, r3
 8000e0e:	4288      	cmp	r0, r1
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x12c>
 8000e12:	eb1c 0101 	adds.w	r1, ip, r1
 8000e16:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e1a:	d202      	bcs.n	8000e22 <__udivmoddi4+0x12a>
 8000e1c:	4288      	cmp	r0, r1
 8000e1e:	f200 80cb 	bhi.w	8000fb8 <__udivmoddi4+0x2c0>
 8000e22:	4643      	mov	r3, r8
 8000e24:	1a09      	subs	r1, r1, r0
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e2c:	fb07 1110 	mls	r1, r7, r0, r1
 8000e30:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e34:	fb0e fe00 	mul.w	lr, lr, r0
 8000e38:	45a6      	cmp	lr, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x156>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e44:	d202      	bcs.n	8000e4c <__udivmoddi4+0x154>
 8000e46:	45a6      	cmp	lr, r4
 8000e48:	f200 80bb 	bhi.w	8000fc2 <__udivmoddi4+0x2ca>
 8000e4c:	4608      	mov	r0, r1
 8000e4e:	eba4 040e 	sub.w	r4, r4, lr
 8000e52:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e56:	e79c      	b.n	8000d92 <__udivmoddi4+0x9a>
 8000e58:	f1c6 0720 	rsb	r7, r6, #32
 8000e5c:	40b3      	lsls	r3, r6
 8000e5e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e62:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e66:	fa20 f407 	lsr.w	r4, r0, r7
 8000e6a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6e:	431c      	orrs	r4, r3
 8000e70:	40f9      	lsrs	r1, r7
 8000e72:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e76:	fa00 f306 	lsl.w	r3, r0, r6
 8000e7a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e7e:	0c20      	lsrs	r0, r4, #16
 8000e80:	fa1f fe8c 	uxth.w	lr, ip
 8000e84:	fb09 1118 	mls	r1, r9, r8, r1
 8000e88:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e8c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e90:	4288      	cmp	r0, r1
 8000e92:	fa02 f206 	lsl.w	r2, r2, r6
 8000e96:	d90b      	bls.n	8000eb0 <__udivmoddi4+0x1b8>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ea0:	f080 8088 	bcs.w	8000fb4 <__udivmoddi4+0x2bc>
 8000ea4:	4288      	cmp	r0, r1
 8000ea6:	f240 8085 	bls.w	8000fb4 <__udivmoddi4+0x2bc>
 8000eaa:	f1a8 0802 	sub.w	r8, r8, #2
 8000eae:	4461      	add	r1, ip
 8000eb0:	1a09      	subs	r1, r1, r0
 8000eb2:	b2a4      	uxth	r4, r4
 8000eb4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000eb8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ebc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ec0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ec4:	458e      	cmp	lr, r1
 8000ec6:	d908      	bls.n	8000eda <__udivmoddi4+0x1e2>
 8000ec8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ecc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ed0:	d26c      	bcs.n	8000fac <__udivmoddi4+0x2b4>
 8000ed2:	458e      	cmp	lr, r1
 8000ed4:	d96a      	bls.n	8000fac <__udivmoddi4+0x2b4>
 8000ed6:	3802      	subs	r0, #2
 8000ed8:	4461      	add	r1, ip
 8000eda:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ede:	fba0 9402 	umull	r9, r4, r0, r2
 8000ee2:	eba1 010e 	sub.w	r1, r1, lr
 8000ee6:	42a1      	cmp	r1, r4
 8000ee8:	46c8      	mov	r8, r9
 8000eea:	46a6      	mov	lr, r4
 8000eec:	d356      	bcc.n	8000f9c <__udivmoddi4+0x2a4>
 8000eee:	d053      	beq.n	8000f98 <__udivmoddi4+0x2a0>
 8000ef0:	b15d      	cbz	r5, 8000f0a <__udivmoddi4+0x212>
 8000ef2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ef6:	eb61 010e 	sbc.w	r1, r1, lr
 8000efa:	fa01 f707 	lsl.w	r7, r1, r7
 8000efe:	fa22 f306 	lsr.w	r3, r2, r6
 8000f02:	40f1      	lsrs	r1, r6
 8000f04:	431f      	orrs	r7, r3
 8000f06:	e9c5 7100 	strd	r7, r1, [r5]
 8000f0a:	2600      	movs	r6, #0
 8000f0c:	4631      	mov	r1, r6
 8000f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f12:	f1c2 0320 	rsb	r3, r2, #32
 8000f16:	40d8      	lsrs	r0, r3
 8000f18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f1c:	fa21 f303 	lsr.w	r3, r1, r3
 8000f20:	4091      	lsls	r1, r2
 8000f22:	4301      	orrs	r1, r0
 8000f24:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f28:	fa1f fe8c 	uxth.w	lr, ip
 8000f2c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f30:	fb07 3610 	mls	r6, r7, r0, r3
 8000f34:	0c0b      	lsrs	r3, r1, #16
 8000f36:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f3a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f3e:	429e      	cmp	r6, r3
 8000f40:	fa04 f402 	lsl.w	r4, r4, r2
 8000f44:	d908      	bls.n	8000f58 <__udivmoddi4+0x260>
 8000f46:	eb1c 0303 	adds.w	r3, ip, r3
 8000f4a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f4e:	d22f      	bcs.n	8000fb0 <__udivmoddi4+0x2b8>
 8000f50:	429e      	cmp	r6, r3
 8000f52:	d92d      	bls.n	8000fb0 <__udivmoddi4+0x2b8>
 8000f54:	3802      	subs	r0, #2
 8000f56:	4463      	add	r3, ip
 8000f58:	1b9b      	subs	r3, r3, r6
 8000f5a:	b289      	uxth	r1, r1
 8000f5c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f60:	fb07 3316 	mls	r3, r7, r6, r3
 8000f64:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f68:	fb06 f30e 	mul.w	r3, r6, lr
 8000f6c:	428b      	cmp	r3, r1
 8000f6e:	d908      	bls.n	8000f82 <__udivmoddi4+0x28a>
 8000f70:	eb1c 0101 	adds.w	r1, ip, r1
 8000f74:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f78:	d216      	bcs.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f7a:	428b      	cmp	r3, r1
 8000f7c:	d914      	bls.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f7e:	3e02      	subs	r6, #2
 8000f80:	4461      	add	r1, ip
 8000f82:	1ac9      	subs	r1, r1, r3
 8000f84:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f88:	e738      	b.n	8000dfc <__udivmoddi4+0x104>
 8000f8a:	462e      	mov	r6, r5
 8000f8c:	4628      	mov	r0, r5
 8000f8e:	e705      	b.n	8000d9c <__udivmoddi4+0xa4>
 8000f90:	4606      	mov	r6, r0
 8000f92:	e6e3      	b.n	8000d5c <__udivmoddi4+0x64>
 8000f94:	4618      	mov	r0, r3
 8000f96:	e6f8      	b.n	8000d8a <__udivmoddi4+0x92>
 8000f98:	454b      	cmp	r3, r9
 8000f9a:	d2a9      	bcs.n	8000ef0 <__udivmoddi4+0x1f8>
 8000f9c:	ebb9 0802 	subs.w	r8, r9, r2
 8000fa0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fa4:	3801      	subs	r0, #1
 8000fa6:	e7a3      	b.n	8000ef0 <__udivmoddi4+0x1f8>
 8000fa8:	4646      	mov	r6, r8
 8000faa:	e7ea      	b.n	8000f82 <__udivmoddi4+0x28a>
 8000fac:	4620      	mov	r0, r4
 8000fae:	e794      	b.n	8000eda <__udivmoddi4+0x1e2>
 8000fb0:	4640      	mov	r0, r8
 8000fb2:	e7d1      	b.n	8000f58 <__udivmoddi4+0x260>
 8000fb4:	46d0      	mov	r8, sl
 8000fb6:	e77b      	b.n	8000eb0 <__udivmoddi4+0x1b8>
 8000fb8:	3b02      	subs	r3, #2
 8000fba:	4461      	add	r1, ip
 8000fbc:	e732      	b.n	8000e24 <__udivmoddi4+0x12c>
 8000fbe:	4630      	mov	r0, r6
 8000fc0:	e709      	b.n	8000dd6 <__udivmoddi4+0xde>
 8000fc2:	4464      	add	r4, ip
 8000fc4:	3802      	subs	r0, #2
 8000fc6:	e742      	b.n	8000e4e <__udivmoddi4+0x156>

08000fc8 <__aeabi_idiv0>:
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop

08000fcc <read_calliberation_data>:

#define atmPress 101325 //Pa


void read_calliberation_data (void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b086      	sub	sp, #24
 8000fd0:	af04      	add	r7, sp, #16
	uint16_t Callib_Start = 0xAA;
 8000fd2:	23aa      	movs	r3, #170	; 0xaa
 8000fd4:	80fb      	strh	r3, [r7, #6]
	HAL_I2C_Mem_Read(BMP180_I2C, BMP180_ADDRESS, Callib_Start, 1, Callib_Data,22, HAL_MAX_DELAY);
 8000fd6:	88fa      	ldrh	r2, [r7, #6]
 8000fd8:	f04f 33ff 	mov.w	r3, #4294967295
 8000fdc:	9302      	str	r3, [sp, #8]
 8000fde:	2316      	movs	r3, #22
 8000fe0:	9301      	str	r3, [sp, #4]
 8000fe2:	4b43      	ldr	r3, [pc, #268]	; (80010f0 <read_calliberation_data+0x124>)
 8000fe4:	9300      	str	r3, [sp, #0]
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	21ee      	movs	r1, #238	; 0xee
 8000fea:	4842      	ldr	r0, [pc, #264]	; (80010f4 <read_calliberation_data+0x128>)
 8000fec:	f004 ff58 	bl	8005ea0 <HAL_I2C_Mem_Read>
	AC1 = ((Callib_Data[0] << 8) | Callib_Data[1]);
 8000ff0:	4b3f      	ldr	r3, [pc, #252]	; (80010f0 <read_calliberation_data+0x124>)
 8000ff2:	781b      	ldrb	r3, [r3, #0]
 8000ff4:	021b      	lsls	r3, r3, #8
 8000ff6:	b21a      	sxth	r2, r3
 8000ff8:	4b3d      	ldr	r3, [pc, #244]	; (80010f0 <read_calliberation_data+0x124>)
 8000ffa:	785b      	ldrb	r3, [r3, #1]
 8000ffc:	b21b      	sxth	r3, r3
 8000ffe:	4313      	orrs	r3, r2
 8001000:	b21a      	sxth	r2, r3
 8001002:	4b3d      	ldr	r3, [pc, #244]	; (80010f8 <read_calliberation_data+0x12c>)
 8001004:	801a      	strh	r2, [r3, #0]
	AC2 = ((Callib_Data[2] << 8) | Callib_Data[3]);
 8001006:	4b3a      	ldr	r3, [pc, #232]	; (80010f0 <read_calliberation_data+0x124>)
 8001008:	789b      	ldrb	r3, [r3, #2]
 800100a:	021b      	lsls	r3, r3, #8
 800100c:	b21a      	sxth	r2, r3
 800100e:	4b38      	ldr	r3, [pc, #224]	; (80010f0 <read_calliberation_data+0x124>)
 8001010:	78db      	ldrb	r3, [r3, #3]
 8001012:	b21b      	sxth	r3, r3
 8001014:	4313      	orrs	r3, r2
 8001016:	b21a      	sxth	r2, r3
 8001018:	4b38      	ldr	r3, [pc, #224]	; (80010fc <read_calliberation_data+0x130>)
 800101a:	801a      	strh	r2, [r3, #0]
	AC3 = ((Callib_Data[4] << 8) | Callib_Data[5]);
 800101c:	4b34      	ldr	r3, [pc, #208]	; (80010f0 <read_calliberation_data+0x124>)
 800101e:	791b      	ldrb	r3, [r3, #4]
 8001020:	021b      	lsls	r3, r3, #8
 8001022:	b21a      	sxth	r2, r3
 8001024:	4b32      	ldr	r3, [pc, #200]	; (80010f0 <read_calliberation_data+0x124>)
 8001026:	795b      	ldrb	r3, [r3, #5]
 8001028:	b21b      	sxth	r3, r3
 800102a:	4313      	orrs	r3, r2
 800102c:	b21a      	sxth	r2, r3
 800102e:	4b34      	ldr	r3, [pc, #208]	; (8001100 <read_calliberation_data+0x134>)
 8001030:	801a      	strh	r2, [r3, #0]
	AC4 = ((Callib_Data[6] << 8) | Callib_Data[7]);
 8001032:	4b2f      	ldr	r3, [pc, #188]	; (80010f0 <read_calliberation_data+0x124>)
 8001034:	799b      	ldrb	r3, [r3, #6]
 8001036:	021b      	lsls	r3, r3, #8
 8001038:	b21a      	sxth	r2, r3
 800103a:	4b2d      	ldr	r3, [pc, #180]	; (80010f0 <read_calliberation_data+0x124>)
 800103c:	79db      	ldrb	r3, [r3, #7]
 800103e:	b21b      	sxth	r3, r3
 8001040:	4313      	orrs	r3, r2
 8001042:	b21b      	sxth	r3, r3
 8001044:	b29a      	uxth	r2, r3
 8001046:	4b2f      	ldr	r3, [pc, #188]	; (8001104 <read_calliberation_data+0x138>)
 8001048:	801a      	strh	r2, [r3, #0]
	AC5 = ((Callib_Data[8] << 8) | Callib_Data[9]);
 800104a:	4b29      	ldr	r3, [pc, #164]	; (80010f0 <read_calliberation_data+0x124>)
 800104c:	7a1b      	ldrb	r3, [r3, #8]
 800104e:	021b      	lsls	r3, r3, #8
 8001050:	b21a      	sxth	r2, r3
 8001052:	4b27      	ldr	r3, [pc, #156]	; (80010f0 <read_calliberation_data+0x124>)
 8001054:	7a5b      	ldrb	r3, [r3, #9]
 8001056:	b21b      	sxth	r3, r3
 8001058:	4313      	orrs	r3, r2
 800105a:	b21b      	sxth	r3, r3
 800105c:	b29a      	uxth	r2, r3
 800105e:	4b2a      	ldr	r3, [pc, #168]	; (8001108 <read_calliberation_data+0x13c>)
 8001060:	801a      	strh	r2, [r3, #0]
	AC6 = ((Callib_Data[10] << 8) | Callib_Data[11]);
 8001062:	4b23      	ldr	r3, [pc, #140]	; (80010f0 <read_calliberation_data+0x124>)
 8001064:	7a9b      	ldrb	r3, [r3, #10]
 8001066:	021b      	lsls	r3, r3, #8
 8001068:	b21a      	sxth	r2, r3
 800106a:	4b21      	ldr	r3, [pc, #132]	; (80010f0 <read_calliberation_data+0x124>)
 800106c:	7adb      	ldrb	r3, [r3, #11]
 800106e:	b21b      	sxth	r3, r3
 8001070:	4313      	orrs	r3, r2
 8001072:	b21b      	sxth	r3, r3
 8001074:	b29a      	uxth	r2, r3
 8001076:	4b25      	ldr	r3, [pc, #148]	; (800110c <read_calliberation_data+0x140>)
 8001078:	801a      	strh	r2, [r3, #0]
	B1 = ((Callib_Data[12] << 8) | Callib_Data[13]);
 800107a:	4b1d      	ldr	r3, [pc, #116]	; (80010f0 <read_calliberation_data+0x124>)
 800107c:	7b1b      	ldrb	r3, [r3, #12]
 800107e:	021b      	lsls	r3, r3, #8
 8001080:	b21a      	sxth	r2, r3
 8001082:	4b1b      	ldr	r3, [pc, #108]	; (80010f0 <read_calliberation_data+0x124>)
 8001084:	7b5b      	ldrb	r3, [r3, #13]
 8001086:	b21b      	sxth	r3, r3
 8001088:	4313      	orrs	r3, r2
 800108a:	b21a      	sxth	r2, r3
 800108c:	4b20      	ldr	r3, [pc, #128]	; (8001110 <read_calliberation_data+0x144>)
 800108e:	801a      	strh	r2, [r3, #0]
	B2 = ((Callib_Data[14] << 8) | Callib_Data[15]);
 8001090:	4b17      	ldr	r3, [pc, #92]	; (80010f0 <read_calliberation_data+0x124>)
 8001092:	7b9b      	ldrb	r3, [r3, #14]
 8001094:	021b      	lsls	r3, r3, #8
 8001096:	b21a      	sxth	r2, r3
 8001098:	4b15      	ldr	r3, [pc, #84]	; (80010f0 <read_calliberation_data+0x124>)
 800109a:	7bdb      	ldrb	r3, [r3, #15]
 800109c:	b21b      	sxth	r3, r3
 800109e:	4313      	orrs	r3, r2
 80010a0:	b21a      	sxth	r2, r3
 80010a2:	4b1c      	ldr	r3, [pc, #112]	; (8001114 <read_calliberation_data+0x148>)
 80010a4:	801a      	strh	r2, [r3, #0]
	MB = ((Callib_Data[16] << 8) | Callib_Data[17]);
 80010a6:	4b12      	ldr	r3, [pc, #72]	; (80010f0 <read_calliberation_data+0x124>)
 80010a8:	7c1b      	ldrb	r3, [r3, #16]
 80010aa:	021b      	lsls	r3, r3, #8
 80010ac:	b21a      	sxth	r2, r3
 80010ae:	4b10      	ldr	r3, [pc, #64]	; (80010f0 <read_calliberation_data+0x124>)
 80010b0:	7c5b      	ldrb	r3, [r3, #17]
 80010b2:	b21b      	sxth	r3, r3
 80010b4:	4313      	orrs	r3, r2
 80010b6:	b21a      	sxth	r2, r3
 80010b8:	4b17      	ldr	r3, [pc, #92]	; (8001118 <read_calliberation_data+0x14c>)
 80010ba:	801a      	strh	r2, [r3, #0]
	MC = ((Callib_Data[18] << 8) | Callib_Data[19]);
 80010bc:	4b0c      	ldr	r3, [pc, #48]	; (80010f0 <read_calliberation_data+0x124>)
 80010be:	7c9b      	ldrb	r3, [r3, #18]
 80010c0:	021b      	lsls	r3, r3, #8
 80010c2:	b21a      	sxth	r2, r3
 80010c4:	4b0a      	ldr	r3, [pc, #40]	; (80010f0 <read_calliberation_data+0x124>)
 80010c6:	7cdb      	ldrb	r3, [r3, #19]
 80010c8:	b21b      	sxth	r3, r3
 80010ca:	4313      	orrs	r3, r2
 80010cc:	b21a      	sxth	r2, r3
 80010ce:	4b13      	ldr	r3, [pc, #76]	; (800111c <read_calliberation_data+0x150>)
 80010d0:	801a      	strh	r2, [r3, #0]
	MD = ((Callib_Data[20] << 8) | Callib_Data[21]);
 80010d2:	4b07      	ldr	r3, [pc, #28]	; (80010f0 <read_calliberation_data+0x124>)
 80010d4:	7d1b      	ldrb	r3, [r3, #20]
 80010d6:	021b      	lsls	r3, r3, #8
 80010d8:	b21a      	sxth	r2, r3
 80010da:	4b05      	ldr	r3, [pc, #20]	; (80010f0 <read_calliberation_data+0x124>)
 80010dc:	7d5b      	ldrb	r3, [r3, #21]
 80010de:	b21b      	sxth	r3, r3
 80010e0:	4313      	orrs	r3, r2
 80010e2:	b21a      	sxth	r2, r3
 80010e4:	4b0e      	ldr	r3, [pc, #56]	; (8001120 <read_calliberation_data+0x154>)
 80010e6:	801a      	strh	r2, [r3, #0]

}
 80010e8:	bf00      	nop
 80010ea:	3708      	adds	r7, #8
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	200000ec 	.word	0x200000ec
 80010f4:	20000228 	.word	0x20000228
 80010f8:	200000a4 	.word	0x200000a4
 80010fc:	200000a6 	.word	0x200000a6
 8001100:	200000a8 	.word	0x200000a8
 8001104:	200000aa 	.word	0x200000aa
 8001108:	200000ac 	.word	0x200000ac
 800110c:	200000ae 	.word	0x200000ae
 8001110:	200000b0 	.word	0x200000b0
 8001114:	200000b2 	.word	0x200000b2
 8001118:	200000b4 	.word	0x200000b4
 800111c:	200000b6 	.word	0x200000b6
 8001120:	200000b8 	.word	0x200000b8

08001124 <Get_UTemp>:
// Get uncompensated Temp
uint16_t Get_UTemp (void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b086      	sub	sp, #24
 8001128:	af04      	add	r7, sp, #16
	uint8_t datatowrite = 0x2E;
 800112a:	232e      	movs	r3, #46	; 0x2e
 800112c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(BMP180_I2C, BMP180_ADDRESS, 0xF4, 1, &datatowrite, 1, 1000);
 800112e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001132:	9302      	str	r3, [sp, #8]
 8001134:	2301      	movs	r3, #1
 8001136:	9301      	str	r3, [sp, #4]
 8001138:	1dfb      	adds	r3, r7, #7
 800113a:	9300      	str	r3, [sp, #0]
 800113c:	2301      	movs	r3, #1
 800113e:	22f4      	movs	r2, #244	; 0xf4
 8001140:	21ee      	movs	r1, #238	; 0xee
 8001142:	4810      	ldr	r0, [pc, #64]	; (8001184 <Get_UTemp+0x60>)
 8001144:	f004 fdb2 	bl	8005cac <HAL_I2C_Mem_Write>
	HAL_Delay (5);  // wait 4.5 ms
 8001148:	2005      	movs	r0, #5
 800114a:	f003 f94b 	bl	80043e4 <HAL_Delay>
	HAL_I2C_Mem_Read(BMP180_I2C, BMP180_ADDRESS, 0xF6, 1, Temp_RAW, 2, 1000);
 800114e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001152:	9302      	str	r3, [sp, #8]
 8001154:	2302      	movs	r3, #2
 8001156:	9301      	str	r3, [sp, #4]
 8001158:	4b0b      	ldr	r3, [pc, #44]	; (8001188 <Get_UTemp+0x64>)
 800115a:	9300      	str	r3, [sp, #0]
 800115c:	2301      	movs	r3, #1
 800115e:	22f6      	movs	r2, #246	; 0xf6
 8001160:	21ee      	movs	r1, #238	; 0xee
 8001162:	4808      	ldr	r0, [pc, #32]	; (8001184 <Get_UTemp+0x60>)
 8001164:	f004 fe9c 	bl	8005ea0 <HAL_I2C_Mem_Read>
	return ((Temp_RAW[0]<<8) + Temp_RAW[1]);
 8001168:	4b07      	ldr	r3, [pc, #28]	; (8001188 <Get_UTemp+0x64>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	b29b      	uxth	r3, r3
 800116e:	021b      	lsls	r3, r3, #8
 8001170:	b29a      	uxth	r2, r3
 8001172:	4b05      	ldr	r3, [pc, #20]	; (8001188 <Get_UTemp+0x64>)
 8001174:	785b      	ldrb	r3, [r3, #1]
 8001176:	b29b      	uxth	r3, r3
 8001178:	4413      	add	r3, r2
 800117a:	b29b      	uxth	r3, r3
}
 800117c:	4618      	mov	r0, r3
 800117e:	3708      	adds	r7, #8
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	20000228 	.word	0x20000228
 8001188:	20000108 	.word	0x20000108

0800118c <BMP180_GetTemp>:

float BMP180_GetTemp (void)
{
 800118c:	b5b0      	push	{r4, r5, r7, lr}
 800118e:	af00      	add	r7, sp, #0
	UT = Get_UTemp();
 8001190:	f7ff ffc8 	bl	8001124 <Get_UTemp>
 8001194:	4603      	mov	r3, r0
 8001196:	461a      	mov	r2, r3
 8001198:	4b3e      	ldr	r3, [pc, #248]	; (8001294 <BMP180_GetTemp+0x108>)
 800119a:	601a      	str	r2, [r3, #0]
	X1 = ((UT-AC6) * (AC5/(pow(2,15))));
 800119c:	4b3d      	ldr	r3, [pc, #244]	; (8001294 <BMP180_GetTemp+0x108>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a3d      	ldr	r2, [pc, #244]	; (8001298 <BMP180_GetTemp+0x10c>)
 80011a2:	8812      	ldrh	r2, [r2, #0]
 80011a4:	1a9b      	subs	r3, r3, r2
 80011a6:	4618      	mov	r0, r3
 80011a8:	f7ff f9dc 	bl	8000564 <__aeabi_i2d>
 80011ac:	4604      	mov	r4, r0
 80011ae:	460d      	mov	r5, r1
 80011b0:	4b3a      	ldr	r3, [pc, #232]	; (800129c <BMP180_GetTemp+0x110>)
 80011b2:	881b      	ldrh	r3, [r3, #0]
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff f9d5 	bl	8000564 <__aeabi_i2d>
 80011ba:	f04f 0200 	mov.w	r2, #0
 80011be:	4b38      	ldr	r3, [pc, #224]	; (80012a0 <BMP180_GetTemp+0x114>)
 80011c0:	f7ff fb64 	bl	800088c <__aeabi_ddiv>
 80011c4:	4602      	mov	r2, r0
 80011c6:	460b      	mov	r3, r1
 80011c8:	4620      	mov	r0, r4
 80011ca:	4629      	mov	r1, r5
 80011cc:	f7ff fa34 	bl	8000638 <__aeabi_dmul>
 80011d0:	4602      	mov	r2, r0
 80011d2:	460b      	mov	r3, r1
 80011d4:	4610      	mov	r0, r2
 80011d6:	4619      	mov	r1, r3
 80011d8:	f7ff fcde 	bl	8000b98 <__aeabi_d2iz>
 80011dc:	4603      	mov	r3, r0
 80011de:	4a31      	ldr	r2, [pc, #196]	; (80012a4 <BMP180_GetTemp+0x118>)
 80011e0:	6013      	str	r3, [r2, #0]
	X2 = ((MC*(pow(2,11))) / (X1+MD));
 80011e2:	4b31      	ldr	r3, [pc, #196]	; (80012a8 <BMP180_GetTemp+0x11c>)
 80011e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011e8:	4618      	mov	r0, r3
 80011ea:	f7ff f9bb 	bl	8000564 <__aeabi_i2d>
 80011ee:	f04f 0200 	mov.w	r2, #0
 80011f2:	4b2e      	ldr	r3, [pc, #184]	; (80012ac <BMP180_GetTemp+0x120>)
 80011f4:	f7ff fa20 	bl	8000638 <__aeabi_dmul>
 80011f8:	4602      	mov	r2, r0
 80011fa:	460b      	mov	r3, r1
 80011fc:	4614      	mov	r4, r2
 80011fe:	461d      	mov	r5, r3
 8001200:	4b2b      	ldr	r3, [pc, #172]	; (80012b0 <BMP180_GetTemp+0x124>)
 8001202:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001206:	461a      	mov	r2, r3
 8001208:	4b26      	ldr	r3, [pc, #152]	; (80012a4 <BMP180_GetTemp+0x118>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4413      	add	r3, r2
 800120e:	4618      	mov	r0, r3
 8001210:	f7ff f9a8 	bl	8000564 <__aeabi_i2d>
 8001214:	4602      	mov	r2, r0
 8001216:	460b      	mov	r3, r1
 8001218:	4620      	mov	r0, r4
 800121a:	4629      	mov	r1, r5
 800121c:	f7ff fb36 	bl	800088c <__aeabi_ddiv>
 8001220:	4602      	mov	r2, r0
 8001222:	460b      	mov	r3, r1
 8001224:	4610      	mov	r0, r2
 8001226:	4619      	mov	r1, r3
 8001228:	f7ff fcb6 	bl	8000b98 <__aeabi_d2iz>
 800122c:	4603      	mov	r3, r0
 800122e:	4a21      	ldr	r2, [pc, #132]	; (80012b4 <BMP180_GetTemp+0x128>)
 8001230:	6013      	str	r3, [r2, #0]
	B5 = X1+X2;
 8001232:	4b1c      	ldr	r3, [pc, #112]	; (80012a4 <BMP180_GetTemp+0x118>)
 8001234:	681a      	ldr	r2, [r3, #0]
 8001236:	4b1f      	ldr	r3, [pc, #124]	; (80012b4 <BMP180_GetTemp+0x128>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4413      	add	r3, r2
 800123c:	4a1e      	ldr	r2, [pc, #120]	; (80012b8 <BMP180_GetTemp+0x12c>)
 800123e:	6013      	str	r3, [r2, #0]
	Temp = (B5+8)/(pow(2,4));
 8001240:	4b1d      	ldr	r3, [pc, #116]	; (80012b8 <BMP180_GetTemp+0x12c>)
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	3308      	adds	r3, #8
 8001246:	4618      	mov	r0, r3
 8001248:	f7ff f98c 	bl	8000564 <__aeabi_i2d>
 800124c:	f04f 0200 	mov.w	r2, #0
 8001250:	4b1a      	ldr	r3, [pc, #104]	; (80012bc <BMP180_GetTemp+0x130>)
 8001252:	f7ff fb1b 	bl	800088c <__aeabi_ddiv>
 8001256:	4602      	mov	r2, r0
 8001258:	460b      	mov	r3, r1
 800125a:	4610      	mov	r0, r2
 800125c:	4619      	mov	r1, r3
 800125e:	f7ff fc9b 	bl	8000b98 <__aeabi_d2iz>
 8001262:	4603      	mov	r3, r0
 8001264:	4a16      	ldr	r2, [pc, #88]	; (80012c0 <BMP180_GetTemp+0x134>)
 8001266:	6013      	str	r3, [r2, #0]
	return Temp/10.0;
 8001268:	4b15      	ldr	r3, [pc, #84]	; (80012c0 <BMP180_GetTemp+0x134>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4618      	mov	r0, r3
 800126e:	f7ff f979 	bl	8000564 <__aeabi_i2d>
 8001272:	f04f 0200 	mov.w	r2, #0
 8001276:	4b13      	ldr	r3, [pc, #76]	; (80012c4 <BMP180_GetTemp+0x138>)
 8001278:	f7ff fb08 	bl	800088c <__aeabi_ddiv>
 800127c:	4602      	mov	r2, r0
 800127e:	460b      	mov	r3, r1
 8001280:	4610      	mov	r0, r2
 8001282:	4619      	mov	r1, r3
 8001284:	f7ff fcd0 	bl	8000c28 <__aeabi_d2f>
 8001288:	4603      	mov	r3, r0
 800128a:	ee07 3a90 	vmov	s15, r3
}
 800128e:	eeb0 0a67 	vmov.f32	s0, s15
 8001292:	bdb0      	pop	{r4, r5, r7, pc}
 8001294:	200000bc 	.word	0x200000bc
 8001298:	200000ae 	.word	0x200000ae
 800129c:	200000ac 	.word	0x200000ac
 80012a0:	40e00000 	.word	0x40e00000
 80012a4:	200000c4 	.word	0x200000c4
 80012a8:	200000b6 	.word	0x200000b6
 80012ac:	40a00000 	.word	0x40a00000
 80012b0:	200000b8 	.word	0x200000b8
 80012b4:	200000c8 	.word	0x200000c8
 80012b8:	200000d4 	.word	0x200000d4
 80012bc:	40300000 	.word	0x40300000
 80012c0:	200000e8 	.word	0x200000e8
 80012c4:	40240000 	.word	0x40240000

080012c8 <Get_UPress>:

// Get uncompensated Pressure
uint32_t Get_UPress (int oss)   // oversampling setting 0,1,2,3
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b088      	sub	sp, #32
 80012cc:	af04      	add	r7, sp, #16
 80012ce:	6078      	str	r0, [r7, #4]
	uint8_t datatowrite = 0x34+(oss<<6);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	b2db      	uxtb	r3, r3
 80012d4:	019b      	lsls	r3, r3, #6
 80012d6:	b2db      	uxtb	r3, r3
 80012d8:	3334      	adds	r3, #52	; 0x34
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(BMP180_I2C, BMP180_ADDRESS, 0xF4, 1, &datatowrite, 1, 1000);
 80012de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012e2:	9302      	str	r3, [sp, #8]
 80012e4:	2301      	movs	r3, #1
 80012e6:	9301      	str	r3, [sp, #4]
 80012e8:	f107 030f 	add.w	r3, r7, #15
 80012ec:	9300      	str	r3, [sp, #0]
 80012ee:	2301      	movs	r3, #1
 80012f0:	22f4      	movs	r2, #244	; 0xf4
 80012f2:	21ee      	movs	r1, #238	; 0xee
 80012f4:	4820      	ldr	r0, [pc, #128]	; (8001378 <Get_UPress+0xb0>)
 80012f6:	f004 fcd9 	bl	8005cac <HAL_I2C_Mem_Write>

	switch (oss)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2b03      	cmp	r3, #3
 80012fe:	d81b      	bhi.n	8001338 <Get_UPress+0x70>
 8001300:	a201      	add	r2, pc, #4	; (adr r2, 8001308 <Get_UPress+0x40>)
 8001302:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001306:	bf00      	nop
 8001308:	08001319 	.word	0x08001319
 800130c:	08001321 	.word	0x08001321
 8001310:	08001329 	.word	0x08001329
 8001314:	08001331 	.word	0x08001331
	{
		case (0):
			HAL_Delay (5);
 8001318:	2005      	movs	r0, #5
 800131a:	f003 f863 	bl	80043e4 <HAL_Delay>
			break;
 800131e:	e00b      	b.n	8001338 <Get_UPress+0x70>
		case (1):
			HAL_Delay (8);
 8001320:	2008      	movs	r0, #8
 8001322:	f003 f85f 	bl	80043e4 <HAL_Delay>
			break;
 8001326:	e007      	b.n	8001338 <Get_UPress+0x70>
		case (2):
			HAL_Delay (14);
 8001328:	200e      	movs	r0, #14
 800132a:	f003 f85b 	bl	80043e4 <HAL_Delay>
			break;
 800132e:	e003      	b.n	8001338 <Get_UPress+0x70>
		case (3):
			HAL_Delay (26);
 8001330:	201a      	movs	r0, #26
 8001332:	f003 f857 	bl	80043e4 <HAL_Delay>
			break;
 8001336:	bf00      	nop
	}
	HAL_I2C_Mem_Read(BMP180_I2C, BMP180_ADDRESS, 0xF6, 1, Press_RAW, 3, 1000);
 8001338:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800133c:	9302      	str	r3, [sp, #8]
 800133e:	2303      	movs	r3, #3
 8001340:	9301      	str	r3, [sp, #4]
 8001342:	4b0e      	ldr	r3, [pc, #56]	; (800137c <Get_UPress+0xb4>)
 8001344:	9300      	str	r3, [sp, #0]
 8001346:	2301      	movs	r3, #1
 8001348:	22f6      	movs	r2, #246	; 0xf6
 800134a:	21ee      	movs	r1, #238	; 0xee
 800134c:	480a      	ldr	r0, [pc, #40]	; (8001378 <Get_UPress+0xb0>)
 800134e:	f004 fda7 	bl	8005ea0 <HAL_I2C_Mem_Read>
	return (((Press_RAW[0]<<16)+(Press_RAW[1]<<8)+Press_RAW[2]) >> (8-oss));
 8001352:	4b0a      	ldr	r3, [pc, #40]	; (800137c <Get_UPress+0xb4>)
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	041a      	lsls	r2, r3, #16
 8001358:	4b08      	ldr	r3, [pc, #32]	; (800137c <Get_UPress+0xb4>)
 800135a:	785b      	ldrb	r3, [r3, #1]
 800135c:	021b      	lsls	r3, r3, #8
 800135e:	4413      	add	r3, r2
 8001360:	4a06      	ldr	r2, [pc, #24]	; (800137c <Get_UPress+0xb4>)
 8001362:	7892      	ldrb	r2, [r2, #2]
 8001364:	441a      	add	r2, r3
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	f1c3 0308 	rsb	r3, r3, #8
 800136c:	fa42 f303 	asr.w	r3, r2, r3
}
 8001370:	4618      	mov	r0, r3
 8001372:	3710      	adds	r7, #16
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}
 8001378:	20000228 	.word	0x20000228
 800137c:	20000104 	.word	0x20000104

08001380 <BMP180_GetPress>:
float BMP180_GetPress (int oss)
{
 8001380:	b5b0      	push	{r4, r5, r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
	UP = Get_UPress(oss);
 8001388:	6878      	ldr	r0, [r7, #4]
 800138a:	f7ff ff9d 	bl	80012c8 <Get_UPress>
 800138e:	4603      	mov	r3, r0
 8001390:	461a      	mov	r2, r3
 8001392:	4ba8      	ldr	r3, [pc, #672]	; (8001634 <BMP180_GetPress+0x2b4>)
 8001394:	601a      	str	r2, [r3, #0]
	X1 = ((UT-AC6) * (AC5/(pow(2,15))));
 8001396:	4ba8      	ldr	r3, [pc, #672]	; (8001638 <BMP180_GetPress+0x2b8>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4aa8      	ldr	r2, [pc, #672]	; (800163c <BMP180_GetPress+0x2bc>)
 800139c:	8812      	ldrh	r2, [r2, #0]
 800139e:	1a9b      	subs	r3, r3, r2
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff f8df 	bl	8000564 <__aeabi_i2d>
 80013a6:	4604      	mov	r4, r0
 80013a8:	460d      	mov	r5, r1
 80013aa:	4ba5      	ldr	r3, [pc, #660]	; (8001640 <BMP180_GetPress+0x2c0>)
 80013ac:	881b      	ldrh	r3, [r3, #0]
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7ff f8d8 	bl	8000564 <__aeabi_i2d>
 80013b4:	f04f 0200 	mov.w	r2, #0
 80013b8:	4ba2      	ldr	r3, [pc, #648]	; (8001644 <BMP180_GetPress+0x2c4>)
 80013ba:	f7ff fa67 	bl	800088c <__aeabi_ddiv>
 80013be:	4602      	mov	r2, r0
 80013c0:	460b      	mov	r3, r1
 80013c2:	4620      	mov	r0, r4
 80013c4:	4629      	mov	r1, r5
 80013c6:	f7ff f937 	bl	8000638 <__aeabi_dmul>
 80013ca:	4602      	mov	r2, r0
 80013cc:	460b      	mov	r3, r1
 80013ce:	4610      	mov	r0, r2
 80013d0:	4619      	mov	r1, r3
 80013d2:	f7ff fbe1 	bl	8000b98 <__aeabi_d2iz>
 80013d6:	4603      	mov	r3, r0
 80013d8:	4a9b      	ldr	r2, [pc, #620]	; (8001648 <BMP180_GetPress+0x2c8>)
 80013da:	6013      	str	r3, [r2, #0]
	X2 = ((MC*(pow(2,11))) / (X1+MD));
 80013dc:	4b9b      	ldr	r3, [pc, #620]	; (800164c <BMP180_GetPress+0x2cc>)
 80013de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff f8be 	bl	8000564 <__aeabi_i2d>
 80013e8:	f04f 0200 	mov.w	r2, #0
 80013ec:	4b98      	ldr	r3, [pc, #608]	; (8001650 <BMP180_GetPress+0x2d0>)
 80013ee:	f7ff f923 	bl	8000638 <__aeabi_dmul>
 80013f2:	4602      	mov	r2, r0
 80013f4:	460b      	mov	r3, r1
 80013f6:	4614      	mov	r4, r2
 80013f8:	461d      	mov	r5, r3
 80013fa:	4b96      	ldr	r3, [pc, #600]	; (8001654 <BMP180_GetPress+0x2d4>)
 80013fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001400:	461a      	mov	r2, r3
 8001402:	4b91      	ldr	r3, [pc, #580]	; (8001648 <BMP180_GetPress+0x2c8>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4413      	add	r3, r2
 8001408:	4618      	mov	r0, r3
 800140a:	f7ff f8ab 	bl	8000564 <__aeabi_i2d>
 800140e:	4602      	mov	r2, r0
 8001410:	460b      	mov	r3, r1
 8001412:	4620      	mov	r0, r4
 8001414:	4629      	mov	r1, r5
 8001416:	f7ff fa39 	bl	800088c <__aeabi_ddiv>
 800141a:	4602      	mov	r2, r0
 800141c:	460b      	mov	r3, r1
 800141e:	4610      	mov	r0, r2
 8001420:	4619      	mov	r1, r3
 8001422:	f7ff fbb9 	bl	8000b98 <__aeabi_d2iz>
 8001426:	4603      	mov	r3, r0
 8001428:	4a8b      	ldr	r2, [pc, #556]	; (8001658 <BMP180_GetPress+0x2d8>)
 800142a:	6013      	str	r3, [r2, #0]
	B5 = X1+X2;
 800142c:	4b86      	ldr	r3, [pc, #536]	; (8001648 <BMP180_GetPress+0x2c8>)
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	4b89      	ldr	r3, [pc, #548]	; (8001658 <BMP180_GetPress+0x2d8>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4413      	add	r3, r2
 8001436:	4a89      	ldr	r2, [pc, #548]	; (800165c <BMP180_GetPress+0x2dc>)
 8001438:	6013      	str	r3, [r2, #0]
	B6 = B5-4000;
 800143a:	4b88      	ldr	r3, [pc, #544]	; (800165c <BMP180_GetPress+0x2dc>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 8001442:	4a87      	ldr	r2, [pc, #540]	; (8001660 <BMP180_GetPress+0x2e0>)
 8001444:	6013      	str	r3, [r2, #0]
	X1 = (B2 * (B6*B6/(pow(2,12))))/(pow(2,11));
 8001446:	4b87      	ldr	r3, [pc, #540]	; (8001664 <BMP180_GetPress+0x2e4>)
 8001448:	f9b3 3000 	ldrsh.w	r3, [r3]
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff f889 	bl	8000564 <__aeabi_i2d>
 8001452:	4604      	mov	r4, r0
 8001454:	460d      	mov	r5, r1
 8001456:	4b82      	ldr	r3, [pc, #520]	; (8001660 <BMP180_GetPress+0x2e0>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a81      	ldr	r2, [pc, #516]	; (8001660 <BMP180_GetPress+0x2e0>)
 800145c:	6812      	ldr	r2, [r2, #0]
 800145e:	fb02 f303 	mul.w	r3, r2, r3
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff f87e 	bl	8000564 <__aeabi_i2d>
 8001468:	f04f 0200 	mov.w	r2, #0
 800146c:	4b7e      	ldr	r3, [pc, #504]	; (8001668 <BMP180_GetPress+0x2e8>)
 800146e:	f7ff fa0d 	bl	800088c <__aeabi_ddiv>
 8001472:	4602      	mov	r2, r0
 8001474:	460b      	mov	r3, r1
 8001476:	4620      	mov	r0, r4
 8001478:	4629      	mov	r1, r5
 800147a:	f7ff f8dd 	bl	8000638 <__aeabi_dmul>
 800147e:	4602      	mov	r2, r0
 8001480:	460b      	mov	r3, r1
 8001482:	4610      	mov	r0, r2
 8001484:	4619      	mov	r1, r3
 8001486:	f04f 0200 	mov.w	r2, #0
 800148a:	4b71      	ldr	r3, [pc, #452]	; (8001650 <BMP180_GetPress+0x2d0>)
 800148c:	f7ff f9fe 	bl	800088c <__aeabi_ddiv>
 8001490:	4602      	mov	r2, r0
 8001492:	460b      	mov	r3, r1
 8001494:	4610      	mov	r0, r2
 8001496:	4619      	mov	r1, r3
 8001498:	f7ff fb7e 	bl	8000b98 <__aeabi_d2iz>
 800149c:	4603      	mov	r3, r0
 800149e:	4a6a      	ldr	r2, [pc, #424]	; (8001648 <BMP180_GetPress+0x2c8>)
 80014a0:	6013      	str	r3, [r2, #0]
	X2 = AC2*B6/(pow(2,11));
 80014a2:	4b72      	ldr	r3, [pc, #456]	; (800166c <BMP180_GetPress+0x2ec>)
 80014a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014a8:	461a      	mov	r2, r3
 80014aa:	4b6d      	ldr	r3, [pc, #436]	; (8001660 <BMP180_GetPress+0x2e0>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	fb02 f303 	mul.w	r3, r2, r3
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff f856 	bl	8000564 <__aeabi_i2d>
 80014b8:	f04f 0200 	mov.w	r2, #0
 80014bc:	4b64      	ldr	r3, [pc, #400]	; (8001650 <BMP180_GetPress+0x2d0>)
 80014be:	f7ff f9e5 	bl	800088c <__aeabi_ddiv>
 80014c2:	4602      	mov	r2, r0
 80014c4:	460b      	mov	r3, r1
 80014c6:	4610      	mov	r0, r2
 80014c8:	4619      	mov	r1, r3
 80014ca:	f7ff fb65 	bl	8000b98 <__aeabi_d2iz>
 80014ce:	4603      	mov	r3, r0
 80014d0:	4a61      	ldr	r2, [pc, #388]	; (8001658 <BMP180_GetPress+0x2d8>)
 80014d2:	6013      	str	r3, [r2, #0]
	X3 = X1+X2;
 80014d4:	4b5c      	ldr	r3, [pc, #368]	; (8001648 <BMP180_GetPress+0x2c8>)
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	4b5f      	ldr	r3, [pc, #380]	; (8001658 <BMP180_GetPress+0x2d8>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4413      	add	r3, r2
 80014de:	4a64      	ldr	r2, [pc, #400]	; (8001670 <BMP180_GetPress+0x2f0>)
 80014e0:	6013      	str	r3, [r2, #0]
	B3 = (((AC1*4+X3)<<oss)+2)/4;
 80014e2:	4b64      	ldr	r3, [pc, #400]	; (8001674 <BMP180_GetPress+0x2f4>)
 80014e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014e8:	009a      	lsls	r2, r3, #2
 80014ea:	4b61      	ldr	r3, [pc, #388]	; (8001670 <BMP180_GetPress+0x2f0>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	441a      	add	r2, r3
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	fa02 f303 	lsl.w	r3, r2, r3
 80014f6:	3302      	adds	r3, #2
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	da00      	bge.n	80014fe <BMP180_GetPress+0x17e>
 80014fc:	3303      	adds	r3, #3
 80014fe:	109b      	asrs	r3, r3, #2
 8001500:	461a      	mov	r2, r3
 8001502:	4b5d      	ldr	r3, [pc, #372]	; (8001678 <BMP180_GetPress+0x2f8>)
 8001504:	601a      	str	r2, [r3, #0]
	X1 = AC3*B6/pow(2,13);
 8001506:	4b5d      	ldr	r3, [pc, #372]	; (800167c <BMP180_GetPress+0x2fc>)
 8001508:	f9b3 3000 	ldrsh.w	r3, [r3]
 800150c:	461a      	mov	r2, r3
 800150e:	4b54      	ldr	r3, [pc, #336]	; (8001660 <BMP180_GetPress+0x2e0>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	fb02 f303 	mul.w	r3, r2, r3
 8001516:	4618      	mov	r0, r3
 8001518:	f7ff f824 	bl	8000564 <__aeabi_i2d>
 800151c:	f04f 0200 	mov.w	r2, #0
 8001520:	4b57      	ldr	r3, [pc, #348]	; (8001680 <BMP180_GetPress+0x300>)
 8001522:	f7ff f9b3 	bl	800088c <__aeabi_ddiv>
 8001526:	4602      	mov	r2, r0
 8001528:	460b      	mov	r3, r1
 800152a:	4610      	mov	r0, r2
 800152c:	4619      	mov	r1, r3
 800152e:	f7ff fb33 	bl	8000b98 <__aeabi_d2iz>
 8001532:	4603      	mov	r3, r0
 8001534:	4a44      	ldr	r2, [pc, #272]	; (8001648 <BMP180_GetPress+0x2c8>)
 8001536:	6013      	str	r3, [r2, #0]
	X2 = (B1 * (B6*B6/(pow(2,12))))/(pow(2,16));
 8001538:	4b52      	ldr	r3, [pc, #328]	; (8001684 <BMP180_GetPress+0x304>)
 800153a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff f810 	bl	8000564 <__aeabi_i2d>
 8001544:	4604      	mov	r4, r0
 8001546:	460d      	mov	r5, r1
 8001548:	4b45      	ldr	r3, [pc, #276]	; (8001660 <BMP180_GetPress+0x2e0>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a44      	ldr	r2, [pc, #272]	; (8001660 <BMP180_GetPress+0x2e0>)
 800154e:	6812      	ldr	r2, [r2, #0]
 8001550:	fb02 f303 	mul.w	r3, r2, r3
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff f805 	bl	8000564 <__aeabi_i2d>
 800155a:	f04f 0200 	mov.w	r2, #0
 800155e:	4b42      	ldr	r3, [pc, #264]	; (8001668 <BMP180_GetPress+0x2e8>)
 8001560:	f7ff f994 	bl	800088c <__aeabi_ddiv>
 8001564:	4602      	mov	r2, r0
 8001566:	460b      	mov	r3, r1
 8001568:	4620      	mov	r0, r4
 800156a:	4629      	mov	r1, r5
 800156c:	f7ff f864 	bl	8000638 <__aeabi_dmul>
 8001570:	4602      	mov	r2, r0
 8001572:	460b      	mov	r3, r1
 8001574:	4610      	mov	r0, r2
 8001576:	4619      	mov	r1, r3
 8001578:	f04f 0200 	mov.w	r2, #0
 800157c:	4b42      	ldr	r3, [pc, #264]	; (8001688 <BMP180_GetPress+0x308>)
 800157e:	f7ff f985 	bl	800088c <__aeabi_ddiv>
 8001582:	4602      	mov	r2, r0
 8001584:	460b      	mov	r3, r1
 8001586:	4610      	mov	r0, r2
 8001588:	4619      	mov	r1, r3
 800158a:	f7ff fb05 	bl	8000b98 <__aeabi_d2iz>
 800158e:	4603      	mov	r3, r0
 8001590:	4a31      	ldr	r2, [pc, #196]	; (8001658 <BMP180_GetPress+0x2d8>)
 8001592:	6013      	str	r3, [r2, #0]
	X3 = ((X1+X2)+2)/pow(2,2);
 8001594:	4b2c      	ldr	r3, [pc, #176]	; (8001648 <BMP180_GetPress+0x2c8>)
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	4b2f      	ldr	r3, [pc, #188]	; (8001658 <BMP180_GetPress+0x2d8>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4413      	add	r3, r2
 800159e:	3302      	adds	r3, #2
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7fe ffdf 	bl	8000564 <__aeabi_i2d>
 80015a6:	f04f 0200 	mov.w	r2, #0
 80015aa:	4b38      	ldr	r3, [pc, #224]	; (800168c <BMP180_GetPress+0x30c>)
 80015ac:	f7ff f96e 	bl	800088c <__aeabi_ddiv>
 80015b0:	4602      	mov	r2, r0
 80015b2:	460b      	mov	r3, r1
 80015b4:	4610      	mov	r0, r2
 80015b6:	4619      	mov	r1, r3
 80015b8:	f7ff faee 	bl	8000b98 <__aeabi_d2iz>
 80015bc:	4603      	mov	r3, r0
 80015be:	4a2c      	ldr	r2, [pc, #176]	; (8001670 <BMP180_GetPress+0x2f0>)
 80015c0:	6013      	str	r3, [r2, #0]
	B4 = AC4*(unsigned long)(X3+32768)/(pow(2,15));
 80015c2:	4b33      	ldr	r3, [pc, #204]	; (8001690 <BMP180_GetPress+0x310>)
 80015c4:	881b      	ldrh	r3, [r3, #0]
 80015c6:	461a      	mov	r2, r3
 80015c8:	4b29      	ldr	r3, [pc, #164]	; (8001670 <BMP180_GetPress+0x2f0>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80015d0:	fb02 f303 	mul.w	r3, r2, r3
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7fe ffb5 	bl	8000544 <__aeabi_ui2d>
 80015da:	f04f 0200 	mov.w	r2, #0
 80015de:	4b19      	ldr	r3, [pc, #100]	; (8001644 <BMP180_GetPress+0x2c4>)
 80015e0:	f7ff f954 	bl	800088c <__aeabi_ddiv>
 80015e4:	4602      	mov	r2, r0
 80015e6:	460b      	mov	r3, r1
 80015e8:	4610      	mov	r0, r2
 80015ea:	4619      	mov	r1, r3
 80015ec:	f7ff fafc 	bl	8000be8 <__aeabi_d2uiz>
 80015f0:	4603      	mov	r3, r0
 80015f2:	4a28      	ldr	r2, [pc, #160]	; (8001694 <BMP180_GetPress+0x314>)
 80015f4:	6013      	str	r3, [r2, #0]
	B7 = ((unsigned long)UP-B3)*(50000>>oss);
 80015f6:	4b0f      	ldr	r3, [pc, #60]	; (8001634 <BMP180_GetPress+0x2b4>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	461a      	mov	r2, r3
 80015fc:	4b1e      	ldr	r3, [pc, #120]	; (8001678 <BMP180_GetPress+0x2f8>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	1ad3      	subs	r3, r2, r3
 8001602:	f24c 3150 	movw	r1, #50000	; 0xc350
 8001606:	687a      	ldr	r2, [r7, #4]
 8001608:	fa41 f202 	asr.w	r2, r1, r2
 800160c:	fb02 f303 	mul.w	r3, r2, r3
 8001610:	4a21      	ldr	r2, [pc, #132]	; (8001698 <BMP180_GetPress+0x318>)
 8001612:	6013      	str	r3, [r2, #0]
	if (B7<0x80000000) Press = (B7*2)/B4;
 8001614:	4b20      	ldr	r3, [pc, #128]	; (8001698 <BMP180_GetPress+0x318>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	2b00      	cmp	r3, #0
 800161a:	db41      	blt.n	80016a0 <BMP180_GetPress+0x320>
 800161c:	4b1e      	ldr	r3, [pc, #120]	; (8001698 <BMP180_GetPress+0x318>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	005a      	lsls	r2, r3, #1
 8001622:	4b1c      	ldr	r3, [pc, #112]	; (8001694 <BMP180_GetPress+0x314>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	fbb2 f3f3 	udiv	r3, r2, r3
 800162a:	461a      	mov	r2, r3
 800162c:	4b1b      	ldr	r3, [pc, #108]	; (800169c <BMP180_GetPress+0x31c>)
 800162e:	601a      	str	r2, [r3, #0]
 8001630:	e040      	b.n	80016b4 <BMP180_GetPress+0x334>
 8001632:	bf00      	nop
 8001634:	200000c0 	.word	0x200000c0
 8001638:	200000bc 	.word	0x200000bc
 800163c:	200000ae 	.word	0x200000ae
 8001640:	200000ac 	.word	0x200000ac
 8001644:	40e00000 	.word	0x40e00000
 8001648:	200000c4 	.word	0x200000c4
 800164c:	200000b6 	.word	0x200000b6
 8001650:	40a00000 	.word	0x40a00000
 8001654:	200000b8 	.word	0x200000b8
 8001658:	200000c8 	.word	0x200000c8
 800165c:	200000d4 	.word	0x200000d4
 8001660:	200000dc 	.word	0x200000dc
 8001664:	200000b2 	.word	0x200000b2
 8001668:	40b00000 	.word	0x40b00000
 800166c:	200000a6 	.word	0x200000a6
 8001670:	200000cc 	.word	0x200000cc
 8001674:	200000a4 	.word	0x200000a4
 8001678:	200000d0 	.word	0x200000d0
 800167c:	200000a8 	.word	0x200000a8
 8001680:	40c00000 	.word	0x40c00000
 8001684:	200000b0 	.word	0x200000b0
 8001688:	40f00000 	.word	0x40f00000
 800168c:	40100000 	.word	0x40100000
 8001690:	200000aa 	.word	0x200000aa
 8001694:	200000d8 	.word	0x200000d8
 8001698:	200000e0 	.word	0x200000e0
 800169c:	200000e4 	.word	0x200000e4
	else Press = (B7/B4)*2;
 80016a0:	4b46      	ldr	r3, [pc, #280]	; (80017bc <BMP180_GetPress+0x43c>)
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	4b46      	ldr	r3, [pc, #280]	; (80017c0 <BMP180_GetPress+0x440>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80016ac:	005b      	lsls	r3, r3, #1
 80016ae:	461a      	mov	r2, r3
 80016b0:	4b44      	ldr	r3, [pc, #272]	; (80017c4 <BMP180_GetPress+0x444>)
 80016b2:	601a      	str	r2, [r3, #0]
	X1 = (Press/(pow(2,8)))*(Press/(pow(2,8)));
 80016b4:	4b43      	ldr	r3, [pc, #268]	; (80017c4 <BMP180_GetPress+0x444>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	4618      	mov	r0, r3
 80016ba:	f7fe ff53 	bl	8000564 <__aeabi_i2d>
 80016be:	f04f 0200 	mov.w	r2, #0
 80016c2:	4b41      	ldr	r3, [pc, #260]	; (80017c8 <BMP180_GetPress+0x448>)
 80016c4:	f7ff f8e2 	bl	800088c <__aeabi_ddiv>
 80016c8:	4602      	mov	r2, r0
 80016ca:	460b      	mov	r3, r1
 80016cc:	4614      	mov	r4, r2
 80016ce:	461d      	mov	r5, r3
 80016d0:	4b3c      	ldr	r3, [pc, #240]	; (80017c4 <BMP180_GetPress+0x444>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4618      	mov	r0, r3
 80016d6:	f7fe ff45 	bl	8000564 <__aeabi_i2d>
 80016da:	f04f 0200 	mov.w	r2, #0
 80016de:	4b3a      	ldr	r3, [pc, #232]	; (80017c8 <BMP180_GetPress+0x448>)
 80016e0:	f7ff f8d4 	bl	800088c <__aeabi_ddiv>
 80016e4:	4602      	mov	r2, r0
 80016e6:	460b      	mov	r3, r1
 80016e8:	4620      	mov	r0, r4
 80016ea:	4629      	mov	r1, r5
 80016ec:	f7fe ffa4 	bl	8000638 <__aeabi_dmul>
 80016f0:	4602      	mov	r2, r0
 80016f2:	460b      	mov	r3, r1
 80016f4:	4610      	mov	r0, r2
 80016f6:	4619      	mov	r1, r3
 80016f8:	f7ff fa4e 	bl	8000b98 <__aeabi_d2iz>
 80016fc:	4603      	mov	r3, r0
 80016fe:	4a33      	ldr	r2, [pc, #204]	; (80017cc <BMP180_GetPress+0x44c>)
 8001700:	6013      	str	r3, [r2, #0]
	X1 = (X1*3038)/(pow(2,16));
 8001702:	4b32      	ldr	r3, [pc, #200]	; (80017cc <BMP180_GetPress+0x44c>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f640 32de 	movw	r2, #3038	; 0xbde
 800170a:	fb02 f303 	mul.w	r3, r2, r3
 800170e:	4618      	mov	r0, r3
 8001710:	f7fe ff28 	bl	8000564 <__aeabi_i2d>
 8001714:	f04f 0200 	mov.w	r2, #0
 8001718:	4b2d      	ldr	r3, [pc, #180]	; (80017d0 <BMP180_GetPress+0x450>)
 800171a:	f7ff f8b7 	bl	800088c <__aeabi_ddiv>
 800171e:	4602      	mov	r2, r0
 8001720:	460b      	mov	r3, r1
 8001722:	4610      	mov	r0, r2
 8001724:	4619      	mov	r1, r3
 8001726:	f7ff fa37 	bl	8000b98 <__aeabi_d2iz>
 800172a:	4603      	mov	r3, r0
 800172c:	4a27      	ldr	r2, [pc, #156]	; (80017cc <BMP180_GetPress+0x44c>)
 800172e:	6013      	str	r3, [r2, #0]
	X2 = (-7357*Press)/(pow(2,16));
 8001730:	4b24      	ldr	r3, [pc, #144]	; (80017c4 <BMP180_GetPress+0x444>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a27      	ldr	r2, [pc, #156]	; (80017d4 <BMP180_GetPress+0x454>)
 8001736:	fb02 f303 	mul.w	r3, r2, r3
 800173a:	4618      	mov	r0, r3
 800173c:	f7fe ff12 	bl	8000564 <__aeabi_i2d>
 8001740:	f04f 0200 	mov.w	r2, #0
 8001744:	4b22      	ldr	r3, [pc, #136]	; (80017d0 <BMP180_GetPress+0x450>)
 8001746:	f7ff f8a1 	bl	800088c <__aeabi_ddiv>
 800174a:	4602      	mov	r2, r0
 800174c:	460b      	mov	r3, r1
 800174e:	4610      	mov	r0, r2
 8001750:	4619      	mov	r1, r3
 8001752:	f7ff fa21 	bl	8000b98 <__aeabi_d2iz>
 8001756:	4603      	mov	r3, r0
 8001758:	4a1f      	ldr	r2, [pc, #124]	; (80017d8 <BMP180_GetPress+0x458>)
 800175a:	6013      	str	r3, [r2, #0]
	Press = Press + (X1+X2+3791)/(pow(2,4));
 800175c:	4b19      	ldr	r3, [pc, #100]	; (80017c4 <BMP180_GetPress+0x444>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	4618      	mov	r0, r3
 8001762:	f7fe feff 	bl	8000564 <__aeabi_i2d>
 8001766:	4604      	mov	r4, r0
 8001768:	460d      	mov	r5, r1
 800176a:	4b18      	ldr	r3, [pc, #96]	; (80017cc <BMP180_GetPress+0x44c>)
 800176c:	681a      	ldr	r2, [r3, #0]
 800176e:	4b1a      	ldr	r3, [pc, #104]	; (80017d8 <BMP180_GetPress+0x458>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	4413      	add	r3, r2
 8001774:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 8001778:	4618      	mov	r0, r3
 800177a:	f7fe fef3 	bl	8000564 <__aeabi_i2d>
 800177e:	f04f 0200 	mov.w	r2, #0
 8001782:	4b16      	ldr	r3, [pc, #88]	; (80017dc <BMP180_GetPress+0x45c>)
 8001784:	f7ff f882 	bl	800088c <__aeabi_ddiv>
 8001788:	4602      	mov	r2, r0
 800178a:	460b      	mov	r3, r1
 800178c:	4620      	mov	r0, r4
 800178e:	4629      	mov	r1, r5
 8001790:	f7fe fd9c 	bl	80002cc <__adddf3>
 8001794:	4602      	mov	r2, r0
 8001796:	460b      	mov	r3, r1
 8001798:	4610      	mov	r0, r2
 800179a:	4619      	mov	r1, r3
 800179c:	f7ff f9fc 	bl	8000b98 <__aeabi_d2iz>
 80017a0:	4603      	mov	r3, r0
 80017a2:	4a08      	ldr	r2, [pc, #32]	; (80017c4 <BMP180_GetPress+0x444>)
 80017a4:	6013      	str	r3, [r2, #0]
	return Press;
 80017a6:	4b07      	ldr	r3, [pc, #28]	; (80017c4 <BMP180_GetPress+0x444>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	ee07 3a90 	vmov	s15, r3
 80017ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 80017b2:	eeb0 0a67 	vmov.f32	s0, s15
 80017b6:	3708      	adds	r7, #8
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bdb0      	pop	{r4, r5, r7, pc}
 80017bc:	200000e0 	.word	0x200000e0
 80017c0:	200000d8 	.word	0x200000d8
 80017c4:	200000e4 	.word	0x200000e4
 80017c8:	40700000 	.word	0x40700000
 80017cc:	200000c4 	.word	0x200000c4
 80017d0:	40f00000 	.word	0x40f00000
 80017d4:	ffffe343 	.word	0xffffe343
 80017d8:	200000c8 	.word	0x200000c8
 80017dc:	40300000 	.word	0x40300000

080017e0 <BMP180_GetAlt>:


float BMP180_GetAlt (int oss)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b082      	sub	sp, #8
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
	BMP180_GetPress (oss);
 80017e8:	6878      	ldr	r0, [r7, #4]
 80017ea:	f7ff fdc9 	bl	8001380 <BMP180_GetPress>
	return 44330*(1-(pow((Press/(float)atmPress), 0.190294957)));
 80017ee:	4b1e      	ldr	r3, [pc, #120]	; (8001868 <BMP180_GetAlt+0x88>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	ee07 3a90 	vmov	s15, r3
 80017f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017fa:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800186c <BMP180_GetAlt+0x8c>
 80017fe:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001802:	ee16 0a90 	vmov	r0, s13
 8001806:	f7fe febf 	bl	8000588 <__aeabi_f2d>
 800180a:	4602      	mov	r2, r0
 800180c:	460b      	mov	r3, r1
 800180e:	ed9f 1b12 	vldr	d1, [pc, #72]	; 8001858 <BMP180_GetAlt+0x78>
 8001812:	ec43 2b10 	vmov	d0, r2, r3
 8001816:	f00a fb17 	bl	800be48 <pow>
 800181a:	ec53 2b10 	vmov	r2, r3, d0
 800181e:	f04f 0000 	mov.w	r0, #0
 8001822:	4913      	ldr	r1, [pc, #76]	; (8001870 <BMP180_GetAlt+0x90>)
 8001824:	f7fe fd50 	bl	80002c8 <__aeabi_dsub>
 8001828:	4602      	mov	r2, r0
 800182a:	460b      	mov	r3, r1
 800182c:	4610      	mov	r0, r2
 800182e:	4619      	mov	r1, r3
 8001830:	a30b      	add	r3, pc, #44	; (adr r3, 8001860 <BMP180_GetAlt+0x80>)
 8001832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001836:	f7fe feff 	bl	8000638 <__aeabi_dmul>
 800183a:	4602      	mov	r2, r0
 800183c:	460b      	mov	r3, r1
 800183e:	4610      	mov	r0, r2
 8001840:	4619      	mov	r1, r3
 8001842:	f7ff f9f1 	bl	8000c28 <__aeabi_d2f>
 8001846:	4603      	mov	r3, r0
 8001848:	ee07 3a90 	vmov	s15, r3
}
 800184c:	eeb0 0a67 	vmov.f32	s0, s15
 8001850:	3708      	adds	r7, #8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	cc745124 	.word	0xcc745124
 800185c:	3fc85b95 	.word	0x3fc85b95
 8001860:	00000000 	.word	0x00000000
 8001864:	40e5a540 	.word	0x40e5a540
 8001868:	200000e4 	.word	0x200000e4
 800186c:	47c5e680 	.word	0x47c5e680
 8001870:	3ff00000 	.word	0x3ff00000

08001874 <BMP180_Start>:

void BMP180_Start (void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
	read_calliberation_data();
 8001878:	f7ff fba8 	bl	8000fcc <read_calliberation_data>
}
 800187c:	bf00      	nop
 800187e:	bd80      	pop	{r7, pc}

08001880 <shiftIn>:
#include "HX710B.h"

enum HX_MODE { NONE, DIFF_10Hz, TEMP_40Hz, DIFF_40Hz};
const byte HX_MODE = DIFF_40Hz;

uint8_t shiftIn(GPIO_TypeDef* dataPort, uint16_t dataPin, GPIO_TypeDef* clockPort, uint16_t clockPin, uint8_t bitOrder) {
 8001880:	b580      	push	{r7, lr}
 8001882:	b086      	sub	sp, #24
 8001884:	af00      	add	r7, sp, #0
 8001886:	60f8      	str	r0, [r7, #12]
 8001888:	607a      	str	r2, [r7, #4]
 800188a:	461a      	mov	r2, r3
 800188c:	460b      	mov	r3, r1
 800188e:	817b      	strh	r3, [r7, #10]
 8001890:	4613      	mov	r3, r2
 8001892:	813b      	strh	r3, [r7, #8]
	uint8_t value = 0;
 8001894:	2300      	movs	r3, #0
 8001896:	75fb      	strb	r3, [r7, #23]
	uint8_t i;

	for (i = 0; i < 8; ++i) {
 8001898:	2300      	movs	r3, #0
 800189a:	75bb      	strb	r3, [r7, #22]
 800189c:	e035      	b.n	800190a <shiftIn+0x8a>
		HAL_GPIO_WritePin(clockPort,clockPin, 1);
 800189e:	893b      	ldrh	r3, [r7, #8]
 80018a0:	2201      	movs	r2, #1
 80018a2:	4619      	mov	r1, r3
 80018a4:	6878      	ldr	r0, [r7, #4]
 80018a6:	f004 f8a3 	bl	80059f0 <HAL_GPIO_WritePin>
		if (bitOrder == LSBFIRST)
 80018aa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d110      	bne.n	80018d4 <shiftIn+0x54>
			value |= HAL_GPIO_ReadPin(dataPort,dataPin) << i;
 80018b2:	897b      	ldrh	r3, [r7, #10]
 80018b4:	4619      	mov	r1, r3
 80018b6:	68f8      	ldr	r0, [r7, #12]
 80018b8:	f004 f882 	bl	80059c0 <HAL_GPIO_ReadPin>
 80018bc:	4603      	mov	r3, r0
 80018be:	461a      	mov	r2, r3
 80018c0:	7dbb      	ldrb	r3, [r7, #22]
 80018c2:	fa02 f303 	lsl.w	r3, r2, r3
 80018c6:	b25a      	sxtb	r2, r3
 80018c8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80018cc:	4313      	orrs	r3, r2
 80018ce:	b25b      	sxtb	r3, r3
 80018d0:	75fb      	strb	r3, [r7, #23]
 80018d2:	e011      	b.n	80018f8 <shiftIn+0x78>
		else
			value |= HAL_GPIO_ReadPin(dataPort,dataPin) << (7 - i);
 80018d4:	897b      	ldrh	r3, [r7, #10]
 80018d6:	4619      	mov	r1, r3
 80018d8:	68f8      	ldr	r0, [r7, #12]
 80018da:	f004 f871 	bl	80059c0 <HAL_GPIO_ReadPin>
 80018de:	4603      	mov	r3, r0
 80018e0:	461a      	mov	r2, r3
 80018e2:	7dbb      	ldrb	r3, [r7, #22]
 80018e4:	f1c3 0307 	rsb	r3, r3, #7
 80018e8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ec:	b25a      	sxtb	r2, r3
 80018ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80018f2:	4313      	orrs	r3, r2
 80018f4:	b25b      	sxtb	r3, r3
 80018f6:	75fb      	strb	r3, [r7, #23]
		HAL_GPIO_WritePin(clockPort, clockPin, 0);
 80018f8:	893b      	ldrh	r3, [r7, #8]
 80018fa:	2200      	movs	r2, #0
 80018fc:	4619      	mov	r1, r3
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f004 f876 	bl	80059f0 <HAL_GPIO_WritePin>
	for (i = 0; i < 8; ++i) {
 8001904:	7dbb      	ldrb	r3, [r7, #22]
 8001906:	3301      	adds	r3, #1
 8001908:	75bb      	strb	r3, [r7, #22]
 800190a:	7dbb      	ldrb	r3, [r7, #22]
 800190c:	2b07      	cmp	r3, #7
 800190e:	d9c6      	bls.n	800189e <shiftIn+0x1e>
	}
	return value;
 8001910:	7dfb      	ldrb	r3, [r7, #23]
}
 8001912:	4618      	mov	r0, r3
 8001914:	3718      	adds	r7, #24
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
	...

0800191c <readHX>:

unsigned long readHX() {
 800191c:	b590      	push	{r4, r7, lr}
 800191e:	b087      	sub	sp, #28
 8001920:	af02      	add	r7, sp, #8

  // pulse clock line to start a reading
  for (char i = 0; i < HX_MODE; i++) {
 8001922:	2300      	movs	r3, #0
 8001924:	73fb      	strb	r3, [r7, #15]
 8001926:	e00e      	b.n	8001946 <readHX+0x2a>
    HAL_GPIO_WritePin(NCP_SCK_GPIO_Port,NCP_SCK_Pin, 1);
 8001928:	2201      	movs	r2, #1
 800192a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800192e:	4827      	ldr	r0, [pc, #156]	; (80019cc <readHX+0xb0>)
 8001930:	f004 f85e 	bl	80059f0 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(NCP_SCK_GPIO_Port,NCP_SCK_Pin, 0);
 8001934:	2200      	movs	r2, #0
 8001936:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800193a:	4824      	ldr	r0, [pc, #144]	; (80019cc <readHX+0xb0>)
 800193c:	f004 f858 	bl	80059f0 <HAL_GPIO_WritePin>
  for (char i = 0; i < HX_MODE; i++) {
 8001940:	7bfb      	ldrb	r3, [r7, #15]
 8001942:	3301      	adds	r3, #1
 8001944:	73fb      	strb	r3, [r7, #15]
 8001946:	2203      	movs	r2, #3
 8001948:	7bfb      	ldrb	r3, [r7, #15]
 800194a:	4293      	cmp	r3, r2
 800194c:	d3ec      	bcc.n	8001928 <readHX+0xc>
  }

  // wait for the reading to finish
  while (HAL_GPIO_ReadPin(NCP_DAT_GPIO_Port,NCP_DAT_Pin)) {}
 800194e:	bf00      	nop
 8001950:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001954:	481d      	ldr	r0, [pc, #116]	; (80019cc <readHX+0xb0>)
 8001956:	f004 f833 	bl	80059c0 <HAL_GPIO_ReadPin>
 800195a:	4603      	mov	r3, r0
 800195c:	2b00      	cmp	r3, #0
 800195e:	d1f7      	bne.n	8001950 <readHX+0x34>

  // read the 24-bit pressure as 3 bytes using SPI
  byte data[3];
  for (byte j = 3; j--;) {
 8001960:	2303      	movs	r3, #3
 8001962:	73bb      	strb	r3, [r7, #14]
 8001964:	e011      	b.n	800198a <readHX+0x6e>
    data[j] = shiftIn(NCP_DAT_GPIO_Port, NCP_DAT_Pin, NCP_SCK_GPIO_Port, NCP_SCK_Pin, MSBFIRST);
 8001966:	7bbc      	ldrb	r4, [r7, #14]
 8001968:	2301      	movs	r3, #1
 800196a:	9300      	str	r3, [sp, #0]
 800196c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001970:	4a16      	ldr	r2, [pc, #88]	; (80019cc <readHX+0xb0>)
 8001972:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001976:	4815      	ldr	r0, [pc, #84]	; (80019cc <readHX+0xb0>)
 8001978:	f7ff ff82 	bl	8001880 <shiftIn>
 800197c:	4603      	mov	r3, r0
 800197e:	461a      	mov	r2, r3
 8001980:	f104 0310 	add.w	r3, r4, #16
 8001984:	443b      	add	r3, r7
 8001986:	f803 2c0c 	strb.w	r2, [r3, #-12]
  for (byte j = 3; j--;) {
 800198a:	7bbb      	ldrb	r3, [r7, #14]
 800198c:	1e5a      	subs	r2, r3, #1
 800198e:	73ba      	strb	r2, [r7, #14]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d1e8      	bne.n	8001966 <readHX+0x4a>
  }

  data[2] ^= 0x80;  // see note
 8001994:	79bb      	ldrb	r3, [r7, #6]
 8001996:	f083 037f 	eor.w	r3, r3, #127	; 0x7f
 800199a:	43db      	mvns	r3, r3
 800199c:	b2db      	uxtb	r3, r3
 800199e:	71bb      	strb	r3, [r7, #6]

  // shift the 3 bytes into a large integer
  long result=0;
 80019a0:	2300      	movs	r3, #0
 80019a2:	60bb      	str	r3, [r7, #8]
  result += (long)data[2] << 16;
 80019a4:	79bb      	ldrb	r3, [r7, #6]
 80019a6:	041b      	lsls	r3, r3, #16
 80019a8:	68ba      	ldr	r2, [r7, #8]
 80019aa:	4413      	add	r3, r2
 80019ac:	60bb      	str	r3, [r7, #8]
  result += (long)data[1] << 8;
 80019ae:	797b      	ldrb	r3, [r7, #5]
 80019b0:	021b      	lsls	r3, r3, #8
 80019b2:	68ba      	ldr	r2, [r7, #8]
 80019b4:	4413      	add	r3, r2
 80019b6:	60bb      	str	r3, [r7, #8]
  result += (long)data[0];
 80019b8:	793b      	ldrb	r3, [r7, #4]
 80019ba:	461a      	mov	r2, r3
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	4413      	add	r3, r2
 80019c0:	60bb      	str	r3, [r7, #8]

  return result;
 80019c2:	68bb      	ldr	r3, [r7, #8]
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3714      	adds	r7, #20
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd90      	pop	{r4, r7, pc}
 80019cc:	40020000 	.word	0x40020000

080019d0 <Max6675_Read_Temp>:
extern uint16_t timer_val;



// ------------------- Functions ----------------
float Max6675_Read_Temp(void){
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b082      	sub	sp, #8
 80019d4:	af00      	add	r7, sp, #0
float Temp=0;                                         // Temperature Variable
 80019d6:	f04f 0300 	mov.w	r3, #0
 80019da:	607b      	str	r3, [r7, #4]
HAL_GPIO_WritePin(SSPORT,SSPIN,GPIO_PIN_RESET);       // Low State for SPI Communication
 80019dc:	2200      	movs	r2, #0
 80019de:	2180      	movs	r1, #128	; 0x80
 80019e0:	4834      	ldr	r0, [pc, #208]	; (8001ab4 <Max6675_Read_Temp+0xe4>)
 80019e2:	f004 f805 	bl	80059f0 <HAL_GPIO_WritePin>
HAL_SPI_Receive(&hspi1,DATARX,1,50);                  // DATA Transfer
 80019e6:	2332      	movs	r3, #50	; 0x32
 80019e8:	2201      	movs	r2, #1
 80019ea:	4933      	ldr	r1, [pc, #204]	; (8001ab8 <Max6675_Read_Temp+0xe8>)
 80019ec:	4833      	ldr	r0, [pc, #204]	; (8001abc <Max6675_Read_Temp+0xec>)
 80019ee:	f005 fe9a 	bl	8007726 <HAL_SPI_Receive>
HAL_GPIO_WritePin(SSPORT,SSPIN,GPIO_PIN_SET);         // High State for SPI Communication
 80019f2:	2201      	movs	r2, #1
 80019f4:	2180      	movs	r1, #128	; 0x80
 80019f6:	482f      	ldr	r0, [pc, #188]	; (8001ab4 <Max6675_Read_Temp+0xe4>)
 80019f8:	f003 fffa 	bl	80059f0 <HAL_GPIO_WritePin>

TCF=DATARX[1]&0x03;
 80019fc:	4b2e      	ldr	r3, [pc, #184]	; (8001ab8 <Max6675_Read_Temp+0xe8>)
 80019fe:	785b      	ldrb	r3, [r3, #1]
 8001a00:	f003 0303 	and.w	r3, r3, #3
 8001a04:	b2da      	uxtb	r2, r3
 8001a06:	4b2e      	ldr	r3, [pc, #184]	; (8001ac0 <Max6675_Read_Temp+0xf0>)
 8001a08:	701a      	strb	r2, [r3, #0]
Error=0;
 8001a0a:	4b2e      	ldr	r3, [pc, #184]	; (8001ac4 <Max6675_Read_Temp+0xf4>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	701a      	strb	r2, [r3, #0]
if(TCF!=1)
 8001a10:	4b2b      	ldr	r3, [pc, #172]	; (8001ac0 <Max6675_Read_Temp+0xf0>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	2b01      	cmp	r3, #1
 8001a16:	d02b      	beq.n	8001a70 <Max6675_Read_Temp+0xa0>
{


	if(TCF==0)
 8001a18:	4b29      	ldr	r3, [pc, #164]	; (8001ac0 <Max6675_Read_Temp+0xf0>)
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d120      	bne.n	8001a62 <Max6675_Read_Temp+0x92>
		{
		HAL_TIM_Base_Start(&htim1);
 8001a20:	4829      	ldr	r0, [pc, #164]	; (8001ac8 <Max6675_Read_Temp+0xf8>)
 8001a22:	f006 fab3 	bl	8007f8c <HAL_TIM_Base_Start>
		while(timer_val<1)
 8001a26:	e011      	b.n	8001a4c <Max6675_Read_Temp+0x7c>
		{
			if(TCF==3)
 8001a28:	4b25      	ldr	r3, [pc, #148]	; (8001ac0 <Max6675_Read_Temp+0xf0>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	2b03      	cmp	r3, #3
 8001a2e:	d103      	bne.n	8001a38 <Max6675_Read_Temp+0x68>
			{
				Error=1;
 8001a30:	4b24      	ldr	r3, [pc, #144]	; (8001ac4 <Max6675_Read_Temp+0xf4>)
 8001a32:	2201      	movs	r2, #1
 8001a34:	701a      	strb	r2, [r3, #0]
				break;
 8001a36:	e00d      	b.n	8001a54 <Max6675_Read_Temp+0x84>
			}
			timer_val = __HAL_TIM_GET_COUNTER(&htim1)/10000; // Get initial time value
 8001a38:	4b23      	ldr	r3, [pc, #140]	; (8001ac8 <Max6675_Read_Temp+0xf8>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a3e:	4a23      	ldr	r2, [pc, #140]	; (8001acc <Max6675_Read_Temp+0xfc>)
 8001a40:	fba2 2303 	umull	r2, r3, r2, r3
 8001a44:	0b5b      	lsrs	r3, r3, #13
 8001a46:	b29a      	uxth	r2, r3
 8001a48:	4b21      	ldr	r3, [pc, #132]	; (8001ad0 <Max6675_Read_Temp+0x100>)
 8001a4a:	801a      	strh	r2, [r3, #0]
		while(timer_val<1)
 8001a4c:	4b20      	ldr	r3, [pc, #128]	; (8001ad0 <Max6675_Read_Temp+0x100>)
 8001a4e:	881b      	ldrh	r3, [r3, #0]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d0e9      	beq.n	8001a28 <Max6675_Read_Temp+0x58>
		}
		timer_val=0;
 8001a54:	4b1e      	ldr	r3, [pc, #120]	; (8001ad0 <Max6675_Read_Temp+0x100>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	801a      	strh	r2, [r3, #0]
		Error=2;
 8001a5a:	4b1a      	ldr	r3, [pc, #104]	; (8001ac4 <Max6675_Read_Temp+0xf4>)
 8001a5c:	2202      	movs	r2, #2
 8001a5e:	701a      	strb	r2, [r3, #0]
 8001a60:	e006      	b.n	8001a70 <Max6675_Read_Temp+0xa0>
		}
	else if(TCF==3) Error=3;
 8001a62:	4b17      	ldr	r3, [pc, #92]	; (8001ac0 <Max6675_Read_Temp+0xf0>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	2b03      	cmp	r3, #3
 8001a68:	d102      	bne.n	8001a70 <Max6675_Read_Temp+0xa0>
 8001a6a:	4b16      	ldr	r3, [pc, #88]	; (8001ac4 <Max6675_Read_Temp+0xf4>)
 8001a6c:	2203      	movs	r2, #3
 8001a6e:	701a      	strb	r2, [r3, #0]

}


//TCF=(((DATARX[0]|(DATARX[1]<<8))>>2)& 0x0001);        // State of Connecting
Temp=((((DATARX[0]|DATARX[1]<<8)))>>3);               // Temperature Data Extraction
 8001a70:	4b11      	ldr	r3, [pc, #68]	; (8001ab8 <Max6675_Read_Temp+0xe8>)
 8001a72:	781b      	ldrb	r3, [r3, #0]
 8001a74:	461a      	mov	r2, r3
 8001a76:	4b10      	ldr	r3, [pc, #64]	; (8001ab8 <Max6675_Read_Temp+0xe8>)
 8001a78:	785b      	ldrb	r3, [r3, #1]
 8001a7a:	021b      	lsls	r3, r3, #8
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	10db      	asrs	r3, r3, #3
 8001a80:	ee07 3a90 	vmov	s15, r3
 8001a84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a88:	edc7 7a01 	vstr	s15, [r7, #4]
Temp*=0.25;                                           // Data to Centigrade Conversation
 8001a8c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a90:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 8001a94:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a98:	edc7 7a01 	vstr	s15, [r7, #4]
HAL_Delay(250);                                       // Waits for Chip Ready(according to Datasheet, the max time for conversion is 220ms)
 8001a9c:	20fa      	movs	r0, #250	; 0xfa
 8001a9e:	f002 fca1 	bl	80043e4 <HAL_Delay>
return Temp;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	ee07 3a90 	vmov	s15, r3
}
 8001aa8:	eeb0 0a67 	vmov.f32	s0, s15
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	40020000 	.word	0x40020000
 8001ab8:	2000010c 	.word	0x2000010c
 8001abc:	200002d0 	.word	0x200002d0
 8001ac0:	2000010e 	.word	0x2000010e
 8001ac4:	2000010f 	.word	0x2000010f
 8001ac8:	20000328 	.word	0x20000328
 8001acc:	d1b71759 	.word	0xd1b71759
 8001ad0:	200003ce 	.word	0x200003ce
 8001ad4:	00000000 	.word	0x00000000

08001ad8 <decodeGGA>:
   @Returns 0 on success
   @ returns 1, 2 depending on where the return statement is excuted, check function for more details
*/

int decodeGGA (char *GGAbuffer, GGASTRUCT *gga)
{
 8001ad8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001adc:	b08c      	sub	sp, #48	; 0x30
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	6078      	str	r0, [r7, #4]
 8001ae2:	6039      	str	r1, [r7, #0]
	inx = 0;
 8001ae4:	4b5b      	ldr	r3, [pc, #364]	; (8001c54 <decodeGGA+0x17c>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	601a      	str	r2, [r3, #0]
	char buffer[12];
	int i = 0;
 8001aea:	2300      	movs	r3, #0
 8001aec:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',') inx++;  // 1st ','
 8001aee:	e004      	b.n	8001afa <decodeGGA+0x22>
 8001af0:	4b58      	ldr	r3, [pc, #352]	; (8001c54 <decodeGGA+0x17c>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	3301      	adds	r3, #1
 8001af6:	4a57      	ldr	r2, [pc, #348]	; (8001c54 <decodeGGA+0x17c>)
 8001af8:	6013      	str	r3, [r2, #0]
 8001afa:	4b56      	ldr	r3, [pc, #344]	; (8001c54 <decodeGGA+0x17c>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	461a      	mov	r2, r3
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	4413      	add	r3, r2
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	2b2c      	cmp	r3, #44	; 0x2c
 8001b08:	d1f2      	bne.n	8001af0 <decodeGGA+0x18>
	inx++;
 8001b0a:	4b52      	ldr	r3, [pc, #328]	; (8001c54 <decodeGGA+0x17c>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	3301      	adds	r3, #1
 8001b10:	4a50      	ldr	r2, [pc, #320]	; (8001c54 <decodeGGA+0x17c>)
 8001b12:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // After time ','
 8001b14:	e004      	b.n	8001b20 <decodeGGA+0x48>
 8001b16:	4b4f      	ldr	r3, [pc, #316]	; (8001c54 <decodeGGA+0x17c>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	4a4d      	ldr	r2, [pc, #308]	; (8001c54 <decodeGGA+0x17c>)
 8001b1e:	6013      	str	r3, [r2, #0]
 8001b20:	4b4c      	ldr	r3, [pc, #304]	; (8001c54 <decodeGGA+0x17c>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	461a      	mov	r2, r3
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	4413      	add	r3, r2
 8001b2a:	781b      	ldrb	r3, [r3, #0]
 8001b2c:	2b2c      	cmp	r3, #44	; 0x2c
 8001b2e:	d1f2      	bne.n	8001b16 <decodeGGA+0x3e>
	inx++;
 8001b30:	4b48      	ldr	r3, [pc, #288]	; (8001c54 <decodeGGA+0x17c>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	3301      	adds	r3, #1
 8001b36:	4a47      	ldr	r2, [pc, #284]	; (8001c54 <decodeGGA+0x17c>)
 8001b38:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // after latitude ','
 8001b3a:	e004      	b.n	8001b46 <decodeGGA+0x6e>
 8001b3c:	4b45      	ldr	r3, [pc, #276]	; (8001c54 <decodeGGA+0x17c>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	3301      	adds	r3, #1
 8001b42:	4a44      	ldr	r2, [pc, #272]	; (8001c54 <decodeGGA+0x17c>)
 8001b44:	6013      	str	r3, [r2, #0]
 8001b46:	4b43      	ldr	r3, [pc, #268]	; (8001c54 <decodeGGA+0x17c>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	461a      	mov	r2, r3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	4413      	add	r3, r2
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	2b2c      	cmp	r3, #44	; 0x2c
 8001b54:	d1f2      	bne.n	8001b3c <decodeGGA+0x64>
	inx++;
 8001b56:	4b3f      	ldr	r3, [pc, #252]	; (8001c54 <decodeGGA+0x17c>)
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	4a3d      	ldr	r2, [pc, #244]	; (8001c54 <decodeGGA+0x17c>)
 8001b5e:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // after NS ','
 8001b60:	e004      	b.n	8001b6c <decodeGGA+0x94>
 8001b62:	4b3c      	ldr	r3, [pc, #240]	; (8001c54 <decodeGGA+0x17c>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	3301      	adds	r3, #1
 8001b68:	4a3a      	ldr	r2, [pc, #232]	; (8001c54 <decodeGGA+0x17c>)
 8001b6a:	6013      	str	r3, [r2, #0]
 8001b6c:	4b39      	ldr	r3, [pc, #228]	; (8001c54 <decodeGGA+0x17c>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	461a      	mov	r2, r3
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	4413      	add	r3, r2
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	2b2c      	cmp	r3, #44	; 0x2c
 8001b7a:	d1f2      	bne.n	8001b62 <decodeGGA+0x8a>
	inx++;
 8001b7c:	4b35      	ldr	r3, [pc, #212]	; (8001c54 <decodeGGA+0x17c>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	3301      	adds	r3, #1
 8001b82:	4a34      	ldr	r2, [pc, #208]	; (8001c54 <decodeGGA+0x17c>)
 8001b84:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // after longitude ','
 8001b86:	e004      	b.n	8001b92 <decodeGGA+0xba>
 8001b88:	4b32      	ldr	r3, [pc, #200]	; (8001c54 <decodeGGA+0x17c>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	3301      	adds	r3, #1
 8001b8e:	4a31      	ldr	r2, [pc, #196]	; (8001c54 <decodeGGA+0x17c>)
 8001b90:	6013      	str	r3, [r2, #0]
 8001b92:	4b30      	ldr	r3, [pc, #192]	; (8001c54 <decodeGGA+0x17c>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	461a      	mov	r2, r3
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	4413      	add	r3, r2
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	2b2c      	cmp	r3, #44	; 0x2c
 8001ba0:	d1f2      	bne.n	8001b88 <decodeGGA+0xb0>
	inx++;
 8001ba2:	4b2c      	ldr	r3, [pc, #176]	; (8001c54 <decodeGGA+0x17c>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	3301      	adds	r3, #1
 8001ba8:	4a2a      	ldr	r2, [pc, #168]	; (8001c54 <decodeGGA+0x17c>)
 8001baa:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;  // after EW ','
 8001bac:	e004      	b.n	8001bb8 <decodeGGA+0xe0>
 8001bae:	4b29      	ldr	r3, [pc, #164]	; (8001c54 <decodeGGA+0x17c>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	4a27      	ldr	r2, [pc, #156]	; (8001c54 <decodeGGA+0x17c>)
 8001bb6:	6013      	str	r3, [r2, #0]
 8001bb8:	4b26      	ldr	r3, [pc, #152]	; (8001c54 <decodeGGA+0x17c>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4413      	add	r3, r2
 8001bc2:	781b      	ldrb	r3, [r3, #0]
 8001bc4:	2b2c      	cmp	r3, #44	; 0x2c
 8001bc6:	d1f2      	bne.n	8001bae <decodeGGA+0xd6>
	inx++;  // reached the character to identify the fix
 8001bc8:	4b22      	ldr	r3, [pc, #136]	; (8001c54 <decodeGGA+0x17c>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	3301      	adds	r3, #1
 8001bce:	4a21      	ldr	r2, [pc, #132]	; (8001c54 <decodeGGA+0x17c>)
 8001bd0:	6013      	str	r3, [r2, #0]
	if ((GGAbuffer[inx] == '1') || (GGAbuffer[inx] == '2') || (GGAbuffer[inx] == '6'))   // 0 indicates no fix yet
 8001bd2:	4b20      	ldr	r3, [pc, #128]	; (8001c54 <decodeGGA+0x17c>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	461a      	mov	r2, r3
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	4413      	add	r3, r2
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	2b31      	cmp	r3, #49	; 0x31
 8001be0:	d00f      	beq.n	8001c02 <decodeGGA+0x12a>
 8001be2:	4b1c      	ldr	r3, [pc, #112]	; (8001c54 <decodeGGA+0x17c>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	461a      	mov	r2, r3
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	4413      	add	r3, r2
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	2b32      	cmp	r3, #50	; 0x32
 8001bf0:	d007      	beq.n	8001c02 <decodeGGA+0x12a>
 8001bf2:	4b18      	ldr	r3, [pc, #96]	; (8001c54 <decodeGGA+0x17c>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	461a      	mov	r2, r3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	4413      	add	r3, r2
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	2b36      	cmp	r3, #54	; 0x36
 8001c00:	d106      	bne.n	8001c10 <decodeGGA+0x138>
	{
		gga->isfixValid = 1;   // fix available
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	2201      	movs	r2, #1
 8001c06:	61da      	str	r2, [r3, #28]
		inx = 0;   // reset the index. We will start from the inx=0 and extract information now
 8001c08:	4b12      	ldr	r3, [pc, #72]	; (8001c54 <decodeGGA+0x17c>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	601a      	str	r2, [r3, #0]
	else
	{
		gga->isfixValid = 0;   // If the fix is not available
		return 1;  // return error
	}
	while (GGAbuffer[inx] != ',') inx++;  // 1st ','
 8001c0e:	e009      	b.n	8001c24 <decodeGGA+0x14c>
		gga->isfixValid = 0;   // If the fix is not available
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	2200      	movs	r2, #0
 8001c14:	61da      	str	r2, [r3, #28]
		return 1;  // return error
 8001c16:	2301      	movs	r3, #1
 8001c18:	e2fd      	b.n	8002216 <decodeGGA+0x73e>
	while (GGAbuffer[inx] != ',') inx++;  // 1st ','
 8001c1a:	4b0e      	ldr	r3, [pc, #56]	; (8001c54 <decodeGGA+0x17c>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	3301      	adds	r3, #1
 8001c20:	4a0c      	ldr	r2, [pc, #48]	; (8001c54 <decodeGGA+0x17c>)
 8001c22:	6013      	str	r3, [r2, #0]
 8001c24:	4b0b      	ldr	r3, [pc, #44]	; (8001c54 <decodeGGA+0x17c>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	461a      	mov	r2, r3
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4413      	add	r3, r2
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	2b2c      	cmp	r3, #44	; 0x2c
 8001c32:	d1f2      	bne.n	8001c1a <decodeGGA+0x142>


/*********************** Get TIME ***************************/
//(Update the GMT Offset at the top of this file)

	inx++;   // reach the first number in time
 8001c34:	4b07      	ldr	r3, [pc, #28]	; (8001c54 <decodeGGA+0x17c>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	3301      	adds	r3, #1
 8001c3a:	4a06      	ldr	r2, [pc, #24]	; (8001c54 <decodeGGA+0x17c>)
 8001c3c:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 8001c3e:	f107 030c 	add.w	r3, r7, #12
 8001c42:	220c      	movs	r2, #12
 8001c44:	2100      	movs	r1, #0
 8001c46:	4618      	mov	r0, r3
 8001c48:	f007 fcec 	bl	8009624 <memset>
	i=0;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after time ','
 8001c50:	e016      	b.n	8001c80 <decodeGGA+0x1a8>
 8001c52:	bf00      	nop
 8001c54:	20000110 	.word	0x20000110
	{
		buffer[i] = GGAbuffer[inx];
 8001c58:	4bab      	ldr	r3, [pc, #684]	; (8001f08 <decodeGGA+0x430>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	461a      	mov	r2, r3
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	4413      	add	r3, r2
 8001c62:	7819      	ldrb	r1, [r3, #0]
 8001c64:	f107 020c 	add.w	r2, r7, #12
 8001c68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c6a:	4413      	add	r3, r2
 8001c6c:	460a      	mov	r2, r1
 8001c6e:	701a      	strb	r2, [r3, #0]
		i++;
 8001c70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c72:	3301      	adds	r3, #1
 8001c74:	62fb      	str	r3, [r7, #44]	; 0x2c
		inx++;
 8001c76:	4ba4      	ldr	r3, [pc, #656]	; (8001f08 <decodeGGA+0x430>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	4aa2      	ldr	r2, [pc, #648]	; (8001f08 <decodeGGA+0x430>)
 8001c7e:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after time ','
 8001c80:	4ba1      	ldr	r3, [pc, #644]	; (8001f08 <decodeGGA+0x430>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	461a      	mov	r2, r3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4413      	add	r3, r2
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	2b2c      	cmp	r3, #44	; 0x2c
 8001c8e:	d1e3      	bne.n	8001c58 <decodeGGA+0x180>
	}

	hr = (atoi(buffer)/10000) + GMT/100;   // get the hours from the 6 digit number
 8001c90:	f107 030c 	add.w	r3, r7, #12
 8001c94:	4618      	mov	r0, r3
 8001c96:	f007 fc73 	bl	8009580 <atoi>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	4a9b      	ldr	r2, [pc, #620]	; (8001f0c <decodeGGA+0x434>)
 8001c9e:	fb82 1203 	smull	r1, r2, r2, r3
 8001ca2:	1312      	asrs	r2, r2, #12
 8001ca4:	17db      	asrs	r3, r3, #31
 8001ca6:	1ad2      	subs	r2, r2, r3
 8001ca8:	4b99      	ldr	r3, [pc, #612]	; (8001f10 <decodeGGA+0x438>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	4999      	ldr	r1, [pc, #612]	; (8001f14 <decodeGGA+0x43c>)
 8001cae:	fb81 0103 	smull	r0, r1, r1, r3
 8001cb2:	1149      	asrs	r1, r1, #5
 8001cb4:	17db      	asrs	r3, r3, #31
 8001cb6:	1acb      	subs	r3, r1, r3
 8001cb8:	4413      	add	r3, r2
 8001cba:	4a97      	ldr	r2, [pc, #604]	; (8001f18 <decodeGGA+0x440>)
 8001cbc:	6013      	str	r3, [r2, #0]

	min = ((atoi(buffer)/100)%100) + GMT%100;  // get the minutes from the 6 digit number
 8001cbe:	f107 030c 	add.w	r3, r7, #12
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f007 fc5c 	bl	8009580 <atoi>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	4a92      	ldr	r2, [pc, #584]	; (8001f14 <decodeGGA+0x43c>)
 8001ccc:	fb82 1203 	smull	r1, r2, r2, r3
 8001cd0:	1152      	asrs	r2, r2, #5
 8001cd2:	17db      	asrs	r3, r3, #31
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	4a8f      	ldr	r2, [pc, #572]	; (8001f14 <decodeGGA+0x43c>)
 8001cd8:	fb82 1203 	smull	r1, r2, r2, r3
 8001cdc:	1151      	asrs	r1, r2, #5
 8001cde:	17da      	asrs	r2, r3, #31
 8001ce0:	1a8a      	subs	r2, r1, r2
 8001ce2:	2164      	movs	r1, #100	; 0x64
 8001ce4:	fb01 f202 	mul.w	r2, r1, r2
 8001ce8:	1a9a      	subs	r2, r3, r2
 8001cea:	4b89      	ldr	r3, [pc, #548]	; (8001f10 <decodeGGA+0x438>)
 8001cec:	6819      	ldr	r1, [r3, #0]
 8001cee:	4b89      	ldr	r3, [pc, #548]	; (8001f14 <decodeGGA+0x43c>)
 8001cf0:	fb83 0301 	smull	r0, r3, r3, r1
 8001cf4:	1158      	asrs	r0, r3, #5
 8001cf6:	17cb      	asrs	r3, r1, #31
 8001cf8:	1ac3      	subs	r3, r0, r3
 8001cfa:	2064      	movs	r0, #100	; 0x64
 8001cfc:	fb00 f303 	mul.w	r3, r0, r3
 8001d00:	1acb      	subs	r3, r1, r3
 8001d02:	4413      	add	r3, r2
 8001d04:	4a85      	ldr	r2, [pc, #532]	; (8001f1c <decodeGGA+0x444>)
 8001d06:	6013      	str	r3, [r2, #0]

	// adjust time.. This part still needs to be tested
	if (min > 59) 
 8001d08:	4b84      	ldr	r3, [pc, #528]	; (8001f1c <decodeGGA+0x444>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	2b3b      	cmp	r3, #59	; 0x3b
 8001d0e:	dd09      	ble.n	8001d24 <decodeGGA+0x24c>
	{
		min = min-60;
 8001d10:	4b82      	ldr	r3, [pc, #520]	; (8001f1c <decodeGGA+0x444>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	3b3c      	subs	r3, #60	; 0x3c
 8001d16:	4a81      	ldr	r2, [pc, #516]	; (8001f1c <decodeGGA+0x444>)
 8001d18:	6013      	str	r3, [r2, #0]
		hr++;
 8001d1a:	4b7f      	ldr	r3, [pc, #508]	; (8001f18 <decodeGGA+0x440>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	3301      	adds	r3, #1
 8001d20:	4a7d      	ldr	r2, [pc, #500]	; (8001f18 <decodeGGA+0x440>)
 8001d22:	6013      	str	r3, [r2, #0]
	}
	if (hr<0)
 8001d24:	4b7c      	ldr	r3, [pc, #496]	; (8001f18 <decodeGGA+0x440>)
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	da09      	bge.n	8001d40 <decodeGGA+0x268>
	{
		hr=24+hr;
 8001d2c:	4b7a      	ldr	r3, [pc, #488]	; (8001f18 <decodeGGA+0x440>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	3318      	adds	r3, #24
 8001d32:	4a79      	ldr	r2, [pc, #484]	; (8001f18 <decodeGGA+0x440>)
 8001d34:	6013      	str	r3, [r2, #0]
		daychange--;
 8001d36:	4b7a      	ldr	r3, [pc, #488]	; (8001f20 <decodeGGA+0x448>)
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	3b01      	subs	r3, #1
 8001d3c:	4a78      	ldr	r2, [pc, #480]	; (8001f20 <decodeGGA+0x448>)
 8001d3e:	6013      	str	r3, [r2, #0]
	}
	if (hr>=24)
 8001d40:	4b75      	ldr	r3, [pc, #468]	; (8001f18 <decodeGGA+0x440>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	2b17      	cmp	r3, #23
 8001d46:	dd09      	ble.n	8001d5c <decodeGGA+0x284>
	{
		hr=hr-24;
 8001d48:	4b73      	ldr	r3, [pc, #460]	; (8001f18 <decodeGGA+0x440>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	3b18      	subs	r3, #24
 8001d4e:	4a72      	ldr	r2, [pc, #456]	; (8001f18 <decodeGGA+0x440>)
 8001d50:	6013      	str	r3, [r2, #0]
		daychange++;
 8001d52:	4b73      	ldr	r3, [pc, #460]	; (8001f20 <decodeGGA+0x448>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	3301      	adds	r3, #1
 8001d58:	4a71      	ldr	r2, [pc, #452]	; (8001f20 <decodeGGA+0x448>)
 8001d5a:	6013      	str	r3, [r2, #0]
	}

	// Store the time in the GGA structure
	gga->tim.hour = hr;
 8001d5c:	4b6e      	ldr	r3, [pc, #440]	; (8001f18 <decodeGGA+0x440>)
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	611a      	str	r2, [r3, #16]
	gga->tim.min = min;
 8001d64:	4b6d      	ldr	r3, [pc, #436]	; (8001f1c <decodeGGA+0x444>)
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	615a      	str	r2, [r3, #20]
	gga->tim.sec = atoi(buffer)%100;
 8001d6c:	f107 030c 	add.w	r3, r7, #12
 8001d70:	4618      	mov	r0, r3
 8001d72:	f007 fc05 	bl	8009580 <atoi>
 8001d76:	4602      	mov	r2, r0
 8001d78:	4b66      	ldr	r3, [pc, #408]	; (8001f14 <decodeGGA+0x43c>)
 8001d7a:	fb83 1302 	smull	r1, r3, r3, r2
 8001d7e:	1159      	asrs	r1, r3, #5
 8001d80:	17d3      	asrs	r3, r2, #31
 8001d82:	1acb      	subs	r3, r1, r3
 8001d84:	2164      	movs	r1, #100	; 0x64
 8001d86:	fb01 f303 	mul.w	r3, r1, r3
 8001d8a:	1ad3      	subs	r3, r2, r3
 8001d8c:	683a      	ldr	r2, [r7, #0]
 8001d8e:	6193      	str	r3, [r2, #24]

/***************** Get LATITUDE  **********************/
	inx++;   // Reach the first number in the lattitude
 8001d90:	4b5d      	ldr	r3, [pc, #372]	; (8001f08 <decodeGGA+0x430>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	3301      	adds	r3, #1
 8001d96:	4a5c      	ldr	r2, [pc, #368]	; (8001f08 <decodeGGA+0x430>)
 8001d98:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 8001d9a:	f107 030c 	add.w	r3, r7, #12
 8001d9e:	220c      	movs	r2, #12
 8001da0:	2100      	movs	r1, #0
 8001da2:	4618      	mov	r0, r3
 8001da4:	f007 fc3e 	bl	8009624 <memset>
	i=0;
 8001da8:	2300      	movs	r3, #0
 8001daa:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',')   // copy upto the we reach the after lattitude ','
 8001dac:	e013      	b.n	8001dd6 <decodeGGA+0x2fe>
	{
		buffer[i] = GGAbuffer[inx];
 8001dae:	4b56      	ldr	r3, [pc, #344]	; (8001f08 <decodeGGA+0x430>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	461a      	mov	r2, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	4413      	add	r3, r2
 8001db8:	7819      	ldrb	r1, [r3, #0]
 8001dba:	f107 020c 	add.w	r2, r7, #12
 8001dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dc0:	4413      	add	r3, r2
 8001dc2:	460a      	mov	r2, r1
 8001dc4:	701a      	strb	r2, [r3, #0]
		i++;
 8001dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dc8:	3301      	adds	r3, #1
 8001dca:	62fb      	str	r3, [r7, #44]	; 0x2c
		inx++;
 8001dcc:	4b4e      	ldr	r3, [pc, #312]	; (8001f08 <decodeGGA+0x430>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	4a4d      	ldr	r2, [pc, #308]	; (8001f08 <decodeGGA+0x430>)
 8001dd4:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')   // copy upto the we reach the after lattitude ','
 8001dd6:	4b4c      	ldr	r3, [pc, #304]	; (8001f08 <decodeGGA+0x430>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	461a      	mov	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	4413      	add	r3, r2
 8001de0:	781b      	ldrb	r3, [r3, #0]
 8001de2:	2b2c      	cmp	r3, #44	; 0x2c
 8001de4:	d1e3      	bne.n	8001dae <decodeGGA+0x2d6>
	}
	if (strlen(buffer) < 6) return 2;  // If the buffer length is not appropriate, return error
 8001de6:	f107 030c 	add.w	r3, r7, #12
 8001dea:	4618      	mov	r0, r3
 8001dec:	f7fe fa10 	bl	8000210 <strlen>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b05      	cmp	r3, #5
 8001df4:	d801      	bhi.n	8001dfa <decodeGGA+0x322>
 8001df6:	2302      	movs	r3, #2
 8001df8:	e20d      	b.n	8002216 <decodeGGA+0x73e>
	int16_t num = (atoi(buffer));   // change the buffer to the number. It will only convert upto decimal
 8001dfa:	f107 030c 	add.w	r3, r7, #12
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f007 fbbe 	bl	8009580 <atoi>
 8001e04:	4603      	mov	r3, r0
 8001e06:	84fb      	strh	r3, [r7, #38]	; 0x26
	int j = 0;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	62bb      	str	r3, [r7, #40]	; 0x28
	while (buffer[j] != '.') j++;   // Figure out how many digits before the decimal
 8001e0c:	e002      	b.n	8001e14 <decodeGGA+0x33c>
 8001e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e10:	3301      	adds	r3, #1
 8001e12:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e14:	f107 020c 	add.w	r2, r7, #12
 8001e18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e1a:	4413      	add	r3, r2
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	2b2e      	cmp	r3, #46	; 0x2e
 8001e20:	d1f5      	bne.n	8001e0e <decodeGGA+0x336>
	j++;
 8001e22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e24:	3301      	adds	r3, #1
 8001e26:	62bb      	str	r3, [r7, #40]	; 0x28
	int declen = (strlen(buffer))-j;  // calculate the number of digit after decimal
 8001e28:	f107 030c 	add.w	r3, r7, #12
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f7fe f9ef 	bl	8000210 <strlen>
 8001e32:	4602      	mov	r2, r0
 8001e34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	623b      	str	r3, [r7, #32]
	int dec = atoi ((char *) buffer+j);  // conver the decimal part a a separate number
 8001e3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e3c:	f107 020c 	add.w	r2, r7, #12
 8001e40:	4413      	add	r3, r2
 8001e42:	4618      	mov	r0, r3
 8001e44:	f007 fb9c 	bl	8009580 <atoi>
 8001e48:	61f8      	str	r0, [r7, #28]
	float lat = (num/100.0) + (dec/pow(10, (declen+2)));  // 1234.56789 = 12.3456789
 8001e4a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7fe fb88 	bl	8000564 <__aeabi_i2d>
 8001e54:	f04f 0200 	mov.w	r2, #0
 8001e58:	4b32      	ldr	r3, [pc, #200]	; (8001f24 <decodeGGA+0x44c>)
 8001e5a:	f7fe fd17 	bl	800088c <__aeabi_ddiv>
 8001e5e:	4602      	mov	r2, r0
 8001e60:	460b      	mov	r3, r1
 8001e62:	4690      	mov	r8, r2
 8001e64:	4699      	mov	r9, r3
 8001e66:	69f8      	ldr	r0, [r7, #28]
 8001e68:	f7fe fb7c 	bl	8000564 <__aeabi_i2d>
 8001e6c:	4604      	mov	r4, r0
 8001e6e:	460d      	mov	r5, r1
 8001e70:	6a3b      	ldr	r3, [r7, #32]
 8001e72:	3302      	adds	r3, #2
 8001e74:	4618      	mov	r0, r3
 8001e76:	f7fe fb75 	bl	8000564 <__aeabi_i2d>
 8001e7a:	4602      	mov	r2, r0
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	ec43 2b11 	vmov	d1, r2, r3
 8001e82:	ed9f 0b1f 	vldr	d0, [pc, #124]	; 8001f00 <decodeGGA+0x428>
 8001e86:	f009 ffdf 	bl	800be48 <pow>
 8001e8a:	ec53 2b10 	vmov	r2, r3, d0
 8001e8e:	4620      	mov	r0, r4
 8001e90:	4629      	mov	r1, r5
 8001e92:	f7fe fcfb 	bl	800088c <__aeabi_ddiv>
 8001e96:	4602      	mov	r2, r0
 8001e98:	460b      	mov	r3, r1
 8001e9a:	4640      	mov	r0, r8
 8001e9c:	4649      	mov	r1, r9
 8001e9e:	f7fe fa15 	bl	80002cc <__adddf3>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	4610      	mov	r0, r2
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	f7fe febd 	bl	8000c28 <__aeabi_d2f>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	61bb      	str	r3, [r7, #24]
	gga->lcation.latitude = lat;  // save the lattitude data into the strucure
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	69ba      	ldr	r2, [r7, #24]
 8001eb6:	601a      	str	r2, [r3, #0]
	inx++;  
 8001eb8:	4b13      	ldr	r3, [pc, #76]	; (8001f08 <decodeGGA+0x430>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	3301      	adds	r3, #1
 8001ebe:	4a12      	ldr	r2, [pc, #72]	; (8001f08 <decodeGGA+0x430>)
 8001ec0:	6013      	str	r3, [r2, #0]
	gga->lcation.NS = GGAbuffer[inx];  // save the N/S into the structure
 8001ec2:	4b11      	ldr	r3, [pc, #68]	; (8001f08 <decodeGGA+0x430>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	4413      	add	r3, r2
 8001ecc:	781a      	ldrb	r2, [r3, #0]
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	711a      	strb	r2, [r3, #4]


/***********************  GET LONGITUDE **********************/
	inx++;  // ',' after NS character
 8001ed2:	4b0d      	ldr	r3, [pc, #52]	; (8001f08 <decodeGGA+0x430>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	3301      	adds	r3, #1
 8001ed8:	4a0b      	ldr	r2, [pc, #44]	; (8001f08 <decodeGGA+0x430>)
 8001eda:	6013      	str	r3, [r2, #0]
	inx++;  // Reach the first number in the longitude
 8001edc:	4b0a      	ldr	r3, [pc, #40]	; (8001f08 <decodeGGA+0x430>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	3301      	adds	r3, #1
 8001ee2:	4a09      	ldr	r2, [pc, #36]	; (8001f08 <decodeGGA+0x430>)
 8001ee4:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 8001ee6:	f107 030c 	add.w	r3, r7, #12
 8001eea:	220c      	movs	r2, #12
 8001eec:	2100      	movs	r1, #0
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f007 fb98 	bl	8009624 <memset>
	i=0;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after longitude ','
 8001ef8:	e02a      	b.n	8001f50 <decodeGGA+0x478>
 8001efa:	bf00      	nop
 8001efc:	f3af 8000 	nop.w
 8001f00:	00000000 	.word	0x00000000
 8001f04:	40240000 	.word	0x40240000
 8001f08:	20000110 	.word	0x20000110
 8001f0c:	68db8bad 	.word	0x68db8bad
 8001f10:	20000000 	.word	0x20000000
 8001f14:	51eb851f 	.word	0x51eb851f
 8001f18:	20000114 	.word	0x20000114
 8001f1c:	20000118 	.word	0x20000118
 8001f20:	20000128 	.word	0x20000128
 8001f24:	40590000 	.word	0x40590000
	{
		buffer[i] = GGAbuffer[inx];
 8001f28:	4b8b      	ldr	r3, [pc, #556]	; (8002158 <decodeGGA+0x680>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	461a      	mov	r2, r3
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4413      	add	r3, r2
 8001f32:	7819      	ldrb	r1, [r3, #0]
 8001f34:	f107 020c 	add.w	r2, r7, #12
 8001f38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f3a:	4413      	add	r3, r2
 8001f3c:	460a      	mov	r2, r1
 8001f3e:	701a      	strb	r2, [r3, #0]
		i++;
 8001f40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f42:	3301      	adds	r3, #1
 8001f44:	62fb      	str	r3, [r7, #44]	; 0x2c
		inx++;
 8001f46:	4b84      	ldr	r3, [pc, #528]	; (8002158 <decodeGGA+0x680>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	4a82      	ldr	r2, [pc, #520]	; (8002158 <decodeGGA+0x680>)
 8001f4e:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')  // copy upto the we reach the after longitude ','
 8001f50:	4b81      	ldr	r3, [pc, #516]	; (8002158 <decodeGGA+0x680>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	461a      	mov	r2, r3
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	4413      	add	r3, r2
 8001f5a:	781b      	ldrb	r3, [r3, #0]
 8001f5c:	2b2c      	cmp	r3, #44	; 0x2c
 8001f5e:	d1e3      	bne.n	8001f28 <decodeGGA+0x450>
	}
	num = (atoi(buffer));  // change the buffer to the number. It will only convert upto decimal
 8001f60:	f107 030c 	add.w	r3, r7, #12
 8001f64:	4618      	mov	r0, r3
 8001f66:	f007 fb0b 	bl	8009580 <atoi>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	84fb      	strh	r3, [r7, #38]	; 0x26
	j = 0;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	62bb      	str	r3, [r7, #40]	; 0x28
	while (buffer[j] != '.') j++;  // Figure out how many digits before the decimal
 8001f72:	e002      	b.n	8001f7a <decodeGGA+0x4a2>
 8001f74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f76:	3301      	adds	r3, #1
 8001f78:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f7a:	f107 020c 	add.w	r2, r7, #12
 8001f7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f80:	4413      	add	r3, r2
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	2b2e      	cmp	r3, #46	; 0x2e
 8001f86:	d1f5      	bne.n	8001f74 <decodeGGA+0x49c>
	j++;
 8001f88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	62bb      	str	r3, [r7, #40]	; 0x28
	declen = (strlen(buffer))-j;  // calculate the number of digit after decimal
 8001f8e:	f107 030c 	add.w	r3, r7, #12
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7fe f93c 	bl	8000210 <strlen>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	623b      	str	r3, [r7, #32]
	dec = atoi ((char *) buffer+j);  // conver the decimal part a a separate number
 8001fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fa2:	f107 020c 	add.w	r2, r7, #12
 8001fa6:	4413      	add	r3, r2
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f007 fae9 	bl	8009580 <atoi>
 8001fae:	61f8      	str	r0, [r7, #28]
	lat = (num/100.0) + (dec/pow(10, (declen+2)));  // 1234.56789 = 12.3456789
 8001fb0:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f7fe fad5 	bl	8000564 <__aeabi_i2d>
 8001fba:	f04f 0200 	mov.w	r2, #0
 8001fbe:	4b67      	ldr	r3, [pc, #412]	; (800215c <decodeGGA+0x684>)
 8001fc0:	f7fe fc64 	bl	800088c <__aeabi_ddiv>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	460b      	mov	r3, r1
 8001fc8:	4690      	mov	r8, r2
 8001fca:	4699      	mov	r9, r3
 8001fcc:	69f8      	ldr	r0, [r7, #28]
 8001fce:	f7fe fac9 	bl	8000564 <__aeabi_i2d>
 8001fd2:	4604      	mov	r4, r0
 8001fd4:	460d      	mov	r5, r1
 8001fd6:	6a3b      	ldr	r3, [r7, #32]
 8001fd8:	3302      	adds	r3, #2
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f7fe fac2 	bl	8000564 <__aeabi_i2d>
 8001fe0:	4602      	mov	r2, r0
 8001fe2:	460b      	mov	r3, r1
 8001fe4:	ec43 2b11 	vmov	d1, r2, r3
 8001fe8:	ed9f 0b59 	vldr	d0, [pc, #356]	; 8002150 <decodeGGA+0x678>
 8001fec:	f009 ff2c 	bl	800be48 <pow>
 8001ff0:	ec53 2b10 	vmov	r2, r3, d0
 8001ff4:	4620      	mov	r0, r4
 8001ff6:	4629      	mov	r1, r5
 8001ff8:	f7fe fc48 	bl	800088c <__aeabi_ddiv>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	460b      	mov	r3, r1
 8002000:	4640      	mov	r0, r8
 8002002:	4649      	mov	r1, r9
 8002004:	f7fe f962 	bl	80002cc <__adddf3>
 8002008:	4602      	mov	r2, r0
 800200a:	460b      	mov	r3, r1
 800200c:	4610      	mov	r0, r2
 800200e:	4619      	mov	r1, r3
 8002010:	f7fe fe0a 	bl	8000c28 <__aeabi_d2f>
 8002014:	4603      	mov	r3, r0
 8002016:	61bb      	str	r3, [r7, #24]
	gga->lcation.longitude = lat;  // save the longitude data into the strucure
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	69ba      	ldr	r2, [r7, #24]
 800201c:	609a      	str	r2, [r3, #8]
	inx++;
 800201e:	4b4e      	ldr	r3, [pc, #312]	; (8002158 <decodeGGA+0x680>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	3301      	adds	r3, #1
 8002024:	4a4c      	ldr	r2, [pc, #304]	; (8002158 <decodeGGA+0x680>)
 8002026:	6013      	str	r3, [r2, #0]
	gga->lcation.EW = GGAbuffer[inx];  // save the E/W into the structure
 8002028:	4b4b      	ldr	r3, [pc, #300]	; (8002158 <decodeGGA+0x680>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	461a      	mov	r2, r3
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4413      	add	r3, r2
 8002032:	781a      	ldrb	r2, [r3, #0]
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	731a      	strb	r2, [r3, #12]

/**************************************************/
	// skip positition fix
	inx++;   // ',' after E/W
 8002038:	4b47      	ldr	r3, [pc, #284]	; (8002158 <decodeGGA+0x680>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	3301      	adds	r3, #1
 800203e:	4a46      	ldr	r2, [pc, #280]	; (8002158 <decodeGGA+0x680>)
 8002040:	6013      	str	r3, [r2, #0]
	inx++;   // position fix
 8002042:	4b45      	ldr	r3, [pc, #276]	; (8002158 <decodeGGA+0x680>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	3301      	adds	r3, #1
 8002048:	4a43      	ldr	r2, [pc, #268]	; (8002158 <decodeGGA+0x680>)
 800204a:	6013      	str	r3, [r2, #0]
	inx++;   // ',' after position fix;
 800204c:	4b42      	ldr	r3, [pc, #264]	; (8002158 <decodeGGA+0x680>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	3301      	adds	r3, #1
 8002052:	4a41      	ldr	r2, [pc, #260]	; (8002158 <decodeGGA+0x680>)
 8002054:	6013      	str	r3, [r2, #0]

	// number of sattelites
	inx++;  // Reach the first number in the satellites
 8002056:	4b40      	ldr	r3, [pc, #256]	; (8002158 <decodeGGA+0x680>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	3301      	adds	r3, #1
 800205c:	4a3e      	ldr	r2, [pc, #248]	; (8002158 <decodeGGA+0x680>)
 800205e:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 8002060:	f107 030c 	add.w	r3, r7, #12
 8002064:	220c      	movs	r2, #12
 8002066:	2100      	movs	r1, #0
 8002068:	4618      	mov	r0, r3
 800206a:	f007 fadb 	bl	8009624 <memset>
	i=0;
 800206e:	2300      	movs	r3, #0
 8002070:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',')  // copy upto the ',' after number of satellites
 8002072:	e013      	b.n	800209c <decodeGGA+0x5c4>
	{
		buffer[i] = GGAbuffer[inx];
 8002074:	4b38      	ldr	r3, [pc, #224]	; (8002158 <decodeGGA+0x680>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	461a      	mov	r2, r3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	4413      	add	r3, r2
 800207e:	7819      	ldrb	r1, [r3, #0]
 8002080:	f107 020c 	add.w	r2, r7, #12
 8002084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002086:	4413      	add	r3, r2
 8002088:	460a      	mov	r2, r1
 800208a:	701a      	strb	r2, [r3, #0]
		i++;
 800208c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800208e:	3301      	adds	r3, #1
 8002090:	62fb      	str	r3, [r7, #44]	; 0x2c
		inx++;
 8002092:	4b31      	ldr	r3, [pc, #196]	; (8002158 <decodeGGA+0x680>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	3301      	adds	r3, #1
 8002098:	4a2f      	ldr	r2, [pc, #188]	; (8002158 <decodeGGA+0x680>)
 800209a:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')  // copy upto the ',' after number of satellites
 800209c:	4b2e      	ldr	r3, [pc, #184]	; (8002158 <decodeGGA+0x680>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	461a      	mov	r2, r3
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4413      	add	r3, r2
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	2b2c      	cmp	r3, #44	; 0x2c
 80020aa:	d1e3      	bne.n	8002074 <decodeGGA+0x59c>
	}
	gga->numofsat = atoi(buffer);   // convert the buffer to number and save into the structure
 80020ac:	f107 030c 	add.w	r3, r7, #12
 80020b0:	4618      	mov	r0, r3
 80020b2:	f007 fa65 	bl	8009580 <atoi>
 80020b6:	4602      	mov	r2, r0
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	629a      	str	r2, [r3, #40]	; 0x28


	/***************** skip HDOP  *********************/
	inx++;
 80020bc:	4b26      	ldr	r3, [pc, #152]	; (8002158 <decodeGGA+0x680>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	3301      	adds	r3, #1
 80020c2:	4a25      	ldr	r2, [pc, #148]	; (8002158 <decodeGGA+0x680>)
 80020c4:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',') inx++;
 80020c6:	e004      	b.n	80020d2 <decodeGGA+0x5fa>
 80020c8:	4b23      	ldr	r3, [pc, #140]	; (8002158 <decodeGGA+0x680>)
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	3301      	adds	r3, #1
 80020ce:	4a22      	ldr	r2, [pc, #136]	; (8002158 <decodeGGA+0x680>)
 80020d0:	6013      	str	r3, [r2, #0]
 80020d2:	4b21      	ldr	r3, [pc, #132]	; (8002158 <decodeGGA+0x680>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	461a      	mov	r2, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4413      	add	r3, r2
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	2b2c      	cmp	r3, #44	; 0x2c
 80020e0:	d1f2      	bne.n	80020c8 <decodeGGA+0x5f0>


	/*************** Altitude calculation ********************/
	inx++;
 80020e2:	4b1d      	ldr	r3, [pc, #116]	; (8002158 <decodeGGA+0x680>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	3301      	adds	r3, #1
 80020e8:	4a1b      	ldr	r2, [pc, #108]	; (8002158 <decodeGGA+0x680>)
 80020ea:	6013      	str	r3, [r2, #0]
	memset(buffer, '\0', 12);
 80020ec:	f107 030c 	add.w	r3, r7, #12
 80020f0:	220c      	movs	r2, #12
 80020f2:	2100      	movs	r1, #0
 80020f4:	4618      	mov	r0, r3
 80020f6:	f007 fa95 	bl	8009624 <memset>
	i=0;
 80020fa:	2300      	movs	r3, #0
 80020fc:	62fb      	str	r3, [r7, #44]	; 0x2c
	while (GGAbuffer[inx] != ',')
 80020fe:	e013      	b.n	8002128 <decodeGGA+0x650>
	{
		buffer[i] = GGAbuffer[inx];
 8002100:	4b15      	ldr	r3, [pc, #84]	; (8002158 <decodeGGA+0x680>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	461a      	mov	r2, r3
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4413      	add	r3, r2
 800210a:	7819      	ldrb	r1, [r3, #0]
 800210c:	f107 020c 	add.w	r2, r7, #12
 8002110:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002112:	4413      	add	r3, r2
 8002114:	460a      	mov	r2, r1
 8002116:	701a      	strb	r2, [r3, #0]
		i++;
 8002118:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800211a:	3301      	adds	r3, #1
 800211c:	62fb      	str	r3, [r7, #44]	; 0x2c
		inx++;
 800211e:	4b0e      	ldr	r3, [pc, #56]	; (8002158 <decodeGGA+0x680>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	3301      	adds	r3, #1
 8002124:	4a0c      	ldr	r2, [pc, #48]	; (8002158 <decodeGGA+0x680>)
 8002126:	6013      	str	r3, [r2, #0]
	while (GGAbuffer[inx] != ',')
 8002128:	4b0b      	ldr	r3, [pc, #44]	; (8002158 <decodeGGA+0x680>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	461a      	mov	r2, r3
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	4413      	add	r3, r2
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	2b2c      	cmp	r3, #44	; 0x2c
 8002136:	d1e3      	bne.n	8002100 <decodeGGA+0x628>
	}
	num = (atoi(buffer));
 8002138:	f107 030c 	add.w	r3, r7, #12
 800213c:	4618      	mov	r0, r3
 800213e:	f007 fa1f 	bl	8009580 <atoi>
 8002142:	4603      	mov	r3, r0
 8002144:	84fb      	strh	r3, [r7, #38]	; 0x26
	j = 0;
 8002146:	2300      	movs	r3, #0
 8002148:	62bb      	str	r3, [r7, #40]	; 0x28
	while (buffer[j] != '.') j++;
 800214a:	e00c      	b.n	8002166 <decodeGGA+0x68e>
 800214c:	f3af 8000 	nop.w
 8002150:	00000000 	.word	0x00000000
 8002154:	40240000 	.word	0x40240000
 8002158:	20000110 	.word	0x20000110
 800215c:	40590000 	.word	0x40590000
 8002160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002162:	3301      	adds	r3, #1
 8002164:	62bb      	str	r3, [r7, #40]	; 0x28
 8002166:	f107 020c 	add.w	r2, r7, #12
 800216a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800216c:	4413      	add	r3, r2
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	2b2e      	cmp	r3, #46	; 0x2e
 8002172:	d1f5      	bne.n	8002160 <decodeGGA+0x688>
	j++;
 8002174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002176:	3301      	adds	r3, #1
 8002178:	62bb      	str	r3, [r7, #40]	; 0x28
	declen = (strlen(buffer))-j;
 800217a:	f107 030c 	add.w	r3, r7, #12
 800217e:	4618      	mov	r0, r3
 8002180:	f7fe f846 	bl	8000210 <strlen>
 8002184:	4602      	mov	r2, r0
 8002186:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	623b      	str	r3, [r7, #32]
	dec = atoi ((char *) buffer+j);
 800218c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800218e:	f107 020c 	add.w	r2, r7, #12
 8002192:	4413      	add	r3, r2
 8002194:	4618      	mov	r0, r3
 8002196:	f007 f9f3 	bl	8009580 <atoi>
 800219a:	61f8      	str	r0, [r7, #28]
	lat = (num) + (dec/pow(10, (declen)));
 800219c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80021a0:	4618      	mov	r0, r3
 80021a2:	f7fe f9df 	bl	8000564 <__aeabi_i2d>
 80021a6:	4604      	mov	r4, r0
 80021a8:	460d      	mov	r5, r1
 80021aa:	69f8      	ldr	r0, [r7, #28]
 80021ac:	f7fe f9da 	bl	8000564 <__aeabi_i2d>
 80021b0:	4680      	mov	r8, r0
 80021b2:	4689      	mov	r9, r1
 80021b4:	6a38      	ldr	r0, [r7, #32]
 80021b6:	f7fe f9d5 	bl	8000564 <__aeabi_i2d>
 80021ba:	4602      	mov	r2, r0
 80021bc:	460b      	mov	r3, r1
 80021be:	ec43 2b11 	vmov	d1, r2, r3
 80021c2:	ed9f 0b17 	vldr	d0, [pc, #92]	; 8002220 <decodeGGA+0x748>
 80021c6:	f009 fe3f 	bl	800be48 <pow>
 80021ca:	ec53 2b10 	vmov	r2, r3, d0
 80021ce:	4640      	mov	r0, r8
 80021d0:	4649      	mov	r1, r9
 80021d2:	f7fe fb5b 	bl	800088c <__aeabi_ddiv>
 80021d6:	4602      	mov	r2, r0
 80021d8:	460b      	mov	r3, r1
 80021da:	4620      	mov	r0, r4
 80021dc:	4629      	mov	r1, r5
 80021de:	f7fe f875 	bl	80002cc <__adddf3>
 80021e2:	4602      	mov	r2, r0
 80021e4:	460b      	mov	r3, r1
 80021e6:	4610      	mov	r0, r2
 80021e8:	4619      	mov	r1, r3
 80021ea:	f7fe fd1d 	bl	8000c28 <__aeabi_d2f>
 80021ee:	4603      	mov	r3, r0
 80021f0:	61bb      	str	r3, [r7, #24]
	gga->alt.altitude = lat;
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	69ba      	ldr	r2, [r7, #24]
 80021f6:	621a      	str	r2, [r3, #32]

	inx++;
 80021f8:	4b0b      	ldr	r3, [pc, #44]	; (8002228 <decodeGGA+0x750>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	3301      	adds	r3, #1
 80021fe:	4a0a      	ldr	r2, [pc, #40]	; (8002228 <decodeGGA+0x750>)
 8002200:	6013      	str	r3, [r2, #0]
	gga->alt.unit = GGAbuffer[inx];
 8002202:	4b09      	ldr	r3, [pc, #36]	; (8002228 <decodeGGA+0x750>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	461a      	mov	r2, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	4413      	add	r3, r2
 800220c:	781a      	ldrb	r2, [r3, #0]
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	return 0;
 8002214:	2300      	movs	r3, #0

}
 8002216:	4618      	mov	r0, r3
 8002218:	3730      	adds	r7, #48	; 0x30
 800221a:	46bd      	mov	sp, r7
 800221c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002220:	00000000 	.word	0x00000000
 8002224:	40240000 	.word	0x40240000
 8002228:	20000110 	.word	0x20000110
 800222c:	00000000 	.word	0x00000000

08002230 <decodeRMC>:


int decodeRMC (char *RMCbuffer, RMCSTRUCT *rmc)
{
 8002230:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002234:	b090      	sub	sp, #64	; 0x40
 8002236:	af00      	add	r7, sp, #0
 8002238:	6078      	str	r0, [r7, #4]
 800223a:	6039      	str	r1, [r7, #0]
	inx = 0;
 800223c:	4b94      	ldr	r3, [pc, #592]	; (8002490 <decodeRMC+0x260>)
 800223e:	2200      	movs	r2, #0
 8002240:	601a      	str	r2, [r3, #0]
	char buffer[12];
	int i = 0;
 8002242:	2300      	movs	r3, #0
 8002244:	63fb      	str	r3, [r7, #60]	; 0x3c
	while (RMCbuffer[inx] != ',') inx++;  // 1st ,
 8002246:	e004      	b.n	8002252 <decodeRMC+0x22>
 8002248:	4b91      	ldr	r3, [pc, #580]	; (8002490 <decodeRMC+0x260>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	3301      	adds	r3, #1
 800224e:	4a90      	ldr	r2, [pc, #576]	; (8002490 <decodeRMC+0x260>)
 8002250:	6013      	str	r3, [r2, #0]
 8002252:	4b8f      	ldr	r3, [pc, #572]	; (8002490 <decodeRMC+0x260>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	461a      	mov	r2, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	4413      	add	r3, r2
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	2b2c      	cmp	r3, #44	; 0x2c
 8002260:	d1f2      	bne.n	8002248 <decodeRMC+0x18>
	inx++;
 8002262:	4b8b      	ldr	r3, [pc, #556]	; (8002490 <decodeRMC+0x260>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	3301      	adds	r3, #1
 8002268:	4a89      	ldr	r2, [pc, #548]	; (8002490 <decodeRMC+0x260>)
 800226a:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',') inx++;  // After time ,
 800226c:	e004      	b.n	8002278 <decodeRMC+0x48>
 800226e:	4b88      	ldr	r3, [pc, #544]	; (8002490 <decodeRMC+0x260>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	3301      	adds	r3, #1
 8002274:	4a86      	ldr	r2, [pc, #536]	; (8002490 <decodeRMC+0x260>)
 8002276:	6013      	str	r3, [r2, #0]
 8002278:	4b85      	ldr	r3, [pc, #532]	; (8002490 <decodeRMC+0x260>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	461a      	mov	r2, r3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	4413      	add	r3, r2
 8002282:	781b      	ldrb	r3, [r3, #0]
 8002284:	2b2c      	cmp	r3, #44	; 0x2c
 8002286:	d1f2      	bne.n	800226e <decodeRMC+0x3e>
	inx++;
 8002288:	4b81      	ldr	r3, [pc, #516]	; (8002490 <decodeRMC+0x260>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	3301      	adds	r3, #1
 800228e:	4a80      	ldr	r2, [pc, #512]	; (8002490 <decodeRMC+0x260>)
 8002290:	6013      	str	r3, [r2, #0]
	if (RMCbuffer[inx] == 'A')  // Here 'A' Indicates the data is valid, and 'V' indicates invalid data
 8002292:	4b7f      	ldr	r3, [pc, #508]	; (8002490 <decodeRMC+0x260>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	461a      	mov	r2, r3
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	4413      	add	r3, r2
 800229c:	781b      	ldrb	r3, [r3, #0]
 800229e:	2b41      	cmp	r3, #65	; 0x41
 80022a0:	d10d      	bne.n	80022be <decodeRMC+0x8e>
	{
		rmc->isValid = 1;
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	2201      	movs	r2, #1
 80022a6:	615a      	str	r2, [r3, #20]
	else
	{
		rmc->isValid =0;
		return 1;
	}
	inx++;
 80022a8:	4b79      	ldr	r3, [pc, #484]	; (8002490 <decodeRMC+0x260>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	3301      	adds	r3, #1
 80022ae:	4a78      	ldr	r2, [pc, #480]	; (8002490 <decodeRMC+0x260>)
 80022b0:	6013      	str	r3, [r2, #0]
	inx++;
 80022b2:	4b77      	ldr	r3, [pc, #476]	; (8002490 <decodeRMC+0x260>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	3301      	adds	r3, #1
 80022b8:	4a75      	ldr	r2, [pc, #468]	; (8002490 <decodeRMC+0x260>)
 80022ba:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',') inx++;  // after latitude,
 80022bc:	e009      	b.n	80022d2 <decodeRMC+0xa2>
		rmc->isValid =0;
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	2200      	movs	r2, #0
 80022c2:	615a      	str	r2, [r3, #20]
		return 1;
 80022c4:	2301      	movs	r3, #1
 80022c6:	e1d8      	b.n	800267a <decodeRMC+0x44a>
	while (RMCbuffer[inx] != ',') inx++;  // after latitude,
 80022c8:	4b71      	ldr	r3, [pc, #452]	; (8002490 <decodeRMC+0x260>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	3301      	adds	r3, #1
 80022ce:	4a70      	ldr	r2, [pc, #448]	; (8002490 <decodeRMC+0x260>)
 80022d0:	6013      	str	r3, [r2, #0]
 80022d2:	4b6f      	ldr	r3, [pc, #444]	; (8002490 <decodeRMC+0x260>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	461a      	mov	r2, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	4413      	add	r3, r2
 80022dc:	781b      	ldrb	r3, [r3, #0]
 80022de:	2b2c      	cmp	r3, #44	; 0x2c
 80022e0:	d1f2      	bne.n	80022c8 <decodeRMC+0x98>
	inx++;
 80022e2:	4b6b      	ldr	r3, [pc, #428]	; (8002490 <decodeRMC+0x260>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	3301      	adds	r3, #1
 80022e8:	4a69      	ldr	r2, [pc, #420]	; (8002490 <decodeRMC+0x260>)
 80022ea:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',') inx++;  // after NS ,
 80022ec:	e004      	b.n	80022f8 <decodeRMC+0xc8>
 80022ee:	4b68      	ldr	r3, [pc, #416]	; (8002490 <decodeRMC+0x260>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	3301      	adds	r3, #1
 80022f4:	4a66      	ldr	r2, [pc, #408]	; (8002490 <decodeRMC+0x260>)
 80022f6:	6013      	str	r3, [r2, #0]
 80022f8:	4b65      	ldr	r3, [pc, #404]	; (8002490 <decodeRMC+0x260>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	461a      	mov	r2, r3
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4413      	add	r3, r2
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	2b2c      	cmp	r3, #44	; 0x2c
 8002306:	d1f2      	bne.n	80022ee <decodeRMC+0xbe>
	inx++;
 8002308:	4b61      	ldr	r3, [pc, #388]	; (8002490 <decodeRMC+0x260>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	3301      	adds	r3, #1
 800230e:	4a60      	ldr	r2, [pc, #384]	; (8002490 <decodeRMC+0x260>)
 8002310:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',') inx++;  // after longitude ,
 8002312:	e004      	b.n	800231e <decodeRMC+0xee>
 8002314:	4b5e      	ldr	r3, [pc, #376]	; (8002490 <decodeRMC+0x260>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	3301      	adds	r3, #1
 800231a:	4a5d      	ldr	r2, [pc, #372]	; (8002490 <decodeRMC+0x260>)
 800231c:	6013      	str	r3, [r2, #0]
 800231e:	4b5c      	ldr	r3, [pc, #368]	; (8002490 <decodeRMC+0x260>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	461a      	mov	r2, r3
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	4413      	add	r3, r2
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	2b2c      	cmp	r3, #44	; 0x2c
 800232c:	d1f2      	bne.n	8002314 <decodeRMC+0xe4>
	inx++;
 800232e:	4b58      	ldr	r3, [pc, #352]	; (8002490 <decodeRMC+0x260>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	3301      	adds	r3, #1
 8002334:	4a56      	ldr	r2, [pc, #344]	; (8002490 <decodeRMC+0x260>)
 8002336:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',') inx++;  // after EW ,
 8002338:	e004      	b.n	8002344 <decodeRMC+0x114>
 800233a:	4b55      	ldr	r3, [pc, #340]	; (8002490 <decodeRMC+0x260>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	3301      	adds	r3, #1
 8002340:	4a53      	ldr	r2, [pc, #332]	; (8002490 <decodeRMC+0x260>)
 8002342:	6013      	str	r3, [r2, #0]
 8002344:	4b52      	ldr	r3, [pc, #328]	; (8002490 <decodeRMC+0x260>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	461a      	mov	r2, r3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4413      	add	r3, r2
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	2b2c      	cmp	r3, #44	; 0x2c
 8002352:	d1f2      	bne.n	800233a <decodeRMC+0x10a>

	// Get Speed
	inx++;
 8002354:	4b4e      	ldr	r3, [pc, #312]	; (8002490 <decodeRMC+0x260>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	3301      	adds	r3, #1
 800235a:	4a4d      	ldr	r2, [pc, #308]	; (8002490 <decodeRMC+0x260>)
 800235c:	6013      	str	r3, [r2, #0]
	i=0;
 800235e:	2300      	movs	r3, #0
 8002360:	63fb      	str	r3, [r7, #60]	; 0x3c
	memset(buffer, '\0', 12);
 8002362:	f107 0308 	add.w	r3, r7, #8
 8002366:	220c      	movs	r2, #12
 8002368:	2100      	movs	r1, #0
 800236a:	4618      	mov	r0, r3
 800236c:	f007 f95a 	bl	8009624 <memset>
	while (RMCbuffer[inx] != ',')
 8002370:	e013      	b.n	800239a <decodeRMC+0x16a>
	{
		buffer[i] = RMCbuffer[inx];
 8002372:	4b47      	ldr	r3, [pc, #284]	; (8002490 <decodeRMC+0x260>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	461a      	mov	r2, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	4413      	add	r3, r2
 800237c:	7819      	ldrb	r1, [r3, #0]
 800237e:	f107 0208 	add.w	r2, r7, #8
 8002382:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002384:	4413      	add	r3, r2
 8002386:	460a      	mov	r2, r1
 8002388:	701a      	strb	r2, [r3, #0]
		i++;
 800238a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800238c:	3301      	adds	r3, #1
 800238e:	63fb      	str	r3, [r7, #60]	; 0x3c
		inx++;
 8002390:	4b3f      	ldr	r3, [pc, #252]	; (8002490 <decodeRMC+0x260>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	3301      	adds	r3, #1
 8002396:	4a3e      	ldr	r2, [pc, #248]	; (8002490 <decodeRMC+0x260>)
 8002398:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',')
 800239a:	4b3d      	ldr	r3, [pc, #244]	; (8002490 <decodeRMC+0x260>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	461a      	mov	r2, r3
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	4413      	add	r3, r2
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	2b2c      	cmp	r3, #44	; 0x2c
 80023a8:	d1e3      	bne.n	8002372 <decodeRMC+0x142>
	}

	if (strlen (buffer) > 0){          // if the speed have some data
 80023aa:	f107 0308 	add.w	r3, r7, #8
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d056      	beq.n	8002462 <decodeRMC+0x232>
		int16_t num = (atoi(buffer));  // convert the data into the number
 80023b4:	f107 0308 	add.w	r3, r7, #8
 80023b8:	4618      	mov	r0, r3
 80023ba:	f007 f8e1 	bl	8009580 <atoi>
 80023be:	4603      	mov	r3, r0
 80023c0:	867b      	strh	r3, [r7, #50]	; 0x32
		int j = 0;
 80023c2:	2300      	movs	r3, #0
 80023c4:	63bb      	str	r3, [r7, #56]	; 0x38
		while (buffer[j] != '.') j++;   // same as above
 80023c6:	e002      	b.n	80023ce <decodeRMC+0x19e>
 80023c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023ca:	3301      	adds	r3, #1
 80023cc:	63bb      	str	r3, [r7, #56]	; 0x38
 80023ce:	f107 0208 	add.w	r2, r7, #8
 80023d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023d4:	4413      	add	r3, r2
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	2b2e      	cmp	r3, #46	; 0x2e
 80023da:	d1f5      	bne.n	80023c8 <decodeRMC+0x198>
		j++;
 80023dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023de:	3301      	adds	r3, #1
 80023e0:	63bb      	str	r3, [r7, #56]	; 0x38
		int declen = (strlen(buffer))-j;
 80023e2:	f107 0308 	add.w	r3, r7, #8
 80023e6:	4618      	mov	r0, r3
 80023e8:	f7fd ff12 	bl	8000210 <strlen>
 80023ec:	4602      	mov	r2, r0
 80023ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	62fb      	str	r3, [r7, #44]	; 0x2c
		int dec = atoi ((char *) buffer+j);
 80023f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023f6:	f107 0208 	add.w	r2, r7, #8
 80023fa:	4413      	add	r3, r2
 80023fc:	4618      	mov	r0, r3
 80023fe:	f007 f8bf 	bl	8009580 <atoi>
 8002402:	62b8      	str	r0, [r7, #40]	; 0x28
		float lat = num + (dec/pow(10, (declen)));
 8002404:	f9b7 3032 	ldrsh.w	r3, [r7, #50]	; 0x32
 8002408:	4618      	mov	r0, r3
 800240a:	f7fe f8ab 	bl	8000564 <__aeabi_i2d>
 800240e:	4604      	mov	r4, r0
 8002410:	460d      	mov	r5, r1
 8002412:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002414:	f7fe f8a6 	bl	8000564 <__aeabi_i2d>
 8002418:	4680      	mov	r8, r0
 800241a:	4689      	mov	r9, r1
 800241c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800241e:	f7fe f8a1 	bl	8000564 <__aeabi_i2d>
 8002422:	4602      	mov	r2, r0
 8002424:	460b      	mov	r3, r1
 8002426:	ec43 2b11 	vmov	d1, r2, r3
 800242a:	ed9f 0b17 	vldr	d0, [pc, #92]	; 8002488 <decodeRMC+0x258>
 800242e:	f009 fd0b 	bl	800be48 <pow>
 8002432:	ec53 2b10 	vmov	r2, r3, d0
 8002436:	4640      	mov	r0, r8
 8002438:	4649      	mov	r1, r9
 800243a:	f7fe fa27 	bl	800088c <__aeabi_ddiv>
 800243e:	4602      	mov	r2, r0
 8002440:	460b      	mov	r3, r1
 8002442:	4620      	mov	r0, r4
 8002444:	4629      	mov	r1, r5
 8002446:	f7fd ff41 	bl	80002cc <__adddf3>
 800244a:	4602      	mov	r2, r0
 800244c:	460b      	mov	r3, r1
 800244e:	4610      	mov	r0, r2
 8002450:	4619      	mov	r1, r3
 8002452:	f7fe fbe9 	bl	8000c28 <__aeabi_d2f>
 8002456:	4603      	mov	r3, r0
 8002458:	627b      	str	r3, [r7, #36]	; 0x24
		rmc->speed = lat;
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800245e:	60da      	str	r2, [r3, #12]
 8002460:	e003      	b.n	800246a <decodeRMC+0x23a>
	}
	else rmc->speed = 0;
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	f04f 0200 	mov.w	r2, #0
 8002468:	60da      	str	r2, [r3, #12]

	// Get Course
	inx++;
 800246a:	4b09      	ldr	r3, [pc, #36]	; (8002490 <decodeRMC+0x260>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	3301      	adds	r3, #1
 8002470:	4a07      	ldr	r2, [pc, #28]	; (8002490 <decodeRMC+0x260>)
 8002472:	6013      	str	r3, [r2, #0]
	i=0;
 8002474:	2300      	movs	r3, #0
 8002476:	63fb      	str	r3, [r7, #60]	; 0x3c
	memset(buffer, '\0', 12);
 8002478:	f107 0308 	add.w	r3, r7, #8
 800247c:	220c      	movs	r2, #12
 800247e:	2100      	movs	r1, #0
 8002480:	4618      	mov	r0, r3
 8002482:	f007 f8cf 	bl	8009624 <memset>
	while (RMCbuffer[inx] != ',')
 8002486:	e019      	b.n	80024bc <decodeRMC+0x28c>
 8002488:	00000000 	.word	0x00000000
 800248c:	40240000 	.word	0x40240000
 8002490:	20000110 	.word	0x20000110
	{
		buffer[i] = RMCbuffer[inx];
 8002494:	4b7e      	ldr	r3, [pc, #504]	; (8002690 <decodeRMC+0x460>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	461a      	mov	r2, r3
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4413      	add	r3, r2
 800249e:	7819      	ldrb	r1, [r3, #0]
 80024a0:	f107 0208 	add.w	r2, r7, #8
 80024a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80024a6:	4413      	add	r3, r2
 80024a8:	460a      	mov	r2, r1
 80024aa:	701a      	strb	r2, [r3, #0]
		i++;
 80024ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80024ae:	3301      	adds	r3, #1
 80024b0:	63fb      	str	r3, [r7, #60]	; 0x3c
		inx++;
 80024b2:	4b77      	ldr	r3, [pc, #476]	; (8002690 <decodeRMC+0x460>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	3301      	adds	r3, #1
 80024b8:	4a75      	ldr	r2, [pc, #468]	; (8002690 <decodeRMC+0x460>)
 80024ba:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',')
 80024bc:	4b74      	ldr	r3, [pc, #464]	; (8002690 <decodeRMC+0x460>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	461a      	mov	r2, r3
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4413      	add	r3, r2
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	2b2c      	cmp	r3, #44	; 0x2c
 80024ca:	d1e3      	bne.n	8002494 <decodeRMC+0x264>
	}

	if (strlen (buffer) > 0){  // if the course have some data
 80024cc:	f107 0308 	add.w	r3, r7, #8
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d056      	beq.n	8002584 <decodeRMC+0x354>
		int16_t num = (atoi(buffer));   // convert the course data into the number
 80024d6:	f107 0308 	add.w	r3, r7, #8
 80024da:	4618      	mov	r0, r3
 80024dc:	f007 f850 	bl	8009580 <atoi>
 80024e0:	4603      	mov	r3, r0
 80024e2:	847b      	strh	r3, [r7, #34]	; 0x22
		int j = 0;
 80024e4:	2300      	movs	r3, #0
 80024e6:	637b      	str	r3, [r7, #52]	; 0x34
		while (buffer[j] != '.') j++;   // same as above
 80024e8:	e002      	b.n	80024f0 <decodeRMC+0x2c0>
 80024ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024ec:	3301      	adds	r3, #1
 80024ee:	637b      	str	r3, [r7, #52]	; 0x34
 80024f0:	f107 0208 	add.w	r2, r7, #8
 80024f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024f6:	4413      	add	r3, r2
 80024f8:	781b      	ldrb	r3, [r3, #0]
 80024fa:	2b2e      	cmp	r3, #46	; 0x2e
 80024fc:	d1f5      	bne.n	80024ea <decodeRMC+0x2ba>
		j++;
 80024fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002500:	3301      	adds	r3, #1
 8002502:	637b      	str	r3, [r7, #52]	; 0x34
		int declen = (strlen(buffer))-j;
 8002504:	f107 0308 	add.w	r3, r7, #8
 8002508:	4618      	mov	r0, r3
 800250a:	f7fd fe81 	bl	8000210 <strlen>
 800250e:	4602      	mov	r2, r0
 8002510:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	61fb      	str	r3, [r7, #28]
		int dec = atoi ((char *) buffer+j);
 8002516:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002518:	f107 0208 	add.w	r2, r7, #8
 800251c:	4413      	add	r3, r2
 800251e:	4618      	mov	r0, r3
 8002520:	f007 f82e 	bl	8009580 <atoi>
 8002524:	61b8      	str	r0, [r7, #24]
		float lat = num + (dec/pow(10, (declen)));
 8002526:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800252a:	4618      	mov	r0, r3
 800252c:	f7fe f81a 	bl	8000564 <__aeabi_i2d>
 8002530:	4604      	mov	r4, r0
 8002532:	460d      	mov	r5, r1
 8002534:	69b8      	ldr	r0, [r7, #24]
 8002536:	f7fe f815 	bl	8000564 <__aeabi_i2d>
 800253a:	4680      	mov	r8, r0
 800253c:	4689      	mov	r9, r1
 800253e:	69f8      	ldr	r0, [r7, #28]
 8002540:	f7fe f810 	bl	8000564 <__aeabi_i2d>
 8002544:	4602      	mov	r2, r0
 8002546:	460b      	mov	r3, r1
 8002548:	ec43 2b11 	vmov	d1, r2, r3
 800254c:	ed9f 0b4e 	vldr	d0, [pc, #312]	; 8002688 <decodeRMC+0x458>
 8002550:	f009 fc7a 	bl	800be48 <pow>
 8002554:	ec53 2b10 	vmov	r2, r3, d0
 8002558:	4640      	mov	r0, r8
 800255a:	4649      	mov	r1, r9
 800255c:	f7fe f996 	bl	800088c <__aeabi_ddiv>
 8002560:	4602      	mov	r2, r0
 8002562:	460b      	mov	r3, r1
 8002564:	4620      	mov	r0, r4
 8002566:	4629      	mov	r1, r5
 8002568:	f7fd feb0 	bl	80002cc <__adddf3>
 800256c:	4602      	mov	r2, r0
 800256e:	460b      	mov	r3, r1
 8002570:	4610      	mov	r0, r2
 8002572:	4619      	mov	r1, r3
 8002574:	f7fe fb58 	bl	8000c28 <__aeabi_d2f>
 8002578:	4603      	mov	r3, r0
 800257a:	617b      	str	r3, [r7, #20]
		rmc->course = lat;
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	697a      	ldr	r2, [r7, #20]
 8002580:	611a      	str	r2, [r3, #16]
 8002582:	e003      	b.n	800258c <decodeRMC+0x35c>
	}
	else
		{
			rmc->course = 0;
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	f04f 0200 	mov.w	r2, #0
 800258a:	611a      	str	r2, [r3, #16]
		}

	// Get Date
	inx++;
 800258c:	4b40      	ldr	r3, [pc, #256]	; (8002690 <decodeRMC+0x460>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	3301      	adds	r3, #1
 8002592:	4a3f      	ldr	r2, [pc, #252]	; (8002690 <decodeRMC+0x460>)
 8002594:	6013      	str	r3, [r2, #0]
	i=0;
 8002596:	2300      	movs	r3, #0
 8002598:	63fb      	str	r3, [r7, #60]	; 0x3c
	memset(buffer, '\0', 12);
 800259a:	f107 0308 	add.w	r3, r7, #8
 800259e:	220c      	movs	r2, #12
 80025a0:	2100      	movs	r1, #0
 80025a2:	4618      	mov	r0, r3
 80025a4:	f007 f83e 	bl	8009624 <memset>
	while (RMCbuffer[inx] != ',')
 80025a8:	e013      	b.n	80025d2 <decodeRMC+0x3a2>
	{
		buffer[i] = RMCbuffer[inx];
 80025aa:	4b39      	ldr	r3, [pc, #228]	; (8002690 <decodeRMC+0x460>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	461a      	mov	r2, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4413      	add	r3, r2
 80025b4:	7819      	ldrb	r1, [r3, #0]
 80025b6:	f107 0208 	add.w	r2, r7, #8
 80025ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025bc:	4413      	add	r3, r2
 80025be:	460a      	mov	r2, r1
 80025c0:	701a      	strb	r2, [r3, #0]
		i++;
 80025c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025c4:	3301      	adds	r3, #1
 80025c6:	63fb      	str	r3, [r7, #60]	; 0x3c
		inx++;
 80025c8:	4b31      	ldr	r3, [pc, #196]	; (8002690 <decodeRMC+0x460>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	3301      	adds	r3, #1
 80025ce:	4a30      	ldr	r2, [pc, #192]	; (8002690 <decodeRMC+0x460>)
 80025d0:	6013      	str	r3, [r2, #0]
	while (RMCbuffer[inx] != ',')
 80025d2:	4b2f      	ldr	r3, [pc, #188]	; (8002690 <decodeRMC+0x460>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	461a      	mov	r2, r3
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	4413      	add	r3, r2
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	2b2c      	cmp	r3, #44	; 0x2c
 80025e0:	d1e3      	bne.n	80025aa <decodeRMC+0x37a>
	}

	// Date in the format 280222
	day = atoi(buffer)/10000;  // extract 28
 80025e2:	f107 0308 	add.w	r3, r7, #8
 80025e6:	4618      	mov	r0, r3
 80025e8:	f006 ffca 	bl	8009580 <atoi>
 80025ec:	4603      	mov	r3, r0
 80025ee:	4a29      	ldr	r2, [pc, #164]	; (8002694 <decodeRMC+0x464>)
 80025f0:	fb82 1203 	smull	r1, r2, r2, r3
 80025f4:	1312      	asrs	r2, r2, #12
 80025f6:	17db      	asrs	r3, r3, #31
 80025f8:	1ad3      	subs	r3, r2, r3
 80025fa:	4a27      	ldr	r2, [pc, #156]	; (8002698 <decodeRMC+0x468>)
 80025fc:	6013      	str	r3, [r2, #0]
	mon = (atoi(buffer)/100)%100;  // extract 02
 80025fe:	f107 0308 	add.w	r3, r7, #8
 8002602:	4618      	mov	r0, r3
 8002604:	f006 ffbc 	bl	8009580 <atoi>
 8002608:	4603      	mov	r3, r0
 800260a:	4a24      	ldr	r2, [pc, #144]	; (800269c <decodeRMC+0x46c>)
 800260c:	fb82 1203 	smull	r1, r2, r2, r3
 8002610:	1152      	asrs	r2, r2, #5
 8002612:	17db      	asrs	r3, r3, #31
 8002614:	1ad2      	subs	r2, r2, r3
 8002616:	4b21      	ldr	r3, [pc, #132]	; (800269c <decodeRMC+0x46c>)
 8002618:	fb83 1302 	smull	r1, r3, r3, r2
 800261c:	1159      	asrs	r1, r3, #5
 800261e:	17d3      	asrs	r3, r2, #31
 8002620:	1acb      	subs	r3, r1, r3
 8002622:	2164      	movs	r1, #100	; 0x64
 8002624:	fb01 f303 	mul.w	r3, r1, r3
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	4a1d      	ldr	r2, [pc, #116]	; (80026a0 <decodeRMC+0x470>)
 800262c:	6013      	str	r3, [r2, #0]
	yr = atoi(buffer)%100;  // extract 22
 800262e:	f107 0308 	add.w	r3, r7, #8
 8002632:	4618      	mov	r0, r3
 8002634:	f006 ffa4 	bl	8009580 <atoi>
 8002638:	4602      	mov	r2, r0
 800263a:	4b18      	ldr	r3, [pc, #96]	; (800269c <decodeRMC+0x46c>)
 800263c:	fb83 1302 	smull	r1, r3, r3, r2
 8002640:	1159      	asrs	r1, r3, #5
 8002642:	17d3      	asrs	r3, r2, #31
 8002644:	1acb      	subs	r3, r1, r3
 8002646:	2164      	movs	r1, #100	; 0x64
 8002648:	fb01 f303 	mul.w	r3, r1, r3
 800264c:	1ad3      	subs	r3, r2, r3
 800264e:	4a15      	ldr	r2, [pc, #84]	; (80026a4 <decodeRMC+0x474>)
 8002650:	6013      	str	r3, [r2, #0]

	day = day+daychange;   // correction due to GMT shift
 8002652:	4b11      	ldr	r3, [pc, #68]	; (8002698 <decodeRMC+0x468>)
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	4b14      	ldr	r3, [pc, #80]	; (80026a8 <decodeRMC+0x478>)
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4413      	add	r3, r2
 800265c:	4a0e      	ldr	r2, [pc, #56]	; (8002698 <decodeRMC+0x468>)
 800265e:	6013      	str	r3, [r2, #0]

	// save the data into the structure
	rmc->date.Day = day;
 8002660:	4b0d      	ldr	r3, [pc, #52]	; (8002698 <decodeRMC+0x468>)
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	601a      	str	r2, [r3, #0]
	rmc->date.Mon = mon;
 8002668:	4b0d      	ldr	r3, [pc, #52]	; (80026a0 <decodeRMC+0x470>)
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	605a      	str	r2, [r3, #4]
	rmc->date.Yr = yr;
 8002670:	4b0c      	ldr	r3, [pc, #48]	; (80026a4 <decodeRMC+0x474>)
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	609a      	str	r2, [r3, #8]

	return 0;
 8002678:	2300      	movs	r3, #0
}
 800267a:	4618      	mov	r0, r3
 800267c:	3740      	adds	r7, #64	; 0x40
 800267e:	46bd      	mov	sp, r7
 8002680:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002684:	f3af 8000 	nop.w
 8002688:	00000000 	.word	0x00000000
 800268c:	40240000 	.word	0x40240000
 8002690:	20000110 	.word	0x20000110
 8002694:	68db8bad 	.word	0x68db8bad
 8002698:	2000011c 	.word	0x2000011c
 800269c:	51eb851f 	.word	0x51eb851f
 80026a0:	20000120 	.word	0x20000120
 80026a4:	20000124 	.word	0x20000124
 80026a8:	20000128 	.word	0x20000128

080026ac <decToBcd>:
extern TIME_Handle time;
extern union Transmission trans1;

// Convert normal decimal numbers to binary coded decimal
uint8_t decToBcd(int val)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b083      	sub	sp, #12
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
  return (uint8_t)( (val/10*16) + (val%10) );
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	4a0f      	ldr	r2, [pc, #60]	; (80026f4 <decToBcd+0x48>)
 80026b8:	fb82 1203 	smull	r1, r2, r2, r3
 80026bc:	1092      	asrs	r2, r2, #2
 80026be:	17db      	asrs	r3, r3, #31
 80026c0:	1ad3      	subs	r3, r2, r3
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	011b      	lsls	r3, r3, #4
 80026c6:	b2d8      	uxtb	r0, r3
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	4b0a      	ldr	r3, [pc, #40]	; (80026f4 <decToBcd+0x48>)
 80026cc:	fb83 1302 	smull	r1, r3, r3, r2
 80026d0:	1099      	asrs	r1, r3, #2
 80026d2:	17d3      	asrs	r3, r2, #31
 80026d4:	1ac9      	subs	r1, r1, r3
 80026d6:	460b      	mov	r3, r1
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	440b      	add	r3, r1
 80026dc:	005b      	lsls	r3, r3, #1
 80026de:	1ad1      	subs	r1, r2, r3
 80026e0:	b2cb      	uxtb	r3, r1
 80026e2:	4403      	add	r3, r0
 80026e4:	b2db      	uxtb	r3, r3
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	370c      	adds	r7, #12
 80026ea:	46bd      	mov	sp, r7
 80026ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f0:	4770      	bx	lr
 80026f2:	bf00      	nop
 80026f4:	66666667 	.word	0x66666667

080026f8 <bcdToDec>:
// Convert binary coded decimal to normal decimal numbers
int bcdToDec(uint8_t val)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	4603      	mov	r3, r0
 8002700:	71fb      	strb	r3, [r7, #7]
  return (int)( (val/16*10) + (val%16) );
 8002702:	79fb      	ldrb	r3, [r7, #7]
 8002704:	091b      	lsrs	r3, r3, #4
 8002706:	b2db      	uxtb	r3, r3
 8002708:	461a      	mov	r2, r3
 800270a:	4613      	mov	r3, r2
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	4413      	add	r3, r2
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	461a      	mov	r2, r3
 8002714:	79fb      	ldrb	r3, [r7, #7]
 8002716:	f003 030f 	and.w	r3, r3, #15
 800271a:	4413      	add	r3, r2
}
 800271c:	4618      	mov	r0, r3
 800271e:	370c      	adds	r7, #12
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr

08002728 <Set_Time>:

void Set_Time (uint8_t sec, uint8_t min, uint8_t hour, uint8_t dow, uint8_t dom, uint8_t month, uint8_t year)
{
 8002728:	b590      	push	{r4, r7, lr}
 800272a:	b089      	sub	sp, #36	; 0x24
 800272c:	af04      	add	r7, sp, #16
 800272e:	4604      	mov	r4, r0
 8002730:	4608      	mov	r0, r1
 8002732:	4611      	mov	r1, r2
 8002734:	461a      	mov	r2, r3
 8002736:	4623      	mov	r3, r4
 8002738:	71fb      	strb	r3, [r7, #7]
 800273a:	4603      	mov	r3, r0
 800273c:	71bb      	strb	r3, [r7, #6]
 800273e:	460b      	mov	r3, r1
 8002740:	717b      	strb	r3, [r7, #5]
 8002742:	4613      	mov	r3, r2
 8002744:	713b      	strb	r3, [r7, #4]
	uint8_t set_time[7];
	set_time[0] = decToBcd(sec);
 8002746:	79fb      	ldrb	r3, [r7, #7]
 8002748:	4618      	mov	r0, r3
 800274a:	f7ff ffaf 	bl	80026ac <decToBcd>
 800274e:	4603      	mov	r3, r0
 8002750:	723b      	strb	r3, [r7, #8]
	set_time[1] = decToBcd(min);
 8002752:	79bb      	ldrb	r3, [r7, #6]
 8002754:	4618      	mov	r0, r3
 8002756:	f7ff ffa9 	bl	80026ac <decToBcd>
 800275a:	4603      	mov	r3, r0
 800275c:	727b      	strb	r3, [r7, #9]
	set_time[2] = decToBcd(hour);
 800275e:	797b      	ldrb	r3, [r7, #5]
 8002760:	4618      	mov	r0, r3
 8002762:	f7ff ffa3 	bl	80026ac <decToBcd>
 8002766:	4603      	mov	r3, r0
 8002768:	72bb      	strb	r3, [r7, #10]
	set_time[3] = decToBcd(dow);
 800276a:	793b      	ldrb	r3, [r7, #4]
 800276c:	4618      	mov	r0, r3
 800276e:	f7ff ff9d 	bl	80026ac <decToBcd>
 8002772:	4603      	mov	r3, r0
 8002774:	72fb      	strb	r3, [r7, #11]
	set_time[4] = decToBcd(dom);
 8002776:	f897 3020 	ldrb.w	r3, [r7, #32]
 800277a:	4618      	mov	r0, r3
 800277c:	f7ff ff96 	bl	80026ac <decToBcd>
 8002780:	4603      	mov	r3, r0
 8002782:	733b      	strb	r3, [r7, #12]
	set_time[5] = decToBcd(month);
 8002784:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002788:	4618      	mov	r0, r3
 800278a:	f7ff ff8f 	bl	80026ac <decToBcd>
 800278e:	4603      	mov	r3, r0
 8002790:	737b      	strb	r3, [r7, #13]
	set_time[6] = decToBcd(year);
 8002792:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002796:	4618      	mov	r0, r3
 8002798:	f7ff ff88 	bl	80026ac <decToBcd>
 800279c:	4603      	mov	r3, r0
 800279e:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(&hi2c3, DS3231_ADDRESS, 0x00, 1, set_time, 7, 1000);
 80027a0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027a4:	9302      	str	r3, [sp, #8]
 80027a6:	2307      	movs	r3, #7
 80027a8:	9301      	str	r3, [sp, #4]
 80027aa:	f107 0308 	add.w	r3, r7, #8
 80027ae:	9300      	str	r3, [sp, #0]
 80027b0:	2301      	movs	r3, #1
 80027b2:	2200      	movs	r2, #0
 80027b4:	21d0      	movs	r1, #208	; 0xd0
 80027b6:	4803      	ldr	r0, [pc, #12]	; (80027c4 <Set_Time+0x9c>)
 80027b8:	f003 fa78 	bl	8005cac <HAL_I2C_Mem_Write>
}
 80027bc:	bf00      	nop
 80027be:	3714      	adds	r7, #20
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd90      	pop	{r4, r7, pc}
 80027c4:	2000027c 	.word	0x2000027c

080027c8 <Get_Time>:
void Get_Time (void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b086      	sub	sp, #24
 80027cc:	af04      	add	r7, sp, #16
	uint8_t get_time[7];
	HAL_I2C_Mem_Read(&hi2c3, DS3231_ADDRESS, 0x00, 1, get_time, 7, 1000);
 80027ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027d2:	9302      	str	r3, [sp, #8]
 80027d4:	2307      	movs	r3, #7
 80027d6:	9301      	str	r3, [sp, #4]
 80027d8:	463b      	mov	r3, r7
 80027da:	9300      	str	r3, [sp, #0]
 80027dc:	2301      	movs	r3, #1
 80027de:	2200      	movs	r2, #0
 80027e0:	21d0      	movs	r1, #208	; 0xd0
 80027e2:	481f      	ldr	r0, [pc, #124]	; (8002860 <Get_Time+0x98>)
 80027e4:	f003 fb5c 	bl	8005ea0 <HAL_I2C_Mem_Read>
	time.seconds = bcdToDec(get_time[0]);
 80027e8:	783b      	ldrb	r3, [r7, #0]
 80027ea:	4618      	mov	r0, r3
 80027ec:	f7ff ff84 	bl	80026f8 <bcdToDec>
 80027f0:	4603      	mov	r3, r0
 80027f2:	b2da      	uxtb	r2, r3
 80027f4:	4b1b      	ldr	r3, [pc, #108]	; (8002864 <Get_Time+0x9c>)
 80027f6:	701a      	strb	r2, [r3, #0]
	time.minutes = bcdToDec(get_time[1]);
 80027f8:	787b      	ldrb	r3, [r7, #1]
 80027fa:	4618      	mov	r0, r3
 80027fc:	f7ff ff7c 	bl	80026f8 <bcdToDec>
 8002800:	4603      	mov	r3, r0
 8002802:	b2da      	uxtb	r2, r3
 8002804:	4b17      	ldr	r3, [pc, #92]	; (8002864 <Get_Time+0x9c>)
 8002806:	705a      	strb	r2, [r3, #1]
	time.hour = bcdToDec(get_time[2]);
 8002808:	78bb      	ldrb	r3, [r7, #2]
 800280a:	4618      	mov	r0, r3
 800280c:	f7ff ff74 	bl	80026f8 <bcdToDec>
 8002810:	4603      	mov	r3, r0
 8002812:	b2da      	uxtb	r2, r3
 8002814:	4b13      	ldr	r3, [pc, #76]	; (8002864 <Get_Time+0x9c>)
 8002816:	709a      	strb	r2, [r3, #2]
	time.dayofweek = bcdToDec(get_time[3]);
 8002818:	78fb      	ldrb	r3, [r7, #3]
 800281a:	4618      	mov	r0, r3
 800281c:	f7ff ff6c 	bl	80026f8 <bcdToDec>
 8002820:	4603      	mov	r3, r0
 8002822:	b2da      	uxtb	r2, r3
 8002824:	4b0f      	ldr	r3, [pc, #60]	; (8002864 <Get_Time+0x9c>)
 8002826:	70da      	strb	r2, [r3, #3]
	time.dayofmonth = bcdToDec(get_time[4]);
 8002828:	793b      	ldrb	r3, [r7, #4]
 800282a:	4618      	mov	r0, r3
 800282c:	f7ff ff64 	bl	80026f8 <bcdToDec>
 8002830:	4603      	mov	r3, r0
 8002832:	b2da      	uxtb	r2, r3
 8002834:	4b0b      	ldr	r3, [pc, #44]	; (8002864 <Get_Time+0x9c>)
 8002836:	711a      	strb	r2, [r3, #4]
	time.month = bcdToDec(get_time[5]);
 8002838:	797b      	ldrb	r3, [r7, #5]
 800283a:	4618      	mov	r0, r3
 800283c:	f7ff ff5c 	bl	80026f8 <bcdToDec>
 8002840:	4603      	mov	r3, r0
 8002842:	b2da      	uxtb	r2, r3
 8002844:	4b07      	ldr	r3, [pc, #28]	; (8002864 <Get_Time+0x9c>)
 8002846:	715a      	strb	r2, [r3, #5]
	time.year = bcdToDec(get_time[6]);
 8002848:	79bb      	ldrb	r3, [r7, #6]
 800284a:	4618      	mov	r0, r3
 800284c:	f7ff ff54 	bl	80026f8 <bcdToDec>
 8002850:	4603      	mov	r3, r0
 8002852:	b2da      	uxtb	r2, r3
 8002854:	4b03      	ldr	r3, [pc, #12]	; (8002864 <Get_Time+0x9c>)
 8002856:	719a      	strb	r2, [r3, #6]

}
 8002858:	bf00      	nop
 800285a:	3708      	adds	r7, #8
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}
 8002860:	2000027c 	.word	0x2000027c
 8002864:	200004fc 	.word	0x200004fc

08002868 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002870:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002874:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8002878:	f003 0301 	and.w	r3, r3, #1
 800287c:	2b00      	cmp	r3, #0
 800287e:	d013      	beq.n	80028a8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002880:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002884:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8002888:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800288c:	2b00      	cmp	r3, #0
 800288e:	d00b      	beq.n	80028a8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8002890:	e000      	b.n	8002894 <ITM_SendChar+0x2c>
    {
      __NOP();
 8002892:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002894:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d0f9      	beq.n	8002892 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800289e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80028a2:	687a      	ldr	r2, [r7, #4]
 80028a4:	b2d2      	uxtb	r2, r2
 80028a6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80028a8:	687b      	ldr	r3, [r7, #4]
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	370c      	adds	r7, #12
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr
	...

080028b8 <current_sensor5.1>:

  if(settime==1)
      Set_Time(timein.seconds, timein.minutes, timein.hour , timein.dayofweek, timein.dayofmonth, timein.month, timein.year);

  void current_sensor5()
  {
 80028b8:	b5b0      	push	{r4, r5, r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	f8c7 c004 	str.w	ip, [r7, #4]
  	  readValue5 = dmaOut[1];
 80028c2:	4b27      	ldr	r3, [pc, #156]	; (8002960 <current_sensor5.1+0xa8>)
 80028c4:	885a      	ldrh	r2, [r3, #2]
 80028c6:	4b27      	ldr	r3, [pc, #156]	; (8002964 <current_sensor5.1+0xac>)
 80028c8:	801a      	strh	r2, [r3, #0]
  	  rawVoltage5 = ((float) readValue5 * 3.3) / 4095 *adc_err5;
 80028ca:	4b26      	ldr	r3, [pc, #152]	; (8002964 <current_sensor5.1+0xac>)
 80028cc:	881b      	ldrh	r3, [r3, #0]
 80028ce:	ee07 3a90 	vmov	s15, r3
 80028d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028d6:	ee17 0a90 	vmov	r0, s15
 80028da:	f7fd fe55 	bl	8000588 <__aeabi_f2d>
 80028de:	a31c      	add	r3, pc, #112	; (adr r3, 8002950 <current_sensor5.1+0x98>)
 80028e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028e4:	f7fd fea8 	bl	8000638 <__aeabi_dmul>
 80028e8:	4602      	mov	r2, r0
 80028ea:	460b      	mov	r3, r1
 80028ec:	4610      	mov	r0, r2
 80028ee:	4619      	mov	r1, r3
 80028f0:	a319      	add	r3, pc, #100	; (adr r3, 8002958 <current_sensor5.1+0xa0>)
 80028f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028f6:	f7fd ffc9 	bl	800088c <__aeabi_ddiv>
 80028fa:	4602      	mov	r2, r0
 80028fc:	460b      	mov	r3, r1
 80028fe:	4614      	mov	r4, r2
 8002900:	461d      	mov	r5, r3
 8002902:	4b19      	ldr	r3, [pc, #100]	; (8002968 <current_sensor5.1+0xb0>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4618      	mov	r0, r3
 8002908:	f7fd fe3e 	bl	8000588 <__aeabi_f2d>
 800290c:	4602      	mov	r2, r0
 800290e:	460b      	mov	r3, r1
 8002910:	4620      	mov	r0, r4
 8002912:	4629      	mov	r1, r5
 8002914:	f7fd fe90 	bl	8000638 <__aeabi_dmul>
 8002918:	4602      	mov	r2, r0
 800291a:	460b      	mov	r3, r1
 800291c:	4610      	mov	r0, r2
 800291e:	4619      	mov	r1, r3
 8002920:	f7fe f982 	bl	8000c28 <__aeabi_d2f>
 8002924:	4603      	mov	r3, r0
 8002926:	4a11      	ldr	r2, [pc, #68]	; (800296c <current_sensor5.1+0xb4>)
 8002928:	6013      	str	r3, [r2, #0]
  	  trans1.tlm1.CPM_Current =(1 - rawVoltage5)/sensitivity5;
 800292a:	4b10      	ldr	r3, [pc, #64]	; (800296c <current_sensor5.1+0xb4>)
 800292c:	edd3 7a00 	vldr	s15, [r3]
 8002930:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002934:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002938:	4b0d      	ldr	r3, [pc, #52]	; (8002970 <current_sensor5.1+0xb8>)
 800293a:	ed93 7a00 	vldr	s14, [r3]
 800293e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002942:	4b0c      	ldr	r3, [pc, #48]	; (8002974 <current_sensor5.1+0xbc>)
 8002944:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
  }
 8002948:	bf00      	nop
 800294a:	3708      	adds	r7, #8
 800294c:	46bd      	mov	sp, r7
 800294e:	bdb0      	pop	{r4, r5, r7, pc}
 8002950:	66666666 	.word	0x66666666
 8002954:	400a6666 	.word	0x400a6666
 8002958:	00000000 	.word	0x00000000
 800295c:	40affe00 	.word	0x40affe00
 8002960:	200003d0 	.word	0x200003d0
 8002964:	200003e0 	.word	0x200003e0
 8002968:	20000008 	.word	0x20000008
 800296c:	200003e4 	.word	0x200003e4
 8002970:	20000004 	.word	0x20000004
 8002974:	20000514 	.word	0x20000514

08002978 <main>:
{
 8002978:	b5f0      	push	{r4, r5, r6, r7, lr}
 800297a:	b087      	sub	sp, #28
 800297c:	af04      	add	r7, sp, #16
int main(void)
 800297e:	f107 0320 	add.w	r3, r7, #32
 8002982:	603b      	str	r3, [r7, #0]
	timein.seconds = 0;
 8002984:	4bac      	ldr	r3, [pc, #688]	; (8002c38 <main+0x2c0>)
 8002986:	2200      	movs	r2, #0
 8002988:	701a      	strb	r2, [r3, #0]
  HAL_Init();
 800298a:	f001 fcb9 	bl	8004300 <HAL_Init>
  SystemClock_Config();
 800298e:	f000 fa11 	bl	8002db4 <SystemClock_Config>
  MX_GPIO_Init();
 8002992:	f000 fc85 	bl	80032a0 <MX_GPIO_Init>
  MX_DMA_Init();
 8002996:	f000 fc63 	bl	8003260 <MX_DMA_Init>
  MX_ADC1_Init();
 800299a:	f000 fa7d 	bl	8002e98 <MX_ADC1_Init>
  MX_SPI1_Init();
 800299e:	f000 fb81 	bl	80030a4 <MX_SPI1_Init>
  MX_TIM1_Init();
 80029a2:	f000 fbb7 	bl	8003114 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80029a6:	f000 fc31 	bl	800320c <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80029aa:	f000 faf1 	bl	8002f90 <MX_I2C1_Init>
  MX_I2C2_Init();
 80029ae:	f000 fb1d 	bl	8002fec <MX_I2C2_Init>
  MX_UART4_Init();
 80029b2:	f000 fc01 	bl	80031b8 <MX_UART4_Init>
  MX_I2C3_Init();
 80029b6:	f000 fb47 	bl	8003048 <MX_I2C3_Init>
  HAL_ADC_Init(&hadc1);
 80029ba:	48a0      	ldr	r0, [pc, #640]	; (8002c3c <main+0x2c4>)
 80029bc:	f001 fd36 	bl	800442c <HAL_ADC_Init>
  MPU6050_Init();
 80029c0:	f000 fd20 	bl	8003404 <MPU6050_Init>
  HAL_ADC_Start_DMA(&hadc1, dmaOut, 4);
 80029c4:	2204      	movs	r2, #4
 80029c6:	499e      	ldr	r1, [pc, #632]	; (8002c40 <main+0x2c8>)
 80029c8:	489c      	ldr	r0, [pc, #624]	; (8002c3c <main+0x2c4>)
 80029ca:	f001 fd73 	bl	80044b4 <HAL_ADC_Start_DMA>
  BMP180_Start();
 80029ce:	f7fe ff51 	bl	8001874 <BMP180_Start>
  Ringbuf_init();
 80029d2:	f001 fa55 	bl	8003e80 <Ringbuf_init>
  HAL_Delay(500);
 80029d6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80029da:	f001 fd03 	bl	80043e4 <HAL_Delay>
  if(settime==1)
 80029de:	4b99      	ldr	r3, [pc, #612]	; (8002c44 <main+0x2cc>)
 80029e0:	781b      	ldrb	r3, [r3, #0]
 80029e2:	2b01      	cmp	r3, #1
 80029e4:	d11b      	bne.n	8002a1e <main+0xa6>
      Set_Time(timein.seconds, timein.minutes, timein.hour , timein.dayofweek, timein.dayofmonth, timein.month, timein.year);
 80029e6:	4b94      	ldr	r3, [pc, #592]	; (8002c38 <main+0x2c0>)
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	4618      	mov	r0, r3
 80029ec:	4b92      	ldr	r3, [pc, #584]	; (8002c38 <main+0x2c0>)
 80029ee:	785b      	ldrb	r3, [r3, #1]
 80029f0:	461c      	mov	r4, r3
 80029f2:	4b91      	ldr	r3, [pc, #580]	; (8002c38 <main+0x2c0>)
 80029f4:	789b      	ldrb	r3, [r3, #2]
 80029f6:	461d      	mov	r5, r3
 80029f8:	4b8f      	ldr	r3, [pc, #572]	; (8002c38 <main+0x2c0>)
 80029fa:	78db      	ldrb	r3, [r3, #3]
 80029fc:	461e      	mov	r6, r3
 80029fe:	4b8e      	ldr	r3, [pc, #568]	; (8002c38 <main+0x2c0>)
 8002a00:	791b      	ldrb	r3, [r3, #4]
 8002a02:	461a      	mov	r2, r3
 8002a04:	4b8c      	ldr	r3, [pc, #560]	; (8002c38 <main+0x2c0>)
 8002a06:	795b      	ldrb	r3, [r3, #5]
 8002a08:	4619      	mov	r1, r3
 8002a0a:	4b8b      	ldr	r3, [pc, #556]	; (8002c38 <main+0x2c0>)
 8002a0c:	799b      	ldrb	r3, [r3, #6]
 8002a0e:	9302      	str	r3, [sp, #8]
 8002a10:	9101      	str	r1, [sp, #4]
 8002a12:	9200      	str	r2, [sp, #0]
 8002a14:	4633      	mov	r3, r6
 8002a16:	462a      	mov	r2, r5
 8002a18:	4621      	mov	r1, r4
 8002a1a:	f7ff fe85 	bl	8002728 <Set_Time>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
   HAL_Delay(5);
 8002a1e:	2005      	movs	r0, #5
 8002a20:	f001 fce0 	bl	80043e4 <HAL_Delay>
	  if(Wait_for("GGA")==1)
 8002a24:	4888      	ldr	r0, [pc, #544]	; (8002c48 <main+0x2d0>)
 8002a26:	f001 fb5b 	bl	80040e0 <Wait_for>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b01      	cmp	r3, #1
 8002a2e:	d107      	bne.n	8002a40 <main+0xc8>
	  {
		  Copy_upto("*", GGA);
 8002a30:	4986      	ldr	r1, [pc, #536]	; (8002c4c <main+0x2d4>)
 8002a32:	4887      	ldr	r0, [pc, #540]	; (8002c50 <main+0x2d8>)
 8002a34:	f001 fad4 	bl	8003fe0 <Copy_upto>
		  decodeGGA(GGA, &gpsData.ggastruct);
 8002a38:	4986      	ldr	r1, [pc, #536]	; (8002c54 <main+0x2dc>)
 8002a3a:	4884      	ldr	r0, [pc, #528]	; (8002c4c <main+0x2d4>)
 8002a3c:	f7ff f84c 	bl	8001ad8 <decodeGGA>
	  }
	  if (Wait_for("RMC")==1)
 8002a40:	4885      	ldr	r0, [pc, #532]	; (8002c58 <main+0x2e0>)
 8002a42:	f001 fb4d 	bl	80040e0 <Wait_for>
 8002a46:	4603      	mov	r3, r0
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d107      	bne.n	8002a5c <main+0xe4>
	  {
		  Copy_upto("*",RMC);
 8002a4c:	4983      	ldr	r1, [pc, #524]	; (8002c5c <main+0x2e4>)
 8002a4e:	4880      	ldr	r0, [pc, #512]	; (8002c50 <main+0x2d8>)
 8002a50:	f001 fac6 	bl	8003fe0 <Copy_upto>
		  decodeRMC(RMC, &gpsData.rmcstruct);
 8002a54:	4982      	ldr	r1, [pc, #520]	; (8002c60 <main+0x2e8>)
 8002a56:	4881      	ldr	r0, [pc, #516]	; (8002c5c <main+0x2e4>)
 8002a58:	f7ff fbea 	bl	8002230 <decodeRMC>
	  }
	  
	  trans1.tlm1.M_Temp=Max6675_Read_Temp();
 8002a5c:	f7fe ffb8 	bl	80019d0 <Max6675_Read_Temp>
 8002a60:	eef0 7a40 	vmov.f32	s15, s0
 8002a64:	4b7f      	ldr	r3, [pc, #508]	; (8002c64 <main+0x2ec>)
 8002a66:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
	  barometer_sensor();
 8002a6a:	463b      	mov	r3, r7
 8002a6c:	469c      	mov	ip, r3
 8002a6e:	f000 f97b 	bl	8002d68 <barometer_sensor.0>
	  trans1.tlm1.NC_Press =readHX();
 8002a72:	f7fe ff53 	bl	800191c <readHX>
 8002a76:	ee07 0a90 	vmov	s15, r0
 8002a7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a7e:	4b79      	ldr	r3, [pc, #484]	; (8002c64 <main+0x2ec>)
 8002a80:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40

	  current_sensor5();
 8002a84:	463b      	mov	r3, r7
 8002a86:	469c      	mov	ip, r3
 8002a88:	f7ff ff16 	bl	80028b8 <current_sensor5.1>
	  current_sensor20();
 8002a8c:	463b      	mov	r3, r7
 8002a8e:	469c      	mov	ip, r3
 8002a90:	f000 f90a 	bl	8002ca8 <current_sensor20.2>

	  MPU6050_Read_Accel (&Ax, &Ay, &Az);
 8002a94:	4a74      	ldr	r2, [pc, #464]	; (8002c68 <main+0x2f0>)
 8002a96:	4975      	ldr	r1, [pc, #468]	; (8002c6c <main+0x2f4>)
 8002a98:	4875      	ldr	r0, [pc, #468]	; (8002c70 <main+0x2f8>)
 8002a9a:	f000 fd1b 	bl	80034d4 <MPU6050_Read_Accel>
	  MPU6050_Read_Gyro(&Gx, &Gy, &Gz);
 8002a9e:	4a75      	ldr	r2, [pc, #468]	; (8002c74 <main+0x2fc>)
 8002aa0:	4975      	ldr	r1, [pc, #468]	; (8002c78 <main+0x300>)
 8002aa2:	4876      	ldr	r0, [pc, #472]	; (8002c7c <main+0x304>)
 8002aa4:	f000 fd98 	bl	80035d8 <MPU6050_Read_Gyro>
	  //HAL_Delay(250);
	  trans1.tlm1.Ax=Ax;
 8002aa8:	4b71      	ldr	r3, [pc, #452]	; (8002c70 <main+0x2f8>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a6d      	ldr	r2, [pc, #436]	; (8002c64 <main+0x2ec>)
 8002aae:	6053      	str	r3, [r2, #4]
	  trans1.tlm1.Ay=Ay;
 8002ab0:	4b6e      	ldr	r3, [pc, #440]	; (8002c6c <main+0x2f4>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	4a6b      	ldr	r2, [pc, #428]	; (8002c64 <main+0x2ec>)
 8002ab6:	6093      	str	r3, [r2, #8]
	  trans1.tlm1.Az=Az;
 8002ab8:	4b6b      	ldr	r3, [pc, #428]	; (8002c68 <main+0x2f0>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a69      	ldr	r2, [pc, #420]	; (8002c64 <main+0x2ec>)
 8002abe:	60d3      	str	r3, [r2, #12]
	  trans1.tlm1.Gx=Gx;
 8002ac0:	4b6e      	ldr	r3, [pc, #440]	; (8002c7c <main+0x304>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a67      	ldr	r2, [pc, #412]	; (8002c64 <main+0x2ec>)
 8002ac6:	6113      	str	r3, [r2, #16]
	  trans1.tlm1.Gy=Gy;
 8002ac8:	4b6b      	ldr	r3, [pc, #428]	; (8002c78 <main+0x300>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4a65      	ldr	r2, [pc, #404]	; (8002c64 <main+0x2ec>)
 8002ace:	6153      	str	r3, [r2, #20]
	  trans1.tlm1.Gz=Gz;
 8002ad0:	4b68      	ldr	r3, [pc, #416]	; (8002c74 <main+0x2fc>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a63      	ldr	r2, [pc, #396]	; (8002c64 <main+0x2ec>)
 8002ad6:	6193      	str	r3, [r2, #24]


	  HAL_GPIO_WritePin(GPIOA, CV_En_Pin, En_Voltage_ui);
 8002ad8:	4b69      	ldr	r3, [pc, #420]	; (8002c80 <main+0x308>)
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	461a      	mov	r2, r3
 8002ade:	2140      	movs	r1, #64	; 0x40
 8002ae0:	4868      	ldr	r0, [pc, #416]	; (8002c84 <main+0x30c>)
 8002ae2:	f002 ff85 	bl	80059f0 <HAL_GPIO_WritePin>
	  trans1.tlm1.CPM_Voltage = dmaOut[0]*(5.0/4096.0);
 8002ae6:	4b56      	ldr	r3, [pc, #344]	; (8002c40 <main+0x2c8>)
 8002ae8:	881b      	ldrh	r3, [r3, #0]
 8002aea:	4618      	mov	r0, r3
 8002aec:	f7fd fd3a 	bl	8000564 <__aeabi_i2d>
 8002af0:	f04f 0200 	mov.w	r2, #0
 8002af4:	4b64      	ldr	r3, [pc, #400]	; (8002c88 <main+0x310>)
 8002af6:	f7fd fd9f 	bl	8000638 <__aeabi_dmul>
 8002afa:	4602      	mov	r2, r0
 8002afc:	460b      	mov	r3, r1
 8002afe:	4610      	mov	r0, r2
 8002b00:	4619      	mov	r1, r3
 8002b02:	f7fe f891 	bl	8000c28 <__aeabi_d2f>
 8002b06:	4603      	mov	r3, r0
 8002b08:	4a56      	ldr	r2, [pc, #344]	; (8002c64 <main+0x2ec>)
 8002b0a:	61d3      	str	r3, [r2, #28]
	  HAL_GPIO_WritePin(HV_En_GPIO_Port, HV_En_Pin, En_Voltage_ui);
 8002b0c:	4b5c      	ldr	r3, [pc, #368]	; (8002c80 <main+0x308>)
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	461a      	mov	r2, r3
 8002b12:	2120      	movs	r1, #32
 8002b14:	485d      	ldr	r0, [pc, #372]	; (8002c8c <main+0x314>)
 8002b16:	f002 ff6b 	bl	80059f0 <HAL_GPIO_WritePin>
	  trans1.tlm1.H_Voltage=dmaOut[3]*(9.36/4096);
 8002b1a:	4b49      	ldr	r3, [pc, #292]	; (8002c40 <main+0x2c8>)
 8002b1c:	88db      	ldrh	r3, [r3, #6]
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f7fd fd20 	bl	8000564 <__aeabi_i2d>
 8002b24:	a342      	add	r3, pc, #264	; (adr r3, 8002c30 <main+0x2b8>)
 8002b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b2a:	f7fd fd85 	bl	8000638 <__aeabi_dmul>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	460b      	mov	r3, r1
 8002b32:	4610      	mov	r0, r2
 8002b34:	4619      	mov	r1, r3
 8002b36:	f7fe f877 	bl	8000c28 <__aeabi_d2f>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	4a49      	ldr	r2, [pc, #292]	; (8002c64 <main+0x2ec>)
 8002b3e:	6213      	str	r3, [r2, #32]

	  HAL_Delay(100);
 8002b40:	2064      	movs	r0, #100	; 0x64
 8002b42:	f001 fc4f 	bl	80043e4 <HAL_Delay>
	  Get_Time();
 8002b46:	f7ff fe3f 	bl	80027c8 <Get_Time>
		trans1.tlm1.seconds=time.seconds;
 8002b4a:	4b51      	ldr	r3, [pc, #324]	; (8002c90 <main+0x318>)
 8002b4c:	781b      	ldrb	r3, [r3, #0]
 8002b4e:	ee07 3a90 	vmov	s15, r3
 8002b52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b56:	4b43      	ldr	r3, [pc, #268]	; (8002c64 <main+0x2ec>)
 8002b58:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
		trans1.tlm1.minutes=time.minutes;
 8002b5c:	4b4c      	ldr	r3, [pc, #304]	; (8002c90 <main+0x318>)
 8002b5e:	785b      	ldrb	r3, [r3, #1]
 8002b60:	ee07 3a90 	vmov	s15, r3
 8002b64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b68:	4b3e      	ldr	r3, [pc, #248]	; (8002c64 <main+0x2ec>)
 8002b6a:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
		trans1.tlm1.hour=time.hour;
 8002b6e:	4b48      	ldr	r3, [pc, #288]	; (8002c90 <main+0x318>)
 8002b70:	789b      	ldrb	r3, [r3, #2]
 8002b72:	ee07 3a90 	vmov	s15, r3
 8002b76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b7a:	4b3a      	ldr	r3, [pc, #232]	; (8002c64 <main+0x2ec>)
 8002b7c:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
		trans1.tlm1.dayofmonth=time.dayofmonth;
 8002b80:	4b43      	ldr	r3, [pc, #268]	; (8002c90 <main+0x318>)
 8002b82:	791b      	ldrb	r3, [r3, #4]
 8002b84:	ee07 3a90 	vmov	s15, r3
 8002b88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b8c:	4b35      	ldr	r3, [pc, #212]	; (8002c64 <main+0x2ec>)
 8002b8e:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
		trans1.tlm1.month=time.month;
 8002b92:	4b3f      	ldr	r3, [pc, #252]	; (8002c90 <main+0x318>)
 8002b94:	795b      	ldrb	r3, [r3, #5]
 8002b96:	ee07 3a90 	vmov	s15, r3
 8002b9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b9e:	4b31      	ldr	r3, [pc, #196]	; (8002c64 <main+0x2ec>)
 8002ba0:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
		trans1.tlm1.year=time.year;
 8002ba4:	4b3a      	ldr	r3, [pc, #232]	; (8002c90 <main+0x318>)
 8002ba6:	799b      	ldrb	r3, [r3, #6]
 8002ba8:	ee07 3a90 	vmov	s15, r3
 8002bac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bb0:	4b2c      	ldr	r3, [pc, #176]	; (8002c64 <main+0x2ec>)
 8002bb2:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58


//	  memset(TxBuff,"\0",150);
	  for(int i=0; i<23; i++)
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	607b      	str	r3, [r7, #4]
 8002bba:	e02d      	b.n	8002c18 <main+0x2a0>
	  {
		  memset(tempbuff,'\0',6);
 8002bbc:	2206      	movs	r2, #6
 8002bbe:	2100      	movs	r1, #0
 8002bc0:	4834      	ldr	r0, [pc, #208]	; (8002c94 <main+0x31c>)
 8002bc2:	f006 fd2f 	bl	8009624 <memset>
		  gcvt(trans1.dataframe[i],4,tempbuff);
 8002bc6:	4a27      	ldr	r2, [pc, #156]	; (8002c64 <main+0x2ec>)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	4413      	add	r3, r2
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f7fd fcd9 	bl	8000588 <__aeabi_f2d>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	460b      	mov	r3, r1
 8002bda:	492e      	ldr	r1, [pc, #184]	; (8002c94 <main+0x31c>)
 8002bdc:	2004      	movs	r0, #4
 8002bde:	ec43 2b10 	vmov	d0, r2, r3
 8002be2:	f006 fcd1 	bl	8009588 <gcvt>
		  //strcat(TxBuff,tempbuff);
		  strcat(tempbuff,",");
 8002be6:	482b      	ldr	r0, [pc, #172]	; (8002c94 <main+0x31c>)
 8002be8:	f7fd fb12 	bl	8000210 <strlen>
 8002bec:	4603      	mov	r3, r0
 8002bee:	461a      	mov	r2, r3
 8002bf0:	4b28      	ldr	r3, [pc, #160]	; (8002c94 <main+0x31c>)
 8002bf2:	4413      	add	r3, r2
 8002bf4:	4928      	ldr	r1, [pc, #160]	; (8002c98 <main+0x320>)
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	460b      	mov	r3, r1
 8002bfa:	881b      	ldrh	r3, [r3, #0]
 8002bfc:	8013      	strh	r3, [r2, #0]
		  HAL_UART_Transmit(&huart4, tempbuff, strlen(tempbuff), 100);
 8002bfe:	4825      	ldr	r0, [pc, #148]	; (8002c94 <main+0x31c>)
 8002c00:	f7fd fb06 	bl	8000210 <strlen>
 8002c04:	4603      	mov	r3, r0
 8002c06:	b29a      	uxth	r2, r3
 8002c08:	2364      	movs	r3, #100	; 0x64
 8002c0a:	4922      	ldr	r1, [pc, #136]	; (8002c94 <main+0x31c>)
 8002c0c:	4823      	ldr	r0, [pc, #140]	; (8002c9c <main+0x324>)
 8002c0e:	f005 fcf0 	bl	80085f2 <HAL_UART_Transmit>
	  for(int i=0; i<23; i++)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	3301      	adds	r3, #1
 8002c16:	607b      	str	r3, [r7, #4]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2b16      	cmp	r3, #22
 8002c1c:	ddce      	ble.n	8002bbc <main+0x244>
		  strcat(tempbuff,",");
		  HAL_UART_Transmit(&huart4, tempbuff, strlen(tempbuff), 100);
	  }*/

//	  strcat(TxBuff,"\n");
	  HAL_UART_Transmit(&huart4, "\n", 1, 100);
 8002c1e:	2364      	movs	r3, #100	; 0x64
 8002c20:	2201      	movs	r2, #1
 8002c22:	491f      	ldr	r1, [pc, #124]	; (8002ca0 <main+0x328>)
 8002c24:	481d      	ldr	r0, [pc, #116]	; (8002c9c <main+0x324>)
 8002c26:	f005 fce4 	bl	80085f2 <HAL_UART_Transmit>
  {
 8002c2a:	e6f8      	b.n	8002a1e <main+0xa6>
 8002c2c:	f3af 8000 	nop.w
 8002c30:	eb851eb8 	.word	0xeb851eb8
 8002c34:	3f62b851 	.word	0x3f62b851
 8002c38:	20000504 	.word	0x20000504
 8002c3c:	2000012c 	.word	0x2000012c
 8002c40:	200003d0 	.word	0x200003d0
 8002c44:	2000050b 	.word	0x2000050b
 8002c48:	0800cc98 	.word	0x0800cc98
 8002c4c:	200003f0 	.word	0x200003f0
 8002c50:	0800cc9c 	.word	0x0800cc9c
 8002c54:	200004b8 	.word	0x200004b8
 8002c58:	0800cca0 	.word	0x0800cca0
 8002c5c:	20000454 	.word	0x20000454
 8002c60:	200004e4 	.word	0x200004e4
 8002c64:	20000514 	.word	0x20000514
 8002c68:	200003bc 	.word	0x200003bc
 8002c6c:	200003b8 	.word	0x200003b8
 8002c70:	200003b4 	.word	0x200003b4
 8002c74:	200003c8 	.word	0x200003c8
 8002c78:	200003c4 	.word	0x200003c4
 8002c7c:	200003c0 	.word	0x200003c0
 8002c80:	200003cc 	.word	0x200003cc
 8002c84:	40020000 	.word	0x40020000
 8002c88:	3f540000 	.word	0x3f540000
 8002c8c:	40020400 	.word	0x40020400
 8002c90:	200004fc 	.word	0x200004fc
 8002c94:	2000050c 	.word	0x2000050c
 8002c98:	0800cca4 	.word	0x0800cca4
 8002c9c:	20000370 	.word	0x20000370
 8002ca0:	0800cca8 	.word	0x0800cca8
 8002ca4:	00000000 	.word	0x00000000

08002ca8 <current_sensor20.2>:
  {
 8002ca8:	b5b0      	push	{r4, r5, r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	f8c7 c004 	str.w	ip, [r7, #4]
  	  readValue20 = dmaOut[2];
 8002cb2:	4b27      	ldr	r3, [pc, #156]	; (8002d50 <current_sensor20.2+0xa8>)
 8002cb4:	889a      	ldrh	r2, [r3, #4]
 8002cb6:	4b27      	ldr	r3, [pc, #156]	; (8002d54 <current_sensor20.2+0xac>)
 8002cb8:	801a      	strh	r2, [r3, #0]
  	  rawVoltage20 = ((float) readValue20 * 3.3) / 4095 *adc_err20;
 8002cba:	4b26      	ldr	r3, [pc, #152]	; (8002d54 <current_sensor20.2+0xac>)
 8002cbc:	881b      	ldrh	r3, [r3, #0]
 8002cbe:	ee07 3a90 	vmov	s15, r3
 8002cc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002cc6:	ee17 0a90 	vmov	r0, s15
 8002cca:	f7fd fc5d 	bl	8000588 <__aeabi_f2d>
 8002cce:	a31c      	add	r3, pc, #112	; (adr r3, 8002d40 <current_sensor20.2+0x98>)
 8002cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cd4:	f7fd fcb0 	bl	8000638 <__aeabi_dmul>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	460b      	mov	r3, r1
 8002cdc:	4610      	mov	r0, r2
 8002cde:	4619      	mov	r1, r3
 8002ce0:	a319      	add	r3, pc, #100	; (adr r3, 8002d48 <current_sensor20.2+0xa0>)
 8002ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ce6:	f7fd fdd1 	bl	800088c <__aeabi_ddiv>
 8002cea:	4602      	mov	r2, r0
 8002cec:	460b      	mov	r3, r1
 8002cee:	4614      	mov	r4, r2
 8002cf0:	461d      	mov	r5, r3
 8002cf2:	4b19      	ldr	r3, [pc, #100]	; (8002d58 <current_sensor20.2+0xb0>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f7fd fc46 	bl	8000588 <__aeabi_f2d>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	460b      	mov	r3, r1
 8002d00:	4620      	mov	r0, r4
 8002d02:	4629      	mov	r1, r5
 8002d04:	f7fd fc98 	bl	8000638 <__aeabi_dmul>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	460b      	mov	r3, r1
 8002d0c:	4610      	mov	r0, r2
 8002d0e:	4619      	mov	r1, r3
 8002d10:	f7fd ff8a 	bl	8000c28 <__aeabi_d2f>
 8002d14:	4603      	mov	r3, r0
 8002d16:	4a11      	ldr	r2, [pc, #68]	; (8002d5c <current_sensor20.2+0xb4>)
 8002d18:	6013      	str	r3, [r2, #0]
  	  trans1.tlm1.H_Current =(1 - rawVoltage20)/sensitivity20;
 8002d1a:	4b10      	ldr	r3, [pc, #64]	; (8002d5c <current_sensor20.2+0xb4>)
 8002d1c:	edd3 7a00 	vldr	s15, [r3]
 8002d20:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002d24:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002d28:	4b0d      	ldr	r3, [pc, #52]	; (8002d60 <current_sensor20.2+0xb8>)
 8002d2a:	ed93 7a00 	vldr	s14, [r3]
 8002d2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d32:	4b0c      	ldr	r3, [pc, #48]	; (8002d64 <current_sensor20.2+0xbc>)
 8002d34:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
  }
 8002d38:	bf00      	nop
 8002d3a:	3708      	adds	r7, #8
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bdb0      	pop	{r4, r5, r7, pc}
 8002d40:	66666666 	.word	0x66666666
 8002d44:	400a6666 	.word	0x400a6666
 8002d48:	00000000 	.word	0x00000000
 8002d4c:	40affe00 	.word	0x40affe00
 8002d50:	200003d0 	.word	0x200003d0
 8002d54:	200003e8 	.word	0x200003e8
 8002d58:	20000010 	.word	0x20000010
 8002d5c:	200003ec 	.word	0x200003ec
 8002d60:	2000000c 	.word	0x2000000c
 8002d64:	20000514 	.word	0x20000514

08002d68 <barometer_sensor.0>:
  {
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b082      	sub	sp, #8
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	f8c7 c004 	str.w	ip, [r7, #4]
  	  Temperature2 = BMP180_GetTemp();
 8002d72:	f7fe fa0b 	bl	800118c <BMP180_GetTemp>
 8002d76:	eef0 7a40 	vmov.f32	s15, s0
 8002d7a:	4b0b      	ldr	r3, [pc, #44]	; (8002da8 <barometer_sensor.0+0x40>)
 8002d7c:	edc3 7a00 	vstr	s15, [r3]
  	  Pressure = BMP180_GetPress(0);
 8002d80:	2000      	movs	r0, #0
 8002d82:	f7fe fafd 	bl	8001380 <BMP180_GetPress>
 8002d86:	eef0 7a40 	vmov.f32	s15, s0
 8002d8a:	4b08      	ldr	r3, [pc, #32]	; (8002dac <barometer_sensor.0+0x44>)
 8002d8c:	edc3 7a00 	vstr	s15, [r3]
  	  trans1.tlm1.Altitude = BMP180_GetAlt(0);
 8002d90:	2000      	movs	r0, #0
 8002d92:	f7fe fd25 	bl	80017e0 <BMP180_GetAlt>
 8002d96:	eef0 7a40 	vmov.f32	s15, s0
 8002d9a:	4b05      	ldr	r3, [pc, #20]	; (8002db0 <barometer_sensor.0+0x48>)
 8002d9c:	edc3 7a00 	vstr	s15, [r3]
  }
 8002da0:	bf00      	nop
 8002da2:	3708      	adds	r7, #8
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	200003d8 	.word	0x200003d8
 8002dac:	200003dc 	.word	0x200003dc
 8002db0:	20000514 	.word	0x20000514

08002db4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b094      	sub	sp, #80	; 0x50
 8002db8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002dba:	f107 031c 	add.w	r3, r7, #28
 8002dbe:	2234      	movs	r2, #52	; 0x34
 8002dc0:	2100      	movs	r1, #0
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	f006 fc2e 	bl	8009624 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002dc8:	f107 0308 	add.w	r3, r7, #8
 8002dcc:	2200      	movs	r2, #0
 8002dce:	601a      	str	r2, [r3, #0]
 8002dd0:	605a      	str	r2, [r3, #4]
 8002dd2:	609a      	str	r2, [r3, #8]
 8002dd4:	60da      	str	r2, [r3, #12]
 8002dd6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dd8:	2300      	movs	r3, #0
 8002dda:	607b      	str	r3, [r7, #4]
 8002ddc:	4b2c      	ldr	r3, [pc, #176]	; (8002e90 <SystemClock_Config+0xdc>)
 8002dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de0:	4a2b      	ldr	r2, [pc, #172]	; (8002e90 <SystemClock_Config+0xdc>)
 8002de2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002de6:	6413      	str	r3, [r2, #64]	; 0x40
 8002de8:	4b29      	ldr	r3, [pc, #164]	; (8002e90 <SystemClock_Config+0xdc>)
 8002dea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002df0:	607b      	str	r3, [r7, #4]
 8002df2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002df4:	2300      	movs	r3, #0
 8002df6:	603b      	str	r3, [r7, #0]
 8002df8:	4b26      	ldr	r3, [pc, #152]	; (8002e94 <SystemClock_Config+0xe0>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	4a25      	ldr	r2, [pc, #148]	; (8002e94 <SystemClock_Config+0xe0>)
 8002dfe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002e02:	6013      	str	r3, [r2, #0]
 8002e04:	4b23      	ldr	r3, [pc, #140]	; (8002e94 <SystemClock_Config+0xe0>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002e0c:	603b      	str	r3, [r7, #0]
 8002e0e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002e10:	2302      	movs	r3, #2
 8002e12:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002e14:	2301      	movs	r3, #1
 8002e16:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002e18:	2310      	movs	r3, #16
 8002e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e1c:	2302      	movs	r3, #2
 8002e1e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002e20:	2300      	movs	r3, #0
 8002e22:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002e24:	2308      	movs	r3, #8
 8002e26:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002e28:	23b4      	movs	r3, #180	; 0xb4
 8002e2a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002e2c:	2302      	movs	r3, #2
 8002e2e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002e30:	2302      	movs	r3, #2
 8002e32:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002e34:	2302      	movs	r3, #2
 8002e36:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002e38:	f107 031c 	add.w	r3, r7, #28
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f004 f94b 	bl	80070d8 <HAL_RCC_OscConfig>
 8002e42:	4603      	mov	r3, r0
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d001      	beq.n	8002e4c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002e48:	f000 fad6 	bl	80033f8 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002e4c:	f003 fdaa 	bl	80069a4 <HAL_PWREx_EnableOverDrive>
 8002e50:	4603      	mov	r3, r0
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d001      	beq.n	8002e5a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002e56:	f000 facf 	bl	80033f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e5a:	230f      	movs	r3, #15
 8002e5c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e5e:	2302      	movs	r3, #2
 8002e60:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e62:	2300      	movs	r3, #0
 8002e64:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002e66:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002e6a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002e6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e70:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002e72:	f107 0308 	add.w	r3, r7, #8
 8002e76:	2105      	movs	r1, #5
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f003 fde3 	bl	8006a44 <HAL_RCC_ClockConfig>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d001      	beq.n	8002e88 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002e84:	f000 fab8 	bl	80033f8 <Error_Handler>
  }
}
 8002e88:	bf00      	nop
 8002e8a:	3750      	adds	r7, #80	; 0x50
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	40023800 	.word	0x40023800
 8002e94:	40007000 	.word	0x40007000

08002e98 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b084      	sub	sp, #16
 8002e9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002e9e:	463b      	mov	r3, r7
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	601a      	str	r2, [r3, #0]
 8002ea4:	605a      	str	r2, [r3, #4]
 8002ea6:	609a      	str	r2, [r3, #8]
 8002ea8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002eaa:	4b36      	ldr	r3, [pc, #216]	; (8002f84 <MX_ADC1_Init+0xec>)
 8002eac:	4a36      	ldr	r2, [pc, #216]	; (8002f88 <MX_ADC1_Init+0xf0>)
 8002eae:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV8;
 8002eb0:	4b34      	ldr	r3, [pc, #208]	; (8002f84 <MX_ADC1_Init+0xec>)
 8002eb2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002eb6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002eb8:	4b32      	ldr	r3, [pc, #200]	; (8002f84 <MX_ADC1_Init+0xec>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002ebe:	4b31      	ldr	r3, [pc, #196]	; (8002f84 <MX_ADC1_Init+0xec>)
 8002ec0:	2201      	movs	r2, #1
 8002ec2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002ec4:	4b2f      	ldr	r3, [pc, #188]	; (8002f84 <MX_ADC1_Init+0xec>)
 8002ec6:	2201      	movs	r2, #1
 8002ec8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002eca:	4b2e      	ldr	r3, [pc, #184]	; (8002f84 <MX_ADC1_Init+0xec>)
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002ed2:	4b2c      	ldr	r3, [pc, #176]	; (8002f84 <MX_ADC1_Init+0xec>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002ed8:	4b2a      	ldr	r3, [pc, #168]	; (8002f84 <MX_ADC1_Init+0xec>)
 8002eda:	4a2c      	ldr	r2, [pc, #176]	; (8002f8c <MX_ADC1_Init+0xf4>)
 8002edc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002ede:	4b29      	ldr	r3, [pc, #164]	; (8002f84 <MX_ADC1_Init+0xec>)
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 4;
 8002ee4:	4b27      	ldr	r3, [pc, #156]	; (8002f84 <MX_ADC1_Init+0xec>)
 8002ee6:	2204      	movs	r2, #4
 8002ee8:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8002eea:	4b26      	ldr	r3, [pc, #152]	; (8002f84 <MX_ADC1_Init+0xec>)
 8002eec:	2201      	movs	r2, #1
 8002eee:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002ef2:	4b24      	ldr	r3, [pc, #144]	; (8002f84 <MX_ADC1_Init+0xec>)
 8002ef4:	2201      	movs	r2, #1
 8002ef6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002ef8:	4822      	ldr	r0, [pc, #136]	; (8002f84 <MX_ADC1_Init+0xec>)
 8002efa:	f001 fa97 	bl	800442c <HAL_ADC_Init>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d001      	beq.n	8002f08 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002f04:	f000 fa78 	bl	80033f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002f10:	2300      	movs	r3, #0
 8002f12:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f14:	463b      	mov	r3, r7
 8002f16:	4619      	mov	r1, r3
 8002f18:	481a      	ldr	r0, [pc, #104]	; (8002f84 <MX_ADC1_Init+0xec>)
 8002f1a:	f001 fbf9 	bl	8004710 <HAL_ADC_ConfigChannel>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d001      	beq.n	8002f28 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8002f24:	f000 fa68 	bl	80033f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8002f2c:	2302      	movs	r3, #2
 8002f2e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f30:	463b      	mov	r3, r7
 8002f32:	4619      	mov	r1, r3
 8002f34:	4813      	ldr	r0, [pc, #76]	; (8002f84 <MX_ADC1_Init+0xec>)
 8002f36:	f001 fbeb 	bl	8004710 <HAL_ADC_ConfigChannel>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d001      	beq.n	8002f44 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8002f40:	f000 fa5a 	bl	80033f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002f44:	2304      	movs	r3, #4
 8002f46:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8002f48:	2303      	movs	r3, #3
 8002f4a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f4c:	463b      	mov	r3, r7
 8002f4e:	4619      	mov	r1, r3
 8002f50:	480c      	ldr	r0, [pc, #48]	; (8002f84 <MX_ADC1_Init+0xec>)
 8002f52:	f001 fbdd 	bl	8004710 <HAL_ADC_ConfigChannel>
 8002f56:	4603      	mov	r3, r0
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d001      	beq.n	8002f60 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8002f5c:	f000 fa4c 	bl	80033f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002f60:	2308      	movs	r3, #8
 8002f62:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8002f64:	2304      	movs	r3, #4
 8002f66:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f68:	463b      	mov	r3, r7
 8002f6a:	4619      	mov	r1, r3
 8002f6c:	4805      	ldr	r0, [pc, #20]	; (8002f84 <MX_ADC1_Init+0xec>)
 8002f6e:	f001 fbcf 	bl	8004710 <HAL_ADC_ConfigChannel>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d001      	beq.n	8002f7c <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8002f78:	f000 fa3e 	bl	80033f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002f7c:	bf00      	nop
 8002f7e:	3710      	adds	r7, #16
 8002f80:	46bd      	mov	sp, r7
 8002f82:	bd80      	pop	{r7, pc}
 8002f84:	2000012c 	.word	0x2000012c
 8002f88:	40012000 	.word	0x40012000
 8002f8c:	0f000001 	.word	0x0f000001

08002f90 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002f94:	4b12      	ldr	r3, [pc, #72]	; (8002fe0 <MX_I2C1_Init+0x50>)
 8002f96:	4a13      	ldr	r2, [pc, #76]	; (8002fe4 <MX_I2C1_Init+0x54>)
 8002f98:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002f9a:	4b11      	ldr	r3, [pc, #68]	; (8002fe0 <MX_I2C1_Init+0x50>)
 8002f9c:	4a12      	ldr	r2, [pc, #72]	; (8002fe8 <MX_I2C1_Init+0x58>)
 8002f9e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002fa0:	4b0f      	ldr	r3, [pc, #60]	; (8002fe0 <MX_I2C1_Init+0x50>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002fa6:	4b0e      	ldr	r3, [pc, #56]	; (8002fe0 <MX_I2C1_Init+0x50>)
 8002fa8:	2200      	movs	r2, #0
 8002faa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002fac:	4b0c      	ldr	r3, [pc, #48]	; (8002fe0 <MX_I2C1_Init+0x50>)
 8002fae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002fb2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002fb4:	4b0a      	ldr	r3, [pc, #40]	; (8002fe0 <MX_I2C1_Init+0x50>)
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002fba:	4b09      	ldr	r3, [pc, #36]	; (8002fe0 <MX_I2C1_Init+0x50>)
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002fc0:	4b07      	ldr	r3, [pc, #28]	; (8002fe0 <MX_I2C1_Init+0x50>)
 8002fc2:	2200      	movs	r2, #0
 8002fc4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002fc6:	4b06      	ldr	r3, [pc, #24]	; (8002fe0 <MX_I2C1_Init+0x50>)
 8002fc8:	2200      	movs	r2, #0
 8002fca:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002fcc:	4804      	ldr	r0, [pc, #16]	; (8002fe0 <MX_I2C1_Init+0x50>)
 8002fce:	f002 fd29 	bl	8005a24 <HAL_I2C_Init>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d001      	beq.n	8002fdc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002fd8:	f000 fa0e 	bl	80033f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002fdc:	bf00      	nop
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	200001d4 	.word	0x200001d4
 8002fe4:	40005400 	.word	0x40005400
 8002fe8:	000186a0 	.word	0x000186a0

08002fec <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002ff0:	4b12      	ldr	r3, [pc, #72]	; (800303c <MX_I2C2_Init+0x50>)
 8002ff2:	4a13      	ldr	r2, [pc, #76]	; (8003040 <MX_I2C2_Init+0x54>)
 8002ff4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002ff6:	4b11      	ldr	r3, [pc, #68]	; (800303c <MX_I2C2_Init+0x50>)
 8002ff8:	4a12      	ldr	r2, [pc, #72]	; (8003044 <MX_I2C2_Init+0x58>)
 8002ffa:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002ffc:	4b0f      	ldr	r3, [pc, #60]	; (800303c <MX_I2C2_Init+0x50>)
 8002ffe:	2200      	movs	r2, #0
 8003000:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8003002:	4b0e      	ldr	r3, [pc, #56]	; (800303c <MX_I2C2_Init+0x50>)
 8003004:	2200      	movs	r2, #0
 8003006:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003008:	4b0c      	ldr	r3, [pc, #48]	; (800303c <MX_I2C2_Init+0x50>)
 800300a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800300e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003010:	4b0a      	ldr	r3, [pc, #40]	; (800303c <MX_I2C2_Init+0x50>)
 8003012:	2200      	movs	r2, #0
 8003014:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8003016:	4b09      	ldr	r3, [pc, #36]	; (800303c <MX_I2C2_Init+0x50>)
 8003018:	2200      	movs	r2, #0
 800301a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800301c:	4b07      	ldr	r3, [pc, #28]	; (800303c <MX_I2C2_Init+0x50>)
 800301e:	2200      	movs	r2, #0
 8003020:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003022:	4b06      	ldr	r3, [pc, #24]	; (800303c <MX_I2C2_Init+0x50>)
 8003024:	2200      	movs	r2, #0
 8003026:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003028:	4804      	ldr	r0, [pc, #16]	; (800303c <MX_I2C2_Init+0x50>)
 800302a:	f002 fcfb 	bl	8005a24 <HAL_I2C_Init>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d001      	beq.n	8003038 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8003034:	f000 f9e0 	bl	80033f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8003038:	bf00      	nop
 800303a:	bd80      	pop	{r7, pc}
 800303c:	20000228 	.word	0x20000228
 8003040:	40005800 	.word	0x40005800
 8003044:	000186a0 	.word	0x000186a0

08003048 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 800304c:	4b12      	ldr	r3, [pc, #72]	; (8003098 <MX_I2C3_Init+0x50>)
 800304e:	4a13      	ldr	r2, [pc, #76]	; (800309c <MX_I2C3_Init+0x54>)
 8003050:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8003052:	4b11      	ldr	r3, [pc, #68]	; (8003098 <MX_I2C3_Init+0x50>)
 8003054:	4a12      	ldr	r2, [pc, #72]	; (80030a0 <MX_I2C3_Init+0x58>)
 8003056:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003058:	4b0f      	ldr	r3, [pc, #60]	; (8003098 <MX_I2C3_Init+0x50>)
 800305a:	2200      	movs	r2, #0
 800305c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800305e:	4b0e      	ldr	r3, [pc, #56]	; (8003098 <MX_I2C3_Init+0x50>)
 8003060:	2200      	movs	r2, #0
 8003062:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003064:	4b0c      	ldr	r3, [pc, #48]	; (8003098 <MX_I2C3_Init+0x50>)
 8003066:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800306a:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800306c:	4b0a      	ldr	r3, [pc, #40]	; (8003098 <MX_I2C3_Init+0x50>)
 800306e:	2200      	movs	r2, #0
 8003070:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8003072:	4b09      	ldr	r3, [pc, #36]	; (8003098 <MX_I2C3_Init+0x50>)
 8003074:	2200      	movs	r2, #0
 8003076:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003078:	4b07      	ldr	r3, [pc, #28]	; (8003098 <MX_I2C3_Init+0x50>)
 800307a:	2200      	movs	r2, #0
 800307c:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800307e:	4b06      	ldr	r3, [pc, #24]	; (8003098 <MX_I2C3_Init+0x50>)
 8003080:	2200      	movs	r2, #0
 8003082:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8003084:	4804      	ldr	r0, [pc, #16]	; (8003098 <MX_I2C3_Init+0x50>)
 8003086:	f002 fccd 	bl	8005a24 <HAL_I2C_Init>
 800308a:	4603      	mov	r3, r0
 800308c:	2b00      	cmp	r3, #0
 800308e:	d001      	beq.n	8003094 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8003090:	f000 f9b2 	bl	80033f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8003094:	bf00      	nop
 8003096:	bd80      	pop	{r7, pc}
 8003098:	2000027c 	.word	0x2000027c
 800309c:	40005c00 	.word	0x40005c00
 80030a0:	000186a0 	.word	0x000186a0

080030a4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80030a8:	4b18      	ldr	r3, [pc, #96]	; (800310c <MX_SPI1_Init+0x68>)
 80030aa:	4a19      	ldr	r2, [pc, #100]	; (8003110 <MX_SPI1_Init+0x6c>)
 80030ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80030ae:	4b17      	ldr	r3, [pc, #92]	; (800310c <MX_SPI1_Init+0x68>)
 80030b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80030b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80030b6:	4b15      	ldr	r3, [pc, #84]	; (800310c <MX_SPI1_Init+0x68>)
 80030b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80030bc:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80030be:	4b13      	ldr	r3, [pc, #76]	; (800310c <MX_SPI1_Init+0x68>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80030c4:	4b11      	ldr	r3, [pc, #68]	; (800310c <MX_SPI1_Init+0x68>)
 80030c6:	2200      	movs	r2, #0
 80030c8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80030ca:	4b10      	ldr	r3, [pc, #64]	; (800310c <MX_SPI1_Init+0x68>)
 80030cc:	2200      	movs	r2, #0
 80030ce:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80030d0:	4b0e      	ldr	r3, [pc, #56]	; (800310c <MX_SPI1_Init+0x68>)
 80030d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80030d6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80030d8:	4b0c      	ldr	r3, [pc, #48]	; (800310c <MX_SPI1_Init+0x68>)
 80030da:	2200      	movs	r2, #0
 80030dc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80030de:	4b0b      	ldr	r3, [pc, #44]	; (800310c <MX_SPI1_Init+0x68>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80030e4:	4b09      	ldr	r3, [pc, #36]	; (800310c <MX_SPI1_Init+0x68>)
 80030e6:	2200      	movs	r2, #0
 80030e8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030ea:	4b08      	ldr	r3, [pc, #32]	; (800310c <MX_SPI1_Init+0x68>)
 80030ec:	2200      	movs	r2, #0
 80030ee:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80030f0:	4b06      	ldr	r3, [pc, #24]	; (800310c <MX_SPI1_Init+0x68>)
 80030f2:	220a      	movs	r2, #10
 80030f4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80030f6:	4805      	ldr	r0, [pc, #20]	; (800310c <MX_SPI1_Init+0x68>)
 80030f8:	f004 fa8c 	bl	8007614 <HAL_SPI_Init>
 80030fc:	4603      	mov	r3, r0
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d001      	beq.n	8003106 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8003102:	f000 f979 	bl	80033f8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003106:	bf00      	nop
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	200002d0 	.word	0x200002d0
 8003110:	40013000 	.word	0x40013000

08003114 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b086      	sub	sp, #24
 8003118:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800311a:	f107 0308 	add.w	r3, r7, #8
 800311e:	2200      	movs	r2, #0
 8003120:	601a      	str	r2, [r3, #0]
 8003122:	605a      	str	r2, [r3, #4]
 8003124:	609a      	str	r2, [r3, #8]
 8003126:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003128:	463b      	mov	r3, r7
 800312a:	2200      	movs	r2, #0
 800312c:	601a      	str	r2, [r3, #0]
 800312e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003130:	4b1f      	ldr	r3, [pc, #124]	; (80031b0 <MX_TIM1_Init+0x9c>)
 8003132:	4a20      	ldr	r2, [pc, #128]	; (80031b4 <MX_TIM1_Init+0xa0>)
 8003134:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 45000;
 8003136:	4b1e      	ldr	r3, [pc, #120]	; (80031b0 <MX_TIM1_Init+0x9c>)
 8003138:	f64a 72c8 	movw	r2, #45000	; 0xafc8
 800313c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800313e:	4b1c      	ldr	r3, [pc, #112]	; (80031b0 <MX_TIM1_Init+0x9c>)
 8003140:	2200      	movs	r2, #0
 8003142:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003144:	4b1a      	ldr	r3, [pc, #104]	; (80031b0 <MX_TIM1_Init+0x9c>)
 8003146:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800314a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800314c:	4b18      	ldr	r3, [pc, #96]	; (80031b0 <MX_TIM1_Init+0x9c>)
 800314e:	2200      	movs	r2, #0
 8003150:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003152:	4b17      	ldr	r3, [pc, #92]	; (80031b0 <MX_TIM1_Init+0x9c>)
 8003154:	2200      	movs	r2, #0
 8003156:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003158:	4b15      	ldr	r3, [pc, #84]	; (80031b0 <MX_TIM1_Init+0x9c>)
 800315a:	2200      	movs	r2, #0
 800315c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800315e:	4814      	ldr	r0, [pc, #80]	; (80031b0 <MX_TIM1_Init+0x9c>)
 8003160:	f004 fec4 	bl	8007eec <HAL_TIM_Base_Init>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	d001      	beq.n	800316e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800316a:	f000 f945 	bl	80033f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800316e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003172:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003174:	f107 0308 	add.w	r3, r7, #8
 8003178:	4619      	mov	r1, r3
 800317a:	480d      	ldr	r0, [pc, #52]	; (80031b0 <MX_TIM1_Init+0x9c>)
 800317c:	f004 ff6e 	bl	800805c <HAL_TIM_ConfigClockSource>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	d001      	beq.n	800318a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8003186:	f000 f937 	bl	80033f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800318a:	2300      	movs	r3, #0
 800318c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800318e:	2300      	movs	r3, #0
 8003190:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003192:	463b      	mov	r3, r7
 8003194:	4619      	mov	r1, r3
 8003196:	4806      	ldr	r0, [pc, #24]	; (80031b0 <MX_TIM1_Init+0x9c>)
 8003198:	f005 f962 	bl	8008460 <HAL_TIMEx_MasterConfigSynchronization>
 800319c:	4603      	mov	r3, r0
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d001      	beq.n	80031a6 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80031a2:	f000 f929 	bl	80033f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80031a6:	bf00      	nop
 80031a8:	3718      	adds	r7, #24
 80031aa:	46bd      	mov	sp, r7
 80031ac:	bd80      	pop	{r7, pc}
 80031ae:	bf00      	nop
 80031b0:	20000328 	.word	0x20000328
 80031b4:	40010000 	.word	0x40010000

080031b8 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80031bc:	4b11      	ldr	r3, [pc, #68]	; (8003204 <MX_UART4_Init+0x4c>)
 80031be:	4a12      	ldr	r2, [pc, #72]	; (8003208 <MX_UART4_Init+0x50>)
 80031c0:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80031c2:	4b10      	ldr	r3, [pc, #64]	; (8003204 <MX_UART4_Init+0x4c>)
 80031c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80031c8:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80031ca:	4b0e      	ldr	r3, [pc, #56]	; (8003204 <MX_UART4_Init+0x4c>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80031d0:	4b0c      	ldr	r3, [pc, #48]	; (8003204 <MX_UART4_Init+0x4c>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80031d6:	4b0b      	ldr	r3, [pc, #44]	; (8003204 <MX_UART4_Init+0x4c>)
 80031d8:	2200      	movs	r2, #0
 80031da:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80031dc:	4b09      	ldr	r3, [pc, #36]	; (8003204 <MX_UART4_Init+0x4c>)
 80031de:	220c      	movs	r2, #12
 80031e0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031e2:	4b08      	ldr	r3, [pc, #32]	; (8003204 <MX_UART4_Init+0x4c>)
 80031e4:	2200      	movs	r2, #0
 80031e6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80031e8:	4b06      	ldr	r3, [pc, #24]	; (8003204 <MX_UART4_Init+0x4c>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80031ee:	4805      	ldr	r0, [pc, #20]	; (8003204 <MX_UART4_Init+0x4c>)
 80031f0:	f005 f9b2 	bl	8008558 <HAL_UART_Init>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80031fa:	f000 f8fd 	bl	80033f8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80031fe:	bf00      	nop
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	20000370 	.word	0x20000370
 8003208:	40004c00 	.word	0x40004c00

0800320c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003210:	4b11      	ldr	r3, [pc, #68]	; (8003258 <MX_USART1_UART_Init+0x4c>)
 8003212:	4a12      	ldr	r2, [pc, #72]	; (800325c <MX_USART1_UART_Init+0x50>)
 8003214:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8003216:	4b10      	ldr	r3, [pc, #64]	; (8003258 <MX_USART1_UART_Init+0x4c>)
 8003218:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800321c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800321e:	4b0e      	ldr	r3, [pc, #56]	; (8003258 <MX_USART1_UART_Init+0x4c>)
 8003220:	2200      	movs	r2, #0
 8003222:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003224:	4b0c      	ldr	r3, [pc, #48]	; (8003258 <MX_USART1_UART_Init+0x4c>)
 8003226:	2200      	movs	r2, #0
 8003228:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800322a:	4b0b      	ldr	r3, [pc, #44]	; (8003258 <MX_USART1_UART_Init+0x4c>)
 800322c:	2200      	movs	r2, #0
 800322e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003230:	4b09      	ldr	r3, [pc, #36]	; (8003258 <MX_USART1_UART_Init+0x4c>)
 8003232:	220c      	movs	r2, #12
 8003234:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003236:	4b08      	ldr	r3, [pc, #32]	; (8003258 <MX_USART1_UART_Init+0x4c>)
 8003238:	2200      	movs	r2, #0
 800323a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800323c:	4b06      	ldr	r3, [pc, #24]	; (8003258 <MX_USART1_UART_Init+0x4c>)
 800323e:	2200      	movs	r2, #0
 8003240:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003242:	4805      	ldr	r0, [pc, #20]	; (8003258 <MX_USART1_UART_Init+0x4c>)
 8003244:	f005 f988 	bl	8008558 <HAL_UART_Init>
 8003248:	4603      	mov	r3, r0
 800324a:	2b00      	cmp	r3, #0
 800324c:	d001      	beq.n	8003252 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800324e:	f000 f8d3 	bl	80033f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003252:	bf00      	nop
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	20000588 	.word	0x20000588
 800325c:	40011000 	.word	0x40011000

08003260 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b082      	sub	sp, #8
 8003264:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003266:	2300      	movs	r3, #0
 8003268:	607b      	str	r3, [r7, #4]
 800326a:	4b0c      	ldr	r3, [pc, #48]	; (800329c <MX_DMA_Init+0x3c>)
 800326c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800326e:	4a0b      	ldr	r2, [pc, #44]	; (800329c <MX_DMA_Init+0x3c>)
 8003270:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003274:	6313      	str	r3, [r2, #48]	; 0x30
 8003276:	4b09      	ldr	r3, [pc, #36]	; (800329c <MX_DMA_Init+0x3c>)
 8003278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800327a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800327e:	607b      	str	r3, [r7, #4]
 8003280:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8003282:	2200      	movs	r2, #0
 8003284:	2100      	movs	r1, #0
 8003286:	2038      	movs	r0, #56	; 0x38
 8003288:	f001 fdcd 	bl	8004e26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800328c:	2038      	movs	r0, #56	; 0x38
 800328e:	f001 fde6 	bl	8004e5e <HAL_NVIC_EnableIRQ>

}
 8003292:	bf00      	nop
 8003294:	3708      	adds	r7, #8
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}
 800329a:	bf00      	nop
 800329c:	40023800 	.word	0x40023800

080032a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b08a      	sub	sp, #40	; 0x28
 80032a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032a6:	f107 0314 	add.w	r3, r7, #20
 80032aa:	2200      	movs	r2, #0
 80032ac:	601a      	str	r2, [r3, #0]
 80032ae:	605a      	str	r2, [r3, #4]
 80032b0:	609a      	str	r2, [r3, #8]
 80032b2:	60da      	str	r2, [r3, #12]
 80032b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80032b6:	2300      	movs	r3, #0
 80032b8:	613b      	str	r3, [r7, #16]
 80032ba:	4b3e      	ldr	r3, [pc, #248]	; (80033b4 <MX_GPIO_Init+0x114>)
 80032bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032be:	4a3d      	ldr	r2, [pc, #244]	; (80033b4 <MX_GPIO_Init+0x114>)
 80032c0:	f043 0304 	orr.w	r3, r3, #4
 80032c4:	6313      	str	r3, [r2, #48]	; 0x30
 80032c6:	4b3b      	ldr	r3, [pc, #236]	; (80033b4 <MX_GPIO_Init+0x114>)
 80032c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ca:	f003 0304 	and.w	r3, r3, #4
 80032ce:	613b      	str	r3, [r7, #16]
 80032d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80032d2:	2300      	movs	r3, #0
 80032d4:	60fb      	str	r3, [r7, #12]
 80032d6:	4b37      	ldr	r3, [pc, #220]	; (80033b4 <MX_GPIO_Init+0x114>)
 80032d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032da:	4a36      	ldr	r2, [pc, #216]	; (80033b4 <MX_GPIO_Init+0x114>)
 80032dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032e0:	6313      	str	r3, [r2, #48]	; 0x30
 80032e2:	4b34      	ldr	r3, [pc, #208]	; (80033b4 <MX_GPIO_Init+0x114>)
 80032e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80032ea:	60fb      	str	r3, [r7, #12]
 80032ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80032ee:	2300      	movs	r3, #0
 80032f0:	60bb      	str	r3, [r7, #8]
 80032f2:	4b30      	ldr	r3, [pc, #192]	; (80033b4 <MX_GPIO_Init+0x114>)
 80032f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f6:	4a2f      	ldr	r2, [pc, #188]	; (80033b4 <MX_GPIO_Init+0x114>)
 80032f8:	f043 0301 	orr.w	r3, r3, #1
 80032fc:	6313      	str	r3, [r2, #48]	; 0x30
 80032fe:	4b2d      	ldr	r3, [pc, #180]	; (80033b4 <MX_GPIO_Init+0x114>)
 8003300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003302:	f003 0301 	and.w	r3, r3, #1
 8003306:	60bb      	str	r3, [r7, #8]
 8003308:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800330a:	2300      	movs	r3, #0
 800330c:	607b      	str	r3, [r7, #4]
 800330e:	4b29      	ldr	r3, [pc, #164]	; (80033b4 <MX_GPIO_Init+0x114>)
 8003310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003312:	4a28      	ldr	r2, [pc, #160]	; (80033b4 <MX_GPIO_Init+0x114>)
 8003314:	f043 0302 	orr.w	r3, r3, #2
 8003318:	6313      	str	r3, [r2, #48]	; 0x30
 800331a:	4b26      	ldr	r3, [pc, #152]	; (80033b4 <MX_GPIO_Init+0x114>)
 800331c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800331e:	f003 0302 	and.w	r3, r3, #2
 8003322:	607b      	str	r3, [r7, #4]
 8003324:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CV_Enable_Pin|MT_CS_Pin|NCP_SCK_Pin, GPIO_PIN_RESET);
 8003326:	2200      	movs	r2, #0
 8003328:	f44f 5186 	mov.w	r1, #4288	; 0x10c0
 800332c:	4822      	ldr	r0, [pc, #136]	; (80033b8 <MX_GPIO_Init+0x118>)
 800332e:	f002 fb5f 	bl	80059f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HV_En_GPIO_Port, HV_En_Pin, GPIO_PIN_RESET);
 8003332:	2200      	movs	r2, #0
 8003334:	2120      	movs	r1, #32
 8003336:	4821      	ldr	r0, [pc, #132]	; (80033bc <MX_GPIO_Init+0x11c>)
 8003338:	f002 fb5a 	bl	80059f0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : CV_Enable_Pin */
  GPIO_InitStruct.Pin = CV_Enable_Pin;
 800333c:	2340      	movs	r3, #64	; 0x40
 800333e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003340:	2301      	movs	r3, #1
 8003342:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003344:	2302      	movs	r3, #2
 8003346:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003348:	2300      	movs	r3, #0
 800334a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CV_Enable_GPIO_Port, &GPIO_InitStruct);
 800334c:	f107 0314 	add.w	r3, r7, #20
 8003350:	4619      	mov	r1, r3
 8003352:	4819      	ldr	r0, [pc, #100]	; (80033b8 <MX_GPIO_Init+0x118>)
 8003354:	f002 f9a0 	bl	8005698 <HAL_GPIO_Init>

  /*Configure GPIO pins : MT_CS_Pin NCP_SCK_Pin */
  GPIO_InitStruct.Pin = MT_CS_Pin|NCP_SCK_Pin;
 8003358:	f44f 5384 	mov.w	r3, #4224	; 0x1080
 800335c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800335e:	2301      	movs	r3, #1
 8003360:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003362:	2300      	movs	r3, #0
 8003364:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003366:	2300      	movs	r3, #0
 8003368:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800336a:	f107 0314 	add.w	r3, r7, #20
 800336e:	4619      	mov	r1, r3
 8003370:	4811      	ldr	r0, [pc, #68]	; (80033b8 <MX_GPIO_Init+0x118>)
 8003372:	f002 f991 	bl	8005698 <HAL_GPIO_Init>

  /*Configure GPIO pin : NCP_DAT_Pin */
  GPIO_InitStruct.Pin = NCP_DAT_Pin;
 8003376:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800337a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800337c:	2300      	movs	r3, #0
 800337e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003380:	2300      	movs	r3, #0
 8003382:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NCP_DAT_GPIO_Port, &GPIO_InitStruct);
 8003384:	f107 0314 	add.w	r3, r7, #20
 8003388:	4619      	mov	r1, r3
 800338a:	480b      	ldr	r0, [pc, #44]	; (80033b8 <MX_GPIO_Init+0x118>)
 800338c:	f002 f984 	bl	8005698 <HAL_GPIO_Init>

  /*Configure GPIO pin : HV_En_Pin */
  GPIO_InitStruct.Pin = HV_En_Pin;
 8003390:	2320      	movs	r3, #32
 8003392:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003394:	2301      	movs	r3, #1
 8003396:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003398:	2300      	movs	r3, #0
 800339a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800339c:	2300      	movs	r3, #0
 800339e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(HV_En_GPIO_Port, &GPIO_InitStruct);
 80033a0:	f107 0314 	add.w	r3, r7, #20
 80033a4:	4619      	mov	r1, r3
 80033a6:	4805      	ldr	r0, [pc, #20]	; (80033bc <MX_GPIO_Init+0x11c>)
 80033a8:	f002 f976 	bl	8005698 <HAL_GPIO_Init>

}
 80033ac:	bf00      	nop
 80033ae:	3728      	adds	r7, #40	; 0x28
 80033b0:	46bd      	mov	sp, r7
 80033b2:	bd80      	pop	{r7, pc}
 80033b4:	40023800 	.word	0x40023800
 80033b8:	40020000 	.word	0x40020000
 80033bc:	40020400 	.word	0x40020400

080033c0 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b086      	sub	sp, #24
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	60f8      	str	r0, [r7, #12]
 80033c8:	60b9      	str	r1, [r7, #8]
 80033ca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033cc:	2300      	movs	r3, #0
 80033ce:	617b      	str	r3, [r7, #20]
 80033d0:	e009      	b.n	80033e6 <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	1c5a      	adds	r2, r3, #1
 80033d6:	60ba      	str	r2, [r7, #8]
 80033d8:	781b      	ldrb	r3, [r3, #0]
 80033da:	4618      	mov	r0, r3
 80033dc:	f7ff fa44 	bl	8002868 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	3301      	adds	r3, #1
 80033e4:	617b      	str	r3, [r7, #20]
 80033e6:	697a      	ldr	r2, [r7, #20]
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	429a      	cmp	r2, r3
 80033ec:	dbf1      	blt.n	80033d2 <_write+0x12>
	}
	return len;
 80033ee:	687b      	ldr	r3, [r7, #4]
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3718      	adds	r7, #24
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}

080033f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80033f8:	b480      	push	{r7}
 80033fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80033fc:	b672      	cpsid	i
}
 80033fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003400:	e7fe      	b.n	8003400 <Error_Handler+0x8>
	...

08003404 <MPU6050_Init>:
uint16_t errori2c=-1;



void MPU6050_Init (void)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af04      	add	r7, sp, #16

	// check device ID WHO_AM_I

	errori2c=HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR,WHO_AM_I_REG,1, &check, 1, 1000);
 800340a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800340e:	9302      	str	r3, [sp, #8]
 8003410:	2301      	movs	r3, #1
 8003412:	9301      	str	r3, [sp, #4]
 8003414:	4b2b      	ldr	r3, [pc, #172]	; (80034c4 <MPU6050_Init+0xc0>)
 8003416:	9300      	str	r3, [sp, #0]
 8003418:	2301      	movs	r3, #1
 800341a:	2275      	movs	r2, #117	; 0x75
 800341c:	21d0      	movs	r1, #208	; 0xd0
 800341e:	482a      	ldr	r0, [pc, #168]	; (80034c8 <MPU6050_Init+0xc4>)
 8003420:	f002 fd3e 	bl	8005ea0 <HAL_I2C_Mem_Read>
 8003424:	4603      	mov	r3, r0
 8003426:	b29a      	uxth	r2, r3
 8003428:	4b28      	ldr	r3, [pc, #160]	; (80034cc <MPU6050_Init+0xc8>)
 800342a:	801a      	strh	r2, [r3, #0]

	if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 800342c:	4b25      	ldr	r3, [pc, #148]	; (80034c4 <MPU6050_Init+0xc0>)
 800342e:	781b      	ldrb	r3, [r3, #0]
 8003430:	2b68      	cmp	r3, #104	; 0x68
 8003432:	d140      	bne.n	80034b6 <MPU6050_Init+0xb2>
	{
		// power management register 0X6B we should write all 0's to wake the sensor up
		Data = 0;
 8003434:	4b26      	ldr	r3, [pc, #152]	; (80034d0 <MPU6050_Init+0xcc>)
 8003436:	2200      	movs	r2, #0
 8003438:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, 1000);
 800343a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800343e:	9302      	str	r3, [sp, #8]
 8003440:	2301      	movs	r3, #1
 8003442:	9301      	str	r3, [sp, #4]
 8003444:	4b22      	ldr	r3, [pc, #136]	; (80034d0 <MPU6050_Init+0xcc>)
 8003446:	9300      	str	r3, [sp, #0]
 8003448:	2301      	movs	r3, #1
 800344a:	226b      	movs	r2, #107	; 0x6b
 800344c:	21d0      	movs	r1, #208	; 0xd0
 800344e:	481e      	ldr	r0, [pc, #120]	; (80034c8 <MPU6050_Init+0xc4>)
 8003450:	f002 fc2c 	bl	8005cac <HAL_I2C_Mem_Write>

		// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
		Data = 0x07;
 8003454:	4b1e      	ldr	r3, [pc, #120]	; (80034d0 <MPU6050_Init+0xcc>)
 8003456:	2207      	movs	r2, #7
 8003458:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, 1000);
 800345a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800345e:	9302      	str	r3, [sp, #8]
 8003460:	2301      	movs	r3, #1
 8003462:	9301      	str	r3, [sp, #4]
 8003464:	4b1a      	ldr	r3, [pc, #104]	; (80034d0 <MPU6050_Init+0xcc>)
 8003466:	9300      	str	r3, [sp, #0]
 8003468:	2301      	movs	r3, #1
 800346a:	2219      	movs	r2, #25
 800346c:	21d0      	movs	r1, #208	; 0xd0
 800346e:	4816      	ldr	r0, [pc, #88]	; (80034c8 <MPU6050_Init+0xc4>)
 8003470:	f002 fc1c 	bl	8005cac <HAL_I2C_Mem_Write>

		// Set accelerometer configuration in ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 -> � 2g
		Data = 0x00;
 8003474:	4b16      	ldr	r3, [pc, #88]	; (80034d0 <MPU6050_Init+0xcc>)
 8003476:	2200      	movs	r2, #0
 8003478:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, 1000);
 800347a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800347e:	9302      	str	r3, [sp, #8]
 8003480:	2301      	movs	r3, #1
 8003482:	9301      	str	r3, [sp, #4]
 8003484:	4b12      	ldr	r3, [pc, #72]	; (80034d0 <MPU6050_Init+0xcc>)
 8003486:	9300      	str	r3, [sp, #0]
 8003488:	2301      	movs	r3, #1
 800348a:	221c      	movs	r2, #28
 800348c:	21d0      	movs	r1, #208	; 0xd0
 800348e:	480e      	ldr	r0, [pc, #56]	; (80034c8 <MPU6050_Init+0xc4>)
 8003490:	f002 fc0c 	bl	8005cac <HAL_I2C_Mem_Write>

		// Set Gyroscopic configuration in GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> � 250 �/s
		Data = 0x00;
 8003494:	4b0e      	ldr	r3, [pc, #56]	; (80034d0 <MPU6050_Init+0xcc>)
 8003496:	2200      	movs	r2, #0
 8003498:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, 1000);
 800349a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800349e:	9302      	str	r3, [sp, #8]
 80034a0:	2301      	movs	r3, #1
 80034a2:	9301      	str	r3, [sp, #4]
 80034a4:	4b0a      	ldr	r3, [pc, #40]	; (80034d0 <MPU6050_Init+0xcc>)
 80034a6:	9300      	str	r3, [sp, #0]
 80034a8:	2301      	movs	r3, #1
 80034aa:	221b      	movs	r2, #27
 80034ac:	21d0      	movs	r1, #208	; 0xd0
 80034ae:	4806      	ldr	r0, [pc, #24]	; (80034c8 <MPU6050_Init+0xc4>)
 80034b0:	f002 fbfc 	bl	8005cac <HAL_I2C_Mem_Write>
	}
	else check=-1;

}
 80034b4:	e002      	b.n	80034bc <MPU6050_Init+0xb8>
	else check=-1;
 80034b6:	4b03      	ldr	r3, [pc, #12]	; (80034c4 <MPU6050_Init+0xc0>)
 80034b8:	22ff      	movs	r2, #255	; 0xff
 80034ba:	701a      	strb	r2, [r3, #0]
}
 80034bc:	bf00      	nop
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
 80034c2:	bf00      	nop
 80034c4:	20000580 	.word	0x20000580
 80034c8:	200001d4 	.word	0x200001d4
 80034cc:	20000014 	.word	0x20000014
 80034d0:	20000581 	.word	0x20000581

080034d4 <MPU6050_Read_Accel>:


void MPU6050_Read_Accel (float* Ax, float* Ay, float* Az)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b08a      	sub	sp, #40	; 0x28
 80034d8:	af04      	add	r7, sp, #16
 80034da:	60f8      	str	r0, [r7, #12]
 80034dc:	60b9      	str	r1, [r7, #8]
 80034de:	607a      	str	r2, [r7, #4]
	uint8_t Rec_Data[6];

	// Read 6 BYTES of data starting from ACCEL_XOUT_H register

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 80034e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80034e4:	9302      	str	r3, [sp, #8]
 80034e6:	2306      	movs	r3, #6
 80034e8:	9301      	str	r3, [sp, #4]
 80034ea:	f107 0310 	add.w	r3, r7, #16
 80034ee:	9300      	str	r3, [sp, #0]
 80034f0:	2301      	movs	r3, #1
 80034f2:	223b      	movs	r2, #59	; 0x3b
 80034f4:	21d0      	movs	r1, #208	; 0xd0
 80034f6:	4832      	ldr	r0, [pc, #200]	; (80035c0 <MPU6050_Read_Accel+0xec>)
 80034f8:	f002 fcd2 	bl	8005ea0 <HAL_I2C_Mem_Read>

	Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 80034fc:	7c3b      	ldrb	r3, [r7, #16]
 80034fe:	021b      	lsls	r3, r3, #8
 8003500:	b21a      	sxth	r2, r3
 8003502:	7c7b      	ldrb	r3, [r7, #17]
 8003504:	b21b      	sxth	r3, r3
 8003506:	4313      	orrs	r3, r2
 8003508:	b21a      	sxth	r2, r3
 800350a:	4b2e      	ldr	r3, [pc, #184]	; (80035c4 <MPU6050_Read_Accel+0xf0>)
 800350c:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 800350e:	7cbb      	ldrb	r3, [r7, #18]
 8003510:	021b      	lsls	r3, r3, #8
 8003512:	b21a      	sxth	r2, r3
 8003514:	7cfb      	ldrb	r3, [r7, #19]
 8003516:	b21b      	sxth	r3, r3
 8003518:	4313      	orrs	r3, r2
 800351a:	b21a      	sxth	r2, r3
 800351c:	4b2a      	ldr	r3, [pc, #168]	; (80035c8 <MPU6050_Read_Accel+0xf4>)
 800351e:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8003520:	7d3b      	ldrb	r3, [r7, #20]
 8003522:	021b      	lsls	r3, r3, #8
 8003524:	b21a      	sxth	r2, r3
 8003526:	7d7b      	ldrb	r3, [r7, #21]
 8003528:	b21b      	sxth	r3, r3
 800352a:	4313      	orrs	r3, r2
 800352c:	b21a      	sxth	r2, r3
 800352e:	4b27      	ldr	r3, [pc, #156]	; (80035cc <MPU6050_Read_Accel+0xf8>)
 8003530:	801a      	strh	r2, [r3, #0]

	errori2c=Rec_Data[1]&0x07;
 8003532:	7c7b      	ldrb	r3, [r7, #17]
 8003534:	b29b      	uxth	r3, r3
 8003536:	f003 0307 	and.w	r3, r3, #7
 800353a:	b29a      	uxth	r2, r3
 800353c:	4b24      	ldr	r3, [pc, #144]	; (80035d0 <MPU6050_Read_Accel+0xfc>)
 800353e:	801a      	strh	r2, [r3, #0]
	/*** convert the RAW values into acceleration in 'g'
	     we have to divide according to the Full scale value set in FS_SEL
	     I have configured FS_SEL = 0. So I am dividing by 16384.0
	     for more details check ACCEL_CONFIG Register              ****/

	*Ax = Accel_X_RAW/16384.0;
 8003540:	4b20      	ldr	r3, [pc, #128]	; (80035c4 <MPU6050_Read_Accel+0xf0>)
 8003542:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003546:	4618      	mov	r0, r3
 8003548:	f7fd f80c 	bl	8000564 <__aeabi_i2d>
 800354c:	f04f 0200 	mov.w	r2, #0
 8003550:	4b20      	ldr	r3, [pc, #128]	; (80035d4 <MPU6050_Read_Accel+0x100>)
 8003552:	f7fd f99b 	bl	800088c <__aeabi_ddiv>
 8003556:	4602      	mov	r2, r0
 8003558:	460b      	mov	r3, r1
 800355a:	4610      	mov	r0, r2
 800355c:	4619      	mov	r1, r3
 800355e:	f7fd fb63 	bl	8000c28 <__aeabi_d2f>
 8003562:	4602      	mov	r2, r0
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	601a      	str	r2, [r3, #0]
	*Ay = Accel_Y_RAW/16384.0;
 8003568:	4b17      	ldr	r3, [pc, #92]	; (80035c8 <MPU6050_Read_Accel+0xf4>)
 800356a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800356e:	4618      	mov	r0, r3
 8003570:	f7fc fff8 	bl	8000564 <__aeabi_i2d>
 8003574:	f04f 0200 	mov.w	r2, #0
 8003578:	4b16      	ldr	r3, [pc, #88]	; (80035d4 <MPU6050_Read_Accel+0x100>)
 800357a:	f7fd f987 	bl	800088c <__aeabi_ddiv>
 800357e:	4602      	mov	r2, r0
 8003580:	460b      	mov	r3, r1
 8003582:	4610      	mov	r0, r2
 8003584:	4619      	mov	r1, r3
 8003586:	f7fd fb4f 	bl	8000c28 <__aeabi_d2f>
 800358a:	4602      	mov	r2, r0
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	601a      	str	r2, [r3, #0]
	*Az = Accel_Z_RAW/16384.0;
 8003590:	4b0e      	ldr	r3, [pc, #56]	; (80035cc <MPU6050_Read_Accel+0xf8>)
 8003592:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003596:	4618      	mov	r0, r3
 8003598:	f7fc ffe4 	bl	8000564 <__aeabi_i2d>
 800359c:	f04f 0200 	mov.w	r2, #0
 80035a0:	4b0c      	ldr	r3, [pc, #48]	; (80035d4 <MPU6050_Read_Accel+0x100>)
 80035a2:	f7fd f973 	bl	800088c <__aeabi_ddiv>
 80035a6:	4602      	mov	r2, r0
 80035a8:	460b      	mov	r3, r1
 80035aa:	4610      	mov	r0, r2
 80035ac:	4619      	mov	r1, r3
 80035ae:	f7fd fb3b 	bl	8000c28 <__aeabi_d2f>
 80035b2:	4602      	mov	r2, r0
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	601a      	str	r2, [r3, #0]

}
 80035b8:	bf00      	nop
 80035ba:	3718      	adds	r7, #24
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	200001d4 	.word	0x200001d4
 80035c4:	20000574 	.word	0x20000574
 80035c8:	20000576 	.word	0x20000576
 80035cc:	20000578 	.word	0x20000578
 80035d0:	20000014 	.word	0x20000014
 80035d4:	40d00000 	.word	0x40d00000

080035d8 <MPU6050_Read_Gyro>:


void MPU6050_Read_Gyro (float* Gx, float* Gy, float* Gz)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b08a      	sub	sp, #40	; 0x28
 80035dc:	af04      	add	r7, sp, #16
 80035de:	60f8      	str	r0, [r7, #12]
 80035e0:	60b9      	str	r1, [r7, #8]
 80035e2:	607a      	str	r2, [r7, #4]
	uint8_t Rec_Data[6];

	// Read 6 BYTES of data starting from GYRO_XOUT_H register

	HAL_I2C_Mem_Read (&hi2c1, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 80035e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80035e8:	9302      	str	r3, [sp, #8]
 80035ea:	2306      	movs	r3, #6
 80035ec:	9301      	str	r3, [sp, #4]
 80035ee:	f107 0310 	add.w	r3, r7, #16
 80035f2:	9300      	str	r3, [sp, #0]
 80035f4:	2301      	movs	r3, #1
 80035f6:	2243      	movs	r2, #67	; 0x43
 80035f8:	21d0      	movs	r1, #208	; 0xd0
 80035fa:	4831      	ldr	r0, [pc, #196]	; (80036c0 <MPU6050_Read_Gyro+0xe8>)
 80035fc:	f002 fc50 	bl	8005ea0 <HAL_I2C_Mem_Read>

	Gyro_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8003600:	7c3b      	ldrb	r3, [r7, #16]
 8003602:	021b      	lsls	r3, r3, #8
 8003604:	b21a      	sxth	r2, r3
 8003606:	7c7b      	ldrb	r3, [r7, #17]
 8003608:	b21b      	sxth	r3, r3
 800360a:	4313      	orrs	r3, r2
 800360c:	b21a      	sxth	r2, r3
 800360e:	4b2d      	ldr	r3, [pc, #180]	; (80036c4 <MPU6050_Read_Gyro+0xec>)
 8003610:	801a      	strh	r2, [r3, #0]
	Gyro_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 8003612:	7cbb      	ldrb	r3, [r7, #18]
 8003614:	021b      	lsls	r3, r3, #8
 8003616:	b21a      	sxth	r2, r3
 8003618:	7cfb      	ldrb	r3, [r7, #19]
 800361a:	b21b      	sxth	r3, r3
 800361c:	4313      	orrs	r3, r2
 800361e:	b21a      	sxth	r2, r3
 8003620:	4b29      	ldr	r3, [pc, #164]	; (80036c8 <MPU6050_Read_Gyro+0xf0>)
 8003622:	801a      	strh	r2, [r3, #0]
	Gyro_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8003624:	7d3b      	ldrb	r3, [r7, #20]
 8003626:	021b      	lsls	r3, r3, #8
 8003628:	b21a      	sxth	r2, r3
 800362a:	7d7b      	ldrb	r3, [r7, #21]
 800362c:	b21b      	sxth	r3, r3
 800362e:	4313      	orrs	r3, r2
 8003630:	b21a      	sxth	r2, r3
 8003632:	4b26      	ldr	r3, [pc, #152]	; (80036cc <MPU6050_Read_Gyro+0xf4>)
 8003634:	801a      	strh	r2, [r3, #0]
	/*** convert the RAW values into dps (�/s)
	     we have to divide according to the Full scale value set in FS_SEL
	     I have configured FS_SEL = 0. So I am dividing by 131.0
	     for more details check GYRO_CONFIG Register              ****/

	*Gx = Gyro_X_RAW/131.0;
 8003636:	4b23      	ldr	r3, [pc, #140]	; (80036c4 <MPU6050_Read_Gyro+0xec>)
 8003638:	f9b3 3000 	ldrsh.w	r3, [r3]
 800363c:	4618      	mov	r0, r3
 800363e:	f7fc ff91 	bl	8000564 <__aeabi_i2d>
 8003642:	a31d      	add	r3, pc, #116	; (adr r3, 80036b8 <MPU6050_Read_Gyro+0xe0>)
 8003644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003648:	f7fd f920 	bl	800088c <__aeabi_ddiv>
 800364c:	4602      	mov	r2, r0
 800364e:	460b      	mov	r3, r1
 8003650:	4610      	mov	r0, r2
 8003652:	4619      	mov	r1, r3
 8003654:	f7fd fae8 	bl	8000c28 <__aeabi_d2f>
 8003658:	4602      	mov	r2, r0
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	601a      	str	r2, [r3, #0]
	*Gy = Gyro_Y_RAW/131.0;
 800365e:	4b1a      	ldr	r3, [pc, #104]	; (80036c8 <MPU6050_Read_Gyro+0xf0>)
 8003660:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003664:	4618      	mov	r0, r3
 8003666:	f7fc ff7d 	bl	8000564 <__aeabi_i2d>
 800366a:	a313      	add	r3, pc, #76	; (adr r3, 80036b8 <MPU6050_Read_Gyro+0xe0>)
 800366c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003670:	f7fd f90c 	bl	800088c <__aeabi_ddiv>
 8003674:	4602      	mov	r2, r0
 8003676:	460b      	mov	r3, r1
 8003678:	4610      	mov	r0, r2
 800367a:	4619      	mov	r1, r3
 800367c:	f7fd fad4 	bl	8000c28 <__aeabi_d2f>
 8003680:	4602      	mov	r2, r0
 8003682:	68bb      	ldr	r3, [r7, #8]
 8003684:	601a      	str	r2, [r3, #0]
	*Gz = Gyro_Z_RAW/131.0;
 8003686:	4b11      	ldr	r3, [pc, #68]	; (80036cc <MPU6050_Read_Gyro+0xf4>)
 8003688:	f9b3 3000 	ldrsh.w	r3, [r3]
 800368c:	4618      	mov	r0, r3
 800368e:	f7fc ff69 	bl	8000564 <__aeabi_i2d>
 8003692:	a309      	add	r3, pc, #36	; (adr r3, 80036b8 <MPU6050_Read_Gyro+0xe0>)
 8003694:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003698:	f7fd f8f8 	bl	800088c <__aeabi_ddiv>
 800369c:	4602      	mov	r2, r0
 800369e:	460b      	mov	r3, r1
 80036a0:	4610      	mov	r0, r2
 80036a2:	4619      	mov	r1, r3
 80036a4:	f7fd fac0 	bl	8000c28 <__aeabi_d2f>
 80036a8:	4602      	mov	r2, r0
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	601a      	str	r2, [r3, #0]
}
 80036ae:	bf00      	nop
 80036b0:	3718      	adds	r7, #24
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}
 80036b6:	bf00      	nop
 80036b8:	00000000 	.word	0x00000000
 80036bc:	40606000 	.word	0x40606000
 80036c0:	200001d4 	.word	0x200001d4
 80036c4:	2000057a 	.word	0x2000057a
 80036c8:	2000057c 	.word	0x2000057c
 80036cc:	2000057e 	.word	0x2000057e

080036d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b082      	sub	sp, #8
 80036d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036d6:	2300      	movs	r3, #0
 80036d8:	607b      	str	r3, [r7, #4]
 80036da:	4b13      	ldr	r3, [pc, #76]	; (8003728 <HAL_MspInit+0x58>)
 80036dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036de:	4a12      	ldr	r2, [pc, #72]	; (8003728 <HAL_MspInit+0x58>)
 80036e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036e4:	6453      	str	r3, [r2, #68]	; 0x44
 80036e6:	4b10      	ldr	r3, [pc, #64]	; (8003728 <HAL_MspInit+0x58>)
 80036e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036ee:	607b      	str	r3, [r7, #4]
 80036f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80036f2:	2300      	movs	r3, #0
 80036f4:	603b      	str	r3, [r7, #0]
 80036f6:	4b0c      	ldr	r3, [pc, #48]	; (8003728 <HAL_MspInit+0x58>)
 80036f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036fa:	4a0b      	ldr	r2, [pc, #44]	; (8003728 <HAL_MspInit+0x58>)
 80036fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003700:	6413      	str	r3, [r2, #64]	; 0x40
 8003702:	4b09      	ldr	r3, [pc, #36]	; (8003728 <HAL_MspInit+0x58>)
 8003704:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003706:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800370a:	603b      	str	r3, [r7, #0]
 800370c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800370e:	2200      	movs	r2, #0
 8003710:	2100      	movs	r1, #0
 8003712:	2005      	movs	r0, #5
 8003714:	f001 fb87 	bl	8004e26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8003718:	2005      	movs	r0, #5
 800371a:	f001 fba0 	bl	8004e5e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800371e:	bf00      	nop
 8003720:	3708      	adds	r7, #8
 8003722:	46bd      	mov	sp, r7
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	40023800 	.word	0x40023800

0800372c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b08a      	sub	sp, #40	; 0x28
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003734:	f107 0314 	add.w	r3, r7, #20
 8003738:	2200      	movs	r2, #0
 800373a:	601a      	str	r2, [r3, #0]
 800373c:	605a      	str	r2, [r3, #4]
 800373e:	609a      	str	r2, [r3, #8]
 8003740:	60da      	str	r2, [r3, #12]
 8003742:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4a3c      	ldr	r2, [pc, #240]	; (800383c <HAL_ADC_MspInit+0x110>)
 800374a:	4293      	cmp	r3, r2
 800374c:	d171      	bne.n	8003832 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800374e:	2300      	movs	r3, #0
 8003750:	613b      	str	r3, [r7, #16]
 8003752:	4b3b      	ldr	r3, [pc, #236]	; (8003840 <HAL_ADC_MspInit+0x114>)
 8003754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003756:	4a3a      	ldr	r2, [pc, #232]	; (8003840 <HAL_ADC_MspInit+0x114>)
 8003758:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800375c:	6453      	str	r3, [r2, #68]	; 0x44
 800375e:	4b38      	ldr	r3, [pc, #224]	; (8003840 <HAL_ADC_MspInit+0x114>)
 8003760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003762:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003766:	613b      	str	r3, [r7, #16]
 8003768:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800376a:	2300      	movs	r3, #0
 800376c:	60fb      	str	r3, [r7, #12]
 800376e:	4b34      	ldr	r3, [pc, #208]	; (8003840 <HAL_ADC_MspInit+0x114>)
 8003770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003772:	4a33      	ldr	r2, [pc, #204]	; (8003840 <HAL_ADC_MspInit+0x114>)
 8003774:	f043 0301 	orr.w	r3, r3, #1
 8003778:	6313      	str	r3, [r2, #48]	; 0x30
 800377a:	4b31      	ldr	r3, [pc, #196]	; (8003840 <HAL_ADC_MspInit+0x114>)
 800377c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800377e:	f003 0301 	and.w	r3, r3, #1
 8003782:	60fb      	str	r3, [r7, #12]
 8003784:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003786:	2300      	movs	r3, #0
 8003788:	60bb      	str	r3, [r7, #8]
 800378a:	4b2d      	ldr	r3, [pc, #180]	; (8003840 <HAL_ADC_MspInit+0x114>)
 800378c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800378e:	4a2c      	ldr	r2, [pc, #176]	; (8003840 <HAL_ADC_MspInit+0x114>)
 8003790:	f043 0302 	orr.w	r3, r3, #2
 8003794:	6313      	str	r3, [r2, #48]	; 0x30
 8003796:	4b2a      	ldr	r3, [pc, #168]	; (8003840 <HAL_ADC_MspInit+0x114>)
 8003798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800379a:	f003 0302 	and.w	r3, r3, #2
 800379e:	60bb      	str	r3, [r7, #8]
 80037a0:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 80037a2:	2313      	movs	r3, #19
 80037a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80037a6:	2303      	movs	r3, #3
 80037a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037aa:	2300      	movs	r3, #0
 80037ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037ae:	f107 0314 	add.w	r3, r7, #20
 80037b2:	4619      	mov	r1, r3
 80037b4:	4823      	ldr	r0, [pc, #140]	; (8003844 <HAL_ADC_MspInit+0x118>)
 80037b6:	f001 ff6f 	bl	8005698 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80037ba:	2301      	movs	r3, #1
 80037bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80037be:	2303      	movs	r3, #3
 80037c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037c2:	2300      	movs	r3, #0
 80037c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037c6:	f107 0314 	add.w	r3, r7, #20
 80037ca:	4619      	mov	r1, r3
 80037cc:	481e      	ldr	r0, [pc, #120]	; (8003848 <HAL_ADC_MspInit+0x11c>)
 80037ce:	f001 ff63 	bl	8005698 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80037d2:	4b1e      	ldr	r3, [pc, #120]	; (800384c <HAL_ADC_MspInit+0x120>)
 80037d4:	4a1e      	ldr	r2, [pc, #120]	; (8003850 <HAL_ADC_MspInit+0x124>)
 80037d6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80037d8:	4b1c      	ldr	r3, [pc, #112]	; (800384c <HAL_ADC_MspInit+0x120>)
 80037da:	2200      	movs	r2, #0
 80037dc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80037de:	4b1b      	ldr	r3, [pc, #108]	; (800384c <HAL_ADC_MspInit+0x120>)
 80037e0:	2200      	movs	r2, #0
 80037e2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80037e4:	4b19      	ldr	r3, [pc, #100]	; (800384c <HAL_ADC_MspInit+0x120>)
 80037e6:	2200      	movs	r2, #0
 80037e8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80037ea:	4b18      	ldr	r3, [pc, #96]	; (800384c <HAL_ADC_MspInit+0x120>)
 80037ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80037f0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80037f2:	4b16      	ldr	r3, [pc, #88]	; (800384c <HAL_ADC_MspInit+0x120>)
 80037f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80037f8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80037fa:	4b14      	ldr	r3, [pc, #80]	; (800384c <HAL_ADC_MspInit+0x120>)
 80037fc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003800:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003802:	4b12      	ldr	r3, [pc, #72]	; (800384c <HAL_ADC_MspInit+0x120>)
 8003804:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003808:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800380a:	4b10      	ldr	r3, [pc, #64]	; (800384c <HAL_ADC_MspInit+0x120>)
 800380c:	2200      	movs	r2, #0
 800380e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003810:	4b0e      	ldr	r3, [pc, #56]	; (800384c <HAL_ADC_MspInit+0x120>)
 8003812:	2200      	movs	r2, #0
 8003814:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003816:	480d      	ldr	r0, [pc, #52]	; (800384c <HAL_ADC_MspInit+0x120>)
 8003818:	f001 fb3c 	bl	8004e94 <HAL_DMA_Init>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d001      	beq.n	8003826 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8003822:	f7ff fde9 	bl	80033f8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4a08      	ldr	r2, [pc, #32]	; (800384c <HAL_ADC_MspInit+0x120>)
 800382a:	639a      	str	r2, [r3, #56]	; 0x38
 800382c:	4a07      	ldr	r2, [pc, #28]	; (800384c <HAL_ADC_MspInit+0x120>)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003832:	bf00      	nop
 8003834:	3728      	adds	r7, #40	; 0x28
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	40012000 	.word	0x40012000
 8003840:	40023800 	.word	0x40023800
 8003844:	40020000 	.word	0x40020000
 8003848:	40020400 	.word	0x40020400
 800384c:	20000174 	.word	0x20000174
 8003850:	40026410 	.word	0x40026410

08003854 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b090      	sub	sp, #64	; 0x40
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800385c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003860:	2200      	movs	r2, #0
 8003862:	601a      	str	r2, [r3, #0]
 8003864:	605a      	str	r2, [r3, #4]
 8003866:	609a      	str	r2, [r3, #8]
 8003868:	60da      	str	r2, [r3, #12]
 800386a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a6b      	ldr	r2, [pc, #428]	; (8003a20 <HAL_I2C_MspInit+0x1cc>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d12c      	bne.n	80038d0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003876:	2300      	movs	r3, #0
 8003878:	62bb      	str	r3, [r7, #40]	; 0x28
 800387a:	4b6a      	ldr	r3, [pc, #424]	; (8003a24 <HAL_I2C_MspInit+0x1d0>)
 800387c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800387e:	4a69      	ldr	r2, [pc, #420]	; (8003a24 <HAL_I2C_MspInit+0x1d0>)
 8003880:	f043 0302 	orr.w	r3, r3, #2
 8003884:	6313      	str	r3, [r2, #48]	; 0x30
 8003886:	4b67      	ldr	r3, [pc, #412]	; (8003a24 <HAL_I2C_MspInit+0x1d0>)
 8003888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800388a:	f003 0302 	and.w	r3, r3, #2
 800388e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003890:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003892:	23c0      	movs	r3, #192	; 0xc0
 8003894:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003896:	2312      	movs	r3, #18
 8003898:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800389a:	2300      	movs	r3, #0
 800389c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800389e:	2303      	movs	r3, #3
 80038a0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80038a2:	2304      	movs	r3, #4
 80038a4:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038a6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80038aa:	4619      	mov	r1, r3
 80038ac:	485e      	ldr	r0, [pc, #376]	; (8003a28 <HAL_I2C_MspInit+0x1d4>)
 80038ae:	f001 fef3 	bl	8005698 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80038b2:	2300      	movs	r3, #0
 80038b4:	627b      	str	r3, [r7, #36]	; 0x24
 80038b6:	4b5b      	ldr	r3, [pc, #364]	; (8003a24 <HAL_I2C_MspInit+0x1d0>)
 80038b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ba:	4a5a      	ldr	r2, [pc, #360]	; (8003a24 <HAL_I2C_MspInit+0x1d0>)
 80038bc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80038c0:	6413      	str	r3, [r2, #64]	; 0x40
 80038c2:	4b58      	ldr	r3, [pc, #352]	; (8003a24 <HAL_I2C_MspInit+0x1d0>)
 80038c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038ca:	627b      	str	r3, [r7, #36]	; 0x24
 80038cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80038ce:	e0a2      	b.n	8003a16 <HAL_I2C_MspInit+0x1c2>
  else if(hi2c->Instance==I2C2)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4a55      	ldr	r2, [pc, #340]	; (8003a2c <HAL_I2C_MspInit+0x1d8>)
 80038d6:	4293      	cmp	r3, r2
 80038d8:	d14c      	bne.n	8003974 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038da:	2300      	movs	r3, #0
 80038dc:	623b      	str	r3, [r7, #32]
 80038de:	4b51      	ldr	r3, [pc, #324]	; (8003a24 <HAL_I2C_MspInit+0x1d0>)
 80038e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e2:	4a50      	ldr	r2, [pc, #320]	; (8003a24 <HAL_I2C_MspInit+0x1d0>)
 80038e4:	f043 0302 	orr.w	r3, r3, #2
 80038e8:	6313      	str	r3, [r2, #48]	; 0x30
 80038ea:	4b4e      	ldr	r3, [pc, #312]	; (8003a24 <HAL_I2C_MspInit+0x1d0>)
 80038ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ee:	f003 0302 	and.w	r3, r3, #2
 80038f2:	623b      	str	r3, [r7, #32]
 80038f4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80038f6:	2300      	movs	r3, #0
 80038f8:	61fb      	str	r3, [r7, #28]
 80038fa:	4b4a      	ldr	r3, [pc, #296]	; (8003a24 <HAL_I2C_MspInit+0x1d0>)
 80038fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038fe:	4a49      	ldr	r2, [pc, #292]	; (8003a24 <HAL_I2C_MspInit+0x1d0>)
 8003900:	f043 0304 	orr.w	r3, r3, #4
 8003904:	6313      	str	r3, [r2, #48]	; 0x30
 8003906:	4b47      	ldr	r3, [pc, #284]	; (8003a24 <HAL_I2C_MspInit+0x1d0>)
 8003908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800390a:	f003 0304 	and.w	r3, r3, #4
 800390e:	61fb      	str	r3, [r7, #28]
 8003910:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003912:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003916:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003918:	2312      	movs	r3, #18
 800391a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800391c:	2300      	movs	r3, #0
 800391e:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003920:	2303      	movs	r3, #3
 8003922:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003924:	2304      	movs	r3, #4
 8003926:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003928:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800392c:	4619      	mov	r1, r3
 800392e:	483e      	ldr	r0, [pc, #248]	; (8003a28 <HAL_I2C_MspInit+0x1d4>)
 8003930:	f001 feb2 	bl	8005698 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003934:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003938:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800393a:	2312      	movs	r3, #18
 800393c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800393e:	2300      	movs	r3, #0
 8003940:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003942:	2303      	movs	r3, #3
 8003944:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003946:	2304      	movs	r3, #4
 8003948:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800394a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800394e:	4619      	mov	r1, r3
 8003950:	4837      	ldr	r0, [pc, #220]	; (8003a30 <HAL_I2C_MspInit+0x1dc>)
 8003952:	f001 fea1 	bl	8005698 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003956:	2300      	movs	r3, #0
 8003958:	61bb      	str	r3, [r7, #24]
 800395a:	4b32      	ldr	r3, [pc, #200]	; (8003a24 <HAL_I2C_MspInit+0x1d0>)
 800395c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800395e:	4a31      	ldr	r2, [pc, #196]	; (8003a24 <HAL_I2C_MspInit+0x1d0>)
 8003960:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003964:	6413      	str	r3, [r2, #64]	; 0x40
 8003966:	4b2f      	ldr	r3, [pc, #188]	; (8003a24 <HAL_I2C_MspInit+0x1d0>)
 8003968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800396a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800396e:	61bb      	str	r3, [r7, #24]
 8003970:	69bb      	ldr	r3, [r7, #24]
}
 8003972:	e050      	b.n	8003a16 <HAL_I2C_MspInit+0x1c2>
  else if(hi2c->Instance==I2C3)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a2e      	ldr	r2, [pc, #184]	; (8003a34 <HAL_I2C_MspInit+0x1e0>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d14b      	bne.n	8003a16 <HAL_I2C_MspInit+0x1c2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800397e:	2300      	movs	r3, #0
 8003980:	617b      	str	r3, [r7, #20]
 8003982:	4b28      	ldr	r3, [pc, #160]	; (8003a24 <HAL_I2C_MspInit+0x1d0>)
 8003984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003986:	4a27      	ldr	r2, [pc, #156]	; (8003a24 <HAL_I2C_MspInit+0x1d0>)
 8003988:	f043 0304 	orr.w	r3, r3, #4
 800398c:	6313      	str	r3, [r2, #48]	; 0x30
 800398e:	4b25      	ldr	r3, [pc, #148]	; (8003a24 <HAL_I2C_MspInit+0x1d0>)
 8003990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003992:	f003 0304 	and.w	r3, r3, #4
 8003996:	617b      	str	r3, [r7, #20]
 8003998:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800399a:	2300      	movs	r3, #0
 800399c:	613b      	str	r3, [r7, #16]
 800399e:	4b21      	ldr	r3, [pc, #132]	; (8003a24 <HAL_I2C_MspInit+0x1d0>)
 80039a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039a2:	4a20      	ldr	r2, [pc, #128]	; (8003a24 <HAL_I2C_MspInit+0x1d0>)
 80039a4:	f043 0301 	orr.w	r3, r3, #1
 80039a8:	6313      	str	r3, [r2, #48]	; 0x30
 80039aa:	4b1e      	ldr	r3, [pc, #120]	; (8003a24 <HAL_I2C_MspInit+0x1d0>)
 80039ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ae:	f003 0301 	and.w	r3, r3, #1
 80039b2:	613b      	str	r3, [r7, #16]
 80039b4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80039b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80039ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80039bc:	2312      	movs	r3, #18
 80039be:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039c0:	2300      	movs	r3, #0
 80039c2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039c4:	2303      	movs	r3, #3
 80039c6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80039c8:	2304      	movs	r3, #4
 80039ca:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039cc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80039d0:	4619      	mov	r1, r3
 80039d2:	4817      	ldr	r0, [pc, #92]	; (8003a30 <HAL_I2C_MspInit+0x1dc>)
 80039d4:	f001 fe60 	bl	8005698 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80039d8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80039dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80039de:	2312      	movs	r3, #18
 80039e0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039e2:	2300      	movs	r3, #0
 80039e4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039e6:	2303      	movs	r3, #3
 80039e8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80039ea:	2304      	movs	r3, #4
 80039ec:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039ee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80039f2:	4619      	mov	r1, r3
 80039f4:	4810      	ldr	r0, [pc, #64]	; (8003a38 <HAL_I2C_MspInit+0x1e4>)
 80039f6:	f001 fe4f 	bl	8005698 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80039fa:	2300      	movs	r3, #0
 80039fc:	60fb      	str	r3, [r7, #12]
 80039fe:	4b09      	ldr	r3, [pc, #36]	; (8003a24 <HAL_I2C_MspInit+0x1d0>)
 8003a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a02:	4a08      	ldr	r2, [pc, #32]	; (8003a24 <HAL_I2C_MspInit+0x1d0>)
 8003a04:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003a08:	6413      	str	r3, [r2, #64]	; 0x40
 8003a0a:	4b06      	ldr	r3, [pc, #24]	; (8003a24 <HAL_I2C_MspInit+0x1d0>)
 8003a0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a0e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003a12:	60fb      	str	r3, [r7, #12]
 8003a14:	68fb      	ldr	r3, [r7, #12]
}
 8003a16:	bf00      	nop
 8003a18:	3740      	adds	r7, #64	; 0x40
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
 8003a1e:	bf00      	nop
 8003a20:	40005400 	.word	0x40005400
 8003a24:	40023800 	.word	0x40023800
 8003a28:	40020400 	.word	0x40020400
 8003a2c:	40005800 	.word	0x40005800
 8003a30:	40020800 	.word	0x40020800
 8003a34:	40005c00 	.word	0x40005c00
 8003a38:	40020000 	.word	0x40020000

08003a3c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b08a      	sub	sp, #40	; 0x28
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a44:	f107 0314 	add.w	r3, r7, #20
 8003a48:	2200      	movs	r2, #0
 8003a4a:	601a      	str	r2, [r3, #0]
 8003a4c:	605a      	str	r2, [r3, #4]
 8003a4e:	609a      	str	r2, [r3, #8]
 8003a50:	60da      	str	r2, [r3, #12]
 8003a52:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a28      	ldr	r2, [pc, #160]	; (8003afc <HAL_SPI_MspInit+0xc0>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d149      	bne.n	8003af2 <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003a5e:	2300      	movs	r3, #0
 8003a60:	613b      	str	r3, [r7, #16]
 8003a62:	4b27      	ldr	r3, [pc, #156]	; (8003b00 <HAL_SPI_MspInit+0xc4>)
 8003a64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a66:	4a26      	ldr	r2, [pc, #152]	; (8003b00 <HAL_SPI_MspInit+0xc4>)
 8003a68:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003a6c:	6453      	str	r3, [r2, #68]	; 0x44
 8003a6e:	4b24      	ldr	r3, [pc, #144]	; (8003b00 <HAL_SPI_MspInit+0xc4>)
 8003a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a72:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a76:	613b      	str	r3, [r7, #16]
 8003a78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	60fb      	str	r3, [r7, #12]
 8003a7e:	4b20      	ldr	r3, [pc, #128]	; (8003b00 <HAL_SPI_MspInit+0xc4>)
 8003a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a82:	4a1f      	ldr	r2, [pc, #124]	; (8003b00 <HAL_SPI_MspInit+0xc4>)
 8003a84:	f043 0301 	orr.w	r3, r3, #1
 8003a88:	6313      	str	r3, [r2, #48]	; 0x30
 8003a8a:	4b1d      	ldr	r3, [pc, #116]	; (8003b00 <HAL_SPI_MspInit+0xc4>)
 8003a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a8e:	f003 0301 	and.w	r3, r3, #1
 8003a92:	60fb      	str	r3, [r7, #12]
 8003a94:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a96:	2300      	movs	r3, #0
 8003a98:	60bb      	str	r3, [r7, #8]
 8003a9a:	4b19      	ldr	r3, [pc, #100]	; (8003b00 <HAL_SPI_MspInit+0xc4>)
 8003a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a9e:	4a18      	ldr	r2, [pc, #96]	; (8003b00 <HAL_SPI_MspInit+0xc4>)
 8003aa0:	f043 0302 	orr.w	r3, r3, #2
 8003aa4:	6313      	str	r3, [r2, #48]	; 0x30
 8003aa6:	4b16      	ldr	r3, [pc, #88]	; (8003b00 <HAL_SPI_MspInit+0xc4>)
 8003aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aaa:	f003 0302 	and.w	r3, r3, #2
 8003aae:	60bb      	str	r3, [r7, #8]
 8003ab0:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003ab2:	2320      	movs	r3, #32
 8003ab4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ab6:	2302      	movs	r3, #2
 8003ab8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aba:	2300      	movs	r3, #0
 8003abc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003abe:	2303      	movs	r3, #3
 8003ac0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003ac2:	2305      	movs	r3, #5
 8003ac4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ac6:	f107 0314 	add.w	r3, r7, #20
 8003aca:	4619      	mov	r1, r3
 8003acc:	480d      	ldr	r0, [pc, #52]	; (8003b04 <HAL_SPI_MspInit+0xc8>)
 8003ace:	f001 fde3 	bl	8005698 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003ad2:	2310      	movs	r3, #16
 8003ad4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ad6:	2302      	movs	r3, #2
 8003ad8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ada:	2300      	movs	r3, #0
 8003adc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003ae2:	2305      	movs	r3, #5
 8003ae4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003ae6:	f107 0314 	add.w	r3, r7, #20
 8003aea:	4619      	mov	r1, r3
 8003aec:	4806      	ldr	r0, [pc, #24]	; (8003b08 <HAL_SPI_MspInit+0xcc>)
 8003aee:	f001 fdd3 	bl	8005698 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003af2:	bf00      	nop
 8003af4:	3728      	adds	r7, #40	; 0x28
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	bf00      	nop
 8003afc:	40013000 	.word	0x40013000
 8003b00:	40023800 	.word	0x40023800
 8003b04:	40020000 	.word	0x40020000
 8003b08:	40020400 	.word	0x40020400

08003b0c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b085      	sub	sp, #20
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a0b      	ldr	r2, [pc, #44]	; (8003b48 <HAL_TIM_Base_MspInit+0x3c>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d10d      	bne.n	8003b3a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003b1e:	2300      	movs	r3, #0
 8003b20:	60fb      	str	r3, [r7, #12]
 8003b22:	4b0a      	ldr	r3, [pc, #40]	; (8003b4c <HAL_TIM_Base_MspInit+0x40>)
 8003b24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b26:	4a09      	ldr	r2, [pc, #36]	; (8003b4c <HAL_TIM_Base_MspInit+0x40>)
 8003b28:	f043 0301 	orr.w	r3, r3, #1
 8003b2c:	6453      	str	r3, [r2, #68]	; 0x44
 8003b2e:	4b07      	ldr	r3, [pc, #28]	; (8003b4c <HAL_TIM_Base_MspInit+0x40>)
 8003b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b32:	f003 0301 	and.w	r3, r3, #1
 8003b36:	60fb      	str	r3, [r7, #12]
 8003b38:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8003b3a:	bf00      	nop
 8003b3c:	3714      	adds	r7, #20
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr
 8003b46:	bf00      	nop
 8003b48:	40010000 	.word	0x40010000
 8003b4c:	40023800 	.word	0x40023800

08003b50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b08c      	sub	sp, #48	; 0x30
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b58:	f107 031c 	add.w	r3, r7, #28
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	601a      	str	r2, [r3, #0]
 8003b60:	605a      	str	r2, [r3, #4]
 8003b62:	609a      	str	r2, [r3, #8]
 8003b64:	60da      	str	r2, [r3, #12]
 8003b66:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	4a37      	ldr	r2, [pc, #220]	; (8003c4c <HAL_UART_MspInit+0xfc>)
 8003b6e:	4293      	cmp	r3, r2
 8003b70:	d12d      	bne.n	8003bce <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003b72:	2300      	movs	r3, #0
 8003b74:	61bb      	str	r3, [r7, #24]
 8003b76:	4b36      	ldr	r3, [pc, #216]	; (8003c50 <HAL_UART_MspInit+0x100>)
 8003b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7a:	4a35      	ldr	r2, [pc, #212]	; (8003c50 <HAL_UART_MspInit+0x100>)
 8003b7c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003b80:	6413      	str	r3, [r2, #64]	; 0x40
 8003b82:	4b33      	ldr	r3, [pc, #204]	; (8003c50 <HAL_UART_MspInit+0x100>)
 8003b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b86:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b8a:	61bb      	str	r3, [r7, #24]
 8003b8c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003b8e:	2300      	movs	r3, #0
 8003b90:	617b      	str	r3, [r7, #20]
 8003b92:	4b2f      	ldr	r3, [pc, #188]	; (8003c50 <HAL_UART_MspInit+0x100>)
 8003b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b96:	4a2e      	ldr	r2, [pc, #184]	; (8003c50 <HAL_UART_MspInit+0x100>)
 8003b98:	f043 0304 	orr.w	r3, r3, #4
 8003b9c:	6313      	str	r3, [r2, #48]	; 0x30
 8003b9e:	4b2c      	ldr	r3, [pc, #176]	; (8003c50 <HAL_UART_MspInit+0x100>)
 8003ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ba2:	f003 0304 	and.w	r3, r3, #4
 8003ba6:	617b      	str	r3, [r7, #20]
 8003ba8:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003baa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003bae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bb0:	2302      	movs	r3, #2
 8003bb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bb8:	2303      	movs	r3, #3
 8003bba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003bbc:	2308      	movs	r3, #8
 8003bbe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003bc0:	f107 031c 	add.w	r3, r7, #28
 8003bc4:	4619      	mov	r1, r3
 8003bc6:	4823      	ldr	r0, [pc, #140]	; (8003c54 <HAL_UART_MspInit+0x104>)
 8003bc8:	f001 fd66 	bl	8005698 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003bcc:	e039      	b.n	8003c42 <HAL_UART_MspInit+0xf2>
  else if(huart->Instance==USART1)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a21      	ldr	r2, [pc, #132]	; (8003c58 <HAL_UART_MspInit+0x108>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d134      	bne.n	8003c42 <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003bd8:	2300      	movs	r3, #0
 8003bda:	613b      	str	r3, [r7, #16]
 8003bdc:	4b1c      	ldr	r3, [pc, #112]	; (8003c50 <HAL_UART_MspInit+0x100>)
 8003bde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003be0:	4a1b      	ldr	r2, [pc, #108]	; (8003c50 <HAL_UART_MspInit+0x100>)
 8003be2:	f043 0310 	orr.w	r3, r3, #16
 8003be6:	6453      	str	r3, [r2, #68]	; 0x44
 8003be8:	4b19      	ldr	r3, [pc, #100]	; (8003c50 <HAL_UART_MspInit+0x100>)
 8003bea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bec:	f003 0310 	and.w	r3, r3, #16
 8003bf0:	613b      	str	r3, [r7, #16]
 8003bf2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	60fb      	str	r3, [r7, #12]
 8003bf8:	4b15      	ldr	r3, [pc, #84]	; (8003c50 <HAL_UART_MspInit+0x100>)
 8003bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bfc:	4a14      	ldr	r2, [pc, #80]	; (8003c50 <HAL_UART_MspInit+0x100>)
 8003bfe:	f043 0301 	orr.w	r3, r3, #1
 8003c02:	6313      	str	r3, [r2, #48]	; 0x30
 8003c04:	4b12      	ldr	r3, [pc, #72]	; (8003c50 <HAL_UART_MspInit+0x100>)
 8003c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c08:	f003 0301 	and.w	r3, r3, #1
 8003c0c:	60fb      	str	r3, [r7, #12]
 8003c0e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003c10:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003c14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c16:	2302      	movs	r3, #2
 8003c18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c1e:	2303      	movs	r3, #3
 8003c20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003c22:	2307      	movs	r3, #7
 8003c24:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c26:	f107 031c 	add.w	r3, r7, #28
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	480b      	ldr	r0, [pc, #44]	; (8003c5c <HAL_UART_MspInit+0x10c>)
 8003c2e:	f001 fd33 	bl	8005698 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003c32:	2200      	movs	r2, #0
 8003c34:	2100      	movs	r1, #0
 8003c36:	2025      	movs	r0, #37	; 0x25
 8003c38:	f001 f8f5 	bl	8004e26 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003c3c:	2025      	movs	r0, #37	; 0x25
 8003c3e:	f001 f90e 	bl	8004e5e <HAL_NVIC_EnableIRQ>
}
 8003c42:	bf00      	nop
 8003c44:	3730      	adds	r7, #48	; 0x30
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	bf00      	nop
 8003c4c:	40004c00 	.word	0x40004c00
 8003c50:	40023800 	.word	0x40023800
 8003c54:	40020800 	.word	0x40020800
 8003c58:	40011000 	.word	0x40011000
 8003c5c:	40020000 	.word	0x40020000

08003c60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003c60:	b480      	push	{r7}
 8003c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003c64:	e7fe      	b.n	8003c64 <NMI_Handler+0x4>

08003c66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003c66:	b480      	push	{r7}
 8003c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003c6a:	e7fe      	b.n	8003c6a <HardFault_Handler+0x4>

08003c6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003c70:	e7fe      	b.n	8003c70 <MemManage_Handler+0x4>

08003c72 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003c72:	b480      	push	{r7}
 8003c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003c76:	e7fe      	b.n	8003c76 <BusFault_Handler+0x4>

08003c78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003c7c:	e7fe      	b.n	8003c7c <UsageFault_Handler+0x4>

08003c7e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003c7e:	b480      	push	{r7}
 8003c80:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003c82:	bf00      	nop
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr

08003c8c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003c90:	bf00      	nop
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr

08003c9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003c9a:	b480      	push	{r7}
 8003c9c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003c9e:	bf00      	nop
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr

08003ca8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
if(timeout >0) timeout--;
 8003cac:	4b06      	ldr	r3, [pc, #24]	; (8003cc8 <SysTick_Handler+0x20>)
 8003cae:	881b      	ldrh	r3, [r3, #0]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d005      	beq.n	8003cc0 <SysTick_Handler+0x18>
 8003cb4:	4b04      	ldr	r3, [pc, #16]	; (8003cc8 <SysTick_Handler+0x20>)
 8003cb6:	881b      	ldrh	r3, [r3, #0]
 8003cb8:	3b01      	subs	r3, #1
 8003cba:	b29a      	uxth	r2, r3
 8003cbc:	4b02      	ldr	r3, [pc, #8]	; (8003cc8 <SysTick_Handler+0x20>)
 8003cbe:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003cc0:	f000 fb70 	bl	80043a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003cc4:	bf00      	nop
 8003cc6:	bd80      	pop	{r7, pc}
 8003cc8:	200005cc 	.word	0x200005cc

08003ccc <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8003cd0:	bf00      	nop
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr
	...

08003cdc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
	Uart_isr(&huart1);
 8003ce0:	4803      	ldr	r0, [pc, #12]	; (8003cf0 <USART1_IRQHandler+0x14>)
 8003ce2:	f000 fa85 	bl	80041f0 <Uart_isr>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003ce6:	4802      	ldr	r0, [pc, #8]	; (8003cf0 <USART1_IRQHandler+0x14>)
 8003ce8:	f004 fd16 	bl	8008718 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003cec:	bf00      	nop
 8003cee:	bd80      	pop	{r7, pc}
 8003cf0:	20000588 	.word	0x20000588

08003cf4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003cf8:	4802      	ldr	r0, [pc, #8]	; (8003d04 <DMA2_Stream0_IRQHandler+0x10>)
 8003cfa:	f001 fa63 	bl	80051c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003cfe:	bf00      	nop
 8003d00:	bd80      	pop	{r7, pc}
 8003d02:	bf00      	nop
 8003d04:	20000174 	.word	0x20000174

08003d08 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	af00      	add	r7, sp, #0
	return 1;
 8003d0c:	2301      	movs	r3, #1
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr

08003d18 <_kill>:

int _kill(int pid, int sig)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b082      	sub	sp, #8
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
 8003d20:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003d22:	f005 fc55 	bl	80095d0 <__errno>
 8003d26:	4603      	mov	r3, r0
 8003d28:	2216      	movs	r2, #22
 8003d2a:	601a      	str	r2, [r3, #0]
	return -1;
 8003d2c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d30:	4618      	mov	r0, r3
 8003d32:	3708      	adds	r7, #8
 8003d34:	46bd      	mov	sp, r7
 8003d36:	bd80      	pop	{r7, pc}

08003d38 <_exit>:

void _exit (int status)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b082      	sub	sp, #8
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003d40:	f04f 31ff 	mov.w	r1, #4294967295
 8003d44:	6878      	ldr	r0, [r7, #4]
 8003d46:	f7ff ffe7 	bl	8003d18 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003d4a:	e7fe      	b.n	8003d4a <_exit+0x12>

08003d4c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b086      	sub	sp, #24
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	60f8      	str	r0, [r7, #12]
 8003d54:	60b9      	str	r1, [r7, #8]
 8003d56:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d58:	2300      	movs	r3, #0
 8003d5a:	617b      	str	r3, [r7, #20]
 8003d5c:	e00a      	b.n	8003d74 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003d5e:	f3af 8000 	nop.w
 8003d62:	4601      	mov	r1, r0
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	1c5a      	adds	r2, r3, #1
 8003d68:	60ba      	str	r2, [r7, #8]
 8003d6a:	b2ca      	uxtb	r2, r1
 8003d6c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003d6e:	697b      	ldr	r3, [r7, #20]
 8003d70:	3301      	adds	r3, #1
 8003d72:	617b      	str	r3, [r7, #20]
 8003d74:	697a      	ldr	r2, [r7, #20]
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	429a      	cmp	r2, r3
 8003d7a:	dbf0      	blt.n	8003d5e <_read+0x12>
	}

return len;
 8003d7c:	687b      	ldr	r3, [r7, #4]
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3718      	adds	r7, #24
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}

08003d86 <_close>:
	}
	return len;
}

int _close(int file)
{
 8003d86:	b480      	push	{r7}
 8003d88:	b083      	sub	sp, #12
 8003d8a:	af00      	add	r7, sp, #0
 8003d8c:	6078      	str	r0, [r7, #4]
	return -1;
 8003d8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	370c      	adds	r7, #12
 8003d96:	46bd      	mov	sp, r7
 8003d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9c:	4770      	bx	lr

08003d9e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003d9e:	b480      	push	{r7}
 8003da0:	b083      	sub	sp, #12
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	6078      	str	r0, [r7, #4]
 8003da6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003dae:	605a      	str	r2, [r3, #4]
	return 0;
 8003db0:	2300      	movs	r3, #0
}
 8003db2:	4618      	mov	r0, r3
 8003db4:	370c      	adds	r7, #12
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr

08003dbe <_isatty>:

int _isatty(int file)
{
 8003dbe:	b480      	push	{r7}
 8003dc0:	b083      	sub	sp, #12
 8003dc2:	af00      	add	r7, sp, #0
 8003dc4:	6078      	str	r0, [r7, #4]
	return 1;
 8003dc6:	2301      	movs	r3, #1
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	370c      	adds	r7, #12
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd2:	4770      	bx	lr

08003dd4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b085      	sub	sp, #20
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	60f8      	str	r0, [r7, #12]
 8003ddc:	60b9      	str	r1, [r7, #8]
 8003dde:	607a      	str	r2, [r7, #4]
	return 0;
 8003de0:	2300      	movs	r3, #0
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	3714      	adds	r7, #20
 8003de6:	46bd      	mov	sp, r7
 8003de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dec:	4770      	bx	lr
	...

08003df0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b086      	sub	sp, #24
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003df8:	4a14      	ldr	r2, [pc, #80]	; (8003e4c <_sbrk+0x5c>)
 8003dfa:	4b15      	ldr	r3, [pc, #84]	; (8003e50 <_sbrk+0x60>)
 8003dfc:	1ad3      	subs	r3, r2, r3
 8003dfe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003e00:	697b      	ldr	r3, [r7, #20]
 8003e02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003e04:	4b13      	ldr	r3, [pc, #76]	; (8003e54 <_sbrk+0x64>)
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d102      	bne.n	8003e12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003e0c:	4b11      	ldr	r3, [pc, #68]	; (8003e54 <_sbrk+0x64>)
 8003e0e:	4a12      	ldr	r2, [pc, #72]	; (8003e58 <_sbrk+0x68>)
 8003e10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003e12:	4b10      	ldr	r3, [pc, #64]	; (8003e54 <_sbrk+0x64>)
 8003e14:	681a      	ldr	r2, [r3, #0]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4413      	add	r3, r2
 8003e1a:	693a      	ldr	r2, [r7, #16]
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d207      	bcs.n	8003e30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003e20:	f005 fbd6 	bl	80095d0 <__errno>
 8003e24:	4603      	mov	r3, r0
 8003e26:	220c      	movs	r2, #12
 8003e28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003e2a:	f04f 33ff 	mov.w	r3, #4294967295
 8003e2e:	e009      	b.n	8003e44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003e30:	4b08      	ldr	r3, [pc, #32]	; (8003e54 <_sbrk+0x64>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003e36:	4b07      	ldr	r3, [pc, #28]	; (8003e54 <_sbrk+0x64>)
 8003e38:	681a      	ldr	r2, [r3, #0]
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	4413      	add	r3, r2
 8003e3e:	4a05      	ldr	r2, [pc, #20]	; (8003e54 <_sbrk+0x64>)
 8003e40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003e42:	68fb      	ldr	r3, [r7, #12]
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	3718      	adds	r7, #24
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	20020000 	.word	0x20020000
 8003e50:	00000800 	.word	0x00000800
 8003e54:	20000584 	.word	0x20000584
 8003e58:	20000a00 	.word	0x20000a00

08003e5c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003e60:	4b06      	ldr	r3, [pc, #24]	; (8003e7c <SystemInit+0x20>)
 8003e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e66:	4a05      	ldr	r2, [pc, #20]	; (8003e7c <SystemInit+0x20>)
 8003e68:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003e6c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003e70:	bf00      	nop
 8003e72:	46bd      	mov	sp, r7
 8003e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e78:	4770      	bx	lr
 8003e7a:	bf00      	nop
 8003e7c:	e000ed00 	.word	0xe000ed00

08003e80 <Ringbuf_init>:

void store_char(unsigned char c, ring_buffer *buffer);


void Ringbuf_init(void)
{
 8003e80:	b480      	push	{r7}
 8003e82:	af00      	add	r7, sp, #0
  _rx_buffer = &rx_buffer;
 8003e84:	4b0d      	ldr	r3, [pc, #52]	; (8003ebc <Ringbuf_init+0x3c>)
 8003e86:	4a0e      	ldr	r2, [pc, #56]	; (8003ec0 <Ringbuf_init+0x40>)
 8003e88:	601a      	str	r2, [r3, #0]
  _tx_buffer = &tx_buffer;
 8003e8a:	4b0e      	ldr	r3, [pc, #56]	; (8003ec4 <Ringbuf_init+0x44>)
 8003e8c:	4a0e      	ldr	r2, [pc, #56]	; (8003ec8 <Ringbuf_init+0x48>)
 8003e8e:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(uart, UART_IT_ERR);
 8003e90:	4b0e      	ldr	r3, [pc, #56]	; (8003ecc <Ringbuf_init+0x4c>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	695a      	ldr	r2, [r3, #20]
 8003e96:	4b0d      	ldr	r3, [pc, #52]	; (8003ecc <Ringbuf_init+0x4c>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f042 0201 	orr.w	r2, r2, #1
 8003e9e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(uart, UART_IT_RXNE);
 8003ea0:	4b0a      	ldr	r3, [pc, #40]	; (8003ecc <Ringbuf_init+0x4c>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	68da      	ldr	r2, [r3, #12]
 8003ea6:	4b09      	ldr	r3, [pc, #36]	; (8003ecc <Ringbuf_init+0x4c>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f042 0220 	orr.w	r2, r2, #32
 8003eae:	60da      	str	r2, [r3, #12]
}
 8003eb0:	bf00      	nop
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr
 8003eba:	bf00      	nop
 8003ebc:	200009e0 	.word	0x200009e0
 8003ec0:	200005d0 	.word	0x200005d0
 8003ec4:	200009e4 	.word	0x200009e4
 8003ec8:	200007d8 	.word	0x200007d8
 8003ecc:	20000588 	.word	0x20000588

08003ed0 <store_char>:

void store_char(unsigned char c, ring_buffer *buffer)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b085      	sub	sp, #20
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	6039      	str	r1, [r7, #0]
 8003eda:	71fb      	strb	r3, [r7, #7]
  int i = (unsigned int)(buffer->head + 1) % UART_BUFFER_SIZE;
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003ee2:	3301      	adds	r3, #1
 8003ee4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ee8:	60fb      	str	r3, [r7, #12]

  // if we should be storing the received character into the location
  // just before the tail (meaning that the head would advance to the
  // current location of the tail), we're about to overflow the buffer
  // and so we don't write the character or advance the head.
  if(i != buffer->tail) {
 8003eea:	683b      	ldr	r3, [r7, #0]
 8003eec:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	429a      	cmp	r2, r3
 8003ef4:	d009      	beq.n	8003f0a <store_char+0x3a>
    buffer->buffer[buffer->head] = c;
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003efc:	683a      	ldr	r2, [r7, #0]
 8003efe:	79f9      	ldrb	r1, [r7, #7]
 8003f00:	54d1      	strb	r1, [r2, r3]
    buffer->head = i;
 8003f02:	68fa      	ldr	r2, [r7, #12]
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  }
}
 8003f0a:	bf00      	nop
 8003f0c:	3714      	adds	r7, #20
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f14:	4770      	bx	lr
	...

08003f18 <Uart_read>:
	if (so_far == stringlength) return 1;
	else return -1;
}

int Uart_read(void)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b083      	sub	sp, #12
 8003f1c:	af00      	add	r7, sp, #0
  // if the head isn't ahead of the tail, we don't have any characters
  if(_rx_buffer->head == _rx_buffer->tail)
 8003f1e:	4b13      	ldr	r3, [pc, #76]	; (8003f6c <Uart_read+0x54>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003f26:	4b11      	ldr	r3, [pc, #68]	; (8003f6c <Uart_read+0x54>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8003f2e:	429a      	cmp	r2, r3
 8003f30:	d102      	bne.n	8003f38 <Uart_read+0x20>
  {
    return -1;
 8003f32:	f04f 33ff 	mov.w	r3, #4294967295
 8003f36:	e013      	b.n	8003f60 <Uart_read+0x48>
  }
  else
  {
    unsigned char c = _rx_buffer->buffer[_rx_buffer->tail];
 8003f38:	4b0c      	ldr	r3, [pc, #48]	; (8003f6c <Uart_read+0x54>)
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	4b0b      	ldr	r3, [pc, #44]	; (8003f6c <Uart_read+0x54>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8003f44:	5cd3      	ldrb	r3, [r2, r3]
 8003f46:	71fb      	strb	r3, [r7, #7]
    _rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8003f48:	4b08      	ldr	r3, [pc, #32]	; (8003f6c <Uart_read+0x54>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8003f50:	1c5a      	adds	r2, r3, #1
 8003f52:	4b06      	ldr	r3, [pc, #24]	; (8003f6c <Uart_read+0x54>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f5a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    return c;
 8003f5e:	79fb      	ldrb	r3, [r7, #7]
  }
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	370c      	adds	r7, #12
 8003f64:	46bd      	mov	sp, r7
 8003f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6a:	4770      	bx	lr
 8003f6c:	200009e0 	.word	0x200009e0

08003f70 <IsDataAvailable>:
}

/* checks if the new data is available in the incoming buffer
 */
int IsDataAvailable(void)
{
 8003f70:	b480      	push	{r7}
 8003f72:	af00      	add	r7, sp, #0
  return (uint16_t)(UART_BUFFER_SIZE + _rx_buffer->head - _rx_buffer->tail) % UART_BUFFER_SIZE;
 8003f74:	4b0a      	ldr	r3, [pc, #40]	; (8003fa0 <IsDataAvailable+0x30>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003f7c:	b29a      	uxth	r2, r3
 8003f7e:	4b08      	ldr	r3, [pc, #32]	; (8003fa0 <IsDataAvailable+0x30>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8003f86:	b29b      	uxth	r3, r3
 8003f88:	1ad3      	subs	r3, r2, r3
 8003f8a:	b29b      	uxth	r3, r3
 8003f8c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8003f90:	b29b      	uxth	r3, r3
 8003f92:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr
 8003fa0:	200009e0 	.word	0x200009e0

08003fa4 <Uart_peek>:
	_rx_buffer->head = 0;
	_rx_buffer->tail = 0;
}

int Uart_peek()
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	af00      	add	r7, sp, #0
  if(_rx_buffer->head == _rx_buffer->tail)
 8003fa8:	4b0c      	ldr	r3, [pc, #48]	; (8003fdc <Uart_peek+0x38>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003fb0:	4b0a      	ldr	r3, [pc, #40]	; (8003fdc <Uart_peek+0x38>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8003fb8:	429a      	cmp	r2, r3
 8003fba:	d102      	bne.n	8003fc2 <Uart_peek+0x1e>
  {
    return -1;
 8003fbc:	f04f 33ff 	mov.w	r3, #4294967295
 8003fc0:	e006      	b.n	8003fd0 <Uart_peek+0x2c>
  }
  else
  {
    return _rx_buffer->buffer[_rx_buffer->tail];
 8003fc2:	4b06      	ldr	r3, [pc, #24]	; (8003fdc <Uart_peek+0x38>)
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	4b05      	ldr	r3, [pc, #20]	; (8003fdc <Uart_peek+0x38>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8003fce:	5cd3      	ldrb	r3, [r2, r3]
  }
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr
 8003fda:	bf00      	nop
 8003fdc:	200009e0 	.word	0x200009e0

08003fe0 <Copy_upto>:
 * it will copy irrespective of, if the end string is there or not
 * if the end string gets copied, it returns 1 or else 0
 * Use it either after (IsDataAvailable) or after (Wait_for) functions
 */
int Copy_upto (char *string, char *buffertocopyinto)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b086      	sub	sp, #24
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
 8003fe8:	6039      	str	r1, [r7, #0]
	int so_far =0;
 8003fea:	2300      	movs	r3, #0
 8003fec:	617b      	str	r3, [r7, #20]
	int len = strlen (string);
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f7fc f90e 	bl	8000210 <strlen>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	60fb      	str	r3, [r7, #12]
	int indx = 0;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	613b      	str	r3, [r7, #16]

again:
	while (Uart_peek() != string[so_far])
 8003ffc:	e01e      	b.n	800403c <Copy_upto+0x5c>
		{
			buffertocopyinto[indx] = _rx_buffer->buffer[_rx_buffer->tail];
 8003ffe:	4b36      	ldr	r3, [pc, #216]	; (80040d8 <Copy_upto+0xf8>)
 8004000:	6819      	ldr	r1, [r3, #0]
 8004002:	4b35      	ldr	r3, [pc, #212]	; (80040d8 <Copy_upto+0xf8>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	6838      	ldr	r0, [r7, #0]
 800400e:	4403      	add	r3, r0
 8004010:	5c8a      	ldrb	r2, [r1, r2]
 8004012:	701a      	strb	r2, [r3, #0]
			_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;
 8004014:	4b30      	ldr	r3, [pc, #192]	; (80040d8 <Copy_upto+0xf8>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800401c:	1c5a      	adds	r2, r3, #1
 800401e:	4b2e      	ldr	r3, [pc, #184]	; (80040d8 <Copy_upto+0xf8>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004026:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
			indx++;
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	3301      	adds	r3, #1
 800402e:	613b      	str	r3, [r7, #16]
			while (!IsDataAvailable());
 8004030:	bf00      	nop
 8004032:	f7ff ff9d 	bl	8003f70 <IsDataAvailable>
 8004036:	4603      	mov	r3, r0
 8004038:	2b00      	cmp	r3, #0
 800403a:	d0fa      	beq.n	8004032 <Copy_upto+0x52>
	while (Uart_peek() != string[so_far])
 800403c:	f7ff ffb2 	bl	8003fa4 <Uart_peek>
 8004040:	4601      	mov	r1, r0
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	687a      	ldr	r2, [r7, #4]
 8004046:	4413      	add	r3, r2
 8004048:	781b      	ldrb	r3, [r3, #0]
 800404a:	4299      	cmp	r1, r3
 800404c:	d1d7      	bne.n	8003ffe <Copy_upto+0x1e>

		}
	while (Uart_peek() == string [so_far])
 800404e:	e027      	b.n	80040a0 <Copy_upto+0xc0>
	{
		so_far++;
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	3301      	adds	r3, #1
 8004054:	617b      	str	r3, [r7, #20]
		buffertocopyinto[indx++] = Uart_read();
 8004056:	f7ff ff5f 	bl	8003f18 <Uart_read>
 800405a:	4601      	mov	r1, r0
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	1c5a      	adds	r2, r3, #1
 8004060:	613a      	str	r2, [r7, #16]
 8004062:	461a      	mov	r2, r3
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	4413      	add	r3, r2
 8004068:	b2ca      	uxtb	r2, r1
 800406a:	701a      	strb	r2, [r3, #0]
		if (so_far == len) return 1;
 800406c:	697a      	ldr	r2, [r7, #20]
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	429a      	cmp	r2, r3
 8004072:	d101      	bne.n	8004078 <Copy_upto+0x98>
 8004074:	2301      	movs	r3, #1
 8004076:	e02a      	b.n	80040ce <Copy_upto+0xee>
		timeout = TIMEOUT_DEF;
 8004078:	4b18      	ldr	r3, [pc, #96]	; (80040dc <Copy_upto+0xfc>)
 800407a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800407e:	801a      	strh	r2, [r3, #0]
		while ((!IsDataAvailable())&&timeout);
 8004080:	bf00      	nop
 8004082:	f7ff ff75 	bl	8003f70 <IsDataAvailable>
 8004086:	4603      	mov	r3, r0
 8004088:	2b00      	cmp	r3, #0
 800408a:	d103      	bne.n	8004094 <Copy_upto+0xb4>
 800408c:	4b13      	ldr	r3, [pc, #76]	; (80040dc <Copy_upto+0xfc>)
 800408e:	881b      	ldrh	r3, [r3, #0]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d1f6      	bne.n	8004082 <Copy_upto+0xa2>
		if (timeout == 0) return 0;
 8004094:	4b11      	ldr	r3, [pc, #68]	; (80040dc <Copy_upto+0xfc>)
 8004096:	881b      	ldrh	r3, [r3, #0]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d101      	bne.n	80040a0 <Copy_upto+0xc0>
 800409c:	2300      	movs	r3, #0
 800409e:	e016      	b.n	80040ce <Copy_upto+0xee>
	while (Uart_peek() == string [so_far])
 80040a0:	f7ff ff80 	bl	8003fa4 <Uart_peek>
 80040a4:	4601      	mov	r1, r0
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	4413      	add	r3, r2
 80040ac:	781b      	ldrb	r3, [r3, #0]
 80040ae:	4299      	cmp	r1, r3
 80040b0:	d0ce      	beq.n	8004050 <Copy_upto+0x70>
	}

	if (so_far != len)
 80040b2:	697a      	ldr	r2, [r7, #20]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	429a      	cmp	r2, r3
 80040b8:	d002      	beq.n	80040c0 <Copy_upto+0xe0>
	{
		so_far = 0;
 80040ba:	2300      	movs	r3, #0
 80040bc:	617b      	str	r3, [r7, #20]
		goto again;
 80040be:	e79d      	b.n	8003ffc <Copy_upto+0x1c>
	}

	if (so_far == len) return 1;
 80040c0:	697a      	ldr	r2, [r7, #20]
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	429a      	cmp	r2, r3
 80040c6:	d101      	bne.n	80040cc <Copy_upto+0xec>
 80040c8:	2301      	movs	r3, #1
 80040ca:	e000      	b.n	80040ce <Copy_upto+0xee>
	else return 0;
 80040cc:	2300      	movs	r3, #0
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	3718      	adds	r7, #24
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}
 80040d6:	bf00      	nop
 80040d8:	200009e0 	.word	0x200009e0
 80040dc:	200005cc 	.word	0x200005cc

080040e0 <Wait_for>:
/* Waits for a particular string to arrive in the incoming buffer... It also increments the tail
 * returns 1, if the string is detected
 */
// added timeout feature so the function won't block the processing of the other functions
int Wait_for (char *string)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b084      	sub	sp, #16
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
	int so_far =0;
 80040e8:	2300      	movs	r3, #0
 80040ea:	60fb      	str	r3, [r7, #12]
	int len = strlen (string);
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f7fc f88f 	bl	8000210 <strlen>
 80040f2:	4603      	mov	r3, r0
 80040f4:	60bb      	str	r3, [r7, #8]

again:
	timeout = TIMEOUT_DEF;
 80040f6:	4b3c      	ldr	r3, [pc, #240]	; (80041e8 <Wait_for+0x108>)
 80040f8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80040fc:	801a      	strh	r2, [r3, #0]
	while ((!IsDataAvailable())&&timeout);  // let's wait for the data to show up
 80040fe:	bf00      	nop
 8004100:	f7ff ff36 	bl	8003f70 <IsDataAvailable>
 8004104:	4603      	mov	r3, r0
 8004106:	2b00      	cmp	r3, #0
 8004108:	d103      	bne.n	8004112 <Wait_for+0x32>
 800410a:	4b37      	ldr	r3, [pc, #220]	; (80041e8 <Wait_for+0x108>)
 800410c:	881b      	ldrh	r3, [r3, #0]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d1f6      	bne.n	8004100 <Wait_for+0x20>
	if (timeout == 0) return 0;
 8004112:	4b35      	ldr	r3, [pc, #212]	; (80041e8 <Wait_for+0x108>)
 8004114:	881b      	ldrh	r3, [r3, #0]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d119      	bne.n	800414e <Wait_for+0x6e>
 800411a:	2300      	movs	r3, #0
 800411c:	e060      	b.n	80041e0 <Wait_for+0x100>
	while (Uart_peek() != string[so_far])  // peek in the rx_buffer to see if we get the string
	{
		if (_rx_buffer->tail != _rx_buffer->head)
 800411e:	4b33      	ldr	r3, [pc, #204]	; (80041ec <Wait_for+0x10c>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004126:	4b31      	ldr	r3, [pc, #196]	; (80041ec <Wait_for+0x10c>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800412e:	429a      	cmp	r2, r3
 8004130:	d00b      	beq.n	800414a <Wait_for+0x6a>
		{
			_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;  // increment the tail
 8004132:	4b2e      	ldr	r3, [pc, #184]	; (80041ec <Wait_for+0x10c>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800413a:	1c5a      	adds	r2, r3, #1
 800413c:	4b2b      	ldr	r3, [pc, #172]	; (80041ec <Wait_for+0x10c>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004144:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8004148:	e001      	b.n	800414e <Wait_for+0x6e>
		}

		else
		{
			return 0;
 800414a:	2300      	movs	r3, #0
 800414c:	e048      	b.n	80041e0 <Wait_for+0x100>
	while (Uart_peek() != string[so_far])  // peek in the rx_buffer to see if we get the string
 800414e:	f7ff ff29 	bl	8003fa4 <Uart_peek>
 8004152:	4601      	mov	r1, r0
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	687a      	ldr	r2, [r7, #4]
 8004158:	4413      	add	r3, r2
 800415a:	781b      	ldrb	r3, [r3, #0]
 800415c:	4299      	cmp	r1, r3
 800415e:	d1de      	bne.n	800411e <Wait_for+0x3e>
		}
	}
	while (Uart_peek() == string [so_far]) // if we got the first letter of the string
 8004160:	e027      	b.n	80041b2 <Wait_for+0xd2>
	{
		// now we will peek for the other letters too
		so_far++;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	3301      	adds	r3, #1
 8004166:	60fb      	str	r3, [r7, #12]
		_rx_buffer->tail = (unsigned int)(_rx_buffer->tail + 1) % UART_BUFFER_SIZE;  // increment the tail
 8004168:	4b20      	ldr	r3, [pc, #128]	; (80041ec <Wait_for+0x10c>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8004170:	1c5a      	adds	r2, r3, #1
 8004172:	4b1e      	ldr	r3, [pc, #120]	; (80041ec <Wait_for+0x10c>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800417a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		if (so_far == len) return 1;
 800417e:	68fa      	ldr	r2, [r7, #12]
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	429a      	cmp	r2, r3
 8004184:	d101      	bne.n	800418a <Wait_for+0xaa>
 8004186:	2301      	movs	r3, #1
 8004188:	e02a      	b.n	80041e0 <Wait_for+0x100>
		timeout = TIMEOUT_DEF;
 800418a:	4b17      	ldr	r3, [pc, #92]	; (80041e8 <Wait_for+0x108>)
 800418c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004190:	801a      	strh	r2, [r3, #0]
		while ((!IsDataAvailable())&&timeout);
 8004192:	bf00      	nop
 8004194:	f7ff feec 	bl	8003f70 <IsDataAvailable>
 8004198:	4603      	mov	r3, r0
 800419a:	2b00      	cmp	r3, #0
 800419c:	d103      	bne.n	80041a6 <Wait_for+0xc6>
 800419e:	4b12      	ldr	r3, [pc, #72]	; (80041e8 <Wait_for+0x108>)
 80041a0:	881b      	ldrh	r3, [r3, #0]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d1f6      	bne.n	8004194 <Wait_for+0xb4>
		if (timeout == 0) return 0;
 80041a6:	4b10      	ldr	r3, [pc, #64]	; (80041e8 <Wait_for+0x108>)
 80041a8:	881b      	ldrh	r3, [r3, #0]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d101      	bne.n	80041b2 <Wait_for+0xd2>
 80041ae:	2300      	movs	r3, #0
 80041b0:	e016      	b.n	80041e0 <Wait_for+0x100>
	while (Uart_peek() == string [so_far]) // if we got the first letter of the string
 80041b2:	f7ff fef7 	bl	8003fa4 <Uart_peek>
 80041b6:	4601      	mov	r1, r0
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	687a      	ldr	r2, [r7, #4]
 80041bc:	4413      	add	r3, r2
 80041be:	781b      	ldrb	r3, [r3, #0]
 80041c0:	4299      	cmp	r1, r3
 80041c2:	d0ce      	beq.n	8004162 <Wait_for+0x82>
	}

	if (so_far != len)
 80041c4:	68fa      	ldr	r2, [r7, #12]
 80041c6:	68bb      	ldr	r3, [r7, #8]
 80041c8:	429a      	cmp	r2, r3
 80041ca:	d002      	beq.n	80041d2 <Wait_for+0xf2>
	{
		so_far = 0;
 80041cc:	2300      	movs	r3, #0
 80041ce:	60fb      	str	r3, [r7, #12]
		goto again;
 80041d0:	e791      	b.n	80040f6 <Wait_for+0x16>
	}

	if (so_far == len) return 1;
 80041d2:	68fa      	ldr	r2, [r7, #12]
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	429a      	cmp	r2, r3
 80041d8:	d101      	bne.n	80041de <Wait_for+0xfe>
 80041da:	2301      	movs	r3, #1
 80041dc:	e000      	b.n	80041e0 <Wait_for+0x100>
	else return 0;
 80041de:	2300      	movs	r3, #0
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	3710      	adds	r7, #16
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}
 80041e8:	200005cc 	.word	0x200005cc
 80041ec:	200009e0 	.word	0x200009e0

080041f0 <Uart_isr>:




void Uart_isr (UART_HandleTypeDef *huart)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b086      	sub	sp, #24
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
	  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	617b      	str	r3, [r7, #20]
	  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	613b      	str	r3, [r7, #16]

    /* if DR is not empty and the Rx Int is enabled */
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	f003 0320 	and.w	r3, r3, #32
 800420e:	2b00      	cmp	r3, #0
 8004210:	d013      	beq.n	800423a <Uart_isr+0x4a>
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	f003 0320 	and.w	r3, r3, #32
 8004218:	2b00      	cmp	r3, #0
 800421a:	d00e      	beq.n	800423a <Uart_isr+0x4a>
    	    	      * @note   TC flag can be also cleared by software sequence: a read operation to
    	    	      *          USART_SR register followed by a write operation to USART_DR register.
    	    	      * @note   TXE flag is cleared only by a write to the USART_DR register.

    	 *********************/
		huart->Instance->SR;                       /* Read status register */
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681b      	ldr	r3, [r3, #0]
        unsigned char c = huart->Instance->DR;     /* Read data register */
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	73fb      	strb	r3, [r7, #15]
        store_char (c, _rx_buffer);  // store data in buffer
 800422a:	4b1e      	ldr	r3, [pc, #120]	; (80042a4 <Uart_isr+0xb4>)
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	7bfb      	ldrb	r3, [r7, #15]
 8004230:	4611      	mov	r1, r2
 8004232:	4618      	mov	r0, r3
 8004234:	f7ff fe4c 	bl	8003ed0 <store_char>
        return;
 8004238:	e031      	b.n	800429e <Uart_isr+0xae>
    }

    /*If interrupt is caused due to Transmit Data Register Empty */
    if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800423a:	697b      	ldr	r3, [r7, #20]
 800423c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004240:	2b00      	cmp	r3, #0
 8004242:	d02c      	beq.n	800429e <Uart_isr+0xae>
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800424a:	2b00      	cmp	r3, #0
 800424c:	d027      	beq.n	800429e <Uart_isr+0xae>
    {
    	if(tx_buffer.head == tx_buffer.tail)
 800424e:	4b16      	ldr	r3, [pc, #88]	; (80042a8 <Uart_isr+0xb8>)
 8004250:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8004254:	4b14      	ldr	r3, [pc, #80]	; (80042a8 <Uart_isr+0xb8>)
 8004256:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800425a:	429a      	cmp	r2, r3
 800425c:	d108      	bne.n	8004270 <Uart_isr+0x80>
    	    {
    	      // Buffer empty, so disable interrupts
    	      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	68da      	ldr	r2, [r3, #12]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800426c:	60da      	str	r2, [r3, #12]

    	      huart->Instance->SR;
    	      huart->Instance->DR = c;

    	    }
    	return;
 800426e:	e015      	b.n	800429c <Uart_isr+0xac>
    	      unsigned char c = tx_buffer.buffer[tx_buffer.tail];
 8004270:	4b0d      	ldr	r3, [pc, #52]	; (80042a8 <Uart_isr+0xb8>)
 8004272:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8004276:	4a0c      	ldr	r2, [pc, #48]	; (80042a8 <Uart_isr+0xb8>)
 8004278:	5cd3      	ldrb	r3, [r2, r3]
 800427a:	73bb      	strb	r3, [r7, #14]
    	      tx_buffer.tail = (tx_buffer.tail + 1) % UART_BUFFER_SIZE;
 800427c:	4b0a      	ldr	r3, [pc, #40]	; (80042a8 <Uart_isr+0xb8>)
 800427e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8004282:	3301      	adds	r3, #1
 8004284:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004288:	4a07      	ldr	r2, [pc, #28]	; (80042a8 <Uart_isr+0xb8>)
 800428a:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
    	      huart->Instance->SR;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681b      	ldr	r3, [r3, #0]
    	      huart->Instance->DR = c;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	7bba      	ldrb	r2, [r7, #14]
 800429a:	605a      	str	r2, [r3, #4]
    	return;
 800429c:	bf00      	nop
    }
}
 800429e:	3718      	adds	r7, #24
 80042a0:	46bd      	mov	sp, r7
 80042a2:	bd80      	pop	{r7, pc}
 80042a4:	200009e0 	.word	0x200009e0
 80042a8:	200007d8 	.word	0x200007d8

080042ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80042ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80042e4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80042b0:	480d      	ldr	r0, [pc, #52]	; (80042e8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80042b2:	490e      	ldr	r1, [pc, #56]	; (80042ec <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80042b4:	4a0e      	ldr	r2, [pc, #56]	; (80042f0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80042b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80042b8:	e002      	b.n	80042c0 <LoopCopyDataInit>

080042ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80042ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80042bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80042be:	3304      	adds	r3, #4

080042c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80042c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80042c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80042c4:	d3f9      	bcc.n	80042ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80042c6:	4a0b      	ldr	r2, [pc, #44]	; (80042f4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80042c8:	4c0b      	ldr	r4, [pc, #44]	; (80042f8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80042ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80042cc:	e001      	b.n	80042d2 <LoopFillZerobss>

080042ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80042ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80042d0:	3204      	adds	r2, #4

080042d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80042d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80042d4:	d3fb      	bcc.n	80042ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80042d6:	f7ff fdc1 	bl	8003e5c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80042da:	f005 f97f 	bl	80095dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80042de:	f7fe fb4b 	bl	8002978 <main>
  bx  lr    
 80042e2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80042e4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80042e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80042ec:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 80042f0:	0800d0d0 	.word	0x0800d0d0
  ldr r2, =_sbss
 80042f4:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 80042f8:	200009fc 	.word	0x200009fc

080042fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80042fc:	e7fe      	b.n	80042fc <ADC_IRQHandler>
	...

08004300 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004304:	4b0e      	ldr	r3, [pc, #56]	; (8004340 <HAL_Init+0x40>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4a0d      	ldr	r2, [pc, #52]	; (8004340 <HAL_Init+0x40>)
 800430a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800430e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004310:	4b0b      	ldr	r3, [pc, #44]	; (8004340 <HAL_Init+0x40>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a0a      	ldr	r2, [pc, #40]	; (8004340 <HAL_Init+0x40>)
 8004316:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800431a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800431c:	4b08      	ldr	r3, [pc, #32]	; (8004340 <HAL_Init+0x40>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a07      	ldr	r2, [pc, #28]	; (8004340 <HAL_Init+0x40>)
 8004322:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004326:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004328:	2003      	movs	r0, #3
 800432a:	f000 fd71 	bl	8004e10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800432e:	200f      	movs	r0, #15
 8004330:	f000 f808 	bl	8004344 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004334:	f7ff f9cc 	bl	80036d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004338:	2300      	movs	r3, #0
}
 800433a:	4618      	mov	r0, r3
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop
 8004340:	40023c00 	.word	0x40023c00

08004344 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b082      	sub	sp, #8
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800434c:	4b12      	ldr	r3, [pc, #72]	; (8004398 <HAL_InitTick+0x54>)
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	4b12      	ldr	r3, [pc, #72]	; (800439c <HAL_InitTick+0x58>)
 8004352:	781b      	ldrb	r3, [r3, #0]
 8004354:	4619      	mov	r1, r3
 8004356:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800435a:	fbb3 f3f1 	udiv	r3, r3, r1
 800435e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004362:	4618      	mov	r0, r3
 8004364:	f000 fd89 	bl	8004e7a <HAL_SYSTICK_Config>
 8004368:	4603      	mov	r3, r0
 800436a:	2b00      	cmp	r3, #0
 800436c:	d001      	beq.n	8004372 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	e00e      	b.n	8004390 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2b0f      	cmp	r3, #15
 8004376:	d80a      	bhi.n	800438e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004378:	2200      	movs	r2, #0
 800437a:	6879      	ldr	r1, [r7, #4]
 800437c:	f04f 30ff 	mov.w	r0, #4294967295
 8004380:	f000 fd51 	bl	8004e26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004384:	4a06      	ldr	r2, [pc, #24]	; (80043a0 <HAL_InitTick+0x5c>)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800438a:	2300      	movs	r3, #0
 800438c:	e000      	b.n	8004390 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800438e:	2301      	movs	r3, #1
}
 8004390:	4618      	mov	r0, r3
 8004392:	3708      	adds	r7, #8
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}
 8004398:	20000018 	.word	0x20000018
 800439c:	20000020 	.word	0x20000020
 80043a0:	2000001c 	.word	0x2000001c

080043a4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80043a4:	b480      	push	{r7}
 80043a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80043a8:	4b06      	ldr	r3, [pc, #24]	; (80043c4 <HAL_IncTick+0x20>)
 80043aa:	781b      	ldrb	r3, [r3, #0]
 80043ac:	461a      	mov	r2, r3
 80043ae:	4b06      	ldr	r3, [pc, #24]	; (80043c8 <HAL_IncTick+0x24>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4413      	add	r3, r2
 80043b4:	4a04      	ldr	r2, [pc, #16]	; (80043c8 <HAL_IncTick+0x24>)
 80043b6:	6013      	str	r3, [r2, #0]
}
 80043b8:	bf00      	nop
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr
 80043c2:	bf00      	nop
 80043c4:	20000020 	.word	0x20000020
 80043c8:	200009e8 	.word	0x200009e8

080043cc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80043cc:	b480      	push	{r7}
 80043ce:	af00      	add	r7, sp, #0
  return uwTick;
 80043d0:	4b03      	ldr	r3, [pc, #12]	; (80043e0 <HAL_GetTick+0x14>)
 80043d2:	681b      	ldr	r3, [r3, #0]
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr
 80043de:	bf00      	nop
 80043e0:	200009e8 	.word	0x200009e8

080043e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b084      	sub	sp, #16
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80043ec:	f7ff ffee 	bl	80043cc <HAL_GetTick>
 80043f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043fc:	d005      	beq.n	800440a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80043fe:	4b0a      	ldr	r3, [pc, #40]	; (8004428 <HAL_Delay+0x44>)
 8004400:	781b      	ldrb	r3, [r3, #0]
 8004402:	461a      	mov	r2, r3
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	4413      	add	r3, r2
 8004408:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800440a:	bf00      	nop
 800440c:	f7ff ffde 	bl	80043cc <HAL_GetTick>
 8004410:	4602      	mov	r2, r0
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	1ad3      	subs	r3, r2, r3
 8004416:	68fa      	ldr	r2, [r7, #12]
 8004418:	429a      	cmp	r2, r3
 800441a:	d8f7      	bhi.n	800440c <HAL_Delay+0x28>
  {
  }
}
 800441c:	bf00      	nop
 800441e:	bf00      	nop
 8004420:	3710      	adds	r7, #16
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	20000020 	.word	0x20000020

0800442c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b084      	sub	sp, #16
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004434:	2300      	movs	r3, #0
 8004436:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d101      	bne.n	8004442 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e033      	b.n	80044aa <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004446:	2b00      	cmp	r3, #0
 8004448:	d109      	bne.n	800445e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f7ff f96e 	bl	800372c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004462:	f003 0310 	and.w	r3, r3, #16
 8004466:	2b00      	cmp	r3, #0
 8004468:	d118      	bne.n	800449c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800446e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004472:	f023 0302 	bic.w	r3, r3, #2
 8004476:	f043 0202 	orr.w	r2, r3, #2
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f000 fa78 	bl	8004974 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2200      	movs	r2, #0
 8004488:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800448e:	f023 0303 	bic.w	r3, r3, #3
 8004492:	f043 0201 	orr.w	r2, r3, #1
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	641a      	str	r2, [r3, #64]	; 0x40
 800449a:	e001      	b.n	80044a0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2200      	movs	r2, #0
 80044a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80044a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3710      	adds	r7, #16
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
	...

080044b4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b086      	sub	sp, #24
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	60f8      	str	r0, [r7, #12]
 80044bc:	60b9      	str	r1, [r7, #8]
 80044be:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80044c0:	2300      	movs	r3, #0
 80044c2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044ca:	2b01      	cmp	r3, #1
 80044cc:	d101      	bne.n	80044d2 <HAL_ADC_Start_DMA+0x1e>
 80044ce:	2302      	movs	r3, #2
 80044d0:	e0e9      	b.n	80046a6 <HAL_ADC_Start_DMA+0x1f2>
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	2201      	movs	r2, #1
 80044d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	f003 0301 	and.w	r3, r3, #1
 80044e4:	2b01      	cmp	r3, #1
 80044e6:	d018      	beq.n	800451a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	689a      	ldr	r2, [r3, #8]
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f042 0201 	orr.w	r2, r2, #1
 80044f6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80044f8:	4b6d      	ldr	r3, [pc, #436]	; (80046b0 <HAL_ADC_Start_DMA+0x1fc>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a6d      	ldr	r2, [pc, #436]	; (80046b4 <HAL_ADC_Start_DMA+0x200>)
 80044fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004502:	0c9a      	lsrs	r2, r3, #18
 8004504:	4613      	mov	r3, r2
 8004506:	005b      	lsls	r3, r3, #1
 8004508:	4413      	add	r3, r2
 800450a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800450c:	e002      	b.n	8004514 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	3b01      	subs	r3, #1
 8004512:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d1f9      	bne.n	800450e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	689b      	ldr	r3, [r3, #8]
 8004520:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004524:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004528:	d107      	bne.n	800453a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	689a      	ldr	r2, [r3, #8]
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004538:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	689b      	ldr	r3, [r3, #8]
 8004540:	f003 0301 	and.w	r3, r3, #1
 8004544:	2b01      	cmp	r3, #1
 8004546:	f040 80a1 	bne.w	800468c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800454e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004552:	f023 0301 	bic.w	r3, r3, #1
 8004556:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004568:	2b00      	cmp	r3, #0
 800456a:	d007      	beq.n	800457c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004570:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004574:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004580:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004584:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004588:	d106      	bne.n	8004598 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800458e:	f023 0206 	bic.w	r2, r3, #6
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	645a      	str	r2, [r3, #68]	; 0x44
 8004596:	e002      	b.n	800459e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2200      	movs	r2, #0
 800459c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	2200      	movs	r2, #0
 80045a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80045a6:	4b44      	ldr	r3, [pc, #272]	; (80046b8 <HAL_ADC_Start_DMA+0x204>)
 80045a8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ae:	4a43      	ldr	r2, [pc, #268]	; (80046bc <HAL_ADC_Start_DMA+0x208>)
 80045b0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045b6:	4a42      	ldr	r2, [pc, #264]	; (80046c0 <HAL_ADC_Start_DMA+0x20c>)
 80045b8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045be:	4a41      	ldr	r2, [pc, #260]	; (80046c4 <HAL_ADC_Start_DMA+0x210>)
 80045c0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80045ca:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	685a      	ldr	r2, [r3, #4]
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80045da:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	689a      	ldr	r2, [r3, #8]
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045ea:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	334c      	adds	r3, #76	; 0x4c
 80045f6:	4619      	mov	r1, r3
 80045f8:	68ba      	ldr	r2, [r7, #8]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f000 fcf8 	bl	8004ff0 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004600:	697b      	ldr	r3, [r7, #20]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	f003 031f 	and.w	r3, r3, #31
 8004608:	2b00      	cmp	r3, #0
 800460a:	d12a      	bne.n	8004662 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a2d      	ldr	r2, [pc, #180]	; (80046c8 <HAL_ADC_Start_DMA+0x214>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d015      	beq.n	8004642 <HAL_ADC_Start_DMA+0x18e>
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a2c      	ldr	r2, [pc, #176]	; (80046cc <HAL_ADC_Start_DMA+0x218>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d105      	bne.n	800462c <HAL_ADC_Start_DMA+0x178>
 8004620:	4b25      	ldr	r3, [pc, #148]	; (80046b8 <HAL_ADC_Start_DMA+0x204>)
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	f003 031f 	and.w	r3, r3, #31
 8004628:	2b00      	cmp	r3, #0
 800462a:	d00a      	beq.n	8004642 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a27      	ldr	r2, [pc, #156]	; (80046d0 <HAL_ADC_Start_DMA+0x21c>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d136      	bne.n	80046a4 <HAL_ADC_Start_DMA+0x1f0>
 8004636:	4b20      	ldr	r3, [pc, #128]	; (80046b8 <HAL_ADC_Start_DMA+0x204>)
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	f003 0310 	and.w	r3, r3, #16
 800463e:	2b00      	cmp	r3, #0
 8004640:	d130      	bne.n	80046a4 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	689b      	ldr	r3, [r3, #8]
 8004648:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800464c:	2b00      	cmp	r3, #0
 800464e:	d129      	bne.n	80046a4 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	689a      	ldr	r2, [r3, #8]
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800465e:	609a      	str	r2, [r3, #8]
 8004660:	e020      	b.n	80046a4 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a18      	ldr	r2, [pc, #96]	; (80046c8 <HAL_ADC_Start_DMA+0x214>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d11b      	bne.n	80046a4 <HAL_ADC_Start_DMA+0x1f0>
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	689b      	ldr	r3, [r3, #8]
 8004672:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004676:	2b00      	cmp	r3, #0
 8004678:	d114      	bne.n	80046a4 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	689a      	ldr	r2, [r3, #8]
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004688:	609a      	str	r2, [r3, #8]
 800468a:	e00b      	b.n	80046a4 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004690:	f043 0210 	orr.w	r2, r3, #16
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800469c:	f043 0201 	orr.w	r2, r3, #1
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80046a4:	2300      	movs	r3, #0
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	3718      	adds	r7, #24
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}
 80046ae:	bf00      	nop
 80046b0:	20000018 	.word	0x20000018
 80046b4:	431bde83 	.word	0x431bde83
 80046b8:	40012300 	.word	0x40012300
 80046bc:	08004b6d 	.word	0x08004b6d
 80046c0:	08004c27 	.word	0x08004c27
 80046c4:	08004c43 	.word	0x08004c43
 80046c8:	40012000 	.word	0x40012000
 80046cc:	40012100 	.word	0x40012100
 80046d0:	40012200 	.word	0x40012200

080046d4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80046d4:	b480      	push	{r7}
 80046d6:	b083      	sub	sp, #12
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80046dc:	bf00      	nop
 80046de:	370c      	adds	r7, #12
 80046e0:	46bd      	mov	sp, r7
 80046e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e6:	4770      	bx	lr

080046e8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b083      	sub	sp, #12
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80046f0:	bf00      	nop
 80046f2:	370c      	adds	r7, #12
 80046f4:	46bd      	mov	sp, r7
 80046f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046fa:	4770      	bx	lr

080046fc <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b083      	sub	sp, #12
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004704:	bf00      	nop
 8004706:	370c      	adds	r7, #12
 8004708:	46bd      	mov	sp, r7
 800470a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470e:	4770      	bx	lr

08004710 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004710:	b480      	push	{r7}
 8004712:	b085      	sub	sp, #20
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
 8004718:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800471a:	2300      	movs	r3, #0
 800471c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004724:	2b01      	cmp	r3, #1
 8004726:	d101      	bne.n	800472c <HAL_ADC_ConfigChannel+0x1c>
 8004728:	2302      	movs	r3, #2
 800472a:	e113      	b.n	8004954 <HAL_ADC_ConfigChannel+0x244>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2201      	movs	r2, #1
 8004730:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	2b09      	cmp	r3, #9
 800473a:	d925      	bls.n	8004788 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	68d9      	ldr	r1, [r3, #12]
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	b29b      	uxth	r3, r3
 8004748:	461a      	mov	r2, r3
 800474a:	4613      	mov	r3, r2
 800474c:	005b      	lsls	r3, r3, #1
 800474e:	4413      	add	r3, r2
 8004750:	3b1e      	subs	r3, #30
 8004752:	2207      	movs	r2, #7
 8004754:	fa02 f303 	lsl.w	r3, r2, r3
 8004758:	43da      	mvns	r2, r3
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	400a      	ands	r2, r1
 8004760:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	68d9      	ldr	r1, [r3, #12]
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	689a      	ldr	r2, [r3, #8]
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	b29b      	uxth	r3, r3
 8004772:	4618      	mov	r0, r3
 8004774:	4603      	mov	r3, r0
 8004776:	005b      	lsls	r3, r3, #1
 8004778:	4403      	add	r3, r0
 800477a:	3b1e      	subs	r3, #30
 800477c:	409a      	lsls	r2, r3
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	430a      	orrs	r2, r1
 8004784:	60da      	str	r2, [r3, #12]
 8004786:	e022      	b.n	80047ce <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	6919      	ldr	r1, [r3, #16]
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	b29b      	uxth	r3, r3
 8004794:	461a      	mov	r2, r3
 8004796:	4613      	mov	r3, r2
 8004798:	005b      	lsls	r3, r3, #1
 800479a:	4413      	add	r3, r2
 800479c:	2207      	movs	r2, #7
 800479e:	fa02 f303 	lsl.w	r3, r2, r3
 80047a2:	43da      	mvns	r2, r3
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	400a      	ands	r2, r1
 80047aa:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	6919      	ldr	r1, [r3, #16]
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	689a      	ldr	r2, [r3, #8]
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	b29b      	uxth	r3, r3
 80047bc:	4618      	mov	r0, r3
 80047be:	4603      	mov	r3, r0
 80047c0:	005b      	lsls	r3, r3, #1
 80047c2:	4403      	add	r3, r0
 80047c4:	409a      	lsls	r2, r3
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	430a      	orrs	r2, r1
 80047cc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	2b06      	cmp	r3, #6
 80047d4:	d824      	bhi.n	8004820 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	685a      	ldr	r2, [r3, #4]
 80047e0:	4613      	mov	r3, r2
 80047e2:	009b      	lsls	r3, r3, #2
 80047e4:	4413      	add	r3, r2
 80047e6:	3b05      	subs	r3, #5
 80047e8:	221f      	movs	r2, #31
 80047ea:	fa02 f303 	lsl.w	r3, r2, r3
 80047ee:	43da      	mvns	r2, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	400a      	ands	r2, r1
 80047f6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	b29b      	uxth	r3, r3
 8004804:	4618      	mov	r0, r3
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	685a      	ldr	r2, [r3, #4]
 800480a:	4613      	mov	r3, r2
 800480c:	009b      	lsls	r3, r3, #2
 800480e:	4413      	add	r3, r2
 8004810:	3b05      	subs	r3, #5
 8004812:	fa00 f203 	lsl.w	r2, r0, r3
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	430a      	orrs	r2, r1
 800481c:	635a      	str	r2, [r3, #52]	; 0x34
 800481e:	e04c      	b.n	80048ba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	2b0c      	cmp	r3, #12
 8004826:	d824      	bhi.n	8004872 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	685a      	ldr	r2, [r3, #4]
 8004832:	4613      	mov	r3, r2
 8004834:	009b      	lsls	r3, r3, #2
 8004836:	4413      	add	r3, r2
 8004838:	3b23      	subs	r3, #35	; 0x23
 800483a:	221f      	movs	r2, #31
 800483c:	fa02 f303 	lsl.w	r3, r2, r3
 8004840:	43da      	mvns	r2, r3
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	400a      	ands	r2, r1
 8004848:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	b29b      	uxth	r3, r3
 8004856:	4618      	mov	r0, r3
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	685a      	ldr	r2, [r3, #4]
 800485c:	4613      	mov	r3, r2
 800485e:	009b      	lsls	r3, r3, #2
 8004860:	4413      	add	r3, r2
 8004862:	3b23      	subs	r3, #35	; 0x23
 8004864:	fa00 f203 	lsl.w	r2, r0, r3
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	430a      	orrs	r2, r1
 800486e:	631a      	str	r2, [r3, #48]	; 0x30
 8004870:	e023      	b.n	80048ba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	685a      	ldr	r2, [r3, #4]
 800487c:	4613      	mov	r3, r2
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	4413      	add	r3, r2
 8004882:	3b41      	subs	r3, #65	; 0x41
 8004884:	221f      	movs	r2, #31
 8004886:	fa02 f303 	lsl.w	r3, r2, r3
 800488a:	43da      	mvns	r2, r3
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	400a      	ands	r2, r1
 8004892:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	b29b      	uxth	r3, r3
 80048a0:	4618      	mov	r0, r3
 80048a2:	683b      	ldr	r3, [r7, #0]
 80048a4:	685a      	ldr	r2, [r3, #4]
 80048a6:	4613      	mov	r3, r2
 80048a8:	009b      	lsls	r3, r3, #2
 80048aa:	4413      	add	r3, r2
 80048ac:	3b41      	subs	r3, #65	; 0x41
 80048ae:	fa00 f203 	lsl.w	r2, r0, r3
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	430a      	orrs	r2, r1
 80048b8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80048ba:	4b29      	ldr	r3, [pc, #164]	; (8004960 <HAL_ADC_ConfigChannel+0x250>)
 80048bc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a28      	ldr	r2, [pc, #160]	; (8004964 <HAL_ADC_ConfigChannel+0x254>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d10f      	bne.n	80048e8 <HAL_ADC_ConfigChannel+0x1d8>
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	2b12      	cmp	r3, #18
 80048ce:	d10b      	bne.n	80048e8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4a1d      	ldr	r2, [pc, #116]	; (8004964 <HAL_ADC_ConfigChannel+0x254>)
 80048ee:	4293      	cmp	r3, r2
 80048f0:	d12b      	bne.n	800494a <HAL_ADC_ConfigChannel+0x23a>
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	4a1c      	ldr	r2, [pc, #112]	; (8004968 <HAL_ADC_ConfigChannel+0x258>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d003      	beq.n	8004904 <HAL_ADC_ConfigChannel+0x1f4>
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	2b11      	cmp	r3, #17
 8004902:	d122      	bne.n	800494a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	685b      	ldr	r3, [r3, #4]
 8004908:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	4a11      	ldr	r2, [pc, #68]	; (8004968 <HAL_ADC_ConfigChannel+0x258>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d111      	bne.n	800494a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004926:	4b11      	ldr	r3, [pc, #68]	; (800496c <HAL_ADC_ConfigChannel+0x25c>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a11      	ldr	r2, [pc, #68]	; (8004970 <HAL_ADC_ConfigChannel+0x260>)
 800492c:	fba2 2303 	umull	r2, r3, r2, r3
 8004930:	0c9a      	lsrs	r2, r3, #18
 8004932:	4613      	mov	r3, r2
 8004934:	009b      	lsls	r3, r3, #2
 8004936:	4413      	add	r3, r2
 8004938:	005b      	lsls	r3, r3, #1
 800493a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800493c:	e002      	b.n	8004944 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	3b01      	subs	r3, #1
 8004942:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004944:	68bb      	ldr	r3, [r7, #8]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d1f9      	bne.n	800493e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2200      	movs	r2, #0
 800494e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004952:	2300      	movs	r3, #0
}
 8004954:	4618      	mov	r0, r3
 8004956:	3714      	adds	r7, #20
 8004958:	46bd      	mov	sp, r7
 800495a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495e:	4770      	bx	lr
 8004960:	40012300 	.word	0x40012300
 8004964:	40012000 	.word	0x40012000
 8004968:	10000012 	.word	0x10000012
 800496c:	20000018 	.word	0x20000018
 8004970:	431bde83 	.word	0x431bde83

08004974 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004974:	b480      	push	{r7}
 8004976:	b085      	sub	sp, #20
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800497c:	4b79      	ldr	r3, [pc, #484]	; (8004b64 <ADC_Init+0x1f0>)
 800497e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	685a      	ldr	r2, [r3, #4]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	431a      	orrs	r2, r3
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	685a      	ldr	r2, [r3, #4]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80049a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	6859      	ldr	r1, [r3, #4]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	691b      	ldr	r3, [r3, #16]
 80049b4:	021a      	lsls	r2, r3, #8
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	430a      	orrs	r2, r1
 80049bc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	685a      	ldr	r2, [r3, #4]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80049cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	6859      	ldr	r1, [r3, #4]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	689a      	ldr	r2, [r3, #8]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	430a      	orrs	r2, r1
 80049de:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	689a      	ldr	r2, [r3, #8]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	6899      	ldr	r1, [r3, #8]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	68da      	ldr	r2, [r3, #12]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	430a      	orrs	r2, r1
 8004a00:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a06:	4a58      	ldr	r2, [pc, #352]	; (8004b68 <ADC_Init+0x1f4>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d022      	beq.n	8004a52 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	689a      	ldr	r2, [r3, #8]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004a1a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	6899      	ldr	r1, [r3, #8]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	430a      	orrs	r2, r1
 8004a2c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	689a      	ldr	r2, [r3, #8]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004a3c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	6899      	ldr	r1, [r3, #8]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	430a      	orrs	r2, r1
 8004a4e:	609a      	str	r2, [r3, #8]
 8004a50:	e00f      	b.n	8004a72 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	689a      	ldr	r2, [r3, #8]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004a60:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	689a      	ldr	r2, [r3, #8]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004a70:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	689a      	ldr	r2, [r3, #8]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f022 0202 	bic.w	r2, r2, #2
 8004a80:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	6899      	ldr	r1, [r3, #8]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	7e1b      	ldrb	r3, [r3, #24]
 8004a8c:	005a      	lsls	r2, r3, #1
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	430a      	orrs	r2, r1
 8004a94:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d01b      	beq.n	8004ad8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	685a      	ldr	r2, [r3, #4]
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004aae:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	685a      	ldr	r2, [r3, #4]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004abe:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	6859      	ldr	r1, [r3, #4]
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004aca:	3b01      	subs	r3, #1
 8004acc:	035a      	lsls	r2, r3, #13
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	430a      	orrs	r2, r1
 8004ad4:	605a      	str	r2, [r3, #4]
 8004ad6:	e007      	b.n	8004ae8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	685a      	ldr	r2, [r3, #4]
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ae6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004af6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	69db      	ldr	r3, [r3, #28]
 8004b02:	3b01      	subs	r3, #1
 8004b04:	051a      	lsls	r2, r3, #20
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	430a      	orrs	r2, r1
 8004b0c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	689a      	ldr	r2, [r3, #8]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004b1c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	6899      	ldr	r1, [r3, #8]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004b2a:	025a      	lsls	r2, r3, #9
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	430a      	orrs	r2, r1
 8004b32:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	689a      	ldr	r2, [r3, #8]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b42:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	6899      	ldr	r1, [r3, #8]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	695b      	ldr	r3, [r3, #20]
 8004b4e:	029a      	lsls	r2, r3, #10
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	430a      	orrs	r2, r1
 8004b56:	609a      	str	r2, [r3, #8]
}
 8004b58:	bf00      	nop
 8004b5a:	3714      	adds	r7, #20
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr
 8004b64:	40012300 	.word	0x40012300
 8004b68:	0f000001 	.word	0x0f000001

08004b6c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b084      	sub	sp, #16
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b78:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b7e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d13c      	bne.n	8004c00 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b8a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d12b      	bne.n	8004bf8 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d127      	bne.n	8004bf8 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bae:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d006      	beq.n	8004bc4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d119      	bne.n	8004bf8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	685a      	ldr	r2, [r3, #4]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f022 0220 	bic.w	r2, r2, #32
 8004bd2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d105      	bne.n	8004bf8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bf0:	f043 0201 	orr.w	r2, r3, #1
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004bf8:	68f8      	ldr	r0, [r7, #12]
 8004bfa:	f7ff fd6b 	bl	80046d4 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004bfe:	e00e      	b.n	8004c1e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c04:	f003 0310 	and.w	r3, r3, #16
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d003      	beq.n	8004c14 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004c0c:	68f8      	ldr	r0, [r7, #12]
 8004c0e:	f7ff fd75 	bl	80046fc <HAL_ADC_ErrorCallback>
}
 8004c12:	e004      	b.n	8004c1e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	4798      	blx	r3
}
 8004c1e:	bf00      	nop
 8004c20:	3710      	adds	r7, #16
 8004c22:	46bd      	mov	sp, r7
 8004c24:	bd80      	pop	{r7, pc}

08004c26 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004c26:	b580      	push	{r7, lr}
 8004c28:	b084      	sub	sp, #16
 8004c2a:	af00      	add	r7, sp, #0
 8004c2c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c32:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004c34:	68f8      	ldr	r0, [r7, #12]
 8004c36:	f7ff fd57 	bl	80046e8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004c3a:	bf00      	nop
 8004c3c:	3710      	adds	r7, #16
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}

08004c42 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004c42:	b580      	push	{r7, lr}
 8004c44:	b084      	sub	sp, #16
 8004c46:	af00      	add	r7, sp, #0
 8004c48:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c4e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2240      	movs	r2, #64	; 0x40
 8004c54:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c5a:	f043 0204 	orr.w	r2, r3, #4
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004c62:	68f8      	ldr	r0, [r7, #12]
 8004c64:	f7ff fd4a 	bl	80046fc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004c68:	bf00      	nop
 8004c6a:	3710      	adds	r7, #16
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b085      	sub	sp, #20
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	f003 0307 	and.w	r3, r3, #7
 8004c7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c80:	4b0c      	ldr	r3, [pc, #48]	; (8004cb4 <__NVIC_SetPriorityGrouping+0x44>)
 8004c82:	68db      	ldr	r3, [r3, #12]
 8004c84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c86:	68ba      	ldr	r2, [r7, #8]
 8004c88:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004c98:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004c9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ca0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004ca2:	4a04      	ldr	r2, [pc, #16]	; (8004cb4 <__NVIC_SetPriorityGrouping+0x44>)
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	60d3      	str	r3, [r2, #12]
}
 8004ca8:	bf00      	nop
 8004caa:	3714      	adds	r7, #20
 8004cac:	46bd      	mov	sp, r7
 8004cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb2:	4770      	bx	lr
 8004cb4:	e000ed00 	.word	0xe000ed00

08004cb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004cbc:	4b04      	ldr	r3, [pc, #16]	; (8004cd0 <__NVIC_GetPriorityGrouping+0x18>)
 8004cbe:	68db      	ldr	r3, [r3, #12]
 8004cc0:	0a1b      	lsrs	r3, r3, #8
 8004cc2:	f003 0307 	and.w	r3, r3, #7
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr
 8004cd0:	e000ed00 	.word	0xe000ed00

08004cd4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b083      	sub	sp, #12
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	4603      	mov	r3, r0
 8004cdc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	db0b      	blt.n	8004cfe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ce6:	79fb      	ldrb	r3, [r7, #7]
 8004ce8:	f003 021f 	and.w	r2, r3, #31
 8004cec:	4907      	ldr	r1, [pc, #28]	; (8004d0c <__NVIC_EnableIRQ+0x38>)
 8004cee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cf2:	095b      	lsrs	r3, r3, #5
 8004cf4:	2001      	movs	r0, #1
 8004cf6:	fa00 f202 	lsl.w	r2, r0, r2
 8004cfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004cfe:	bf00      	nop
 8004d00:	370c      	adds	r7, #12
 8004d02:	46bd      	mov	sp, r7
 8004d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d08:	4770      	bx	lr
 8004d0a:	bf00      	nop
 8004d0c:	e000e100 	.word	0xe000e100

08004d10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	4603      	mov	r3, r0
 8004d18:	6039      	str	r1, [r7, #0]
 8004d1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	db0a      	blt.n	8004d3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	b2da      	uxtb	r2, r3
 8004d28:	490c      	ldr	r1, [pc, #48]	; (8004d5c <__NVIC_SetPriority+0x4c>)
 8004d2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d2e:	0112      	lsls	r2, r2, #4
 8004d30:	b2d2      	uxtb	r2, r2
 8004d32:	440b      	add	r3, r1
 8004d34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004d38:	e00a      	b.n	8004d50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	b2da      	uxtb	r2, r3
 8004d3e:	4908      	ldr	r1, [pc, #32]	; (8004d60 <__NVIC_SetPriority+0x50>)
 8004d40:	79fb      	ldrb	r3, [r7, #7]
 8004d42:	f003 030f 	and.w	r3, r3, #15
 8004d46:	3b04      	subs	r3, #4
 8004d48:	0112      	lsls	r2, r2, #4
 8004d4a:	b2d2      	uxtb	r2, r2
 8004d4c:	440b      	add	r3, r1
 8004d4e:	761a      	strb	r2, [r3, #24]
}
 8004d50:	bf00      	nop
 8004d52:	370c      	adds	r7, #12
 8004d54:	46bd      	mov	sp, r7
 8004d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5a:	4770      	bx	lr
 8004d5c:	e000e100 	.word	0xe000e100
 8004d60:	e000ed00 	.word	0xe000ed00

08004d64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b089      	sub	sp, #36	; 0x24
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	60f8      	str	r0, [r7, #12]
 8004d6c:	60b9      	str	r1, [r7, #8]
 8004d6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	f003 0307 	and.w	r3, r3, #7
 8004d76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d78:	69fb      	ldr	r3, [r7, #28]
 8004d7a:	f1c3 0307 	rsb	r3, r3, #7
 8004d7e:	2b04      	cmp	r3, #4
 8004d80:	bf28      	it	cs
 8004d82:	2304      	movcs	r3, #4
 8004d84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d86:	69fb      	ldr	r3, [r7, #28]
 8004d88:	3304      	adds	r3, #4
 8004d8a:	2b06      	cmp	r3, #6
 8004d8c:	d902      	bls.n	8004d94 <NVIC_EncodePriority+0x30>
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	3b03      	subs	r3, #3
 8004d92:	e000      	b.n	8004d96 <NVIC_EncodePriority+0x32>
 8004d94:	2300      	movs	r3, #0
 8004d96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d98:	f04f 32ff 	mov.w	r2, #4294967295
 8004d9c:	69bb      	ldr	r3, [r7, #24]
 8004d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004da2:	43da      	mvns	r2, r3
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	401a      	ands	r2, r3
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004dac:	f04f 31ff 	mov.w	r1, #4294967295
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	fa01 f303 	lsl.w	r3, r1, r3
 8004db6:	43d9      	mvns	r1, r3
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004dbc:	4313      	orrs	r3, r2
         );
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3724      	adds	r7, #36	; 0x24
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr
	...

08004dcc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b082      	sub	sp, #8
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004ddc:	d301      	bcc.n	8004de2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004dde:	2301      	movs	r3, #1
 8004de0:	e00f      	b.n	8004e02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004de2:	4a0a      	ldr	r2, [pc, #40]	; (8004e0c <SysTick_Config+0x40>)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	3b01      	subs	r3, #1
 8004de8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004dea:	210f      	movs	r1, #15
 8004dec:	f04f 30ff 	mov.w	r0, #4294967295
 8004df0:	f7ff ff8e 	bl	8004d10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004df4:	4b05      	ldr	r3, [pc, #20]	; (8004e0c <SysTick_Config+0x40>)
 8004df6:	2200      	movs	r2, #0
 8004df8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004dfa:	4b04      	ldr	r3, [pc, #16]	; (8004e0c <SysTick_Config+0x40>)
 8004dfc:	2207      	movs	r2, #7
 8004dfe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004e00:	2300      	movs	r3, #0
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	3708      	adds	r7, #8
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	bf00      	nop
 8004e0c:	e000e010 	.word	0xe000e010

08004e10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e10:	b580      	push	{r7, lr}
 8004e12:	b082      	sub	sp, #8
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f7ff ff29 	bl	8004c70 <__NVIC_SetPriorityGrouping>
}
 8004e1e:	bf00      	nop
 8004e20:	3708      	adds	r7, #8
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}

08004e26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004e26:	b580      	push	{r7, lr}
 8004e28:	b086      	sub	sp, #24
 8004e2a:	af00      	add	r7, sp, #0
 8004e2c:	4603      	mov	r3, r0
 8004e2e:	60b9      	str	r1, [r7, #8]
 8004e30:	607a      	str	r2, [r7, #4]
 8004e32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004e34:	2300      	movs	r3, #0
 8004e36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004e38:	f7ff ff3e 	bl	8004cb8 <__NVIC_GetPriorityGrouping>
 8004e3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004e3e:	687a      	ldr	r2, [r7, #4]
 8004e40:	68b9      	ldr	r1, [r7, #8]
 8004e42:	6978      	ldr	r0, [r7, #20]
 8004e44:	f7ff ff8e 	bl	8004d64 <NVIC_EncodePriority>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e4e:	4611      	mov	r1, r2
 8004e50:	4618      	mov	r0, r3
 8004e52:	f7ff ff5d 	bl	8004d10 <__NVIC_SetPriority>
}
 8004e56:	bf00      	nop
 8004e58:	3718      	adds	r7, #24
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	bd80      	pop	{r7, pc}

08004e5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e5e:	b580      	push	{r7, lr}
 8004e60:	b082      	sub	sp, #8
 8004e62:	af00      	add	r7, sp, #0
 8004e64:	4603      	mov	r3, r0
 8004e66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004e68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	f7ff ff31 	bl	8004cd4 <__NVIC_EnableIRQ>
}
 8004e72:	bf00      	nop
 8004e74:	3708      	adds	r7, #8
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}

08004e7a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004e7a:	b580      	push	{r7, lr}
 8004e7c:	b082      	sub	sp, #8
 8004e7e:	af00      	add	r7, sp, #0
 8004e80:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f7ff ffa2 	bl	8004dcc <SysTick_Config>
 8004e88:	4603      	mov	r3, r0
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3708      	adds	r7, #8
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}
	...

08004e94 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b086      	sub	sp, #24
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004ea0:	f7ff fa94 	bl	80043cc <HAL_GetTick>
 8004ea4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d101      	bne.n	8004eb0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004eac:	2301      	movs	r3, #1
 8004eae:	e099      	b.n	8004fe4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2202      	movs	r2, #2
 8004eb4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	681a      	ldr	r2, [r3, #0]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f022 0201 	bic.w	r2, r2, #1
 8004ece:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ed0:	e00f      	b.n	8004ef2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004ed2:	f7ff fa7b 	bl	80043cc <HAL_GetTick>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	1ad3      	subs	r3, r2, r3
 8004edc:	2b05      	cmp	r3, #5
 8004ede:	d908      	bls.n	8004ef2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2220      	movs	r2, #32
 8004ee4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2203      	movs	r2, #3
 8004eea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004eee:	2303      	movs	r3, #3
 8004ef0:	e078      	b.n	8004fe4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f003 0301 	and.w	r3, r3, #1
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d1e8      	bne.n	8004ed2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004f08:	697a      	ldr	r2, [r7, #20]
 8004f0a:	4b38      	ldr	r3, [pc, #224]	; (8004fec <HAL_DMA_Init+0x158>)
 8004f0c:	4013      	ands	r3, r2
 8004f0e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	685a      	ldr	r2, [r3, #4]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	689b      	ldr	r3, [r3, #8]
 8004f18:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004f1e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	691b      	ldr	r3, [r3, #16]
 8004f24:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004f2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	699b      	ldr	r3, [r3, #24]
 8004f30:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004f36:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6a1b      	ldr	r3, [r3, #32]
 8004f3c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004f3e:	697a      	ldr	r2, [r7, #20]
 8004f40:	4313      	orrs	r3, r2
 8004f42:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f48:	2b04      	cmp	r3, #4
 8004f4a:	d107      	bne.n	8004f5c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f54:	4313      	orrs	r3, r2
 8004f56:	697a      	ldr	r2, [r7, #20]
 8004f58:	4313      	orrs	r3, r2
 8004f5a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	697a      	ldr	r2, [r7, #20]
 8004f62:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	695b      	ldr	r3, [r3, #20]
 8004f6a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004f6c:	697b      	ldr	r3, [r7, #20]
 8004f6e:	f023 0307 	bic.w	r3, r3, #7
 8004f72:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f78:	697a      	ldr	r2, [r7, #20]
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f82:	2b04      	cmp	r3, #4
 8004f84:	d117      	bne.n	8004fb6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f8a:	697a      	ldr	r2, [r7, #20]
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d00e      	beq.n	8004fb6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004f98:	6878      	ldr	r0, [r7, #4]
 8004f9a:	f000 fb01 	bl	80055a0 <DMA_CheckFifoParam>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d008      	beq.n	8004fb6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2240      	movs	r2, #64	; 0x40
 8004fa8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2201      	movs	r2, #1
 8004fae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e016      	b.n	8004fe4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	697a      	ldr	r2, [r7, #20]
 8004fbc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f000 fab8 	bl	8005534 <DMA_CalcBaseAndBitshift>
 8004fc4:	4603      	mov	r3, r0
 8004fc6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004fcc:	223f      	movs	r2, #63	; 0x3f
 8004fce:	409a      	lsls	r2, r3
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2201      	movs	r2, #1
 8004fde:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004fe2:	2300      	movs	r3, #0
}
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	3718      	adds	r7, #24
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}
 8004fec:	f010803f 	.word	0xf010803f

08004ff0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b086      	sub	sp, #24
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	60f8      	str	r0, [r7, #12]
 8004ff8:	60b9      	str	r1, [r7, #8]
 8004ffa:	607a      	str	r2, [r7, #4]
 8004ffc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ffe:	2300      	movs	r3, #0
 8005000:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005006:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800500e:	2b01      	cmp	r3, #1
 8005010:	d101      	bne.n	8005016 <HAL_DMA_Start_IT+0x26>
 8005012:	2302      	movs	r3, #2
 8005014:	e040      	b.n	8005098 <HAL_DMA_Start_IT+0xa8>
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2201      	movs	r2, #1
 800501a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005024:	b2db      	uxtb	r3, r3
 8005026:	2b01      	cmp	r3, #1
 8005028:	d12f      	bne.n	800508a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2202      	movs	r2, #2
 800502e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2200      	movs	r2, #0
 8005036:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	687a      	ldr	r2, [r7, #4]
 800503c:	68b9      	ldr	r1, [r7, #8]
 800503e:	68f8      	ldr	r0, [r7, #12]
 8005040:	f000 fa4a 	bl	80054d8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005048:	223f      	movs	r2, #63	; 0x3f
 800504a:	409a      	lsls	r2, r3
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	681a      	ldr	r2, [r3, #0]
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f042 0216 	orr.w	r2, r2, #22
 800505e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005064:	2b00      	cmp	r3, #0
 8005066:	d007      	beq.n	8005078 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	681a      	ldr	r2, [r3, #0]
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f042 0208 	orr.w	r2, r2, #8
 8005076:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	681a      	ldr	r2, [r3, #0]
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f042 0201 	orr.w	r2, r2, #1
 8005086:	601a      	str	r2, [r3, #0]
 8005088:	e005      	b.n	8005096 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	2200      	movs	r2, #0
 800508e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005092:	2302      	movs	r3, #2
 8005094:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005096:	7dfb      	ldrb	r3, [r7, #23]
}
 8005098:	4618      	mov	r0, r3
 800509a:	3718      	adds	r7, #24
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}

080050a0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b084      	sub	sp, #16
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050ac:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80050ae:	f7ff f98d 	bl	80043cc <HAL_GetTick>
 80050b2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80050ba:	b2db      	uxtb	r3, r3
 80050bc:	2b02      	cmp	r3, #2
 80050be:	d008      	beq.n	80050d2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2280      	movs	r2, #128	; 0x80
 80050c4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2200      	movs	r2, #0
 80050ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e052      	b.n	8005178 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f022 0216 	bic.w	r2, r2, #22
 80050e0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	695a      	ldr	r2, [r3, #20]
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80050f0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d103      	bne.n	8005102 <HAL_DMA_Abort+0x62>
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d007      	beq.n	8005112 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f022 0208 	bic.w	r2, r2, #8
 8005110:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	681a      	ldr	r2, [r3, #0]
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f022 0201 	bic.w	r2, r2, #1
 8005120:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005122:	e013      	b.n	800514c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005124:	f7ff f952 	bl	80043cc <HAL_GetTick>
 8005128:	4602      	mov	r2, r0
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	1ad3      	subs	r3, r2, r3
 800512e:	2b05      	cmp	r3, #5
 8005130:	d90c      	bls.n	800514c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2220      	movs	r2, #32
 8005136:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2203      	movs	r2, #3
 800513c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005148:	2303      	movs	r3, #3
 800514a:	e015      	b.n	8005178 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	f003 0301 	and.w	r3, r3, #1
 8005156:	2b00      	cmp	r3, #0
 8005158:	d1e4      	bne.n	8005124 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800515e:	223f      	movs	r2, #63	; 0x3f
 8005160:	409a      	lsls	r2, r3
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2201      	movs	r2, #1
 800516a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2200      	movs	r2, #0
 8005172:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005176:	2300      	movs	r3, #0
}
 8005178:	4618      	mov	r0, r3
 800517a:	3710      	adds	r7, #16
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}

08005180 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005180:	b480      	push	{r7}
 8005182:	b083      	sub	sp, #12
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800518e:	b2db      	uxtb	r3, r3
 8005190:	2b02      	cmp	r3, #2
 8005192:	d004      	beq.n	800519e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2280      	movs	r2, #128	; 0x80
 8005198:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	e00c      	b.n	80051b8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2205      	movs	r2, #5
 80051a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f022 0201 	bic.w	r2, r2, #1
 80051b4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80051b6:	2300      	movs	r3, #0
}
 80051b8:	4618      	mov	r0, r3
 80051ba:	370c      	adds	r7, #12
 80051bc:	46bd      	mov	sp, r7
 80051be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c2:	4770      	bx	lr

080051c4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b086      	sub	sp, #24
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80051cc:	2300      	movs	r3, #0
 80051ce:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80051d0:	4b8e      	ldr	r3, [pc, #568]	; (800540c <HAL_DMA_IRQHandler+0x248>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a8e      	ldr	r2, [pc, #568]	; (8005410 <HAL_DMA_IRQHandler+0x24c>)
 80051d6:	fba2 2303 	umull	r2, r3, r2, r3
 80051da:	0a9b      	lsrs	r3, r3, #10
 80051dc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051e2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051ee:	2208      	movs	r2, #8
 80051f0:	409a      	lsls	r2, r3
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	4013      	ands	r3, r2
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d01a      	beq.n	8005230 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f003 0304 	and.w	r3, r3, #4
 8005204:	2b00      	cmp	r3, #0
 8005206:	d013      	beq.n	8005230 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	681a      	ldr	r2, [r3, #0]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f022 0204 	bic.w	r2, r2, #4
 8005216:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800521c:	2208      	movs	r2, #8
 800521e:	409a      	lsls	r2, r3
 8005220:	693b      	ldr	r3, [r7, #16]
 8005222:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005228:	f043 0201 	orr.w	r2, r3, #1
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005234:	2201      	movs	r2, #1
 8005236:	409a      	lsls	r2, r3
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	4013      	ands	r3, r2
 800523c:	2b00      	cmp	r3, #0
 800523e:	d012      	beq.n	8005266 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	695b      	ldr	r3, [r3, #20]
 8005246:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800524a:	2b00      	cmp	r3, #0
 800524c:	d00b      	beq.n	8005266 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005252:	2201      	movs	r2, #1
 8005254:	409a      	lsls	r2, r3
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800525e:	f043 0202 	orr.w	r2, r3, #2
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800526a:	2204      	movs	r2, #4
 800526c:	409a      	lsls	r2, r3
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	4013      	ands	r3, r2
 8005272:	2b00      	cmp	r3, #0
 8005274:	d012      	beq.n	800529c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f003 0302 	and.w	r3, r3, #2
 8005280:	2b00      	cmp	r3, #0
 8005282:	d00b      	beq.n	800529c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005288:	2204      	movs	r2, #4
 800528a:	409a      	lsls	r2, r3
 800528c:	693b      	ldr	r3, [r7, #16]
 800528e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005294:	f043 0204 	orr.w	r2, r3, #4
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052a0:	2210      	movs	r2, #16
 80052a2:	409a      	lsls	r2, r3
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	4013      	ands	r3, r2
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d043      	beq.n	8005334 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f003 0308 	and.w	r3, r3, #8
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d03c      	beq.n	8005334 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80052be:	2210      	movs	r2, #16
 80052c0:	409a      	lsls	r2, r3
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d018      	beq.n	8005306 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d108      	bne.n	80052f4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d024      	beq.n	8005334 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	4798      	blx	r3
 80052f2:	e01f      	b.n	8005334 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d01b      	beq.n	8005334 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	4798      	blx	r3
 8005304:	e016      	b.n	8005334 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005310:	2b00      	cmp	r3, #0
 8005312:	d107      	bne.n	8005324 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	681a      	ldr	r2, [r3, #0]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f022 0208 	bic.w	r2, r2, #8
 8005322:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005328:	2b00      	cmp	r3, #0
 800532a:	d003      	beq.n	8005334 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005330:	6878      	ldr	r0, [r7, #4]
 8005332:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005338:	2220      	movs	r2, #32
 800533a:	409a      	lsls	r2, r3
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	4013      	ands	r3, r2
 8005340:	2b00      	cmp	r3, #0
 8005342:	f000 808f 	beq.w	8005464 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f003 0310 	and.w	r3, r3, #16
 8005350:	2b00      	cmp	r3, #0
 8005352:	f000 8087 	beq.w	8005464 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800535a:	2220      	movs	r2, #32
 800535c:	409a      	lsls	r2, r3
 800535e:	693b      	ldr	r3, [r7, #16]
 8005360:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005368:	b2db      	uxtb	r3, r3
 800536a:	2b05      	cmp	r3, #5
 800536c:	d136      	bne.n	80053dc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	681a      	ldr	r2, [r3, #0]
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f022 0216 	bic.w	r2, r2, #22
 800537c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	695a      	ldr	r2, [r3, #20]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800538c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005392:	2b00      	cmp	r3, #0
 8005394:	d103      	bne.n	800539e <HAL_DMA_IRQHandler+0x1da>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800539a:	2b00      	cmp	r3, #0
 800539c:	d007      	beq.n	80053ae <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	681a      	ldr	r2, [r3, #0]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f022 0208 	bic.w	r2, r2, #8
 80053ac:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053b2:	223f      	movs	r2, #63	; 0x3f
 80053b4:	409a      	lsls	r2, r3
 80053b6:	693b      	ldr	r3, [r7, #16]
 80053b8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2201      	movs	r2, #1
 80053be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d07e      	beq.n	80054d0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	4798      	blx	r3
        }
        return;
 80053da:	e079      	b.n	80054d0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d01d      	beq.n	8005426 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d10d      	bne.n	8005414 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d031      	beq.n	8005464 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	4798      	blx	r3
 8005408:	e02c      	b.n	8005464 <HAL_DMA_IRQHandler+0x2a0>
 800540a:	bf00      	nop
 800540c:	20000018 	.word	0x20000018
 8005410:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005418:	2b00      	cmp	r3, #0
 800541a:	d023      	beq.n	8005464 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005420:	6878      	ldr	r0, [r7, #4]
 8005422:	4798      	blx	r3
 8005424:	e01e      	b.n	8005464 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005430:	2b00      	cmp	r3, #0
 8005432:	d10f      	bne.n	8005454 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	681a      	ldr	r2, [r3, #0]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f022 0210 	bic.w	r2, r2, #16
 8005442:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2201      	movs	r2, #1
 8005448:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2200      	movs	r2, #0
 8005450:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005458:	2b00      	cmp	r3, #0
 800545a:	d003      	beq.n	8005464 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005468:	2b00      	cmp	r3, #0
 800546a:	d032      	beq.n	80054d2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005470:	f003 0301 	and.w	r3, r3, #1
 8005474:	2b00      	cmp	r3, #0
 8005476:	d022      	beq.n	80054be <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	2205      	movs	r2, #5
 800547c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f022 0201 	bic.w	r2, r2, #1
 800548e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	3301      	adds	r3, #1
 8005494:	60bb      	str	r3, [r7, #8]
 8005496:	697a      	ldr	r2, [r7, #20]
 8005498:	429a      	cmp	r2, r3
 800549a:	d307      	bcc.n	80054ac <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	f003 0301 	and.w	r3, r3, #1
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d1f2      	bne.n	8005490 <HAL_DMA_IRQHandler+0x2cc>
 80054aa:	e000      	b.n	80054ae <HAL_DMA_IRQHandler+0x2ea>
          break;
 80054ac:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2201      	movs	r2, #1
 80054b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d005      	beq.n	80054d2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054ca:	6878      	ldr	r0, [r7, #4]
 80054cc:	4798      	blx	r3
 80054ce:	e000      	b.n	80054d2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80054d0:	bf00      	nop
    }
  }
}
 80054d2:	3718      	adds	r7, #24
 80054d4:	46bd      	mov	sp, r7
 80054d6:	bd80      	pop	{r7, pc}

080054d8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80054d8:	b480      	push	{r7}
 80054da:	b085      	sub	sp, #20
 80054dc:	af00      	add	r7, sp, #0
 80054de:	60f8      	str	r0, [r7, #12]
 80054e0:	60b9      	str	r1, [r7, #8]
 80054e2:	607a      	str	r2, [r7, #4]
 80054e4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	681a      	ldr	r2, [r3, #0]
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80054f4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	683a      	ldr	r2, [r7, #0]
 80054fc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	689b      	ldr	r3, [r3, #8]
 8005502:	2b40      	cmp	r3, #64	; 0x40
 8005504:	d108      	bne.n	8005518 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	687a      	ldr	r2, [r7, #4]
 800550c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	68ba      	ldr	r2, [r7, #8]
 8005514:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005516:	e007      	b.n	8005528 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	68ba      	ldr	r2, [r7, #8]
 800551e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	687a      	ldr	r2, [r7, #4]
 8005526:	60da      	str	r2, [r3, #12]
}
 8005528:	bf00      	nop
 800552a:	3714      	adds	r7, #20
 800552c:	46bd      	mov	sp, r7
 800552e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005532:	4770      	bx	lr

08005534 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005534:	b480      	push	{r7}
 8005536:	b085      	sub	sp, #20
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	b2db      	uxtb	r3, r3
 8005542:	3b10      	subs	r3, #16
 8005544:	4a14      	ldr	r2, [pc, #80]	; (8005598 <DMA_CalcBaseAndBitshift+0x64>)
 8005546:	fba2 2303 	umull	r2, r3, r2, r3
 800554a:	091b      	lsrs	r3, r3, #4
 800554c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800554e:	4a13      	ldr	r2, [pc, #76]	; (800559c <DMA_CalcBaseAndBitshift+0x68>)
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	4413      	add	r3, r2
 8005554:	781b      	ldrb	r3, [r3, #0]
 8005556:	461a      	mov	r2, r3
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2b03      	cmp	r3, #3
 8005560:	d909      	bls.n	8005576 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800556a:	f023 0303 	bic.w	r3, r3, #3
 800556e:	1d1a      	adds	r2, r3, #4
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	659a      	str	r2, [r3, #88]	; 0x58
 8005574:	e007      	b.n	8005586 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800557e:	f023 0303 	bic.w	r3, r3, #3
 8005582:	687a      	ldr	r2, [r7, #4]
 8005584:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800558a:	4618      	mov	r0, r3
 800558c:	3714      	adds	r7, #20
 800558e:	46bd      	mov	sp, r7
 8005590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005594:	4770      	bx	lr
 8005596:	bf00      	nop
 8005598:	aaaaaaab 	.word	0xaaaaaaab
 800559c:	0800ccc4 	.word	0x0800ccc4

080055a0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b085      	sub	sp, #20
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80055a8:	2300      	movs	r3, #0
 80055aa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055b0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	699b      	ldr	r3, [r3, #24]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d11f      	bne.n	80055fa <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	2b03      	cmp	r3, #3
 80055be:	d856      	bhi.n	800566e <DMA_CheckFifoParam+0xce>
 80055c0:	a201      	add	r2, pc, #4	; (adr r2, 80055c8 <DMA_CheckFifoParam+0x28>)
 80055c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055c6:	bf00      	nop
 80055c8:	080055d9 	.word	0x080055d9
 80055cc:	080055eb 	.word	0x080055eb
 80055d0:	080055d9 	.word	0x080055d9
 80055d4:	0800566f 	.word	0x0800566f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d046      	beq.n	8005672 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055e8:	e043      	b.n	8005672 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055ee:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80055f2:	d140      	bne.n	8005676 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80055f4:	2301      	movs	r3, #1
 80055f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055f8:	e03d      	b.n	8005676 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	699b      	ldr	r3, [r3, #24]
 80055fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005602:	d121      	bne.n	8005648 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	2b03      	cmp	r3, #3
 8005608:	d837      	bhi.n	800567a <DMA_CheckFifoParam+0xda>
 800560a:	a201      	add	r2, pc, #4	; (adr r2, 8005610 <DMA_CheckFifoParam+0x70>)
 800560c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005610:	08005621 	.word	0x08005621
 8005614:	08005627 	.word	0x08005627
 8005618:	08005621 	.word	0x08005621
 800561c:	08005639 	.word	0x08005639
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005620:	2301      	movs	r3, #1
 8005622:	73fb      	strb	r3, [r7, #15]
      break;
 8005624:	e030      	b.n	8005688 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800562a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800562e:	2b00      	cmp	r3, #0
 8005630:	d025      	beq.n	800567e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005636:	e022      	b.n	800567e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800563c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005640:	d11f      	bne.n	8005682 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005646:	e01c      	b.n	8005682 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	2b02      	cmp	r3, #2
 800564c:	d903      	bls.n	8005656 <DMA_CheckFifoParam+0xb6>
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	2b03      	cmp	r3, #3
 8005652:	d003      	beq.n	800565c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005654:	e018      	b.n	8005688 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	73fb      	strb	r3, [r7, #15]
      break;
 800565a:	e015      	b.n	8005688 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005660:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005664:	2b00      	cmp	r3, #0
 8005666:	d00e      	beq.n	8005686 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005668:	2301      	movs	r3, #1
 800566a:	73fb      	strb	r3, [r7, #15]
      break;
 800566c:	e00b      	b.n	8005686 <DMA_CheckFifoParam+0xe6>
      break;
 800566e:	bf00      	nop
 8005670:	e00a      	b.n	8005688 <DMA_CheckFifoParam+0xe8>
      break;
 8005672:	bf00      	nop
 8005674:	e008      	b.n	8005688 <DMA_CheckFifoParam+0xe8>
      break;
 8005676:	bf00      	nop
 8005678:	e006      	b.n	8005688 <DMA_CheckFifoParam+0xe8>
      break;
 800567a:	bf00      	nop
 800567c:	e004      	b.n	8005688 <DMA_CheckFifoParam+0xe8>
      break;
 800567e:	bf00      	nop
 8005680:	e002      	b.n	8005688 <DMA_CheckFifoParam+0xe8>
      break;   
 8005682:	bf00      	nop
 8005684:	e000      	b.n	8005688 <DMA_CheckFifoParam+0xe8>
      break;
 8005686:	bf00      	nop
    }
  } 
  
  return status; 
 8005688:	7bfb      	ldrb	r3, [r7, #15]
}
 800568a:	4618      	mov	r0, r3
 800568c:	3714      	adds	r7, #20
 800568e:	46bd      	mov	sp, r7
 8005690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005694:	4770      	bx	lr
 8005696:	bf00      	nop

08005698 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005698:	b480      	push	{r7}
 800569a:	b089      	sub	sp, #36	; 0x24
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
 80056a0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80056a2:	2300      	movs	r3, #0
 80056a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80056a6:	2300      	movs	r3, #0
 80056a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80056aa:	2300      	movs	r3, #0
 80056ac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80056ae:	2300      	movs	r3, #0
 80056b0:	61fb      	str	r3, [r7, #28]
 80056b2:	e165      	b.n	8005980 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80056b4:	2201      	movs	r2, #1
 80056b6:	69fb      	ldr	r3, [r7, #28]
 80056b8:	fa02 f303 	lsl.w	r3, r2, r3
 80056bc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	697a      	ldr	r2, [r7, #20]
 80056c4:	4013      	ands	r3, r2
 80056c6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80056c8:	693a      	ldr	r2, [r7, #16]
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	429a      	cmp	r2, r3
 80056ce:	f040 8154 	bne.w	800597a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	685b      	ldr	r3, [r3, #4]
 80056d6:	f003 0303 	and.w	r3, r3, #3
 80056da:	2b01      	cmp	r3, #1
 80056dc:	d005      	beq.n	80056ea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80056e6:	2b02      	cmp	r3, #2
 80056e8:	d130      	bne.n	800574c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80056f0:	69fb      	ldr	r3, [r7, #28]
 80056f2:	005b      	lsls	r3, r3, #1
 80056f4:	2203      	movs	r2, #3
 80056f6:	fa02 f303 	lsl.w	r3, r2, r3
 80056fa:	43db      	mvns	r3, r3
 80056fc:	69ba      	ldr	r2, [r7, #24]
 80056fe:	4013      	ands	r3, r2
 8005700:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	68da      	ldr	r2, [r3, #12]
 8005706:	69fb      	ldr	r3, [r7, #28]
 8005708:	005b      	lsls	r3, r3, #1
 800570a:	fa02 f303 	lsl.w	r3, r2, r3
 800570e:	69ba      	ldr	r2, [r7, #24]
 8005710:	4313      	orrs	r3, r2
 8005712:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	69ba      	ldr	r2, [r7, #24]
 8005718:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005720:	2201      	movs	r2, #1
 8005722:	69fb      	ldr	r3, [r7, #28]
 8005724:	fa02 f303 	lsl.w	r3, r2, r3
 8005728:	43db      	mvns	r3, r3
 800572a:	69ba      	ldr	r2, [r7, #24]
 800572c:	4013      	ands	r3, r2
 800572e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	685b      	ldr	r3, [r3, #4]
 8005734:	091b      	lsrs	r3, r3, #4
 8005736:	f003 0201 	and.w	r2, r3, #1
 800573a:	69fb      	ldr	r3, [r7, #28]
 800573c:	fa02 f303 	lsl.w	r3, r2, r3
 8005740:	69ba      	ldr	r2, [r7, #24]
 8005742:	4313      	orrs	r3, r2
 8005744:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	69ba      	ldr	r2, [r7, #24]
 800574a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	f003 0303 	and.w	r3, r3, #3
 8005754:	2b03      	cmp	r3, #3
 8005756:	d017      	beq.n	8005788 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800575e:	69fb      	ldr	r3, [r7, #28]
 8005760:	005b      	lsls	r3, r3, #1
 8005762:	2203      	movs	r2, #3
 8005764:	fa02 f303 	lsl.w	r3, r2, r3
 8005768:	43db      	mvns	r3, r3
 800576a:	69ba      	ldr	r2, [r7, #24]
 800576c:	4013      	ands	r3, r2
 800576e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	689a      	ldr	r2, [r3, #8]
 8005774:	69fb      	ldr	r3, [r7, #28]
 8005776:	005b      	lsls	r3, r3, #1
 8005778:	fa02 f303 	lsl.w	r3, r2, r3
 800577c:	69ba      	ldr	r2, [r7, #24]
 800577e:	4313      	orrs	r3, r2
 8005780:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	69ba      	ldr	r2, [r7, #24]
 8005786:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	f003 0303 	and.w	r3, r3, #3
 8005790:	2b02      	cmp	r3, #2
 8005792:	d123      	bne.n	80057dc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005794:	69fb      	ldr	r3, [r7, #28]
 8005796:	08da      	lsrs	r2, r3, #3
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	3208      	adds	r2, #8
 800579c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80057a2:	69fb      	ldr	r3, [r7, #28]
 80057a4:	f003 0307 	and.w	r3, r3, #7
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	220f      	movs	r2, #15
 80057ac:	fa02 f303 	lsl.w	r3, r2, r3
 80057b0:	43db      	mvns	r3, r3
 80057b2:	69ba      	ldr	r2, [r7, #24]
 80057b4:	4013      	ands	r3, r2
 80057b6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	691a      	ldr	r2, [r3, #16]
 80057bc:	69fb      	ldr	r3, [r7, #28]
 80057be:	f003 0307 	and.w	r3, r3, #7
 80057c2:	009b      	lsls	r3, r3, #2
 80057c4:	fa02 f303 	lsl.w	r3, r2, r3
 80057c8:	69ba      	ldr	r2, [r7, #24]
 80057ca:	4313      	orrs	r3, r2
 80057cc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80057ce:	69fb      	ldr	r3, [r7, #28]
 80057d0:	08da      	lsrs	r2, r3, #3
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	3208      	adds	r2, #8
 80057d6:	69b9      	ldr	r1, [r7, #24]
 80057d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80057e2:	69fb      	ldr	r3, [r7, #28]
 80057e4:	005b      	lsls	r3, r3, #1
 80057e6:	2203      	movs	r2, #3
 80057e8:	fa02 f303 	lsl.w	r3, r2, r3
 80057ec:	43db      	mvns	r3, r3
 80057ee:	69ba      	ldr	r2, [r7, #24]
 80057f0:	4013      	ands	r3, r2
 80057f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	685b      	ldr	r3, [r3, #4]
 80057f8:	f003 0203 	and.w	r2, r3, #3
 80057fc:	69fb      	ldr	r3, [r7, #28]
 80057fe:	005b      	lsls	r3, r3, #1
 8005800:	fa02 f303 	lsl.w	r3, r2, r3
 8005804:	69ba      	ldr	r2, [r7, #24]
 8005806:	4313      	orrs	r3, r2
 8005808:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	69ba      	ldr	r2, [r7, #24]
 800580e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005818:	2b00      	cmp	r3, #0
 800581a:	f000 80ae 	beq.w	800597a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800581e:	2300      	movs	r3, #0
 8005820:	60fb      	str	r3, [r7, #12]
 8005822:	4b5d      	ldr	r3, [pc, #372]	; (8005998 <HAL_GPIO_Init+0x300>)
 8005824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005826:	4a5c      	ldr	r2, [pc, #368]	; (8005998 <HAL_GPIO_Init+0x300>)
 8005828:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800582c:	6453      	str	r3, [r2, #68]	; 0x44
 800582e:	4b5a      	ldr	r3, [pc, #360]	; (8005998 <HAL_GPIO_Init+0x300>)
 8005830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005832:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005836:	60fb      	str	r3, [r7, #12]
 8005838:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800583a:	4a58      	ldr	r2, [pc, #352]	; (800599c <HAL_GPIO_Init+0x304>)
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	089b      	lsrs	r3, r3, #2
 8005840:	3302      	adds	r3, #2
 8005842:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005846:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005848:	69fb      	ldr	r3, [r7, #28]
 800584a:	f003 0303 	and.w	r3, r3, #3
 800584e:	009b      	lsls	r3, r3, #2
 8005850:	220f      	movs	r2, #15
 8005852:	fa02 f303 	lsl.w	r3, r2, r3
 8005856:	43db      	mvns	r3, r3
 8005858:	69ba      	ldr	r2, [r7, #24]
 800585a:	4013      	ands	r3, r2
 800585c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4a4f      	ldr	r2, [pc, #316]	; (80059a0 <HAL_GPIO_Init+0x308>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d025      	beq.n	80058b2 <HAL_GPIO_Init+0x21a>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	4a4e      	ldr	r2, [pc, #312]	; (80059a4 <HAL_GPIO_Init+0x30c>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d01f      	beq.n	80058ae <HAL_GPIO_Init+0x216>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	4a4d      	ldr	r2, [pc, #308]	; (80059a8 <HAL_GPIO_Init+0x310>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d019      	beq.n	80058aa <HAL_GPIO_Init+0x212>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4a4c      	ldr	r2, [pc, #304]	; (80059ac <HAL_GPIO_Init+0x314>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d013      	beq.n	80058a6 <HAL_GPIO_Init+0x20e>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a4b      	ldr	r2, [pc, #300]	; (80059b0 <HAL_GPIO_Init+0x318>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d00d      	beq.n	80058a2 <HAL_GPIO_Init+0x20a>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a4a      	ldr	r2, [pc, #296]	; (80059b4 <HAL_GPIO_Init+0x31c>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d007      	beq.n	800589e <HAL_GPIO_Init+0x206>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	4a49      	ldr	r2, [pc, #292]	; (80059b8 <HAL_GPIO_Init+0x320>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d101      	bne.n	800589a <HAL_GPIO_Init+0x202>
 8005896:	2306      	movs	r3, #6
 8005898:	e00c      	b.n	80058b4 <HAL_GPIO_Init+0x21c>
 800589a:	2307      	movs	r3, #7
 800589c:	e00a      	b.n	80058b4 <HAL_GPIO_Init+0x21c>
 800589e:	2305      	movs	r3, #5
 80058a0:	e008      	b.n	80058b4 <HAL_GPIO_Init+0x21c>
 80058a2:	2304      	movs	r3, #4
 80058a4:	e006      	b.n	80058b4 <HAL_GPIO_Init+0x21c>
 80058a6:	2303      	movs	r3, #3
 80058a8:	e004      	b.n	80058b4 <HAL_GPIO_Init+0x21c>
 80058aa:	2302      	movs	r3, #2
 80058ac:	e002      	b.n	80058b4 <HAL_GPIO_Init+0x21c>
 80058ae:	2301      	movs	r3, #1
 80058b0:	e000      	b.n	80058b4 <HAL_GPIO_Init+0x21c>
 80058b2:	2300      	movs	r3, #0
 80058b4:	69fa      	ldr	r2, [r7, #28]
 80058b6:	f002 0203 	and.w	r2, r2, #3
 80058ba:	0092      	lsls	r2, r2, #2
 80058bc:	4093      	lsls	r3, r2
 80058be:	69ba      	ldr	r2, [r7, #24]
 80058c0:	4313      	orrs	r3, r2
 80058c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80058c4:	4935      	ldr	r1, [pc, #212]	; (800599c <HAL_GPIO_Init+0x304>)
 80058c6:	69fb      	ldr	r3, [r7, #28]
 80058c8:	089b      	lsrs	r3, r3, #2
 80058ca:	3302      	adds	r3, #2
 80058cc:	69ba      	ldr	r2, [r7, #24]
 80058ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80058d2:	4b3a      	ldr	r3, [pc, #232]	; (80059bc <HAL_GPIO_Init+0x324>)
 80058d4:	689b      	ldr	r3, [r3, #8]
 80058d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058d8:	693b      	ldr	r3, [r7, #16]
 80058da:	43db      	mvns	r3, r3
 80058dc:	69ba      	ldr	r2, [r7, #24]
 80058de:	4013      	ands	r3, r2
 80058e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d003      	beq.n	80058f6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80058ee:	69ba      	ldr	r2, [r7, #24]
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80058f6:	4a31      	ldr	r2, [pc, #196]	; (80059bc <HAL_GPIO_Init+0x324>)
 80058f8:	69bb      	ldr	r3, [r7, #24]
 80058fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80058fc:	4b2f      	ldr	r3, [pc, #188]	; (80059bc <HAL_GPIO_Init+0x324>)
 80058fe:	68db      	ldr	r3, [r3, #12]
 8005900:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	43db      	mvns	r3, r3
 8005906:	69ba      	ldr	r2, [r7, #24]
 8005908:	4013      	ands	r3, r2
 800590a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	685b      	ldr	r3, [r3, #4]
 8005910:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005914:	2b00      	cmp	r3, #0
 8005916:	d003      	beq.n	8005920 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8005918:	69ba      	ldr	r2, [r7, #24]
 800591a:	693b      	ldr	r3, [r7, #16]
 800591c:	4313      	orrs	r3, r2
 800591e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005920:	4a26      	ldr	r2, [pc, #152]	; (80059bc <HAL_GPIO_Init+0x324>)
 8005922:	69bb      	ldr	r3, [r7, #24]
 8005924:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005926:	4b25      	ldr	r3, [pc, #148]	; (80059bc <HAL_GPIO_Init+0x324>)
 8005928:	685b      	ldr	r3, [r3, #4]
 800592a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	43db      	mvns	r3, r3
 8005930:	69ba      	ldr	r2, [r7, #24]
 8005932:	4013      	ands	r3, r2
 8005934:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800593e:	2b00      	cmp	r3, #0
 8005940:	d003      	beq.n	800594a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8005942:	69ba      	ldr	r2, [r7, #24]
 8005944:	693b      	ldr	r3, [r7, #16]
 8005946:	4313      	orrs	r3, r2
 8005948:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800594a:	4a1c      	ldr	r2, [pc, #112]	; (80059bc <HAL_GPIO_Init+0x324>)
 800594c:	69bb      	ldr	r3, [r7, #24]
 800594e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005950:	4b1a      	ldr	r3, [pc, #104]	; (80059bc <HAL_GPIO_Init+0x324>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005956:	693b      	ldr	r3, [r7, #16]
 8005958:	43db      	mvns	r3, r3
 800595a:	69ba      	ldr	r2, [r7, #24]
 800595c:	4013      	ands	r3, r2
 800595e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005968:	2b00      	cmp	r3, #0
 800596a:	d003      	beq.n	8005974 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800596c:	69ba      	ldr	r2, [r7, #24]
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	4313      	orrs	r3, r2
 8005972:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005974:	4a11      	ldr	r2, [pc, #68]	; (80059bc <HAL_GPIO_Init+0x324>)
 8005976:	69bb      	ldr	r3, [r7, #24]
 8005978:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800597a:	69fb      	ldr	r3, [r7, #28]
 800597c:	3301      	adds	r3, #1
 800597e:	61fb      	str	r3, [r7, #28]
 8005980:	69fb      	ldr	r3, [r7, #28]
 8005982:	2b0f      	cmp	r3, #15
 8005984:	f67f ae96 	bls.w	80056b4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005988:	bf00      	nop
 800598a:	bf00      	nop
 800598c:	3724      	adds	r7, #36	; 0x24
 800598e:	46bd      	mov	sp, r7
 8005990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005994:	4770      	bx	lr
 8005996:	bf00      	nop
 8005998:	40023800 	.word	0x40023800
 800599c:	40013800 	.word	0x40013800
 80059a0:	40020000 	.word	0x40020000
 80059a4:	40020400 	.word	0x40020400
 80059a8:	40020800 	.word	0x40020800
 80059ac:	40020c00 	.word	0x40020c00
 80059b0:	40021000 	.word	0x40021000
 80059b4:	40021400 	.word	0x40021400
 80059b8:	40021800 	.word	0x40021800
 80059bc:	40013c00 	.word	0x40013c00

080059c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80059c0:	b480      	push	{r7}
 80059c2:	b085      	sub	sp, #20
 80059c4:	af00      	add	r7, sp, #0
 80059c6:	6078      	str	r0, [r7, #4]
 80059c8:	460b      	mov	r3, r1
 80059ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	691a      	ldr	r2, [r3, #16]
 80059d0:	887b      	ldrh	r3, [r7, #2]
 80059d2:	4013      	ands	r3, r2
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d002      	beq.n	80059de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80059d8:	2301      	movs	r3, #1
 80059da:	73fb      	strb	r3, [r7, #15]
 80059dc:	e001      	b.n	80059e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80059de:	2300      	movs	r3, #0
 80059e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80059e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	3714      	adds	r7, #20
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr

080059f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b083      	sub	sp, #12
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
 80059f8:	460b      	mov	r3, r1
 80059fa:	807b      	strh	r3, [r7, #2]
 80059fc:	4613      	mov	r3, r2
 80059fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005a00:	787b      	ldrb	r3, [r7, #1]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d003      	beq.n	8005a0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005a06:	887a      	ldrh	r2, [r7, #2]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005a0c:	e003      	b.n	8005a16 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005a0e:	887b      	ldrh	r3, [r7, #2]
 8005a10:	041a      	lsls	r2, r3, #16
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	619a      	str	r2, [r3, #24]
}
 8005a16:	bf00      	nop
 8005a18:	370c      	adds	r7, #12
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a20:	4770      	bx	lr
	...

08005a24 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b084      	sub	sp, #16
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d101      	bne.n	8005a36 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	e12b      	b.n	8005c8e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a3c:	b2db      	uxtb	r3, r3
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d106      	bne.n	8005a50 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2200      	movs	r2, #0
 8005a46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	f7fd ff02 	bl	8003854 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2224      	movs	r2, #36	; 0x24
 8005a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	681a      	ldr	r2, [r3, #0]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f022 0201 	bic.w	r2, r2, #1
 8005a66:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	681a      	ldr	r2, [r3, #0]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005a76:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	681a      	ldr	r2, [r3, #0]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005a86:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005a88:	f001 f8ce 	bl	8006c28 <HAL_RCC_GetPCLK1Freq>
 8005a8c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	4a81      	ldr	r2, [pc, #516]	; (8005c98 <HAL_I2C_Init+0x274>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d807      	bhi.n	8005aa8 <HAL_I2C_Init+0x84>
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	4a80      	ldr	r2, [pc, #512]	; (8005c9c <HAL_I2C_Init+0x278>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	bf94      	ite	ls
 8005aa0:	2301      	movls	r3, #1
 8005aa2:	2300      	movhi	r3, #0
 8005aa4:	b2db      	uxtb	r3, r3
 8005aa6:	e006      	b.n	8005ab6 <HAL_I2C_Init+0x92>
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	4a7d      	ldr	r2, [pc, #500]	; (8005ca0 <HAL_I2C_Init+0x27c>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	bf94      	ite	ls
 8005ab0:	2301      	movls	r3, #1
 8005ab2:	2300      	movhi	r3, #0
 8005ab4:	b2db      	uxtb	r3, r3
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d001      	beq.n	8005abe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e0e7      	b.n	8005c8e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	4a78      	ldr	r2, [pc, #480]	; (8005ca4 <HAL_I2C_Init+0x280>)
 8005ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8005ac6:	0c9b      	lsrs	r3, r3, #18
 8005ac8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	68ba      	ldr	r2, [r7, #8]
 8005ada:	430a      	orrs	r2, r1
 8005adc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	6a1b      	ldr	r3, [r3, #32]
 8005ae4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	4a6a      	ldr	r2, [pc, #424]	; (8005c98 <HAL_I2C_Init+0x274>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d802      	bhi.n	8005af8 <HAL_I2C_Init+0xd4>
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	3301      	adds	r3, #1
 8005af6:	e009      	b.n	8005b0c <HAL_I2C_Init+0xe8>
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005afe:	fb02 f303 	mul.w	r3, r2, r3
 8005b02:	4a69      	ldr	r2, [pc, #420]	; (8005ca8 <HAL_I2C_Init+0x284>)
 8005b04:	fba2 2303 	umull	r2, r3, r2, r3
 8005b08:	099b      	lsrs	r3, r3, #6
 8005b0a:	3301      	adds	r3, #1
 8005b0c:	687a      	ldr	r2, [r7, #4]
 8005b0e:	6812      	ldr	r2, [r2, #0]
 8005b10:	430b      	orrs	r3, r1
 8005b12:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	69db      	ldr	r3, [r3, #28]
 8005b1a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005b1e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	495c      	ldr	r1, [pc, #368]	; (8005c98 <HAL_I2C_Init+0x274>)
 8005b28:	428b      	cmp	r3, r1
 8005b2a:	d819      	bhi.n	8005b60 <HAL_I2C_Init+0x13c>
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	1e59      	subs	r1, r3, #1
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	005b      	lsls	r3, r3, #1
 8005b36:	fbb1 f3f3 	udiv	r3, r1, r3
 8005b3a:	1c59      	adds	r1, r3, #1
 8005b3c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005b40:	400b      	ands	r3, r1
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d00a      	beq.n	8005b5c <HAL_I2C_Init+0x138>
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	1e59      	subs	r1, r3, #1
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	005b      	lsls	r3, r3, #1
 8005b50:	fbb1 f3f3 	udiv	r3, r1, r3
 8005b54:	3301      	adds	r3, #1
 8005b56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b5a:	e051      	b.n	8005c00 <HAL_I2C_Init+0x1dc>
 8005b5c:	2304      	movs	r3, #4
 8005b5e:	e04f      	b.n	8005c00 <HAL_I2C_Init+0x1dc>
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	689b      	ldr	r3, [r3, #8]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d111      	bne.n	8005b8c <HAL_I2C_Init+0x168>
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	1e58      	subs	r0, r3, #1
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6859      	ldr	r1, [r3, #4]
 8005b70:	460b      	mov	r3, r1
 8005b72:	005b      	lsls	r3, r3, #1
 8005b74:	440b      	add	r3, r1
 8005b76:	fbb0 f3f3 	udiv	r3, r0, r3
 8005b7a:	3301      	adds	r3, #1
 8005b7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	bf0c      	ite	eq
 8005b84:	2301      	moveq	r3, #1
 8005b86:	2300      	movne	r3, #0
 8005b88:	b2db      	uxtb	r3, r3
 8005b8a:	e012      	b.n	8005bb2 <HAL_I2C_Init+0x18e>
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	1e58      	subs	r0, r3, #1
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6859      	ldr	r1, [r3, #4]
 8005b94:	460b      	mov	r3, r1
 8005b96:	009b      	lsls	r3, r3, #2
 8005b98:	440b      	add	r3, r1
 8005b9a:	0099      	lsls	r1, r3, #2
 8005b9c:	440b      	add	r3, r1
 8005b9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ba2:	3301      	adds	r3, #1
 8005ba4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	bf0c      	ite	eq
 8005bac:	2301      	moveq	r3, #1
 8005bae:	2300      	movne	r3, #0
 8005bb0:	b2db      	uxtb	r3, r3
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d001      	beq.n	8005bba <HAL_I2C_Init+0x196>
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e022      	b.n	8005c00 <HAL_I2C_Init+0x1dc>
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d10e      	bne.n	8005be0 <HAL_I2C_Init+0x1bc>
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	1e58      	subs	r0, r3, #1
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6859      	ldr	r1, [r3, #4]
 8005bca:	460b      	mov	r3, r1
 8005bcc:	005b      	lsls	r3, r3, #1
 8005bce:	440b      	add	r3, r1
 8005bd0:	fbb0 f3f3 	udiv	r3, r0, r3
 8005bd4:	3301      	adds	r3, #1
 8005bd6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005bda:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005bde:	e00f      	b.n	8005c00 <HAL_I2C_Init+0x1dc>
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	1e58      	subs	r0, r3, #1
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6859      	ldr	r1, [r3, #4]
 8005be8:	460b      	mov	r3, r1
 8005bea:	009b      	lsls	r3, r3, #2
 8005bec:	440b      	add	r3, r1
 8005bee:	0099      	lsls	r1, r3, #2
 8005bf0:	440b      	add	r3, r1
 8005bf2:	fbb0 f3f3 	udiv	r3, r0, r3
 8005bf6:	3301      	adds	r3, #1
 8005bf8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005bfc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005c00:	6879      	ldr	r1, [r7, #4]
 8005c02:	6809      	ldr	r1, [r1, #0]
 8005c04:	4313      	orrs	r3, r2
 8005c06:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	69da      	ldr	r2, [r3, #28]
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6a1b      	ldr	r3, [r3, #32]
 8005c1a:	431a      	orrs	r2, r3
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	430a      	orrs	r2, r1
 8005c22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	689b      	ldr	r3, [r3, #8]
 8005c2a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005c2e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005c32:	687a      	ldr	r2, [r7, #4]
 8005c34:	6911      	ldr	r1, [r2, #16]
 8005c36:	687a      	ldr	r2, [r7, #4]
 8005c38:	68d2      	ldr	r2, [r2, #12]
 8005c3a:	4311      	orrs	r1, r2
 8005c3c:	687a      	ldr	r2, [r7, #4]
 8005c3e:	6812      	ldr	r2, [r2, #0]
 8005c40:	430b      	orrs	r3, r1
 8005c42:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	68db      	ldr	r3, [r3, #12]
 8005c4a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	695a      	ldr	r2, [r3, #20]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	699b      	ldr	r3, [r3, #24]
 8005c56:	431a      	orrs	r2, r3
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	430a      	orrs	r2, r1
 8005c5e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f042 0201 	orr.w	r2, r2, #1
 8005c6e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2200      	movs	r2, #0
 8005c74:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2220      	movs	r2, #32
 8005c7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	2200      	movs	r2, #0
 8005c82:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2200      	movs	r2, #0
 8005c88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005c8c:	2300      	movs	r3, #0
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	3710      	adds	r7, #16
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}
 8005c96:	bf00      	nop
 8005c98:	000186a0 	.word	0x000186a0
 8005c9c:	001e847f 	.word	0x001e847f
 8005ca0:	003d08ff 	.word	0x003d08ff
 8005ca4:	431bde83 	.word	0x431bde83
 8005ca8:	10624dd3 	.word	0x10624dd3

08005cac <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b088      	sub	sp, #32
 8005cb0:	af02      	add	r7, sp, #8
 8005cb2:	60f8      	str	r0, [r7, #12]
 8005cb4:	4608      	mov	r0, r1
 8005cb6:	4611      	mov	r1, r2
 8005cb8:	461a      	mov	r2, r3
 8005cba:	4603      	mov	r3, r0
 8005cbc:	817b      	strh	r3, [r7, #10]
 8005cbe:	460b      	mov	r3, r1
 8005cc0:	813b      	strh	r3, [r7, #8]
 8005cc2:	4613      	mov	r3, r2
 8005cc4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005cc6:	f7fe fb81 	bl	80043cc <HAL_GetTick>
 8005cca:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cd2:	b2db      	uxtb	r3, r3
 8005cd4:	2b20      	cmp	r3, #32
 8005cd6:	f040 80d9 	bne.w	8005e8c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	9300      	str	r3, [sp, #0]
 8005cde:	2319      	movs	r3, #25
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	496d      	ldr	r1, [pc, #436]	; (8005e98 <HAL_I2C_Mem_Write+0x1ec>)
 8005ce4:	68f8      	ldr	r0, [r7, #12]
 8005ce6:	f000 fc7f 	bl	80065e8 <I2C_WaitOnFlagUntilTimeout>
 8005cea:	4603      	mov	r3, r0
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d001      	beq.n	8005cf4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005cf0:	2302      	movs	r3, #2
 8005cf2:	e0cc      	b.n	8005e8e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cfa:	2b01      	cmp	r3, #1
 8005cfc:	d101      	bne.n	8005d02 <HAL_I2C_Mem_Write+0x56>
 8005cfe:	2302      	movs	r3, #2
 8005d00:	e0c5      	b.n	8005e8e <HAL_I2C_Mem_Write+0x1e2>
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2201      	movs	r2, #1
 8005d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f003 0301 	and.w	r3, r3, #1
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d007      	beq.n	8005d28 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	681a      	ldr	r2, [r3, #0]
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f042 0201 	orr.w	r2, r2, #1
 8005d26:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	681a      	ldr	r2, [r3, #0]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005d36:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	2221      	movs	r2, #33	; 0x21
 8005d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	2240      	movs	r2, #64	; 0x40
 8005d44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	6a3a      	ldr	r2, [r7, #32]
 8005d52:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005d58:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d5e:	b29a      	uxth	r2, r3
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	4a4d      	ldr	r2, [pc, #308]	; (8005e9c <HAL_I2C_Mem_Write+0x1f0>)
 8005d68:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005d6a:	88f8      	ldrh	r0, [r7, #6]
 8005d6c:	893a      	ldrh	r2, [r7, #8]
 8005d6e:	8979      	ldrh	r1, [r7, #10]
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	9301      	str	r3, [sp, #4]
 8005d74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d76:	9300      	str	r3, [sp, #0]
 8005d78:	4603      	mov	r3, r0
 8005d7a:	68f8      	ldr	r0, [r7, #12]
 8005d7c:	f000 fab6 	bl	80062ec <I2C_RequestMemoryWrite>
 8005d80:	4603      	mov	r3, r0
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d052      	beq.n	8005e2c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	e081      	b.n	8005e8e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d8a:	697a      	ldr	r2, [r7, #20]
 8005d8c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005d8e:	68f8      	ldr	r0, [r7, #12]
 8005d90:	f000 fd00 	bl	8006794 <I2C_WaitOnTXEFlagUntilTimeout>
 8005d94:	4603      	mov	r3, r0
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d00d      	beq.n	8005db6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d9e:	2b04      	cmp	r3, #4
 8005da0:	d107      	bne.n	8005db2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	681a      	ldr	r2, [r3, #0]
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005db0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005db2:	2301      	movs	r3, #1
 8005db4:	e06b      	b.n	8005e8e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dba:	781a      	ldrb	r2, [r3, #0]
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dc6:	1c5a      	adds	r2, r3, #1
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005dd0:	3b01      	subs	r3, #1
 8005dd2:	b29a      	uxth	r2, r3
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ddc:	b29b      	uxth	r3, r3
 8005dde:	3b01      	subs	r3, #1
 8005de0:	b29a      	uxth	r2, r3
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	695b      	ldr	r3, [r3, #20]
 8005dec:	f003 0304 	and.w	r3, r3, #4
 8005df0:	2b04      	cmp	r3, #4
 8005df2:	d11b      	bne.n	8005e2c <HAL_I2C_Mem_Write+0x180>
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d017      	beq.n	8005e2c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e00:	781a      	ldrb	r2, [r3, #0]
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e0c:	1c5a      	adds	r2, r3, #1
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e16:	3b01      	subs	r3, #1
 8005e18:	b29a      	uxth	r2, r3
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e22:	b29b      	uxth	r3, r3
 8005e24:	3b01      	subs	r3, #1
 8005e26:	b29a      	uxth	r2, r3
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d1aa      	bne.n	8005d8a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e34:	697a      	ldr	r2, [r7, #20]
 8005e36:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005e38:	68f8      	ldr	r0, [r7, #12]
 8005e3a:	f000 fcec 	bl	8006816 <I2C_WaitOnBTFFlagUntilTimeout>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d00d      	beq.n	8005e60 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e48:	2b04      	cmp	r3, #4
 8005e4a:	d107      	bne.n	8005e5c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e5a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	e016      	b.n	8005e8e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005e6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2220      	movs	r2, #32
 8005e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	2200      	movs	r2, #0
 8005e84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005e88:	2300      	movs	r3, #0
 8005e8a:	e000      	b.n	8005e8e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005e8c:	2302      	movs	r3, #2
  }
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3718      	adds	r7, #24
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd80      	pop	{r7, pc}
 8005e96:	bf00      	nop
 8005e98:	00100002 	.word	0x00100002
 8005e9c:	ffff0000 	.word	0xffff0000

08005ea0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b08c      	sub	sp, #48	; 0x30
 8005ea4:	af02      	add	r7, sp, #8
 8005ea6:	60f8      	str	r0, [r7, #12]
 8005ea8:	4608      	mov	r0, r1
 8005eaa:	4611      	mov	r1, r2
 8005eac:	461a      	mov	r2, r3
 8005eae:	4603      	mov	r3, r0
 8005eb0:	817b      	strh	r3, [r7, #10]
 8005eb2:	460b      	mov	r3, r1
 8005eb4:	813b      	strh	r3, [r7, #8]
 8005eb6:	4613      	mov	r3, r2
 8005eb8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005eba:	f7fe fa87 	bl	80043cc <HAL_GetTick>
 8005ebe:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ec6:	b2db      	uxtb	r3, r3
 8005ec8:	2b20      	cmp	r3, #32
 8005eca:	f040 8208 	bne.w	80062de <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ed0:	9300      	str	r3, [sp, #0]
 8005ed2:	2319      	movs	r3, #25
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	497b      	ldr	r1, [pc, #492]	; (80060c4 <HAL_I2C_Mem_Read+0x224>)
 8005ed8:	68f8      	ldr	r0, [r7, #12]
 8005eda:	f000 fb85 	bl	80065e8 <I2C_WaitOnFlagUntilTimeout>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d001      	beq.n	8005ee8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005ee4:	2302      	movs	r3, #2
 8005ee6:	e1fb      	b.n	80062e0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005eee:	2b01      	cmp	r3, #1
 8005ef0:	d101      	bne.n	8005ef6 <HAL_I2C_Mem_Read+0x56>
 8005ef2:	2302      	movs	r3, #2
 8005ef4:	e1f4      	b.n	80062e0 <HAL_I2C_Mem_Read+0x440>
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2201      	movs	r2, #1
 8005efa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f003 0301 	and.w	r3, r3, #1
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d007      	beq.n	8005f1c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f042 0201 	orr.w	r2, r2, #1
 8005f1a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f2a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2222      	movs	r2, #34	; 0x22
 8005f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2240      	movs	r2, #64	; 0x40
 8005f38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f46:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8005f4c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f52:	b29a      	uxth	r2, r3
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	4a5b      	ldr	r2, [pc, #364]	; (80060c8 <HAL_I2C_Mem_Read+0x228>)
 8005f5c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005f5e:	88f8      	ldrh	r0, [r7, #6]
 8005f60:	893a      	ldrh	r2, [r7, #8]
 8005f62:	8979      	ldrh	r1, [r7, #10]
 8005f64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f66:	9301      	str	r3, [sp, #4]
 8005f68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f6a:	9300      	str	r3, [sp, #0]
 8005f6c:	4603      	mov	r3, r0
 8005f6e:	68f8      	ldr	r0, [r7, #12]
 8005f70:	f000 fa52 	bl	8006418 <I2C_RequestMemoryRead>
 8005f74:	4603      	mov	r3, r0
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d001      	beq.n	8005f7e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	e1b0      	b.n	80062e0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d113      	bne.n	8005fae <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f86:	2300      	movs	r3, #0
 8005f88:	623b      	str	r3, [r7, #32]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	695b      	ldr	r3, [r3, #20]
 8005f90:	623b      	str	r3, [r7, #32]
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	699b      	ldr	r3, [r3, #24]
 8005f98:	623b      	str	r3, [r7, #32]
 8005f9a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	681a      	ldr	r2, [r3, #0]
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005faa:	601a      	str	r2, [r3, #0]
 8005fac:	e184      	b.n	80062b8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fb2:	2b01      	cmp	r3, #1
 8005fb4:	d11b      	bne.n	8005fee <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	681a      	ldr	r2, [r3, #0]
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fc4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	61fb      	str	r3, [r7, #28]
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	695b      	ldr	r3, [r3, #20]
 8005fd0:	61fb      	str	r3, [r7, #28]
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	699b      	ldr	r3, [r3, #24]
 8005fd8:	61fb      	str	r3, [r7, #28]
 8005fda:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005fea:	601a      	str	r2, [r3, #0]
 8005fec:	e164      	b.n	80062b8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ff2:	2b02      	cmp	r3, #2
 8005ff4:	d11b      	bne.n	800602e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	681a      	ldr	r2, [r3, #0]
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006004:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006006:	68fb      	ldr	r3, [r7, #12]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006014:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006016:	2300      	movs	r3, #0
 8006018:	61bb      	str	r3, [r7, #24]
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	695b      	ldr	r3, [r3, #20]
 8006020:	61bb      	str	r3, [r7, #24]
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	699b      	ldr	r3, [r3, #24]
 8006028:	61bb      	str	r3, [r7, #24]
 800602a:	69bb      	ldr	r3, [r7, #24]
 800602c:	e144      	b.n	80062b8 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800602e:	2300      	movs	r3, #0
 8006030:	617b      	str	r3, [r7, #20]
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	695b      	ldr	r3, [r3, #20]
 8006038:	617b      	str	r3, [r7, #20]
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	699b      	ldr	r3, [r3, #24]
 8006040:	617b      	str	r3, [r7, #20]
 8006042:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006044:	e138      	b.n	80062b8 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800604a:	2b03      	cmp	r3, #3
 800604c:	f200 80f1 	bhi.w	8006232 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006054:	2b01      	cmp	r3, #1
 8006056:	d123      	bne.n	80060a0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006058:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800605a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800605c:	68f8      	ldr	r0, [r7, #12]
 800605e:	f000 fc1b 	bl	8006898 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006062:	4603      	mov	r3, r0
 8006064:	2b00      	cmp	r3, #0
 8006066:	d001      	beq.n	800606c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8006068:	2301      	movs	r3, #1
 800606a:	e139      	b.n	80062e0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	691a      	ldr	r2, [r3, #16]
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006076:	b2d2      	uxtb	r2, r2
 8006078:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800607e:	1c5a      	adds	r2, r3, #1
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006088:	3b01      	subs	r3, #1
 800608a:	b29a      	uxth	r2, r3
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006094:	b29b      	uxth	r3, r3
 8006096:	3b01      	subs	r3, #1
 8006098:	b29a      	uxth	r2, r3
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800609e:	e10b      	b.n	80062b8 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060a4:	2b02      	cmp	r3, #2
 80060a6:	d14e      	bne.n	8006146 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80060a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060aa:	9300      	str	r3, [sp, #0]
 80060ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80060ae:	2200      	movs	r2, #0
 80060b0:	4906      	ldr	r1, [pc, #24]	; (80060cc <HAL_I2C_Mem_Read+0x22c>)
 80060b2:	68f8      	ldr	r0, [r7, #12]
 80060b4:	f000 fa98 	bl	80065e8 <I2C_WaitOnFlagUntilTimeout>
 80060b8:	4603      	mov	r3, r0
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d008      	beq.n	80060d0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80060be:	2301      	movs	r3, #1
 80060c0:	e10e      	b.n	80062e0 <HAL_I2C_Mem_Read+0x440>
 80060c2:	bf00      	nop
 80060c4:	00100002 	.word	0x00100002
 80060c8:	ffff0000 	.word	0xffff0000
 80060cc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	681a      	ldr	r2, [r3, #0]
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80060de:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	691a      	ldr	r2, [r3, #16]
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ea:	b2d2      	uxtb	r2, r2
 80060ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060f2:	1c5a      	adds	r2, r3, #1
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80060fc:	3b01      	subs	r3, #1
 80060fe:	b29a      	uxth	r2, r3
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006108:	b29b      	uxth	r3, r3
 800610a:	3b01      	subs	r3, #1
 800610c:	b29a      	uxth	r2, r3
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	691a      	ldr	r2, [r3, #16]
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800611c:	b2d2      	uxtb	r2, r2
 800611e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006124:	1c5a      	adds	r2, r3, #1
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800612e:	3b01      	subs	r3, #1
 8006130:	b29a      	uxth	r2, r3
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800613a:	b29b      	uxth	r3, r3
 800613c:	3b01      	subs	r3, #1
 800613e:	b29a      	uxth	r2, r3
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006144:	e0b8      	b.n	80062b8 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006148:	9300      	str	r3, [sp, #0]
 800614a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800614c:	2200      	movs	r2, #0
 800614e:	4966      	ldr	r1, [pc, #408]	; (80062e8 <HAL_I2C_Mem_Read+0x448>)
 8006150:	68f8      	ldr	r0, [r7, #12]
 8006152:	f000 fa49 	bl	80065e8 <I2C_WaitOnFlagUntilTimeout>
 8006156:	4603      	mov	r3, r0
 8006158:	2b00      	cmp	r3, #0
 800615a:	d001      	beq.n	8006160 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800615c:	2301      	movs	r3, #1
 800615e:	e0bf      	b.n	80062e0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	681a      	ldr	r2, [r3, #0]
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800616e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	691a      	ldr	r2, [r3, #16]
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800617a:	b2d2      	uxtb	r2, r2
 800617c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006182:	1c5a      	adds	r2, r3, #1
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800618c:	3b01      	subs	r3, #1
 800618e:	b29a      	uxth	r2, r3
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006198:	b29b      	uxth	r3, r3
 800619a:	3b01      	subs	r3, #1
 800619c:	b29a      	uxth	r2, r3
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80061a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a4:	9300      	str	r3, [sp, #0]
 80061a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061a8:	2200      	movs	r2, #0
 80061aa:	494f      	ldr	r1, [pc, #316]	; (80062e8 <HAL_I2C_Mem_Read+0x448>)
 80061ac:	68f8      	ldr	r0, [r7, #12]
 80061ae:	f000 fa1b 	bl	80065e8 <I2C_WaitOnFlagUntilTimeout>
 80061b2:	4603      	mov	r3, r0
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d001      	beq.n	80061bc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80061b8:	2301      	movs	r3, #1
 80061ba:	e091      	b.n	80062e0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	681a      	ldr	r2, [r3, #0]
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80061ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	691a      	ldr	r2, [r3, #16]
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061d6:	b2d2      	uxtb	r2, r2
 80061d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061de:	1c5a      	adds	r2, r3, #1
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061e8:	3b01      	subs	r3, #1
 80061ea:	b29a      	uxth	r2, r3
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061f4:	b29b      	uxth	r3, r3
 80061f6:	3b01      	subs	r3, #1
 80061f8:	b29a      	uxth	r2, r3
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	691a      	ldr	r2, [r3, #16]
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006208:	b2d2      	uxtb	r2, r2
 800620a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006210:	1c5a      	adds	r2, r3, #1
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800621a:	3b01      	subs	r3, #1
 800621c:	b29a      	uxth	r2, r3
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006226:	b29b      	uxth	r3, r3
 8006228:	3b01      	subs	r3, #1
 800622a:	b29a      	uxth	r2, r3
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006230:	e042      	b.n	80062b8 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006232:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006234:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006236:	68f8      	ldr	r0, [r7, #12]
 8006238:	f000 fb2e 	bl	8006898 <I2C_WaitOnRXNEFlagUntilTimeout>
 800623c:	4603      	mov	r3, r0
 800623e:	2b00      	cmp	r3, #0
 8006240:	d001      	beq.n	8006246 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006242:	2301      	movs	r3, #1
 8006244:	e04c      	b.n	80062e0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	691a      	ldr	r2, [r3, #16]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006250:	b2d2      	uxtb	r2, r2
 8006252:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006258:	1c5a      	adds	r2, r3, #1
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006262:	3b01      	subs	r3, #1
 8006264:	b29a      	uxth	r2, r3
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800626e:	b29b      	uxth	r3, r3
 8006270:	3b01      	subs	r3, #1
 8006272:	b29a      	uxth	r2, r3
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	695b      	ldr	r3, [r3, #20]
 800627e:	f003 0304 	and.w	r3, r3, #4
 8006282:	2b04      	cmp	r3, #4
 8006284:	d118      	bne.n	80062b8 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	691a      	ldr	r2, [r3, #16]
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006290:	b2d2      	uxtb	r2, r2
 8006292:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006298:	1c5a      	adds	r2, r3, #1
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062a2:	3b01      	subs	r3, #1
 80062a4:	b29a      	uxth	r2, r3
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062ae:	b29b      	uxth	r3, r3
 80062b0:	3b01      	subs	r3, #1
 80062b2:	b29a      	uxth	r2, r3
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062bc:	2b00      	cmp	r3, #0
 80062be:	f47f aec2 	bne.w	8006046 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2220      	movs	r2, #32
 80062c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	2200      	movs	r2, #0
 80062ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	2200      	movs	r2, #0
 80062d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80062da:	2300      	movs	r3, #0
 80062dc:	e000      	b.n	80062e0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80062de:	2302      	movs	r3, #2
  }
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	3728      	adds	r7, #40	; 0x28
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd80      	pop	{r7, pc}
 80062e8:	00010004 	.word	0x00010004

080062ec <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b088      	sub	sp, #32
 80062f0:	af02      	add	r7, sp, #8
 80062f2:	60f8      	str	r0, [r7, #12]
 80062f4:	4608      	mov	r0, r1
 80062f6:	4611      	mov	r1, r2
 80062f8:	461a      	mov	r2, r3
 80062fa:	4603      	mov	r3, r0
 80062fc:	817b      	strh	r3, [r7, #10]
 80062fe:	460b      	mov	r3, r1
 8006300:	813b      	strh	r3, [r7, #8]
 8006302:	4613      	mov	r3, r2
 8006304:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	681a      	ldr	r2, [r3, #0]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006314:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006318:	9300      	str	r3, [sp, #0]
 800631a:	6a3b      	ldr	r3, [r7, #32]
 800631c:	2200      	movs	r2, #0
 800631e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006322:	68f8      	ldr	r0, [r7, #12]
 8006324:	f000 f960 	bl	80065e8 <I2C_WaitOnFlagUntilTimeout>
 8006328:	4603      	mov	r3, r0
 800632a:	2b00      	cmp	r3, #0
 800632c:	d00d      	beq.n	800634a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006338:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800633c:	d103      	bne.n	8006346 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006344:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006346:	2303      	movs	r3, #3
 8006348:	e05f      	b.n	800640a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800634a:	897b      	ldrh	r3, [r7, #10]
 800634c:	b2db      	uxtb	r3, r3
 800634e:	461a      	mov	r2, r3
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006358:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800635a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800635c:	6a3a      	ldr	r2, [r7, #32]
 800635e:	492d      	ldr	r1, [pc, #180]	; (8006414 <I2C_RequestMemoryWrite+0x128>)
 8006360:	68f8      	ldr	r0, [r7, #12]
 8006362:	f000 f998 	bl	8006696 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006366:	4603      	mov	r3, r0
 8006368:	2b00      	cmp	r3, #0
 800636a:	d001      	beq.n	8006370 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800636c:	2301      	movs	r3, #1
 800636e:	e04c      	b.n	800640a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006370:	2300      	movs	r3, #0
 8006372:	617b      	str	r3, [r7, #20]
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	695b      	ldr	r3, [r3, #20]
 800637a:	617b      	str	r3, [r7, #20]
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	699b      	ldr	r3, [r3, #24]
 8006382:	617b      	str	r3, [r7, #20]
 8006384:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006386:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006388:	6a39      	ldr	r1, [r7, #32]
 800638a:	68f8      	ldr	r0, [r7, #12]
 800638c:	f000 fa02 	bl	8006794 <I2C_WaitOnTXEFlagUntilTimeout>
 8006390:	4603      	mov	r3, r0
 8006392:	2b00      	cmp	r3, #0
 8006394:	d00d      	beq.n	80063b2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800639a:	2b04      	cmp	r3, #4
 800639c:	d107      	bne.n	80063ae <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	681a      	ldr	r2, [r3, #0]
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063ac:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80063ae:	2301      	movs	r3, #1
 80063b0:	e02b      	b.n	800640a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80063b2:	88fb      	ldrh	r3, [r7, #6]
 80063b4:	2b01      	cmp	r3, #1
 80063b6:	d105      	bne.n	80063c4 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80063b8:	893b      	ldrh	r3, [r7, #8]
 80063ba:	b2da      	uxtb	r2, r3
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	611a      	str	r2, [r3, #16]
 80063c2:	e021      	b.n	8006408 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80063c4:	893b      	ldrh	r3, [r7, #8]
 80063c6:	0a1b      	lsrs	r3, r3, #8
 80063c8:	b29b      	uxth	r3, r3
 80063ca:	b2da      	uxtb	r2, r3
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80063d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80063d4:	6a39      	ldr	r1, [r7, #32]
 80063d6:	68f8      	ldr	r0, [r7, #12]
 80063d8:	f000 f9dc 	bl	8006794 <I2C_WaitOnTXEFlagUntilTimeout>
 80063dc:	4603      	mov	r3, r0
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d00d      	beq.n	80063fe <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063e6:	2b04      	cmp	r3, #4
 80063e8:	d107      	bne.n	80063fa <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	681a      	ldr	r2, [r3, #0]
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063f8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80063fa:	2301      	movs	r3, #1
 80063fc:	e005      	b.n	800640a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80063fe:	893b      	ldrh	r3, [r7, #8]
 8006400:	b2da      	uxtb	r2, r3
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006408:	2300      	movs	r3, #0
}
 800640a:	4618      	mov	r0, r3
 800640c:	3718      	adds	r7, #24
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}
 8006412:	bf00      	nop
 8006414:	00010002 	.word	0x00010002

08006418 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006418:	b580      	push	{r7, lr}
 800641a:	b088      	sub	sp, #32
 800641c:	af02      	add	r7, sp, #8
 800641e:	60f8      	str	r0, [r7, #12]
 8006420:	4608      	mov	r0, r1
 8006422:	4611      	mov	r1, r2
 8006424:	461a      	mov	r2, r3
 8006426:	4603      	mov	r3, r0
 8006428:	817b      	strh	r3, [r7, #10]
 800642a:	460b      	mov	r3, r1
 800642c:	813b      	strh	r3, [r7, #8]
 800642e:	4613      	mov	r3, r2
 8006430:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	681a      	ldr	r2, [r3, #0]
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006440:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	681a      	ldr	r2, [r3, #0]
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006450:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006454:	9300      	str	r3, [sp, #0]
 8006456:	6a3b      	ldr	r3, [r7, #32]
 8006458:	2200      	movs	r2, #0
 800645a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800645e:	68f8      	ldr	r0, [r7, #12]
 8006460:	f000 f8c2 	bl	80065e8 <I2C_WaitOnFlagUntilTimeout>
 8006464:	4603      	mov	r3, r0
 8006466:	2b00      	cmp	r3, #0
 8006468:	d00d      	beq.n	8006486 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006474:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006478:	d103      	bne.n	8006482 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006480:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8006482:	2303      	movs	r3, #3
 8006484:	e0aa      	b.n	80065dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006486:	897b      	ldrh	r3, [r7, #10]
 8006488:	b2db      	uxtb	r3, r3
 800648a:	461a      	mov	r2, r3
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006494:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006498:	6a3a      	ldr	r2, [r7, #32]
 800649a:	4952      	ldr	r1, [pc, #328]	; (80065e4 <I2C_RequestMemoryRead+0x1cc>)
 800649c:	68f8      	ldr	r0, [r7, #12]
 800649e:	f000 f8fa 	bl	8006696 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80064a2:	4603      	mov	r3, r0
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d001      	beq.n	80064ac <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80064a8:	2301      	movs	r3, #1
 80064aa:	e097      	b.n	80065dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064ac:	2300      	movs	r3, #0
 80064ae:	617b      	str	r3, [r7, #20]
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	695b      	ldr	r3, [r3, #20]
 80064b6:	617b      	str	r3, [r7, #20]
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	699b      	ldr	r3, [r3, #24]
 80064be:	617b      	str	r3, [r7, #20]
 80064c0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80064c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064c4:	6a39      	ldr	r1, [r7, #32]
 80064c6:	68f8      	ldr	r0, [r7, #12]
 80064c8:	f000 f964 	bl	8006794 <I2C_WaitOnTXEFlagUntilTimeout>
 80064cc:	4603      	mov	r3, r0
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d00d      	beq.n	80064ee <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064d6:	2b04      	cmp	r3, #4
 80064d8:	d107      	bne.n	80064ea <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	681a      	ldr	r2, [r3, #0]
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80064e8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80064ea:	2301      	movs	r3, #1
 80064ec:	e076      	b.n	80065dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80064ee:	88fb      	ldrh	r3, [r7, #6]
 80064f0:	2b01      	cmp	r3, #1
 80064f2:	d105      	bne.n	8006500 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80064f4:	893b      	ldrh	r3, [r7, #8]
 80064f6:	b2da      	uxtb	r2, r3
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	611a      	str	r2, [r3, #16]
 80064fe:	e021      	b.n	8006544 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006500:	893b      	ldrh	r3, [r7, #8]
 8006502:	0a1b      	lsrs	r3, r3, #8
 8006504:	b29b      	uxth	r3, r3
 8006506:	b2da      	uxtb	r2, r3
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800650e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006510:	6a39      	ldr	r1, [r7, #32]
 8006512:	68f8      	ldr	r0, [r7, #12]
 8006514:	f000 f93e 	bl	8006794 <I2C_WaitOnTXEFlagUntilTimeout>
 8006518:	4603      	mov	r3, r0
 800651a:	2b00      	cmp	r3, #0
 800651c:	d00d      	beq.n	800653a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006522:	2b04      	cmp	r3, #4
 8006524:	d107      	bne.n	8006536 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	681a      	ldr	r2, [r3, #0]
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006534:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006536:	2301      	movs	r3, #1
 8006538:	e050      	b.n	80065dc <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800653a:	893b      	ldrh	r3, [r7, #8]
 800653c:	b2da      	uxtb	r2, r3
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006544:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006546:	6a39      	ldr	r1, [r7, #32]
 8006548:	68f8      	ldr	r0, [r7, #12]
 800654a:	f000 f923 	bl	8006794 <I2C_WaitOnTXEFlagUntilTimeout>
 800654e:	4603      	mov	r3, r0
 8006550:	2b00      	cmp	r3, #0
 8006552:	d00d      	beq.n	8006570 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006558:	2b04      	cmp	r3, #4
 800655a:	d107      	bne.n	800656c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	681a      	ldr	r2, [r3, #0]
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800656a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800656c:	2301      	movs	r3, #1
 800656e:	e035      	b.n	80065dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	681a      	ldr	r2, [r3, #0]
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800657e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006582:	9300      	str	r3, [sp, #0]
 8006584:	6a3b      	ldr	r3, [r7, #32]
 8006586:	2200      	movs	r2, #0
 8006588:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800658c:	68f8      	ldr	r0, [r7, #12]
 800658e:	f000 f82b 	bl	80065e8 <I2C_WaitOnFlagUntilTimeout>
 8006592:	4603      	mov	r3, r0
 8006594:	2b00      	cmp	r3, #0
 8006596:	d00d      	beq.n	80065b4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065a6:	d103      	bne.n	80065b0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80065ae:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80065b0:	2303      	movs	r3, #3
 80065b2:	e013      	b.n	80065dc <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80065b4:	897b      	ldrh	r3, [r7, #10]
 80065b6:	b2db      	uxtb	r3, r3
 80065b8:	f043 0301 	orr.w	r3, r3, #1
 80065bc:	b2da      	uxtb	r2, r3
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80065c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065c6:	6a3a      	ldr	r2, [r7, #32]
 80065c8:	4906      	ldr	r1, [pc, #24]	; (80065e4 <I2C_RequestMemoryRead+0x1cc>)
 80065ca:	68f8      	ldr	r0, [r7, #12]
 80065cc:	f000 f863 	bl	8006696 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80065d0:	4603      	mov	r3, r0
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d001      	beq.n	80065da <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80065d6:	2301      	movs	r3, #1
 80065d8:	e000      	b.n	80065dc <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80065da:	2300      	movs	r3, #0
}
 80065dc:	4618      	mov	r0, r3
 80065de:	3718      	adds	r7, #24
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}
 80065e4:	00010002 	.word	0x00010002

080065e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	b084      	sub	sp, #16
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	60f8      	str	r0, [r7, #12]
 80065f0:	60b9      	str	r1, [r7, #8]
 80065f2:	603b      	str	r3, [r7, #0]
 80065f4:	4613      	mov	r3, r2
 80065f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80065f8:	e025      	b.n	8006646 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006600:	d021      	beq.n	8006646 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006602:	f7fd fee3 	bl	80043cc <HAL_GetTick>
 8006606:	4602      	mov	r2, r0
 8006608:	69bb      	ldr	r3, [r7, #24]
 800660a:	1ad3      	subs	r3, r2, r3
 800660c:	683a      	ldr	r2, [r7, #0]
 800660e:	429a      	cmp	r2, r3
 8006610:	d302      	bcc.n	8006618 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	2b00      	cmp	r3, #0
 8006616:	d116      	bne.n	8006646 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2200      	movs	r2, #0
 800661c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	2220      	movs	r2, #32
 8006622:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	2200      	movs	r2, #0
 800662a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006632:	f043 0220 	orr.w	r2, r3, #32
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2200      	movs	r2, #0
 800663e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006642:	2301      	movs	r3, #1
 8006644:	e023      	b.n	800668e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	0c1b      	lsrs	r3, r3, #16
 800664a:	b2db      	uxtb	r3, r3
 800664c:	2b01      	cmp	r3, #1
 800664e:	d10d      	bne.n	800666c <I2C_WaitOnFlagUntilTimeout+0x84>
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	695b      	ldr	r3, [r3, #20]
 8006656:	43da      	mvns	r2, r3
 8006658:	68bb      	ldr	r3, [r7, #8]
 800665a:	4013      	ands	r3, r2
 800665c:	b29b      	uxth	r3, r3
 800665e:	2b00      	cmp	r3, #0
 8006660:	bf0c      	ite	eq
 8006662:	2301      	moveq	r3, #1
 8006664:	2300      	movne	r3, #0
 8006666:	b2db      	uxtb	r3, r3
 8006668:	461a      	mov	r2, r3
 800666a:	e00c      	b.n	8006686 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	699b      	ldr	r3, [r3, #24]
 8006672:	43da      	mvns	r2, r3
 8006674:	68bb      	ldr	r3, [r7, #8]
 8006676:	4013      	ands	r3, r2
 8006678:	b29b      	uxth	r3, r3
 800667a:	2b00      	cmp	r3, #0
 800667c:	bf0c      	ite	eq
 800667e:	2301      	moveq	r3, #1
 8006680:	2300      	movne	r3, #0
 8006682:	b2db      	uxtb	r3, r3
 8006684:	461a      	mov	r2, r3
 8006686:	79fb      	ldrb	r3, [r7, #7]
 8006688:	429a      	cmp	r2, r3
 800668a:	d0b6      	beq.n	80065fa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800668c:	2300      	movs	r3, #0
}
 800668e:	4618      	mov	r0, r3
 8006690:	3710      	adds	r7, #16
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}

08006696 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006696:	b580      	push	{r7, lr}
 8006698:	b084      	sub	sp, #16
 800669a:	af00      	add	r7, sp, #0
 800669c:	60f8      	str	r0, [r7, #12]
 800669e:	60b9      	str	r1, [r7, #8]
 80066a0:	607a      	str	r2, [r7, #4]
 80066a2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80066a4:	e051      	b.n	800674a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	695b      	ldr	r3, [r3, #20]
 80066ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066b4:	d123      	bne.n	80066fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	681a      	ldr	r2, [r3, #0]
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066c4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80066ce:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	2200      	movs	r2, #0
 80066d4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2220      	movs	r2, #32
 80066da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	2200      	movs	r2, #0
 80066e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ea:	f043 0204 	orr.w	r2, r3, #4
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2200      	movs	r2, #0
 80066f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80066fa:	2301      	movs	r3, #1
 80066fc:	e046      	b.n	800678c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006704:	d021      	beq.n	800674a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006706:	f7fd fe61 	bl	80043cc <HAL_GetTick>
 800670a:	4602      	mov	r2, r0
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	1ad3      	subs	r3, r2, r3
 8006710:	687a      	ldr	r2, [r7, #4]
 8006712:	429a      	cmp	r2, r3
 8006714:	d302      	bcc.n	800671c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d116      	bne.n	800674a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	2200      	movs	r2, #0
 8006720:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	2220      	movs	r2, #32
 8006726:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	2200      	movs	r2, #0
 800672e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006736:	f043 0220 	orr.w	r2, r3, #32
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	2200      	movs	r2, #0
 8006742:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006746:	2301      	movs	r3, #1
 8006748:	e020      	b.n	800678c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800674a:	68bb      	ldr	r3, [r7, #8]
 800674c:	0c1b      	lsrs	r3, r3, #16
 800674e:	b2db      	uxtb	r3, r3
 8006750:	2b01      	cmp	r3, #1
 8006752:	d10c      	bne.n	800676e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	695b      	ldr	r3, [r3, #20]
 800675a:	43da      	mvns	r2, r3
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	4013      	ands	r3, r2
 8006760:	b29b      	uxth	r3, r3
 8006762:	2b00      	cmp	r3, #0
 8006764:	bf14      	ite	ne
 8006766:	2301      	movne	r3, #1
 8006768:	2300      	moveq	r3, #0
 800676a:	b2db      	uxtb	r3, r3
 800676c:	e00b      	b.n	8006786 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	699b      	ldr	r3, [r3, #24]
 8006774:	43da      	mvns	r2, r3
 8006776:	68bb      	ldr	r3, [r7, #8]
 8006778:	4013      	ands	r3, r2
 800677a:	b29b      	uxth	r3, r3
 800677c:	2b00      	cmp	r3, #0
 800677e:	bf14      	ite	ne
 8006780:	2301      	movne	r3, #1
 8006782:	2300      	moveq	r3, #0
 8006784:	b2db      	uxtb	r3, r3
 8006786:	2b00      	cmp	r3, #0
 8006788:	d18d      	bne.n	80066a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800678a:	2300      	movs	r3, #0
}
 800678c:	4618      	mov	r0, r3
 800678e:	3710      	adds	r7, #16
 8006790:	46bd      	mov	sp, r7
 8006792:	bd80      	pop	{r7, pc}

08006794 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b084      	sub	sp, #16
 8006798:	af00      	add	r7, sp, #0
 800679a:	60f8      	str	r0, [r7, #12]
 800679c:	60b9      	str	r1, [r7, #8]
 800679e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80067a0:	e02d      	b.n	80067fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80067a2:	68f8      	ldr	r0, [r7, #12]
 80067a4:	f000 f8ce 	bl	8006944 <I2C_IsAcknowledgeFailed>
 80067a8:	4603      	mov	r3, r0
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d001      	beq.n	80067b2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80067ae:	2301      	movs	r3, #1
 80067b0:	e02d      	b.n	800680e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067b8:	d021      	beq.n	80067fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80067ba:	f7fd fe07 	bl	80043cc <HAL_GetTick>
 80067be:	4602      	mov	r2, r0
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	1ad3      	subs	r3, r2, r3
 80067c4:	68ba      	ldr	r2, [r7, #8]
 80067c6:	429a      	cmp	r2, r3
 80067c8:	d302      	bcc.n	80067d0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80067ca:	68bb      	ldr	r3, [r7, #8]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d116      	bne.n	80067fe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	2200      	movs	r2, #0
 80067d4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	2220      	movs	r2, #32
 80067da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2200      	movs	r2, #0
 80067e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ea:	f043 0220 	orr.w	r2, r3, #32
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	2200      	movs	r2, #0
 80067f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80067fa:	2301      	movs	r3, #1
 80067fc:	e007      	b.n	800680e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	695b      	ldr	r3, [r3, #20]
 8006804:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006808:	2b80      	cmp	r3, #128	; 0x80
 800680a:	d1ca      	bne.n	80067a2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800680c:	2300      	movs	r3, #0
}
 800680e:	4618      	mov	r0, r3
 8006810:	3710      	adds	r7, #16
 8006812:	46bd      	mov	sp, r7
 8006814:	bd80      	pop	{r7, pc}

08006816 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006816:	b580      	push	{r7, lr}
 8006818:	b084      	sub	sp, #16
 800681a:	af00      	add	r7, sp, #0
 800681c:	60f8      	str	r0, [r7, #12]
 800681e:	60b9      	str	r1, [r7, #8]
 8006820:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006822:	e02d      	b.n	8006880 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006824:	68f8      	ldr	r0, [r7, #12]
 8006826:	f000 f88d 	bl	8006944 <I2C_IsAcknowledgeFailed>
 800682a:	4603      	mov	r3, r0
 800682c:	2b00      	cmp	r3, #0
 800682e:	d001      	beq.n	8006834 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006830:	2301      	movs	r3, #1
 8006832:	e02d      	b.n	8006890 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	f1b3 3fff 	cmp.w	r3, #4294967295
 800683a:	d021      	beq.n	8006880 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800683c:	f7fd fdc6 	bl	80043cc <HAL_GetTick>
 8006840:	4602      	mov	r2, r0
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	1ad3      	subs	r3, r2, r3
 8006846:	68ba      	ldr	r2, [r7, #8]
 8006848:	429a      	cmp	r2, r3
 800684a:	d302      	bcc.n	8006852 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d116      	bne.n	8006880 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2200      	movs	r2, #0
 8006856:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	2220      	movs	r2, #32
 800685c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	2200      	movs	r2, #0
 8006864:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800686c:	f043 0220 	orr.w	r2, r3, #32
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2200      	movs	r2, #0
 8006878:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800687c:	2301      	movs	r3, #1
 800687e:	e007      	b.n	8006890 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	695b      	ldr	r3, [r3, #20]
 8006886:	f003 0304 	and.w	r3, r3, #4
 800688a:	2b04      	cmp	r3, #4
 800688c:	d1ca      	bne.n	8006824 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800688e:	2300      	movs	r3, #0
}
 8006890:	4618      	mov	r0, r3
 8006892:	3710      	adds	r7, #16
 8006894:	46bd      	mov	sp, r7
 8006896:	bd80      	pop	{r7, pc}

08006898 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b084      	sub	sp, #16
 800689c:	af00      	add	r7, sp, #0
 800689e:	60f8      	str	r0, [r7, #12]
 80068a0:	60b9      	str	r1, [r7, #8]
 80068a2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80068a4:	e042      	b.n	800692c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	695b      	ldr	r3, [r3, #20]
 80068ac:	f003 0310 	and.w	r3, r3, #16
 80068b0:	2b10      	cmp	r3, #16
 80068b2:	d119      	bne.n	80068e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f06f 0210 	mvn.w	r2, #16
 80068bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	2200      	movs	r2, #0
 80068c2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	2220      	movs	r2, #32
 80068c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	2200      	movs	r2, #0
 80068d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2200      	movs	r2, #0
 80068e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80068e4:	2301      	movs	r3, #1
 80068e6:	e029      	b.n	800693c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80068e8:	f7fd fd70 	bl	80043cc <HAL_GetTick>
 80068ec:	4602      	mov	r2, r0
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	1ad3      	subs	r3, r2, r3
 80068f2:	68ba      	ldr	r2, [r7, #8]
 80068f4:	429a      	cmp	r2, r3
 80068f6:	d302      	bcc.n	80068fe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d116      	bne.n	800692c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	2200      	movs	r2, #0
 8006902:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	2220      	movs	r2, #32
 8006908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	2200      	movs	r2, #0
 8006910:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006918:	f043 0220 	orr.w	r2, r3, #32
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	2200      	movs	r2, #0
 8006924:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006928:	2301      	movs	r3, #1
 800692a:	e007      	b.n	800693c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	695b      	ldr	r3, [r3, #20]
 8006932:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006936:	2b40      	cmp	r3, #64	; 0x40
 8006938:	d1b5      	bne.n	80068a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800693a:	2300      	movs	r3, #0
}
 800693c:	4618      	mov	r0, r3
 800693e:	3710      	adds	r7, #16
 8006940:	46bd      	mov	sp, r7
 8006942:	bd80      	pop	{r7, pc}

08006944 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006944:	b480      	push	{r7}
 8006946:	b083      	sub	sp, #12
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	695b      	ldr	r3, [r3, #20]
 8006952:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006956:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800695a:	d11b      	bne.n	8006994 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006964:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2200      	movs	r2, #0
 800696a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2220      	movs	r2, #32
 8006970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2200      	movs	r2, #0
 8006978:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006980:	f043 0204 	orr.w	r2, r3, #4
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2200      	movs	r2, #0
 800698c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006990:	2301      	movs	r3, #1
 8006992:	e000      	b.n	8006996 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006994:	2300      	movs	r3, #0
}
 8006996:	4618      	mov	r0, r3
 8006998:	370c      	adds	r7, #12
 800699a:	46bd      	mov	sp, r7
 800699c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a0:	4770      	bx	lr
	...

080069a4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	b082      	sub	sp, #8
 80069a8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80069aa:	2300      	movs	r3, #0
 80069ac:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80069ae:	2300      	movs	r3, #0
 80069b0:	603b      	str	r3, [r7, #0]
 80069b2:	4b20      	ldr	r3, [pc, #128]	; (8006a34 <HAL_PWREx_EnableOverDrive+0x90>)
 80069b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069b6:	4a1f      	ldr	r2, [pc, #124]	; (8006a34 <HAL_PWREx_EnableOverDrive+0x90>)
 80069b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069bc:	6413      	str	r3, [r2, #64]	; 0x40
 80069be:	4b1d      	ldr	r3, [pc, #116]	; (8006a34 <HAL_PWREx_EnableOverDrive+0x90>)
 80069c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069c6:	603b      	str	r3, [r7, #0]
 80069c8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80069ca:	4b1b      	ldr	r3, [pc, #108]	; (8006a38 <HAL_PWREx_EnableOverDrive+0x94>)
 80069cc:	2201      	movs	r2, #1
 80069ce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80069d0:	f7fd fcfc 	bl	80043cc <HAL_GetTick>
 80069d4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80069d6:	e009      	b.n	80069ec <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80069d8:	f7fd fcf8 	bl	80043cc <HAL_GetTick>
 80069dc:	4602      	mov	r2, r0
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	1ad3      	subs	r3, r2, r3
 80069e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80069e6:	d901      	bls.n	80069ec <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80069e8:	2303      	movs	r3, #3
 80069ea:	e01f      	b.n	8006a2c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80069ec:	4b13      	ldr	r3, [pc, #76]	; (8006a3c <HAL_PWREx_EnableOverDrive+0x98>)
 80069ee:	685b      	ldr	r3, [r3, #4]
 80069f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80069f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069f8:	d1ee      	bne.n	80069d8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80069fa:	4b11      	ldr	r3, [pc, #68]	; (8006a40 <HAL_PWREx_EnableOverDrive+0x9c>)
 80069fc:	2201      	movs	r2, #1
 80069fe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006a00:	f7fd fce4 	bl	80043cc <HAL_GetTick>
 8006a04:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006a06:	e009      	b.n	8006a1c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006a08:	f7fd fce0 	bl	80043cc <HAL_GetTick>
 8006a0c:	4602      	mov	r2, r0
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	1ad3      	subs	r3, r2, r3
 8006a12:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006a16:	d901      	bls.n	8006a1c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8006a18:	2303      	movs	r3, #3
 8006a1a:	e007      	b.n	8006a2c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006a1c:	4b07      	ldr	r3, [pc, #28]	; (8006a3c <HAL_PWREx_EnableOverDrive+0x98>)
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a24:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006a28:	d1ee      	bne.n	8006a08 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8006a2a:	2300      	movs	r3, #0
}
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	3708      	adds	r7, #8
 8006a30:	46bd      	mov	sp, r7
 8006a32:	bd80      	pop	{r7, pc}
 8006a34:	40023800 	.word	0x40023800
 8006a38:	420e0040 	.word	0x420e0040
 8006a3c:	40007000 	.word	0x40007000
 8006a40:	420e0044 	.word	0x420e0044

08006a44 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b084      	sub	sp, #16
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
 8006a4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d101      	bne.n	8006a58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a54:	2301      	movs	r3, #1
 8006a56:	e0cc      	b.n	8006bf2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006a58:	4b68      	ldr	r3, [pc, #416]	; (8006bfc <HAL_RCC_ClockConfig+0x1b8>)
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	f003 030f 	and.w	r3, r3, #15
 8006a60:	683a      	ldr	r2, [r7, #0]
 8006a62:	429a      	cmp	r2, r3
 8006a64:	d90c      	bls.n	8006a80 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a66:	4b65      	ldr	r3, [pc, #404]	; (8006bfc <HAL_RCC_ClockConfig+0x1b8>)
 8006a68:	683a      	ldr	r2, [r7, #0]
 8006a6a:	b2d2      	uxtb	r2, r2
 8006a6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a6e:	4b63      	ldr	r3, [pc, #396]	; (8006bfc <HAL_RCC_ClockConfig+0x1b8>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f003 030f 	and.w	r3, r3, #15
 8006a76:	683a      	ldr	r2, [r7, #0]
 8006a78:	429a      	cmp	r2, r3
 8006a7a:	d001      	beq.n	8006a80 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	e0b8      	b.n	8006bf2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	f003 0302 	and.w	r3, r3, #2
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d020      	beq.n	8006ace <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f003 0304 	and.w	r3, r3, #4
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d005      	beq.n	8006aa4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006a98:	4b59      	ldr	r3, [pc, #356]	; (8006c00 <HAL_RCC_ClockConfig+0x1bc>)
 8006a9a:	689b      	ldr	r3, [r3, #8]
 8006a9c:	4a58      	ldr	r2, [pc, #352]	; (8006c00 <HAL_RCC_ClockConfig+0x1bc>)
 8006a9e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006aa2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f003 0308 	and.w	r3, r3, #8
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d005      	beq.n	8006abc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006ab0:	4b53      	ldr	r3, [pc, #332]	; (8006c00 <HAL_RCC_ClockConfig+0x1bc>)
 8006ab2:	689b      	ldr	r3, [r3, #8]
 8006ab4:	4a52      	ldr	r2, [pc, #328]	; (8006c00 <HAL_RCC_ClockConfig+0x1bc>)
 8006ab6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006aba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006abc:	4b50      	ldr	r3, [pc, #320]	; (8006c00 <HAL_RCC_ClockConfig+0x1bc>)
 8006abe:	689b      	ldr	r3, [r3, #8]
 8006ac0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	689b      	ldr	r3, [r3, #8]
 8006ac8:	494d      	ldr	r1, [pc, #308]	; (8006c00 <HAL_RCC_ClockConfig+0x1bc>)
 8006aca:	4313      	orrs	r3, r2
 8006acc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f003 0301 	and.w	r3, r3, #1
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d044      	beq.n	8006b64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	2b01      	cmp	r3, #1
 8006ae0:	d107      	bne.n	8006af2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ae2:	4b47      	ldr	r3, [pc, #284]	; (8006c00 <HAL_RCC_ClockConfig+0x1bc>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d119      	bne.n	8006b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006aee:	2301      	movs	r3, #1
 8006af0:	e07f      	b.n	8006bf2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	685b      	ldr	r3, [r3, #4]
 8006af6:	2b02      	cmp	r3, #2
 8006af8:	d003      	beq.n	8006b02 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006afe:	2b03      	cmp	r3, #3
 8006b00:	d107      	bne.n	8006b12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b02:	4b3f      	ldr	r3, [pc, #252]	; (8006c00 <HAL_RCC_ClockConfig+0x1bc>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d109      	bne.n	8006b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b0e:	2301      	movs	r3, #1
 8006b10:	e06f      	b.n	8006bf2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b12:	4b3b      	ldr	r3, [pc, #236]	; (8006c00 <HAL_RCC_ClockConfig+0x1bc>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f003 0302 	and.w	r3, r3, #2
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d101      	bne.n	8006b22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b1e:	2301      	movs	r3, #1
 8006b20:	e067      	b.n	8006bf2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006b22:	4b37      	ldr	r3, [pc, #220]	; (8006c00 <HAL_RCC_ClockConfig+0x1bc>)
 8006b24:	689b      	ldr	r3, [r3, #8]
 8006b26:	f023 0203 	bic.w	r2, r3, #3
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	685b      	ldr	r3, [r3, #4]
 8006b2e:	4934      	ldr	r1, [pc, #208]	; (8006c00 <HAL_RCC_ClockConfig+0x1bc>)
 8006b30:	4313      	orrs	r3, r2
 8006b32:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006b34:	f7fd fc4a 	bl	80043cc <HAL_GetTick>
 8006b38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b3a:	e00a      	b.n	8006b52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b3c:	f7fd fc46 	bl	80043cc <HAL_GetTick>
 8006b40:	4602      	mov	r2, r0
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	1ad3      	subs	r3, r2, r3
 8006b46:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d901      	bls.n	8006b52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006b4e:	2303      	movs	r3, #3
 8006b50:	e04f      	b.n	8006bf2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b52:	4b2b      	ldr	r3, [pc, #172]	; (8006c00 <HAL_RCC_ClockConfig+0x1bc>)
 8006b54:	689b      	ldr	r3, [r3, #8]
 8006b56:	f003 020c 	and.w	r2, r3, #12
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	685b      	ldr	r3, [r3, #4]
 8006b5e:	009b      	lsls	r3, r3, #2
 8006b60:	429a      	cmp	r2, r3
 8006b62:	d1eb      	bne.n	8006b3c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006b64:	4b25      	ldr	r3, [pc, #148]	; (8006bfc <HAL_RCC_ClockConfig+0x1b8>)
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f003 030f 	and.w	r3, r3, #15
 8006b6c:	683a      	ldr	r2, [r7, #0]
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	d20c      	bcs.n	8006b8c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b72:	4b22      	ldr	r3, [pc, #136]	; (8006bfc <HAL_RCC_ClockConfig+0x1b8>)
 8006b74:	683a      	ldr	r2, [r7, #0]
 8006b76:	b2d2      	uxtb	r2, r2
 8006b78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b7a:	4b20      	ldr	r3, [pc, #128]	; (8006bfc <HAL_RCC_ClockConfig+0x1b8>)
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f003 030f 	and.w	r3, r3, #15
 8006b82:	683a      	ldr	r2, [r7, #0]
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d001      	beq.n	8006b8c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006b88:	2301      	movs	r3, #1
 8006b8a:	e032      	b.n	8006bf2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f003 0304 	and.w	r3, r3, #4
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d008      	beq.n	8006baa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b98:	4b19      	ldr	r3, [pc, #100]	; (8006c00 <HAL_RCC_ClockConfig+0x1bc>)
 8006b9a:	689b      	ldr	r3, [r3, #8]
 8006b9c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	68db      	ldr	r3, [r3, #12]
 8006ba4:	4916      	ldr	r1, [pc, #88]	; (8006c00 <HAL_RCC_ClockConfig+0x1bc>)
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f003 0308 	and.w	r3, r3, #8
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d009      	beq.n	8006bca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006bb6:	4b12      	ldr	r3, [pc, #72]	; (8006c00 <HAL_RCC_ClockConfig+0x1bc>)
 8006bb8:	689b      	ldr	r3, [r3, #8]
 8006bba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	691b      	ldr	r3, [r3, #16]
 8006bc2:	00db      	lsls	r3, r3, #3
 8006bc4:	490e      	ldr	r1, [pc, #56]	; (8006c00 <HAL_RCC_ClockConfig+0x1bc>)
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006bca:	f000 f855 	bl	8006c78 <HAL_RCC_GetSysClockFreq>
 8006bce:	4602      	mov	r2, r0
 8006bd0:	4b0b      	ldr	r3, [pc, #44]	; (8006c00 <HAL_RCC_ClockConfig+0x1bc>)
 8006bd2:	689b      	ldr	r3, [r3, #8]
 8006bd4:	091b      	lsrs	r3, r3, #4
 8006bd6:	f003 030f 	and.w	r3, r3, #15
 8006bda:	490a      	ldr	r1, [pc, #40]	; (8006c04 <HAL_RCC_ClockConfig+0x1c0>)
 8006bdc:	5ccb      	ldrb	r3, [r1, r3]
 8006bde:	fa22 f303 	lsr.w	r3, r2, r3
 8006be2:	4a09      	ldr	r2, [pc, #36]	; (8006c08 <HAL_RCC_ClockConfig+0x1c4>)
 8006be4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006be6:	4b09      	ldr	r3, [pc, #36]	; (8006c0c <HAL_RCC_ClockConfig+0x1c8>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	4618      	mov	r0, r3
 8006bec:	f7fd fbaa 	bl	8004344 <HAL_InitTick>

  return HAL_OK;
 8006bf0:	2300      	movs	r3, #0
}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	3710      	adds	r7, #16
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}
 8006bfa:	bf00      	nop
 8006bfc:	40023c00 	.word	0x40023c00
 8006c00:	40023800 	.word	0x40023800
 8006c04:	0800ccac 	.word	0x0800ccac
 8006c08:	20000018 	.word	0x20000018
 8006c0c:	2000001c 	.word	0x2000001c

08006c10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006c10:	b480      	push	{r7}
 8006c12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006c14:	4b03      	ldr	r3, [pc, #12]	; (8006c24 <HAL_RCC_GetHCLKFreq+0x14>)
 8006c16:	681b      	ldr	r3, [r3, #0]
}
 8006c18:	4618      	mov	r0, r3
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c20:	4770      	bx	lr
 8006c22:	bf00      	nop
 8006c24:	20000018 	.word	0x20000018

08006c28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006c2c:	f7ff fff0 	bl	8006c10 <HAL_RCC_GetHCLKFreq>
 8006c30:	4602      	mov	r2, r0
 8006c32:	4b05      	ldr	r3, [pc, #20]	; (8006c48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006c34:	689b      	ldr	r3, [r3, #8]
 8006c36:	0a9b      	lsrs	r3, r3, #10
 8006c38:	f003 0307 	and.w	r3, r3, #7
 8006c3c:	4903      	ldr	r1, [pc, #12]	; (8006c4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006c3e:	5ccb      	ldrb	r3, [r1, r3]
 8006c40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c44:	4618      	mov	r0, r3
 8006c46:	bd80      	pop	{r7, pc}
 8006c48:	40023800 	.word	0x40023800
 8006c4c:	0800ccbc 	.word	0x0800ccbc

08006c50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006c54:	f7ff ffdc 	bl	8006c10 <HAL_RCC_GetHCLKFreq>
 8006c58:	4602      	mov	r2, r0
 8006c5a:	4b05      	ldr	r3, [pc, #20]	; (8006c70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	0b5b      	lsrs	r3, r3, #13
 8006c60:	f003 0307 	and.w	r3, r3, #7
 8006c64:	4903      	ldr	r1, [pc, #12]	; (8006c74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006c66:	5ccb      	ldrb	r3, [r1, r3]
 8006c68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	bd80      	pop	{r7, pc}
 8006c70:	40023800 	.word	0x40023800
 8006c74:	0800ccbc 	.word	0x0800ccbc

08006c78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c7c:	b0ae      	sub	sp, #184	; 0xb8
 8006c7e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006c80:	2300      	movs	r3, #0
 8006c82:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8006c86:	2300      	movs	r3, #0
 8006c88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8006c92:	2300      	movs	r3, #0
 8006c94:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006c9e:	4bcb      	ldr	r3, [pc, #812]	; (8006fcc <HAL_RCC_GetSysClockFreq+0x354>)
 8006ca0:	689b      	ldr	r3, [r3, #8]
 8006ca2:	f003 030c 	and.w	r3, r3, #12
 8006ca6:	2b0c      	cmp	r3, #12
 8006ca8:	f200 8206 	bhi.w	80070b8 <HAL_RCC_GetSysClockFreq+0x440>
 8006cac:	a201      	add	r2, pc, #4	; (adr r2, 8006cb4 <HAL_RCC_GetSysClockFreq+0x3c>)
 8006cae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cb2:	bf00      	nop
 8006cb4:	08006ce9 	.word	0x08006ce9
 8006cb8:	080070b9 	.word	0x080070b9
 8006cbc:	080070b9 	.word	0x080070b9
 8006cc0:	080070b9 	.word	0x080070b9
 8006cc4:	08006cf1 	.word	0x08006cf1
 8006cc8:	080070b9 	.word	0x080070b9
 8006ccc:	080070b9 	.word	0x080070b9
 8006cd0:	080070b9 	.word	0x080070b9
 8006cd4:	08006cf9 	.word	0x08006cf9
 8006cd8:	080070b9 	.word	0x080070b9
 8006cdc:	080070b9 	.word	0x080070b9
 8006ce0:	080070b9 	.word	0x080070b9
 8006ce4:	08006ee9 	.word	0x08006ee9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006ce8:	4bb9      	ldr	r3, [pc, #740]	; (8006fd0 <HAL_RCC_GetSysClockFreq+0x358>)
 8006cea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8006cee:	e1e7      	b.n	80070c0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006cf0:	4bb8      	ldr	r3, [pc, #736]	; (8006fd4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8006cf2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006cf6:	e1e3      	b.n	80070c0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006cf8:	4bb4      	ldr	r3, [pc, #720]	; (8006fcc <HAL_RCC_GetSysClockFreq+0x354>)
 8006cfa:	685b      	ldr	r3, [r3, #4]
 8006cfc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006d00:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006d04:	4bb1      	ldr	r3, [pc, #708]	; (8006fcc <HAL_RCC_GetSysClockFreq+0x354>)
 8006d06:	685b      	ldr	r3, [r3, #4]
 8006d08:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d071      	beq.n	8006df4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d10:	4bae      	ldr	r3, [pc, #696]	; (8006fcc <HAL_RCC_GetSysClockFreq+0x354>)
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	099b      	lsrs	r3, r3, #6
 8006d16:	2200      	movs	r2, #0
 8006d18:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006d1c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8006d20:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006d24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d28:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006d32:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006d36:	4622      	mov	r2, r4
 8006d38:	462b      	mov	r3, r5
 8006d3a:	f04f 0000 	mov.w	r0, #0
 8006d3e:	f04f 0100 	mov.w	r1, #0
 8006d42:	0159      	lsls	r1, r3, #5
 8006d44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006d48:	0150      	lsls	r0, r2, #5
 8006d4a:	4602      	mov	r2, r0
 8006d4c:	460b      	mov	r3, r1
 8006d4e:	4621      	mov	r1, r4
 8006d50:	1a51      	subs	r1, r2, r1
 8006d52:	6439      	str	r1, [r7, #64]	; 0x40
 8006d54:	4629      	mov	r1, r5
 8006d56:	eb63 0301 	sbc.w	r3, r3, r1
 8006d5a:	647b      	str	r3, [r7, #68]	; 0x44
 8006d5c:	f04f 0200 	mov.w	r2, #0
 8006d60:	f04f 0300 	mov.w	r3, #0
 8006d64:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8006d68:	4649      	mov	r1, r9
 8006d6a:	018b      	lsls	r3, r1, #6
 8006d6c:	4641      	mov	r1, r8
 8006d6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006d72:	4641      	mov	r1, r8
 8006d74:	018a      	lsls	r2, r1, #6
 8006d76:	4641      	mov	r1, r8
 8006d78:	1a51      	subs	r1, r2, r1
 8006d7a:	63b9      	str	r1, [r7, #56]	; 0x38
 8006d7c:	4649      	mov	r1, r9
 8006d7e:	eb63 0301 	sbc.w	r3, r3, r1
 8006d82:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d84:	f04f 0200 	mov.w	r2, #0
 8006d88:	f04f 0300 	mov.w	r3, #0
 8006d8c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8006d90:	4649      	mov	r1, r9
 8006d92:	00cb      	lsls	r3, r1, #3
 8006d94:	4641      	mov	r1, r8
 8006d96:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d9a:	4641      	mov	r1, r8
 8006d9c:	00ca      	lsls	r2, r1, #3
 8006d9e:	4610      	mov	r0, r2
 8006da0:	4619      	mov	r1, r3
 8006da2:	4603      	mov	r3, r0
 8006da4:	4622      	mov	r2, r4
 8006da6:	189b      	adds	r3, r3, r2
 8006da8:	633b      	str	r3, [r7, #48]	; 0x30
 8006daa:	462b      	mov	r3, r5
 8006dac:	460a      	mov	r2, r1
 8006dae:	eb42 0303 	adc.w	r3, r2, r3
 8006db2:	637b      	str	r3, [r7, #52]	; 0x34
 8006db4:	f04f 0200 	mov.w	r2, #0
 8006db8:	f04f 0300 	mov.w	r3, #0
 8006dbc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006dc0:	4629      	mov	r1, r5
 8006dc2:	024b      	lsls	r3, r1, #9
 8006dc4:	4621      	mov	r1, r4
 8006dc6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006dca:	4621      	mov	r1, r4
 8006dcc:	024a      	lsls	r2, r1, #9
 8006dce:	4610      	mov	r0, r2
 8006dd0:	4619      	mov	r1, r3
 8006dd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006ddc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006de0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8006de4:	f7f9 ff70 	bl	8000cc8 <__aeabi_uldivmod>
 8006de8:	4602      	mov	r2, r0
 8006dea:	460b      	mov	r3, r1
 8006dec:	4613      	mov	r3, r2
 8006dee:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006df2:	e067      	b.n	8006ec4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006df4:	4b75      	ldr	r3, [pc, #468]	; (8006fcc <HAL_RCC_GetSysClockFreq+0x354>)
 8006df6:	685b      	ldr	r3, [r3, #4]
 8006df8:	099b      	lsrs	r3, r3, #6
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006e00:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8006e04:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006e08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006e0c:	67bb      	str	r3, [r7, #120]	; 0x78
 8006e0e:	2300      	movs	r3, #0
 8006e10:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006e12:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8006e16:	4622      	mov	r2, r4
 8006e18:	462b      	mov	r3, r5
 8006e1a:	f04f 0000 	mov.w	r0, #0
 8006e1e:	f04f 0100 	mov.w	r1, #0
 8006e22:	0159      	lsls	r1, r3, #5
 8006e24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006e28:	0150      	lsls	r0, r2, #5
 8006e2a:	4602      	mov	r2, r0
 8006e2c:	460b      	mov	r3, r1
 8006e2e:	4621      	mov	r1, r4
 8006e30:	1a51      	subs	r1, r2, r1
 8006e32:	62b9      	str	r1, [r7, #40]	; 0x28
 8006e34:	4629      	mov	r1, r5
 8006e36:	eb63 0301 	sbc.w	r3, r3, r1
 8006e3a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006e3c:	f04f 0200 	mov.w	r2, #0
 8006e40:	f04f 0300 	mov.w	r3, #0
 8006e44:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8006e48:	4649      	mov	r1, r9
 8006e4a:	018b      	lsls	r3, r1, #6
 8006e4c:	4641      	mov	r1, r8
 8006e4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006e52:	4641      	mov	r1, r8
 8006e54:	018a      	lsls	r2, r1, #6
 8006e56:	4641      	mov	r1, r8
 8006e58:	ebb2 0a01 	subs.w	sl, r2, r1
 8006e5c:	4649      	mov	r1, r9
 8006e5e:	eb63 0b01 	sbc.w	fp, r3, r1
 8006e62:	f04f 0200 	mov.w	r2, #0
 8006e66:	f04f 0300 	mov.w	r3, #0
 8006e6a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006e6e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006e72:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006e76:	4692      	mov	sl, r2
 8006e78:	469b      	mov	fp, r3
 8006e7a:	4623      	mov	r3, r4
 8006e7c:	eb1a 0303 	adds.w	r3, sl, r3
 8006e80:	623b      	str	r3, [r7, #32]
 8006e82:	462b      	mov	r3, r5
 8006e84:	eb4b 0303 	adc.w	r3, fp, r3
 8006e88:	627b      	str	r3, [r7, #36]	; 0x24
 8006e8a:	f04f 0200 	mov.w	r2, #0
 8006e8e:	f04f 0300 	mov.w	r3, #0
 8006e92:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8006e96:	4629      	mov	r1, r5
 8006e98:	028b      	lsls	r3, r1, #10
 8006e9a:	4621      	mov	r1, r4
 8006e9c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006ea0:	4621      	mov	r1, r4
 8006ea2:	028a      	lsls	r2, r1, #10
 8006ea4:	4610      	mov	r0, r2
 8006ea6:	4619      	mov	r1, r3
 8006ea8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006eac:	2200      	movs	r2, #0
 8006eae:	673b      	str	r3, [r7, #112]	; 0x70
 8006eb0:	677a      	str	r2, [r7, #116]	; 0x74
 8006eb2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8006eb6:	f7f9 ff07 	bl	8000cc8 <__aeabi_uldivmod>
 8006eba:	4602      	mov	r2, r0
 8006ebc:	460b      	mov	r3, r1
 8006ebe:	4613      	mov	r3, r2
 8006ec0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006ec4:	4b41      	ldr	r3, [pc, #260]	; (8006fcc <HAL_RCC_GetSysClockFreq+0x354>)
 8006ec6:	685b      	ldr	r3, [r3, #4]
 8006ec8:	0c1b      	lsrs	r3, r3, #16
 8006eca:	f003 0303 	and.w	r3, r3, #3
 8006ece:	3301      	adds	r3, #1
 8006ed0:	005b      	lsls	r3, r3, #1
 8006ed2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8006ed6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006eda:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006ede:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ee2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8006ee6:	e0eb      	b.n	80070c0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006ee8:	4b38      	ldr	r3, [pc, #224]	; (8006fcc <HAL_RCC_GetSysClockFreq+0x354>)
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006ef0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006ef4:	4b35      	ldr	r3, [pc, #212]	; (8006fcc <HAL_RCC_GetSysClockFreq+0x354>)
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d06b      	beq.n	8006fd8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006f00:	4b32      	ldr	r3, [pc, #200]	; (8006fcc <HAL_RCC_GetSysClockFreq+0x354>)
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	099b      	lsrs	r3, r3, #6
 8006f06:	2200      	movs	r2, #0
 8006f08:	66bb      	str	r3, [r7, #104]	; 0x68
 8006f0a:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006f0c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006f0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006f12:	663b      	str	r3, [r7, #96]	; 0x60
 8006f14:	2300      	movs	r3, #0
 8006f16:	667b      	str	r3, [r7, #100]	; 0x64
 8006f18:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8006f1c:	4622      	mov	r2, r4
 8006f1e:	462b      	mov	r3, r5
 8006f20:	f04f 0000 	mov.w	r0, #0
 8006f24:	f04f 0100 	mov.w	r1, #0
 8006f28:	0159      	lsls	r1, r3, #5
 8006f2a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006f2e:	0150      	lsls	r0, r2, #5
 8006f30:	4602      	mov	r2, r0
 8006f32:	460b      	mov	r3, r1
 8006f34:	4621      	mov	r1, r4
 8006f36:	1a51      	subs	r1, r2, r1
 8006f38:	61b9      	str	r1, [r7, #24]
 8006f3a:	4629      	mov	r1, r5
 8006f3c:	eb63 0301 	sbc.w	r3, r3, r1
 8006f40:	61fb      	str	r3, [r7, #28]
 8006f42:	f04f 0200 	mov.w	r2, #0
 8006f46:	f04f 0300 	mov.w	r3, #0
 8006f4a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8006f4e:	4659      	mov	r1, fp
 8006f50:	018b      	lsls	r3, r1, #6
 8006f52:	4651      	mov	r1, sl
 8006f54:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006f58:	4651      	mov	r1, sl
 8006f5a:	018a      	lsls	r2, r1, #6
 8006f5c:	4651      	mov	r1, sl
 8006f5e:	ebb2 0801 	subs.w	r8, r2, r1
 8006f62:	4659      	mov	r1, fp
 8006f64:	eb63 0901 	sbc.w	r9, r3, r1
 8006f68:	f04f 0200 	mov.w	r2, #0
 8006f6c:	f04f 0300 	mov.w	r3, #0
 8006f70:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006f74:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006f78:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006f7c:	4690      	mov	r8, r2
 8006f7e:	4699      	mov	r9, r3
 8006f80:	4623      	mov	r3, r4
 8006f82:	eb18 0303 	adds.w	r3, r8, r3
 8006f86:	613b      	str	r3, [r7, #16]
 8006f88:	462b      	mov	r3, r5
 8006f8a:	eb49 0303 	adc.w	r3, r9, r3
 8006f8e:	617b      	str	r3, [r7, #20]
 8006f90:	f04f 0200 	mov.w	r2, #0
 8006f94:	f04f 0300 	mov.w	r3, #0
 8006f98:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8006f9c:	4629      	mov	r1, r5
 8006f9e:	024b      	lsls	r3, r1, #9
 8006fa0:	4621      	mov	r1, r4
 8006fa2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006fa6:	4621      	mov	r1, r4
 8006fa8:	024a      	lsls	r2, r1, #9
 8006faa:	4610      	mov	r0, r2
 8006fac:	4619      	mov	r1, r3
 8006fae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	65bb      	str	r3, [r7, #88]	; 0x58
 8006fb6:	65fa      	str	r2, [r7, #92]	; 0x5c
 8006fb8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006fbc:	f7f9 fe84 	bl	8000cc8 <__aeabi_uldivmod>
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	460b      	mov	r3, r1
 8006fc4:	4613      	mov	r3, r2
 8006fc6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006fca:	e065      	b.n	8007098 <HAL_RCC_GetSysClockFreq+0x420>
 8006fcc:	40023800 	.word	0x40023800
 8006fd0:	00f42400 	.word	0x00f42400
 8006fd4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006fd8:	4b3d      	ldr	r3, [pc, #244]	; (80070d0 <HAL_RCC_GetSysClockFreq+0x458>)
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	099b      	lsrs	r3, r3, #6
 8006fde:	2200      	movs	r2, #0
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	4611      	mov	r1, r2
 8006fe4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006fe8:	653b      	str	r3, [r7, #80]	; 0x50
 8006fea:	2300      	movs	r3, #0
 8006fec:	657b      	str	r3, [r7, #84]	; 0x54
 8006fee:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8006ff2:	4642      	mov	r2, r8
 8006ff4:	464b      	mov	r3, r9
 8006ff6:	f04f 0000 	mov.w	r0, #0
 8006ffa:	f04f 0100 	mov.w	r1, #0
 8006ffe:	0159      	lsls	r1, r3, #5
 8007000:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007004:	0150      	lsls	r0, r2, #5
 8007006:	4602      	mov	r2, r0
 8007008:	460b      	mov	r3, r1
 800700a:	4641      	mov	r1, r8
 800700c:	1a51      	subs	r1, r2, r1
 800700e:	60b9      	str	r1, [r7, #8]
 8007010:	4649      	mov	r1, r9
 8007012:	eb63 0301 	sbc.w	r3, r3, r1
 8007016:	60fb      	str	r3, [r7, #12]
 8007018:	f04f 0200 	mov.w	r2, #0
 800701c:	f04f 0300 	mov.w	r3, #0
 8007020:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8007024:	4659      	mov	r1, fp
 8007026:	018b      	lsls	r3, r1, #6
 8007028:	4651      	mov	r1, sl
 800702a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800702e:	4651      	mov	r1, sl
 8007030:	018a      	lsls	r2, r1, #6
 8007032:	4651      	mov	r1, sl
 8007034:	1a54      	subs	r4, r2, r1
 8007036:	4659      	mov	r1, fp
 8007038:	eb63 0501 	sbc.w	r5, r3, r1
 800703c:	f04f 0200 	mov.w	r2, #0
 8007040:	f04f 0300 	mov.w	r3, #0
 8007044:	00eb      	lsls	r3, r5, #3
 8007046:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800704a:	00e2      	lsls	r2, r4, #3
 800704c:	4614      	mov	r4, r2
 800704e:	461d      	mov	r5, r3
 8007050:	4643      	mov	r3, r8
 8007052:	18e3      	adds	r3, r4, r3
 8007054:	603b      	str	r3, [r7, #0]
 8007056:	464b      	mov	r3, r9
 8007058:	eb45 0303 	adc.w	r3, r5, r3
 800705c:	607b      	str	r3, [r7, #4]
 800705e:	f04f 0200 	mov.w	r2, #0
 8007062:	f04f 0300 	mov.w	r3, #0
 8007066:	e9d7 4500 	ldrd	r4, r5, [r7]
 800706a:	4629      	mov	r1, r5
 800706c:	028b      	lsls	r3, r1, #10
 800706e:	4621      	mov	r1, r4
 8007070:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007074:	4621      	mov	r1, r4
 8007076:	028a      	lsls	r2, r1, #10
 8007078:	4610      	mov	r0, r2
 800707a:	4619      	mov	r1, r3
 800707c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007080:	2200      	movs	r2, #0
 8007082:	64bb      	str	r3, [r7, #72]	; 0x48
 8007084:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007086:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800708a:	f7f9 fe1d 	bl	8000cc8 <__aeabi_uldivmod>
 800708e:	4602      	mov	r2, r0
 8007090:	460b      	mov	r3, r1
 8007092:	4613      	mov	r3, r2
 8007094:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8007098:	4b0d      	ldr	r3, [pc, #52]	; (80070d0 <HAL_RCC_GetSysClockFreq+0x458>)
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	0f1b      	lsrs	r3, r3, #28
 800709e:	f003 0307 	and.w	r3, r3, #7
 80070a2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80070a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80070aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80070ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80070b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80070b6:	e003      	b.n	80070c0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80070b8:	4b06      	ldr	r3, [pc, #24]	; (80070d4 <HAL_RCC_GetSysClockFreq+0x45c>)
 80070ba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80070be:	bf00      	nop
    }
  }
  return sysclockfreq;
 80070c0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	37b8      	adds	r7, #184	; 0xb8
 80070c8:	46bd      	mov	sp, r7
 80070ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80070ce:	bf00      	nop
 80070d0:	40023800 	.word	0x40023800
 80070d4:	00f42400 	.word	0x00f42400

080070d8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80070d8:	b580      	push	{r7, lr}
 80070da:	b086      	sub	sp, #24
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d101      	bne.n	80070ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80070e6:	2301      	movs	r3, #1
 80070e8:	e28d      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f003 0301 	and.w	r3, r3, #1
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	f000 8083 	beq.w	80071fe <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80070f8:	4b94      	ldr	r3, [pc, #592]	; (800734c <HAL_RCC_OscConfig+0x274>)
 80070fa:	689b      	ldr	r3, [r3, #8]
 80070fc:	f003 030c 	and.w	r3, r3, #12
 8007100:	2b04      	cmp	r3, #4
 8007102:	d019      	beq.n	8007138 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007104:	4b91      	ldr	r3, [pc, #580]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007106:	689b      	ldr	r3, [r3, #8]
 8007108:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800710c:	2b08      	cmp	r3, #8
 800710e:	d106      	bne.n	800711e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007110:	4b8e      	ldr	r3, [pc, #568]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007118:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800711c:	d00c      	beq.n	8007138 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800711e:	4b8b      	ldr	r3, [pc, #556]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007120:	689b      	ldr	r3, [r3, #8]
 8007122:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8007126:	2b0c      	cmp	r3, #12
 8007128:	d112      	bne.n	8007150 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800712a:	4b88      	ldr	r3, [pc, #544]	; (800734c <HAL_RCC_OscConfig+0x274>)
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007132:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007136:	d10b      	bne.n	8007150 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007138:	4b84      	ldr	r3, [pc, #528]	; (800734c <HAL_RCC_OscConfig+0x274>)
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007140:	2b00      	cmp	r3, #0
 8007142:	d05b      	beq.n	80071fc <HAL_RCC_OscConfig+0x124>
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	685b      	ldr	r3, [r3, #4]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d157      	bne.n	80071fc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800714c:	2301      	movs	r3, #1
 800714e:	e25a      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	685b      	ldr	r3, [r3, #4]
 8007154:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007158:	d106      	bne.n	8007168 <HAL_RCC_OscConfig+0x90>
 800715a:	4b7c      	ldr	r3, [pc, #496]	; (800734c <HAL_RCC_OscConfig+0x274>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a7b      	ldr	r2, [pc, #492]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007160:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007164:	6013      	str	r3, [r2, #0]
 8007166:	e01d      	b.n	80071a4 <HAL_RCC_OscConfig+0xcc>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007170:	d10c      	bne.n	800718c <HAL_RCC_OscConfig+0xb4>
 8007172:	4b76      	ldr	r3, [pc, #472]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	4a75      	ldr	r2, [pc, #468]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007178:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800717c:	6013      	str	r3, [r2, #0]
 800717e:	4b73      	ldr	r3, [pc, #460]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4a72      	ldr	r2, [pc, #456]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007184:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007188:	6013      	str	r3, [r2, #0]
 800718a:	e00b      	b.n	80071a4 <HAL_RCC_OscConfig+0xcc>
 800718c:	4b6f      	ldr	r3, [pc, #444]	; (800734c <HAL_RCC_OscConfig+0x274>)
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a6e      	ldr	r2, [pc, #440]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007192:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007196:	6013      	str	r3, [r2, #0]
 8007198:	4b6c      	ldr	r3, [pc, #432]	; (800734c <HAL_RCC_OscConfig+0x274>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	4a6b      	ldr	r2, [pc, #428]	; (800734c <HAL_RCC_OscConfig+0x274>)
 800719e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80071a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d013      	beq.n	80071d4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071ac:	f7fd f90e 	bl	80043cc <HAL_GetTick>
 80071b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071b2:	e008      	b.n	80071c6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80071b4:	f7fd f90a 	bl	80043cc <HAL_GetTick>
 80071b8:	4602      	mov	r2, r0
 80071ba:	693b      	ldr	r3, [r7, #16]
 80071bc:	1ad3      	subs	r3, r2, r3
 80071be:	2b64      	cmp	r3, #100	; 0x64
 80071c0:	d901      	bls.n	80071c6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80071c2:	2303      	movs	r3, #3
 80071c4:	e21f      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80071c6:	4b61      	ldr	r3, [pc, #388]	; (800734c <HAL_RCC_OscConfig+0x274>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d0f0      	beq.n	80071b4 <HAL_RCC_OscConfig+0xdc>
 80071d2:	e014      	b.n	80071fe <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071d4:	f7fd f8fa 	bl	80043cc <HAL_GetTick>
 80071d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80071da:	e008      	b.n	80071ee <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80071dc:	f7fd f8f6 	bl	80043cc <HAL_GetTick>
 80071e0:	4602      	mov	r2, r0
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	1ad3      	subs	r3, r2, r3
 80071e6:	2b64      	cmp	r3, #100	; 0x64
 80071e8:	d901      	bls.n	80071ee <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80071ea:	2303      	movs	r3, #3
 80071ec:	e20b      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80071ee:	4b57      	ldr	r3, [pc, #348]	; (800734c <HAL_RCC_OscConfig+0x274>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d1f0      	bne.n	80071dc <HAL_RCC_OscConfig+0x104>
 80071fa:	e000      	b.n	80071fe <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80071fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	f003 0302 	and.w	r3, r3, #2
 8007206:	2b00      	cmp	r3, #0
 8007208:	d06f      	beq.n	80072ea <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800720a:	4b50      	ldr	r3, [pc, #320]	; (800734c <HAL_RCC_OscConfig+0x274>)
 800720c:	689b      	ldr	r3, [r3, #8]
 800720e:	f003 030c 	and.w	r3, r3, #12
 8007212:	2b00      	cmp	r3, #0
 8007214:	d017      	beq.n	8007246 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007216:	4b4d      	ldr	r3, [pc, #308]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007218:	689b      	ldr	r3, [r3, #8]
 800721a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800721e:	2b08      	cmp	r3, #8
 8007220:	d105      	bne.n	800722e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007222:	4b4a      	ldr	r3, [pc, #296]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007224:	685b      	ldr	r3, [r3, #4]
 8007226:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800722a:	2b00      	cmp	r3, #0
 800722c:	d00b      	beq.n	8007246 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800722e:	4b47      	ldr	r3, [pc, #284]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007230:	689b      	ldr	r3, [r3, #8]
 8007232:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8007236:	2b0c      	cmp	r3, #12
 8007238:	d11c      	bne.n	8007274 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800723a:	4b44      	ldr	r3, [pc, #272]	; (800734c <HAL_RCC_OscConfig+0x274>)
 800723c:	685b      	ldr	r3, [r3, #4]
 800723e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007242:	2b00      	cmp	r3, #0
 8007244:	d116      	bne.n	8007274 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007246:	4b41      	ldr	r3, [pc, #260]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f003 0302 	and.w	r3, r3, #2
 800724e:	2b00      	cmp	r3, #0
 8007250:	d005      	beq.n	800725e <HAL_RCC_OscConfig+0x186>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	68db      	ldr	r3, [r3, #12]
 8007256:	2b01      	cmp	r3, #1
 8007258:	d001      	beq.n	800725e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	e1d3      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800725e:	4b3b      	ldr	r3, [pc, #236]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	691b      	ldr	r3, [r3, #16]
 800726a:	00db      	lsls	r3, r3, #3
 800726c:	4937      	ldr	r1, [pc, #220]	; (800734c <HAL_RCC_OscConfig+0x274>)
 800726e:	4313      	orrs	r3, r2
 8007270:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007272:	e03a      	b.n	80072ea <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	68db      	ldr	r3, [r3, #12]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d020      	beq.n	80072be <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800727c:	4b34      	ldr	r3, [pc, #208]	; (8007350 <HAL_RCC_OscConfig+0x278>)
 800727e:	2201      	movs	r2, #1
 8007280:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007282:	f7fd f8a3 	bl	80043cc <HAL_GetTick>
 8007286:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007288:	e008      	b.n	800729c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800728a:	f7fd f89f 	bl	80043cc <HAL_GetTick>
 800728e:	4602      	mov	r2, r0
 8007290:	693b      	ldr	r3, [r7, #16]
 8007292:	1ad3      	subs	r3, r2, r3
 8007294:	2b02      	cmp	r3, #2
 8007296:	d901      	bls.n	800729c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8007298:	2303      	movs	r3, #3
 800729a:	e1b4      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800729c:	4b2b      	ldr	r3, [pc, #172]	; (800734c <HAL_RCC_OscConfig+0x274>)
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f003 0302 	and.w	r3, r3, #2
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d0f0      	beq.n	800728a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80072a8:	4b28      	ldr	r3, [pc, #160]	; (800734c <HAL_RCC_OscConfig+0x274>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	691b      	ldr	r3, [r3, #16]
 80072b4:	00db      	lsls	r3, r3, #3
 80072b6:	4925      	ldr	r1, [pc, #148]	; (800734c <HAL_RCC_OscConfig+0x274>)
 80072b8:	4313      	orrs	r3, r2
 80072ba:	600b      	str	r3, [r1, #0]
 80072bc:	e015      	b.n	80072ea <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80072be:	4b24      	ldr	r3, [pc, #144]	; (8007350 <HAL_RCC_OscConfig+0x278>)
 80072c0:	2200      	movs	r2, #0
 80072c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072c4:	f7fd f882 	bl	80043cc <HAL_GetTick>
 80072c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80072ca:	e008      	b.n	80072de <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80072cc:	f7fd f87e 	bl	80043cc <HAL_GetTick>
 80072d0:	4602      	mov	r2, r0
 80072d2:	693b      	ldr	r3, [r7, #16]
 80072d4:	1ad3      	subs	r3, r2, r3
 80072d6:	2b02      	cmp	r3, #2
 80072d8:	d901      	bls.n	80072de <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80072da:	2303      	movs	r3, #3
 80072dc:	e193      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80072de:	4b1b      	ldr	r3, [pc, #108]	; (800734c <HAL_RCC_OscConfig+0x274>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f003 0302 	and.w	r3, r3, #2
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d1f0      	bne.n	80072cc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f003 0308 	and.w	r3, r3, #8
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d036      	beq.n	8007364 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	695b      	ldr	r3, [r3, #20]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d016      	beq.n	800732c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80072fe:	4b15      	ldr	r3, [pc, #84]	; (8007354 <HAL_RCC_OscConfig+0x27c>)
 8007300:	2201      	movs	r2, #1
 8007302:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007304:	f7fd f862 	bl	80043cc <HAL_GetTick>
 8007308:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800730a:	e008      	b.n	800731e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800730c:	f7fd f85e 	bl	80043cc <HAL_GetTick>
 8007310:	4602      	mov	r2, r0
 8007312:	693b      	ldr	r3, [r7, #16]
 8007314:	1ad3      	subs	r3, r2, r3
 8007316:	2b02      	cmp	r3, #2
 8007318:	d901      	bls.n	800731e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800731a:	2303      	movs	r3, #3
 800731c:	e173      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800731e:	4b0b      	ldr	r3, [pc, #44]	; (800734c <HAL_RCC_OscConfig+0x274>)
 8007320:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007322:	f003 0302 	and.w	r3, r3, #2
 8007326:	2b00      	cmp	r3, #0
 8007328:	d0f0      	beq.n	800730c <HAL_RCC_OscConfig+0x234>
 800732a:	e01b      	b.n	8007364 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800732c:	4b09      	ldr	r3, [pc, #36]	; (8007354 <HAL_RCC_OscConfig+0x27c>)
 800732e:	2200      	movs	r2, #0
 8007330:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007332:	f7fd f84b 	bl	80043cc <HAL_GetTick>
 8007336:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007338:	e00e      	b.n	8007358 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800733a:	f7fd f847 	bl	80043cc <HAL_GetTick>
 800733e:	4602      	mov	r2, r0
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	1ad3      	subs	r3, r2, r3
 8007344:	2b02      	cmp	r3, #2
 8007346:	d907      	bls.n	8007358 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8007348:	2303      	movs	r3, #3
 800734a:	e15c      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
 800734c:	40023800 	.word	0x40023800
 8007350:	42470000 	.word	0x42470000
 8007354:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007358:	4b8a      	ldr	r3, [pc, #552]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 800735a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800735c:	f003 0302 	and.w	r3, r3, #2
 8007360:	2b00      	cmp	r3, #0
 8007362:	d1ea      	bne.n	800733a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f003 0304 	and.w	r3, r3, #4
 800736c:	2b00      	cmp	r3, #0
 800736e:	f000 8097 	beq.w	80074a0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007372:	2300      	movs	r3, #0
 8007374:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007376:	4b83      	ldr	r3, [pc, #524]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 8007378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800737a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800737e:	2b00      	cmp	r3, #0
 8007380:	d10f      	bne.n	80073a2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007382:	2300      	movs	r3, #0
 8007384:	60bb      	str	r3, [r7, #8]
 8007386:	4b7f      	ldr	r3, [pc, #508]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 8007388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800738a:	4a7e      	ldr	r2, [pc, #504]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 800738c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007390:	6413      	str	r3, [r2, #64]	; 0x40
 8007392:	4b7c      	ldr	r3, [pc, #496]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 8007394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007396:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800739a:	60bb      	str	r3, [r7, #8]
 800739c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800739e:	2301      	movs	r3, #1
 80073a0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073a2:	4b79      	ldr	r3, [pc, #484]	; (8007588 <HAL_RCC_OscConfig+0x4b0>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d118      	bne.n	80073e0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80073ae:	4b76      	ldr	r3, [pc, #472]	; (8007588 <HAL_RCC_OscConfig+0x4b0>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a75      	ldr	r2, [pc, #468]	; (8007588 <HAL_RCC_OscConfig+0x4b0>)
 80073b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80073b8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80073ba:	f7fd f807 	bl	80043cc <HAL_GetTick>
 80073be:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073c0:	e008      	b.n	80073d4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80073c2:	f7fd f803 	bl	80043cc <HAL_GetTick>
 80073c6:	4602      	mov	r2, r0
 80073c8:	693b      	ldr	r3, [r7, #16]
 80073ca:	1ad3      	subs	r3, r2, r3
 80073cc:	2b02      	cmp	r3, #2
 80073ce:	d901      	bls.n	80073d4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80073d0:	2303      	movs	r3, #3
 80073d2:	e118      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80073d4:	4b6c      	ldr	r3, [pc, #432]	; (8007588 <HAL_RCC_OscConfig+0x4b0>)
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d0f0      	beq.n	80073c2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	d106      	bne.n	80073f6 <HAL_RCC_OscConfig+0x31e>
 80073e8:	4b66      	ldr	r3, [pc, #408]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 80073ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073ec:	4a65      	ldr	r2, [pc, #404]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 80073ee:	f043 0301 	orr.w	r3, r3, #1
 80073f2:	6713      	str	r3, [r2, #112]	; 0x70
 80073f4:	e01c      	b.n	8007430 <HAL_RCC_OscConfig+0x358>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	689b      	ldr	r3, [r3, #8]
 80073fa:	2b05      	cmp	r3, #5
 80073fc:	d10c      	bne.n	8007418 <HAL_RCC_OscConfig+0x340>
 80073fe:	4b61      	ldr	r3, [pc, #388]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 8007400:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007402:	4a60      	ldr	r2, [pc, #384]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 8007404:	f043 0304 	orr.w	r3, r3, #4
 8007408:	6713      	str	r3, [r2, #112]	; 0x70
 800740a:	4b5e      	ldr	r3, [pc, #376]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 800740c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800740e:	4a5d      	ldr	r2, [pc, #372]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 8007410:	f043 0301 	orr.w	r3, r3, #1
 8007414:	6713      	str	r3, [r2, #112]	; 0x70
 8007416:	e00b      	b.n	8007430 <HAL_RCC_OscConfig+0x358>
 8007418:	4b5a      	ldr	r3, [pc, #360]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 800741a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800741c:	4a59      	ldr	r2, [pc, #356]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 800741e:	f023 0301 	bic.w	r3, r3, #1
 8007422:	6713      	str	r3, [r2, #112]	; 0x70
 8007424:	4b57      	ldr	r3, [pc, #348]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 8007426:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007428:	4a56      	ldr	r2, [pc, #344]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 800742a:	f023 0304 	bic.w	r3, r3, #4
 800742e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	689b      	ldr	r3, [r3, #8]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d015      	beq.n	8007464 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007438:	f7fc ffc8 	bl	80043cc <HAL_GetTick>
 800743c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800743e:	e00a      	b.n	8007456 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007440:	f7fc ffc4 	bl	80043cc <HAL_GetTick>
 8007444:	4602      	mov	r2, r0
 8007446:	693b      	ldr	r3, [r7, #16]
 8007448:	1ad3      	subs	r3, r2, r3
 800744a:	f241 3288 	movw	r2, #5000	; 0x1388
 800744e:	4293      	cmp	r3, r2
 8007450:	d901      	bls.n	8007456 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8007452:	2303      	movs	r3, #3
 8007454:	e0d7      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007456:	4b4b      	ldr	r3, [pc, #300]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 8007458:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800745a:	f003 0302 	and.w	r3, r3, #2
 800745e:	2b00      	cmp	r3, #0
 8007460:	d0ee      	beq.n	8007440 <HAL_RCC_OscConfig+0x368>
 8007462:	e014      	b.n	800748e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007464:	f7fc ffb2 	bl	80043cc <HAL_GetTick>
 8007468:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800746a:	e00a      	b.n	8007482 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800746c:	f7fc ffae 	bl	80043cc <HAL_GetTick>
 8007470:	4602      	mov	r2, r0
 8007472:	693b      	ldr	r3, [r7, #16]
 8007474:	1ad3      	subs	r3, r2, r3
 8007476:	f241 3288 	movw	r2, #5000	; 0x1388
 800747a:	4293      	cmp	r3, r2
 800747c:	d901      	bls.n	8007482 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800747e:	2303      	movs	r3, #3
 8007480:	e0c1      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007482:	4b40      	ldr	r3, [pc, #256]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 8007484:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007486:	f003 0302 	and.w	r3, r3, #2
 800748a:	2b00      	cmp	r3, #0
 800748c:	d1ee      	bne.n	800746c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800748e:	7dfb      	ldrb	r3, [r7, #23]
 8007490:	2b01      	cmp	r3, #1
 8007492:	d105      	bne.n	80074a0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007494:	4b3b      	ldr	r3, [pc, #236]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 8007496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007498:	4a3a      	ldr	r2, [pc, #232]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 800749a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800749e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	699b      	ldr	r3, [r3, #24]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	f000 80ad 	beq.w	8007604 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80074aa:	4b36      	ldr	r3, [pc, #216]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 80074ac:	689b      	ldr	r3, [r3, #8]
 80074ae:	f003 030c 	and.w	r3, r3, #12
 80074b2:	2b08      	cmp	r3, #8
 80074b4:	d060      	beq.n	8007578 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	699b      	ldr	r3, [r3, #24]
 80074ba:	2b02      	cmp	r3, #2
 80074bc:	d145      	bne.n	800754a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80074be:	4b33      	ldr	r3, [pc, #204]	; (800758c <HAL_RCC_OscConfig+0x4b4>)
 80074c0:	2200      	movs	r2, #0
 80074c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074c4:	f7fc ff82 	bl	80043cc <HAL_GetTick>
 80074c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80074ca:	e008      	b.n	80074de <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80074cc:	f7fc ff7e 	bl	80043cc <HAL_GetTick>
 80074d0:	4602      	mov	r2, r0
 80074d2:	693b      	ldr	r3, [r7, #16]
 80074d4:	1ad3      	subs	r3, r2, r3
 80074d6:	2b02      	cmp	r3, #2
 80074d8:	d901      	bls.n	80074de <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80074da:	2303      	movs	r3, #3
 80074dc:	e093      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80074de:	4b29      	ldr	r3, [pc, #164]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d1f0      	bne.n	80074cc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	69da      	ldr	r2, [r3, #28]
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6a1b      	ldr	r3, [r3, #32]
 80074f2:	431a      	orrs	r2, r3
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074f8:	019b      	lsls	r3, r3, #6
 80074fa:	431a      	orrs	r2, r3
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007500:	085b      	lsrs	r3, r3, #1
 8007502:	3b01      	subs	r3, #1
 8007504:	041b      	lsls	r3, r3, #16
 8007506:	431a      	orrs	r2, r3
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800750c:	061b      	lsls	r3, r3, #24
 800750e:	431a      	orrs	r2, r3
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007514:	071b      	lsls	r3, r3, #28
 8007516:	491b      	ldr	r1, [pc, #108]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 8007518:	4313      	orrs	r3, r2
 800751a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800751c:	4b1b      	ldr	r3, [pc, #108]	; (800758c <HAL_RCC_OscConfig+0x4b4>)
 800751e:	2201      	movs	r2, #1
 8007520:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007522:	f7fc ff53 	bl	80043cc <HAL_GetTick>
 8007526:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007528:	e008      	b.n	800753c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800752a:	f7fc ff4f 	bl	80043cc <HAL_GetTick>
 800752e:	4602      	mov	r2, r0
 8007530:	693b      	ldr	r3, [r7, #16]
 8007532:	1ad3      	subs	r3, r2, r3
 8007534:	2b02      	cmp	r3, #2
 8007536:	d901      	bls.n	800753c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8007538:	2303      	movs	r3, #3
 800753a:	e064      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800753c:	4b11      	ldr	r3, [pc, #68]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007544:	2b00      	cmp	r3, #0
 8007546:	d0f0      	beq.n	800752a <HAL_RCC_OscConfig+0x452>
 8007548:	e05c      	b.n	8007604 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800754a:	4b10      	ldr	r3, [pc, #64]	; (800758c <HAL_RCC_OscConfig+0x4b4>)
 800754c:	2200      	movs	r2, #0
 800754e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007550:	f7fc ff3c 	bl	80043cc <HAL_GetTick>
 8007554:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007556:	e008      	b.n	800756a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007558:	f7fc ff38 	bl	80043cc <HAL_GetTick>
 800755c:	4602      	mov	r2, r0
 800755e:	693b      	ldr	r3, [r7, #16]
 8007560:	1ad3      	subs	r3, r2, r3
 8007562:	2b02      	cmp	r3, #2
 8007564:	d901      	bls.n	800756a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8007566:	2303      	movs	r3, #3
 8007568:	e04d      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800756a:	4b06      	ldr	r3, [pc, #24]	; (8007584 <HAL_RCC_OscConfig+0x4ac>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007572:	2b00      	cmp	r3, #0
 8007574:	d1f0      	bne.n	8007558 <HAL_RCC_OscConfig+0x480>
 8007576:	e045      	b.n	8007604 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	699b      	ldr	r3, [r3, #24]
 800757c:	2b01      	cmp	r3, #1
 800757e:	d107      	bne.n	8007590 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8007580:	2301      	movs	r3, #1
 8007582:	e040      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
 8007584:	40023800 	.word	0x40023800
 8007588:	40007000 	.word	0x40007000
 800758c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007590:	4b1f      	ldr	r3, [pc, #124]	; (8007610 <HAL_RCC_OscConfig+0x538>)
 8007592:	685b      	ldr	r3, [r3, #4]
 8007594:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	699b      	ldr	r3, [r3, #24]
 800759a:	2b01      	cmp	r3, #1
 800759c:	d030      	beq.n	8007600 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80075a8:	429a      	cmp	r2, r3
 80075aa:	d129      	bne.n	8007600 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80075b6:	429a      	cmp	r2, r3
 80075b8:	d122      	bne.n	8007600 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80075ba:	68fa      	ldr	r2, [r7, #12]
 80075bc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80075c0:	4013      	ands	r3, r2
 80075c2:	687a      	ldr	r2, [r7, #4]
 80075c4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80075c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d119      	bne.n	8007600 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075d6:	085b      	lsrs	r3, r3, #1
 80075d8:	3b01      	subs	r3, #1
 80075da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80075dc:	429a      	cmp	r2, r3
 80075de:	d10f      	bne.n	8007600 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80075ec:	429a      	cmp	r2, r3
 80075ee:	d107      	bne.n	8007600 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075fa:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80075fc:	429a      	cmp	r2, r3
 80075fe:	d001      	beq.n	8007604 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8007600:	2301      	movs	r3, #1
 8007602:	e000      	b.n	8007606 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8007604:	2300      	movs	r3, #0
}
 8007606:	4618      	mov	r0, r3
 8007608:	3718      	adds	r7, #24
 800760a:	46bd      	mov	sp, r7
 800760c:	bd80      	pop	{r7, pc}
 800760e:	bf00      	nop
 8007610:	40023800 	.word	0x40023800

08007614 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b082      	sub	sp, #8
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d101      	bne.n	8007626 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007622:	2301      	movs	r3, #1
 8007624:	e07b      	b.n	800771e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800762a:	2b00      	cmp	r3, #0
 800762c:	d108      	bne.n	8007640 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	685b      	ldr	r3, [r3, #4]
 8007632:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007636:	d009      	beq.n	800764c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	2200      	movs	r2, #0
 800763c:	61da      	str	r2, [r3, #28]
 800763e:	e005      	b.n	800764c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	2200      	movs	r2, #0
 8007644:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2200      	movs	r2, #0
 800764a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2200      	movs	r2, #0
 8007650:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007658:	b2db      	uxtb	r3, r3
 800765a:	2b00      	cmp	r3, #0
 800765c:	d106      	bne.n	800766c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2200      	movs	r2, #0
 8007662:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007666:	6878      	ldr	r0, [r7, #4]
 8007668:	f7fc f9e8 	bl	8003a3c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2202      	movs	r2, #2
 8007670:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	681a      	ldr	r2, [r3, #0]
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007682:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	685b      	ldr	r3, [r3, #4]
 8007688:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	689b      	ldr	r3, [r3, #8]
 8007690:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007694:	431a      	orrs	r2, r3
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	68db      	ldr	r3, [r3, #12]
 800769a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800769e:	431a      	orrs	r2, r3
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	691b      	ldr	r3, [r3, #16]
 80076a4:	f003 0302 	and.w	r3, r3, #2
 80076a8:	431a      	orrs	r2, r3
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	695b      	ldr	r3, [r3, #20]
 80076ae:	f003 0301 	and.w	r3, r3, #1
 80076b2:	431a      	orrs	r2, r3
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	699b      	ldr	r3, [r3, #24]
 80076b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80076bc:	431a      	orrs	r2, r3
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	69db      	ldr	r3, [r3, #28]
 80076c2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80076c6:	431a      	orrs	r2, r3
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	6a1b      	ldr	r3, [r3, #32]
 80076cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076d0:	ea42 0103 	orr.w	r1, r2, r3
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076d8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	430a      	orrs	r2, r1
 80076e2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	699b      	ldr	r3, [r3, #24]
 80076e8:	0c1b      	lsrs	r3, r3, #16
 80076ea:	f003 0104 	and.w	r1, r3, #4
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076f2:	f003 0210 	and.w	r2, r3, #16
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	430a      	orrs	r2, r1
 80076fc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	69da      	ldr	r2, [r3, #28]
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800770c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2200      	movs	r2, #0
 8007712:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2201      	movs	r2, #1
 8007718:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800771c:	2300      	movs	r3, #0
}
 800771e:	4618      	mov	r0, r3
 8007720:	3708      	adds	r7, #8
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}

08007726 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007726:	b580      	push	{r7, lr}
 8007728:	b088      	sub	sp, #32
 800772a:	af02      	add	r7, sp, #8
 800772c:	60f8      	str	r0, [r7, #12]
 800772e:	60b9      	str	r1, [r7, #8]
 8007730:	603b      	str	r3, [r7, #0]
 8007732:	4613      	mov	r3, r2
 8007734:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007736:	2300      	movs	r3, #0
 8007738:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	685b      	ldr	r3, [r3, #4]
 800773e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007742:	d112      	bne.n	800776a <HAL_SPI_Receive+0x44>
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	689b      	ldr	r3, [r3, #8]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d10e      	bne.n	800776a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	2204      	movs	r2, #4
 8007750:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007754:	88fa      	ldrh	r2, [r7, #6]
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	9300      	str	r3, [sp, #0]
 800775a:	4613      	mov	r3, r2
 800775c:	68ba      	ldr	r2, [r7, #8]
 800775e:	68b9      	ldr	r1, [r7, #8]
 8007760:	68f8      	ldr	r0, [r7, #12]
 8007762:	f000 f8f1 	bl	8007948 <HAL_SPI_TransmitReceive>
 8007766:	4603      	mov	r3, r0
 8007768:	e0ea      	b.n	8007940 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007770:	2b01      	cmp	r3, #1
 8007772:	d101      	bne.n	8007778 <HAL_SPI_Receive+0x52>
 8007774:	2302      	movs	r3, #2
 8007776:	e0e3      	b.n	8007940 <HAL_SPI_Receive+0x21a>
 8007778:	68fb      	ldr	r3, [r7, #12]
 800777a:	2201      	movs	r2, #1
 800777c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007780:	f7fc fe24 	bl	80043cc <HAL_GetTick>
 8007784:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800778c:	b2db      	uxtb	r3, r3
 800778e:	2b01      	cmp	r3, #1
 8007790:	d002      	beq.n	8007798 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8007792:	2302      	movs	r3, #2
 8007794:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007796:	e0ca      	b.n	800792e <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8007798:	68bb      	ldr	r3, [r7, #8]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d002      	beq.n	80077a4 <HAL_SPI_Receive+0x7e>
 800779e:	88fb      	ldrh	r3, [r7, #6]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d102      	bne.n	80077aa <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80077a4:	2301      	movs	r3, #1
 80077a6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80077a8:	e0c1      	b.n	800792e <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	2204      	movs	r2, #4
 80077ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	2200      	movs	r2, #0
 80077b6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	68ba      	ldr	r2, [r7, #8]
 80077bc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	88fa      	ldrh	r2, [r7, #6]
 80077c2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	88fa      	ldrh	r2, [r7, #6]
 80077c8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80077ca:	68fb      	ldr	r3, [r7, #12]
 80077cc:	2200      	movs	r2, #0
 80077ce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	2200      	movs	r2, #0
 80077d4:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	2200      	movs	r2, #0
 80077da:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	2200      	movs	r2, #0
 80077e0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	2200      	movs	r2, #0
 80077e6:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077f0:	d10f      	bne.n	8007812 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	681a      	ldr	r2, [r3, #0]
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007800:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	681a      	ldr	r2, [r3, #0]
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007810:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800781c:	2b40      	cmp	r3, #64	; 0x40
 800781e:	d007      	beq.n	8007830 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	681a      	ldr	r2, [r3, #0]
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800782e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	68db      	ldr	r3, [r3, #12]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d162      	bne.n	80078fe <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007838:	e02e      	b.n	8007898 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	689b      	ldr	r3, [r3, #8]
 8007840:	f003 0301 	and.w	r3, r3, #1
 8007844:	2b01      	cmp	r3, #1
 8007846:	d115      	bne.n	8007874 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f103 020c 	add.w	r2, r3, #12
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007854:	7812      	ldrb	r2, [r2, #0]
 8007856:	b2d2      	uxtb	r2, r2
 8007858:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800785e:	1c5a      	adds	r2, r3, #1
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007868:	b29b      	uxth	r3, r3
 800786a:	3b01      	subs	r3, #1
 800786c:	b29a      	uxth	r2, r3
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007872:	e011      	b.n	8007898 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007874:	f7fc fdaa 	bl	80043cc <HAL_GetTick>
 8007878:	4602      	mov	r2, r0
 800787a:	693b      	ldr	r3, [r7, #16]
 800787c:	1ad3      	subs	r3, r2, r3
 800787e:	683a      	ldr	r2, [r7, #0]
 8007880:	429a      	cmp	r2, r3
 8007882:	d803      	bhi.n	800788c <HAL_SPI_Receive+0x166>
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800788a:	d102      	bne.n	8007892 <HAL_SPI_Receive+0x16c>
 800788c:	683b      	ldr	r3, [r7, #0]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d102      	bne.n	8007898 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8007892:	2303      	movs	r3, #3
 8007894:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007896:	e04a      	b.n	800792e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800789c:	b29b      	uxth	r3, r3
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d1cb      	bne.n	800783a <HAL_SPI_Receive+0x114>
 80078a2:	e031      	b.n	8007908 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	689b      	ldr	r3, [r3, #8]
 80078aa:	f003 0301 	and.w	r3, r3, #1
 80078ae:	2b01      	cmp	r3, #1
 80078b0:	d113      	bne.n	80078da <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	68da      	ldr	r2, [r3, #12]
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078bc:	b292      	uxth	r2, r2
 80078be:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078c4:	1c9a      	adds	r2, r3, #2
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078ce:	b29b      	uxth	r3, r3
 80078d0:	3b01      	subs	r3, #1
 80078d2:	b29a      	uxth	r2, r3
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80078d8:	e011      	b.n	80078fe <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80078da:	f7fc fd77 	bl	80043cc <HAL_GetTick>
 80078de:	4602      	mov	r2, r0
 80078e0:	693b      	ldr	r3, [r7, #16]
 80078e2:	1ad3      	subs	r3, r2, r3
 80078e4:	683a      	ldr	r2, [r7, #0]
 80078e6:	429a      	cmp	r2, r3
 80078e8:	d803      	bhi.n	80078f2 <HAL_SPI_Receive+0x1cc>
 80078ea:	683b      	ldr	r3, [r7, #0]
 80078ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078f0:	d102      	bne.n	80078f8 <HAL_SPI_Receive+0x1d2>
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d102      	bne.n	80078fe <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80078f8:	2303      	movs	r3, #3
 80078fa:	75fb      	strb	r3, [r7, #23]
          goto error;
 80078fc:	e017      	b.n	800792e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007902:	b29b      	uxth	r3, r3
 8007904:	2b00      	cmp	r3, #0
 8007906:	d1cd      	bne.n	80078a4 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007908:	693a      	ldr	r2, [r7, #16]
 800790a:	6839      	ldr	r1, [r7, #0]
 800790c:	68f8      	ldr	r0, [r7, #12]
 800790e:	f000 fa45 	bl	8007d9c <SPI_EndRxTransaction>
 8007912:	4603      	mov	r3, r0
 8007914:	2b00      	cmp	r3, #0
 8007916:	d002      	beq.n	800791e <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	2220      	movs	r2, #32
 800791c:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007922:	2b00      	cmp	r3, #0
 8007924:	d002      	beq.n	800792c <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8007926:	2301      	movs	r3, #1
 8007928:	75fb      	strb	r3, [r7, #23]
 800792a:	e000      	b.n	800792e <HAL_SPI_Receive+0x208>
  }

error :
 800792c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	2201      	movs	r2, #1
 8007932:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2200      	movs	r2, #0
 800793a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800793e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007940:	4618      	mov	r0, r3
 8007942:	3718      	adds	r7, #24
 8007944:	46bd      	mov	sp, r7
 8007946:	bd80      	pop	{r7, pc}

08007948 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b08c      	sub	sp, #48	; 0x30
 800794c:	af00      	add	r7, sp, #0
 800794e:	60f8      	str	r0, [r7, #12]
 8007950:	60b9      	str	r1, [r7, #8]
 8007952:	607a      	str	r2, [r7, #4]
 8007954:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007956:	2301      	movs	r3, #1
 8007958:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800795a:	2300      	movs	r3, #0
 800795c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007966:	2b01      	cmp	r3, #1
 8007968:	d101      	bne.n	800796e <HAL_SPI_TransmitReceive+0x26>
 800796a:	2302      	movs	r3, #2
 800796c:	e18a      	b.n	8007c84 <HAL_SPI_TransmitReceive+0x33c>
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	2201      	movs	r2, #1
 8007972:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007976:	f7fc fd29 	bl	80043cc <HAL_GetTick>
 800797a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007982:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	685b      	ldr	r3, [r3, #4]
 800798a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800798c:	887b      	ldrh	r3, [r7, #2]
 800798e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007990:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007994:	2b01      	cmp	r3, #1
 8007996:	d00f      	beq.n	80079b8 <HAL_SPI_TransmitReceive+0x70>
 8007998:	69fb      	ldr	r3, [r7, #28]
 800799a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800799e:	d107      	bne.n	80079b0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	689b      	ldr	r3, [r3, #8]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	d103      	bne.n	80079b0 <HAL_SPI_TransmitReceive+0x68>
 80079a8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80079ac:	2b04      	cmp	r3, #4
 80079ae:	d003      	beq.n	80079b8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80079b0:	2302      	movs	r3, #2
 80079b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80079b6:	e15b      	b.n	8007c70 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d005      	beq.n	80079ca <HAL_SPI_TransmitReceive+0x82>
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d002      	beq.n	80079ca <HAL_SPI_TransmitReceive+0x82>
 80079c4:	887b      	ldrh	r3, [r7, #2]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d103      	bne.n	80079d2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80079ca:	2301      	movs	r3, #1
 80079cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80079d0:	e14e      	b.n	8007c70 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80079d8:	b2db      	uxtb	r3, r3
 80079da:	2b04      	cmp	r3, #4
 80079dc:	d003      	beq.n	80079e6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	2205      	movs	r2, #5
 80079e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	2200      	movs	r2, #0
 80079ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	687a      	ldr	r2, [r7, #4]
 80079f0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	887a      	ldrh	r2, [r7, #2]
 80079f6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	887a      	ldrh	r2, [r7, #2]
 80079fc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	68ba      	ldr	r2, [r7, #8]
 8007a02:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	887a      	ldrh	r2, [r7, #2]
 8007a08:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	887a      	ldrh	r2, [r7, #2]
 8007a0e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	2200      	movs	r2, #0
 8007a14:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a26:	2b40      	cmp	r3, #64	; 0x40
 8007a28:	d007      	beq.n	8007a3a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	681a      	ldr	r2, [r3, #0]
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a38:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	68db      	ldr	r3, [r3, #12]
 8007a3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007a42:	d178      	bne.n	8007b36 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d002      	beq.n	8007a52 <HAL_SPI_TransmitReceive+0x10a>
 8007a4c:	8b7b      	ldrh	r3, [r7, #26]
 8007a4e:	2b01      	cmp	r3, #1
 8007a50:	d166      	bne.n	8007b20 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a56:	881a      	ldrh	r2, [r3, #0]
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a62:	1c9a      	adds	r2, r3, #2
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a6c:	b29b      	uxth	r3, r3
 8007a6e:	3b01      	subs	r3, #1
 8007a70:	b29a      	uxth	r2, r3
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007a76:	e053      	b.n	8007b20 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	689b      	ldr	r3, [r3, #8]
 8007a7e:	f003 0302 	and.w	r3, r3, #2
 8007a82:	2b02      	cmp	r3, #2
 8007a84:	d11b      	bne.n	8007abe <HAL_SPI_TransmitReceive+0x176>
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a8a:	b29b      	uxth	r3, r3
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d016      	beq.n	8007abe <HAL_SPI_TransmitReceive+0x176>
 8007a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a92:	2b01      	cmp	r3, #1
 8007a94:	d113      	bne.n	8007abe <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a9a:	881a      	ldrh	r2, [r3, #0]
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aa6:	1c9a      	adds	r2, r3, #2
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ab0:	b29b      	uxth	r3, r3
 8007ab2:	3b01      	subs	r3, #1
 8007ab4:	b29a      	uxth	r2, r3
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007aba:	2300      	movs	r3, #0
 8007abc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	689b      	ldr	r3, [r3, #8]
 8007ac4:	f003 0301 	and.w	r3, r3, #1
 8007ac8:	2b01      	cmp	r3, #1
 8007aca:	d119      	bne.n	8007b00 <HAL_SPI_TransmitReceive+0x1b8>
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007ad0:	b29b      	uxth	r3, r3
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d014      	beq.n	8007b00 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	68da      	ldr	r2, [r3, #12]
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ae0:	b292      	uxth	r2, r2
 8007ae2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ae8:	1c9a      	adds	r2, r3, #2
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007af2:	b29b      	uxth	r3, r3
 8007af4:	3b01      	subs	r3, #1
 8007af6:	b29a      	uxth	r2, r3
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007afc:	2301      	movs	r3, #1
 8007afe:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007b00:	f7fc fc64 	bl	80043cc <HAL_GetTick>
 8007b04:	4602      	mov	r2, r0
 8007b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b08:	1ad3      	subs	r3, r2, r3
 8007b0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007b0c:	429a      	cmp	r2, r3
 8007b0e:	d807      	bhi.n	8007b20 <HAL_SPI_TransmitReceive+0x1d8>
 8007b10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007b12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b16:	d003      	beq.n	8007b20 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007b18:	2303      	movs	r3, #3
 8007b1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007b1e:	e0a7      	b.n	8007c70 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b24:	b29b      	uxth	r3, r3
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d1a6      	bne.n	8007a78 <HAL_SPI_TransmitReceive+0x130>
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007b2e:	b29b      	uxth	r3, r3
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d1a1      	bne.n	8007a78 <HAL_SPI_TransmitReceive+0x130>
 8007b34:	e07c      	b.n	8007c30 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	685b      	ldr	r3, [r3, #4]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d002      	beq.n	8007b44 <HAL_SPI_TransmitReceive+0x1fc>
 8007b3e:	8b7b      	ldrh	r3, [r7, #26]
 8007b40:	2b01      	cmp	r3, #1
 8007b42:	d16b      	bne.n	8007c1c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	330c      	adds	r3, #12
 8007b4e:	7812      	ldrb	r2, [r2, #0]
 8007b50:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b56:	1c5a      	adds	r2, r3, #1
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b60:	b29b      	uxth	r3, r3
 8007b62:	3b01      	subs	r3, #1
 8007b64:	b29a      	uxth	r2, r3
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b6a:	e057      	b.n	8007c1c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	689b      	ldr	r3, [r3, #8]
 8007b72:	f003 0302 	and.w	r3, r3, #2
 8007b76:	2b02      	cmp	r3, #2
 8007b78:	d11c      	bne.n	8007bb4 <HAL_SPI_TransmitReceive+0x26c>
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007b7e:	b29b      	uxth	r3, r3
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d017      	beq.n	8007bb4 <HAL_SPI_TransmitReceive+0x26c>
 8007b84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b86:	2b01      	cmp	r3, #1
 8007b88:	d114      	bne.n	8007bb4 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	330c      	adds	r3, #12
 8007b94:	7812      	ldrb	r2, [r2, #0]
 8007b96:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b9c:	1c5a      	adds	r2, r3, #1
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ba6:	b29b      	uxth	r3, r3
 8007ba8:	3b01      	subs	r3, #1
 8007baa:	b29a      	uxth	r2, r3
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	689b      	ldr	r3, [r3, #8]
 8007bba:	f003 0301 	and.w	r3, r3, #1
 8007bbe:	2b01      	cmp	r3, #1
 8007bc0:	d119      	bne.n	8007bf6 <HAL_SPI_TransmitReceive+0x2ae>
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007bc6:	b29b      	uxth	r3, r3
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d014      	beq.n	8007bf6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	68da      	ldr	r2, [r3, #12]
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bd6:	b2d2      	uxtb	r2, r2
 8007bd8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bde:	1c5a      	adds	r2, r3, #1
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007be8:	b29b      	uxth	r3, r3
 8007bea:	3b01      	subs	r3, #1
 8007bec:	b29a      	uxth	r2, r3
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007bf2:	2301      	movs	r3, #1
 8007bf4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007bf6:	f7fc fbe9 	bl	80043cc <HAL_GetTick>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bfe:	1ad3      	subs	r3, r2, r3
 8007c00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007c02:	429a      	cmp	r2, r3
 8007c04:	d803      	bhi.n	8007c0e <HAL_SPI_TransmitReceive+0x2c6>
 8007c06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c0c:	d102      	bne.n	8007c14 <HAL_SPI_TransmitReceive+0x2cc>
 8007c0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d103      	bne.n	8007c1c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007c14:	2303      	movs	r3, #3
 8007c16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007c1a:	e029      	b.n	8007c70 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c20:	b29b      	uxth	r3, r3
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d1a2      	bne.n	8007b6c <HAL_SPI_TransmitReceive+0x224>
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007c2a:	b29b      	uxth	r3, r3
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d19d      	bne.n	8007b6c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007c30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007c32:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007c34:	68f8      	ldr	r0, [r7, #12]
 8007c36:	f000 f917 	bl	8007e68 <SPI_EndRxTxTransaction>
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d006      	beq.n	8007c4e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007c40:	2301      	movs	r3, #1
 8007c42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	2220      	movs	r2, #32
 8007c4a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007c4c:	e010      	b.n	8007c70 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	689b      	ldr	r3, [r3, #8]
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d10b      	bne.n	8007c6e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007c56:	2300      	movs	r3, #0
 8007c58:	617b      	str	r3, [r7, #20]
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	68db      	ldr	r3, [r3, #12]
 8007c60:	617b      	str	r3, [r7, #20]
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	689b      	ldr	r3, [r3, #8]
 8007c68:	617b      	str	r3, [r7, #20]
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	e000      	b.n	8007c70 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007c6e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	2201      	movs	r2, #1
 8007c74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007c80:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007c84:	4618      	mov	r0, r3
 8007c86:	3730      	adds	r7, #48	; 0x30
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bd80      	pop	{r7, pc}

08007c8c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b088      	sub	sp, #32
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	60f8      	str	r0, [r7, #12]
 8007c94:	60b9      	str	r1, [r7, #8]
 8007c96:	603b      	str	r3, [r7, #0]
 8007c98:	4613      	mov	r3, r2
 8007c9a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007c9c:	f7fc fb96 	bl	80043cc <HAL_GetTick>
 8007ca0:	4602      	mov	r2, r0
 8007ca2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ca4:	1a9b      	subs	r3, r3, r2
 8007ca6:	683a      	ldr	r2, [r7, #0]
 8007ca8:	4413      	add	r3, r2
 8007caa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007cac:	f7fc fb8e 	bl	80043cc <HAL_GetTick>
 8007cb0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007cb2:	4b39      	ldr	r3, [pc, #228]	; (8007d98 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	015b      	lsls	r3, r3, #5
 8007cb8:	0d1b      	lsrs	r3, r3, #20
 8007cba:	69fa      	ldr	r2, [r7, #28]
 8007cbc:	fb02 f303 	mul.w	r3, r2, r3
 8007cc0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007cc2:	e054      	b.n	8007d6e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cca:	d050      	beq.n	8007d6e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007ccc:	f7fc fb7e 	bl	80043cc <HAL_GetTick>
 8007cd0:	4602      	mov	r2, r0
 8007cd2:	69bb      	ldr	r3, [r7, #24]
 8007cd4:	1ad3      	subs	r3, r2, r3
 8007cd6:	69fa      	ldr	r2, [r7, #28]
 8007cd8:	429a      	cmp	r2, r3
 8007cda:	d902      	bls.n	8007ce2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007cdc:	69fb      	ldr	r3, [r7, #28]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d13d      	bne.n	8007d5e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	685a      	ldr	r2, [r3, #4]
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007cf0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	685b      	ldr	r3, [r3, #4]
 8007cf6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007cfa:	d111      	bne.n	8007d20 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	689b      	ldr	r3, [r3, #8]
 8007d00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d04:	d004      	beq.n	8007d10 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	689b      	ldr	r3, [r3, #8]
 8007d0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d0e:	d107      	bne.n	8007d20 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	681a      	ldr	r2, [r3, #0]
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007d1e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d24:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d28:	d10f      	bne.n	8007d4a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	681a      	ldr	r2, [r3, #0]
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007d38:	601a      	str	r2, [r3, #0]
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	681a      	ldr	r2, [r3, #0]
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007d48:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	2201      	movs	r2, #1
 8007d4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	2200      	movs	r2, #0
 8007d56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007d5a:	2303      	movs	r3, #3
 8007d5c:	e017      	b.n	8007d8e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d101      	bne.n	8007d68 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007d64:	2300      	movs	r3, #0
 8007d66:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007d68:	697b      	ldr	r3, [r7, #20]
 8007d6a:	3b01      	subs	r3, #1
 8007d6c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	689a      	ldr	r2, [r3, #8]
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	4013      	ands	r3, r2
 8007d78:	68ba      	ldr	r2, [r7, #8]
 8007d7a:	429a      	cmp	r2, r3
 8007d7c:	bf0c      	ite	eq
 8007d7e:	2301      	moveq	r3, #1
 8007d80:	2300      	movne	r3, #0
 8007d82:	b2db      	uxtb	r3, r3
 8007d84:	461a      	mov	r2, r3
 8007d86:	79fb      	ldrb	r3, [r7, #7]
 8007d88:	429a      	cmp	r2, r3
 8007d8a:	d19b      	bne.n	8007cc4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007d8c:	2300      	movs	r3, #0
}
 8007d8e:	4618      	mov	r0, r3
 8007d90:	3720      	adds	r7, #32
 8007d92:	46bd      	mov	sp, r7
 8007d94:	bd80      	pop	{r7, pc}
 8007d96:	bf00      	nop
 8007d98:	20000018 	.word	0x20000018

08007d9c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b086      	sub	sp, #24
 8007da0:	af02      	add	r7, sp, #8
 8007da2:	60f8      	str	r0, [r7, #12]
 8007da4:	60b9      	str	r1, [r7, #8]
 8007da6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	685b      	ldr	r3, [r3, #4]
 8007dac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007db0:	d111      	bne.n	8007dd6 <SPI_EndRxTransaction+0x3a>
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	689b      	ldr	r3, [r3, #8]
 8007db6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007dba:	d004      	beq.n	8007dc6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	689b      	ldr	r3, [r3, #8]
 8007dc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007dc4:	d107      	bne.n	8007dd6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	681a      	ldr	r2, [r3, #0]
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007dd4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	685b      	ldr	r3, [r3, #4]
 8007dda:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007dde:	d12a      	bne.n	8007e36 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	689b      	ldr	r3, [r3, #8]
 8007de4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007de8:	d012      	beq.n	8007e10 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	9300      	str	r3, [sp, #0]
 8007dee:	68bb      	ldr	r3, [r7, #8]
 8007df0:	2200      	movs	r2, #0
 8007df2:	2180      	movs	r1, #128	; 0x80
 8007df4:	68f8      	ldr	r0, [r7, #12]
 8007df6:	f7ff ff49 	bl	8007c8c <SPI_WaitFlagStateUntilTimeout>
 8007dfa:	4603      	mov	r3, r0
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d02d      	beq.n	8007e5c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e04:	f043 0220 	orr.w	r2, r3, #32
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007e0c:	2303      	movs	r3, #3
 8007e0e:	e026      	b.n	8007e5e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	9300      	str	r3, [sp, #0]
 8007e14:	68bb      	ldr	r3, [r7, #8]
 8007e16:	2200      	movs	r2, #0
 8007e18:	2101      	movs	r1, #1
 8007e1a:	68f8      	ldr	r0, [r7, #12]
 8007e1c:	f7ff ff36 	bl	8007c8c <SPI_WaitFlagStateUntilTimeout>
 8007e20:	4603      	mov	r3, r0
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d01a      	beq.n	8007e5c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e2a:	f043 0220 	orr.w	r2, r3, #32
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8007e32:	2303      	movs	r3, #3
 8007e34:	e013      	b.n	8007e5e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	9300      	str	r3, [sp, #0]
 8007e3a:	68bb      	ldr	r3, [r7, #8]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	2101      	movs	r1, #1
 8007e40:	68f8      	ldr	r0, [r7, #12]
 8007e42:	f7ff ff23 	bl	8007c8c <SPI_WaitFlagStateUntilTimeout>
 8007e46:	4603      	mov	r3, r0
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d007      	beq.n	8007e5c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e50:	f043 0220 	orr.w	r2, r3, #32
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007e58:	2303      	movs	r3, #3
 8007e5a:	e000      	b.n	8007e5e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8007e5c:	2300      	movs	r3, #0
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	3710      	adds	r7, #16
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}
	...

08007e68 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007e68:	b580      	push	{r7, lr}
 8007e6a:	b088      	sub	sp, #32
 8007e6c:	af02      	add	r7, sp, #8
 8007e6e:	60f8      	str	r0, [r7, #12]
 8007e70:	60b9      	str	r1, [r7, #8]
 8007e72:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007e74:	4b1b      	ldr	r3, [pc, #108]	; (8007ee4 <SPI_EndRxTxTransaction+0x7c>)
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	4a1b      	ldr	r2, [pc, #108]	; (8007ee8 <SPI_EndRxTxTransaction+0x80>)
 8007e7a:	fba2 2303 	umull	r2, r3, r2, r3
 8007e7e:	0d5b      	lsrs	r3, r3, #21
 8007e80:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007e84:	fb02 f303 	mul.w	r3, r2, r3
 8007e88:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	685b      	ldr	r3, [r3, #4]
 8007e8e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007e92:	d112      	bne.n	8007eba <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	9300      	str	r3, [sp, #0]
 8007e98:	68bb      	ldr	r3, [r7, #8]
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	2180      	movs	r1, #128	; 0x80
 8007e9e:	68f8      	ldr	r0, [r7, #12]
 8007ea0:	f7ff fef4 	bl	8007c8c <SPI_WaitFlagStateUntilTimeout>
 8007ea4:	4603      	mov	r3, r0
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d016      	beq.n	8007ed8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007eae:	f043 0220 	orr.w	r2, r3, #32
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007eb6:	2303      	movs	r3, #3
 8007eb8:	e00f      	b.n	8007eda <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007eba:	697b      	ldr	r3, [r7, #20]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d00a      	beq.n	8007ed6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007ec0:	697b      	ldr	r3, [r7, #20]
 8007ec2:	3b01      	subs	r3, #1
 8007ec4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	689b      	ldr	r3, [r3, #8]
 8007ecc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ed0:	2b80      	cmp	r3, #128	; 0x80
 8007ed2:	d0f2      	beq.n	8007eba <SPI_EndRxTxTransaction+0x52>
 8007ed4:	e000      	b.n	8007ed8 <SPI_EndRxTxTransaction+0x70>
        break;
 8007ed6:	bf00      	nop
  }

  return HAL_OK;
 8007ed8:	2300      	movs	r3, #0
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	3718      	adds	r7, #24
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}
 8007ee2:	bf00      	nop
 8007ee4:	20000018 	.word	0x20000018
 8007ee8:	165e9f81 	.word	0x165e9f81

08007eec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007eec:	b580      	push	{r7, lr}
 8007eee:	b082      	sub	sp, #8
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d101      	bne.n	8007efe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007efa:	2301      	movs	r3, #1
 8007efc:	e041      	b.n	8007f82 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f04:	b2db      	uxtb	r3, r3
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d106      	bne.n	8007f18 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	f7fb fdfa 	bl	8003b0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2202      	movs	r2, #2
 8007f1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681a      	ldr	r2, [r3, #0]
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	3304      	adds	r3, #4
 8007f28:	4619      	mov	r1, r3
 8007f2a:	4610      	mov	r0, r2
 8007f2c:	f000 f95e 	bl	80081ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2201      	movs	r2, #1
 8007f34:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2201      	movs	r2, #1
 8007f44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2201      	movs	r2, #1
 8007f4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2201      	movs	r2, #1
 8007f54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2201      	movs	r2, #1
 8007f5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2201      	movs	r2, #1
 8007f64:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2201      	movs	r2, #1
 8007f6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2201      	movs	r2, #1
 8007f74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2201      	movs	r2, #1
 8007f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007f80:	2300      	movs	r3, #0
}
 8007f82:	4618      	mov	r0, r3
 8007f84:	3708      	adds	r7, #8
 8007f86:	46bd      	mov	sp, r7
 8007f88:	bd80      	pop	{r7, pc}
	...

08007f8c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b085      	sub	sp, #20
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f9a:	b2db      	uxtb	r3, r3
 8007f9c:	2b01      	cmp	r3, #1
 8007f9e:	d001      	beq.n	8007fa4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	e046      	b.n	8008032 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2202      	movs	r2, #2
 8007fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	4a23      	ldr	r2, [pc, #140]	; (8008040 <HAL_TIM_Base_Start+0xb4>)
 8007fb2:	4293      	cmp	r3, r2
 8007fb4:	d022      	beq.n	8007ffc <HAL_TIM_Base_Start+0x70>
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007fbe:	d01d      	beq.n	8007ffc <HAL_TIM_Base_Start+0x70>
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	4a1f      	ldr	r2, [pc, #124]	; (8008044 <HAL_TIM_Base_Start+0xb8>)
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d018      	beq.n	8007ffc <HAL_TIM_Base_Start+0x70>
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	4a1e      	ldr	r2, [pc, #120]	; (8008048 <HAL_TIM_Base_Start+0xbc>)
 8007fd0:	4293      	cmp	r3, r2
 8007fd2:	d013      	beq.n	8007ffc <HAL_TIM_Base_Start+0x70>
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	4a1c      	ldr	r2, [pc, #112]	; (800804c <HAL_TIM_Base_Start+0xc0>)
 8007fda:	4293      	cmp	r3, r2
 8007fdc:	d00e      	beq.n	8007ffc <HAL_TIM_Base_Start+0x70>
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	4a1b      	ldr	r2, [pc, #108]	; (8008050 <HAL_TIM_Base_Start+0xc4>)
 8007fe4:	4293      	cmp	r3, r2
 8007fe6:	d009      	beq.n	8007ffc <HAL_TIM_Base_Start+0x70>
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	4a19      	ldr	r2, [pc, #100]	; (8008054 <HAL_TIM_Base_Start+0xc8>)
 8007fee:	4293      	cmp	r3, r2
 8007ff0:	d004      	beq.n	8007ffc <HAL_TIM_Base_Start+0x70>
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	4a18      	ldr	r2, [pc, #96]	; (8008058 <HAL_TIM_Base_Start+0xcc>)
 8007ff8:	4293      	cmp	r3, r2
 8007ffa:	d111      	bne.n	8008020 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	689b      	ldr	r3, [r3, #8]
 8008002:	f003 0307 	and.w	r3, r3, #7
 8008006:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	2b06      	cmp	r3, #6
 800800c:	d010      	beq.n	8008030 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	681a      	ldr	r2, [r3, #0]
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f042 0201 	orr.w	r2, r2, #1
 800801c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800801e:	e007      	b.n	8008030 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	681a      	ldr	r2, [r3, #0]
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f042 0201 	orr.w	r2, r2, #1
 800802e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008030:	2300      	movs	r3, #0
}
 8008032:	4618      	mov	r0, r3
 8008034:	3714      	adds	r7, #20
 8008036:	46bd      	mov	sp, r7
 8008038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803c:	4770      	bx	lr
 800803e:	bf00      	nop
 8008040:	40010000 	.word	0x40010000
 8008044:	40000400 	.word	0x40000400
 8008048:	40000800 	.word	0x40000800
 800804c:	40000c00 	.word	0x40000c00
 8008050:	40010400 	.word	0x40010400
 8008054:	40014000 	.word	0x40014000
 8008058:	40001800 	.word	0x40001800

0800805c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b084      	sub	sp, #16
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
 8008064:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008066:	2300      	movs	r3, #0
 8008068:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008070:	2b01      	cmp	r3, #1
 8008072:	d101      	bne.n	8008078 <HAL_TIM_ConfigClockSource+0x1c>
 8008074:	2302      	movs	r3, #2
 8008076:	e0b4      	b.n	80081e2 <HAL_TIM_ConfigClockSource+0x186>
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2201      	movs	r2, #1
 800807c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2202      	movs	r2, #2
 8008084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	689b      	ldr	r3, [r3, #8]
 800808e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008090:	68bb      	ldr	r3, [r7, #8]
 8008092:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008096:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800809e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	68ba      	ldr	r2, [r7, #8]
 80080a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80080a8:	683b      	ldr	r3, [r7, #0]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80080b0:	d03e      	beq.n	8008130 <HAL_TIM_ConfigClockSource+0xd4>
 80080b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80080b6:	f200 8087 	bhi.w	80081c8 <HAL_TIM_ConfigClockSource+0x16c>
 80080ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080be:	f000 8086 	beq.w	80081ce <HAL_TIM_ConfigClockSource+0x172>
 80080c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080c6:	d87f      	bhi.n	80081c8 <HAL_TIM_ConfigClockSource+0x16c>
 80080c8:	2b70      	cmp	r3, #112	; 0x70
 80080ca:	d01a      	beq.n	8008102 <HAL_TIM_ConfigClockSource+0xa6>
 80080cc:	2b70      	cmp	r3, #112	; 0x70
 80080ce:	d87b      	bhi.n	80081c8 <HAL_TIM_ConfigClockSource+0x16c>
 80080d0:	2b60      	cmp	r3, #96	; 0x60
 80080d2:	d050      	beq.n	8008176 <HAL_TIM_ConfigClockSource+0x11a>
 80080d4:	2b60      	cmp	r3, #96	; 0x60
 80080d6:	d877      	bhi.n	80081c8 <HAL_TIM_ConfigClockSource+0x16c>
 80080d8:	2b50      	cmp	r3, #80	; 0x50
 80080da:	d03c      	beq.n	8008156 <HAL_TIM_ConfigClockSource+0xfa>
 80080dc:	2b50      	cmp	r3, #80	; 0x50
 80080de:	d873      	bhi.n	80081c8 <HAL_TIM_ConfigClockSource+0x16c>
 80080e0:	2b40      	cmp	r3, #64	; 0x40
 80080e2:	d058      	beq.n	8008196 <HAL_TIM_ConfigClockSource+0x13a>
 80080e4:	2b40      	cmp	r3, #64	; 0x40
 80080e6:	d86f      	bhi.n	80081c8 <HAL_TIM_ConfigClockSource+0x16c>
 80080e8:	2b30      	cmp	r3, #48	; 0x30
 80080ea:	d064      	beq.n	80081b6 <HAL_TIM_ConfigClockSource+0x15a>
 80080ec:	2b30      	cmp	r3, #48	; 0x30
 80080ee:	d86b      	bhi.n	80081c8 <HAL_TIM_ConfigClockSource+0x16c>
 80080f0:	2b20      	cmp	r3, #32
 80080f2:	d060      	beq.n	80081b6 <HAL_TIM_ConfigClockSource+0x15a>
 80080f4:	2b20      	cmp	r3, #32
 80080f6:	d867      	bhi.n	80081c8 <HAL_TIM_ConfigClockSource+0x16c>
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	d05c      	beq.n	80081b6 <HAL_TIM_ConfigClockSource+0x15a>
 80080fc:	2b10      	cmp	r3, #16
 80080fe:	d05a      	beq.n	80081b6 <HAL_TIM_ConfigClockSource+0x15a>
 8008100:	e062      	b.n	80081c8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6818      	ldr	r0, [r3, #0]
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	6899      	ldr	r1, [r3, #8]
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	685a      	ldr	r2, [r3, #4]
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	68db      	ldr	r3, [r3, #12]
 8008112:	f000 f985 	bl	8008420 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	689b      	ldr	r3, [r3, #8]
 800811c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800811e:	68bb      	ldr	r3, [r7, #8]
 8008120:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008124:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	68ba      	ldr	r2, [r7, #8]
 800812c:	609a      	str	r2, [r3, #8]
      break;
 800812e:	e04f      	b.n	80081d0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6818      	ldr	r0, [r3, #0]
 8008134:	683b      	ldr	r3, [r7, #0]
 8008136:	6899      	ldr	r1, [r3, #8]
 8008138:	683b      	ldr	r3, [r7, #0]
 800813a:	685a      	ldr	r2, [r3, #4]
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	68db      	ldr	r3, [r3, #12]
 8008140:	f000 f96e 	bl	8008420 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	689a      	ldr	r2, [r3, #8]
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008152:	609a      	str	r2, [r3, #8]
      break;
 8008154:	e03c      	b.n	80081d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	6818      	ldr	r0, [r3, #0]
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	6859      	ldr	r1, [r3, #4]
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	68db      	ldr	r3, [r3, #12]
 8008162:	461a      	mov	r2, r3
 8008164:	f000 f8e2 	bl	800832c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	2150      	movs	r1, #80	; 0x50
 800816e:	4618      	mov	r0, r3
 8008170:	f000 f93b 	bl	80083ea <TIM_ITRx_SetConfig>
      break;
 8008174:	e02c      	b.n	80081d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6818      	ldr	r0, [r3, #0]
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	6859      	ldr	r1, [r3, #4]
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	68db      	ldr	r3, [r3, #12]
 8008182:	461a      	mov	r2, r3
 8008184:	f000 f901 	bl	800838a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	2160      	movs	r1, #96	; 0x60
 800818e:	4618      	mov	r0, r3
 8008190:	f000 f92b 	bl	80083ea <TIM_ITRx_SetConfig>
      break;
 8008194:	e01c      	b.n	80081d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6818      	ldr	r0, [r3, #0]
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	6859      	ldr	r1, [r3, #4]
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	68db      	ldr	r3, [r3, #12]
 80081a2:	461a      	mov	r2, r3
 80081a4:	f000 f8c2 	bl	800832c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	2140      	movs	r1, #64	; 0x40
 80081ae:	4618      	mov	r0, r3
 80081b0:	f000 f91b 	bl	80083ea <TIM_ITRx_SetConfig>
      break;
 80081b4:	e00c      	b.n	80081d0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681a      	ldr	r2, [r3, #0]
 80081ba:	683b      	ldr	r3, [r7, #0]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	4619      	mov	r1, r3
 80081c0:	4610      	mov	r0, r2
 80081c2:	f000 f912 	bl	80083ea <TIM_ITRx_SetConfig>
      break;
 80081c6:	e003      	b.n	80081d0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80081c8:	2301      	movs	r3, #1
 80081ca:	73fb      	strb	r3, [r7, #15]
      break;
 80081cc:	e000      	b.n	80081d0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80081ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2201      	movs	r2, #1
 80081d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2200      	movs	r2, #0
 80081dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80081e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80081e2:	4618      	mov	r0, r3
 80081e4:	3710      	adds	r7, #16
 80081e6:	46bd      	mov	sp, r7
 80081e8:	bd80      	pop	{r7, pc}
	...

080081ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80081ec:	b480      	push	{r7}
 80081ee:	b085      	sub	sp, #20
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
 80081f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	4a40      	ldr	r2, [pc, #256]	; (8008300 <TIM_Base_SetConfig+0x114>)
 8008200:	4293      	cmp	r3, r2
 8008202:	d013      	beq.n	800822c <TIM_Base_SetConfig+0x40>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800820a:	d00f      	beq.n	800822c <TIM_Base_SetConfig+0x40>
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	4a3d      	ldr	r2, [pc, #244]	; (8008304 <TIM_Base_SetConfig+0x118>)
 8008210:	4293      	cmp	r3, r2
 8008212:	d00b      	beq.n	800822c <TIM_Base_SetConfig+0x40>
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	4a3c      	ldr	r2, [pc, #240]	; (8008308 <TIM_Base_SetConfig+0x11c>)
 8008218:	4293      	cmp	r3, r2
 800821a:	d007      	beq.n	800822c <TIM_Base_SetConfig+0x40>
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	4a3b      	ldr	r2, [pc, #236]	; (800830c <TIM_Base_SetConfig+0x120>)
 8008220:	4293      	cmp	r3, r2
 8008222:	d003      	beq.n	800822c <TIM_Base_SetConfig+0x40>
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	4a3a      	ldr	r2, [pc, #232]	; (8008310 <TIM_Base_SetConfig+0x124>)
 8008228:	4293      	cmp	r3, r2
 800822a:	d108      	bne.n	800823e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008232:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	68fa      	ldr	r2, [r7, #12]
 800823a:	4313      	orrs	r3, r2
 800823c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	4a2f      	ldr	r2, [pc, #188]	; (8008300 <TIM_Base_SetConfig+0x114>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d02b      	beq.n	800829e <TIM_Base_SetConfig+0xb2>
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800824c:	d027      	beq.n	800829e <TIM_Base_SetConfig+0xb2>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	4a2c      	ldr	r2, [pc, #176]	; (8008304 <TIM_Base_SetConfig+0x118>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d023      	beq.n	800829e <TIM_Base_SetConfig+0xb2>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	4a2b      	ldr	r2, [pc, #172]	; (8008308 <TIM_Base_SetConfig+0x11c>)
 800825a:	4293      	cmp	r3, r2
 800825c:	d01f      	beq.n	800829e <TIM_Base_SetConfig+0xb2>
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	4a2a      	ldr	r2, [pc, #168]	; (800830c <TIM_Base_SetConfig+0x120>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d01b      	beq.n	800829e <TIM_Base_SetConfig+0xb2>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	4a29      	ldr	r2, [pc, #164]	; (8008310 <TIM_Base_SetConfig+0x124>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d017      	beq.n	800829e <TIM_Base_SetConfig+0xb2>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	4a28      	ldr	r2, [pc, #160]	; (8008314 <TIM_Base_SetConfig+0x128>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d013      	beq.n	800829e <TIM_Base_SetConfig+0xb2>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	4a27      	ldr	r2, [pc, #156]	; (8008318 <TIM_Base_SetConfig+0x12c>)
 800827a:	4293      	cmp	r3, r2
 800827c:	d00f      	beq.n	800829e <TIM_Base_SetConfig+0xb2>
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	4a26      	ldr	r2, [pc, #152]	; (800831c <TIM_Base_SetConfig+0x130>)
 8008282:	4293      	cmp	r3, r2
 8008284:	d00b      	beq.n	800829e <TIM_Base_SetConfig+0xb2>
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	4a25      	ldr	r2, [pc, #148]	; (8008320 <TIM_Base_SetConfig+0x134>)
 800828a:	4293      	cmp	r3, r2
 800828c:	d007      	beq.n	800829e <TIM_Base_SetConfig+0xb2>
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	4a24      	ldr	r2, [pc, #144]	; (8008324 <TIM_Base_SetConfig+0x138>)
 8008292:	4293      	cmp	r3, r2
 8008294:	d003      	beq.n	800829e <TIM_Base_SetConfig+0xb2>
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	4a23      	ldr	r2, [pc, #140]	; (8008328 <TIM_Base_SetConfig+0x13c>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d108      	bne.n	80082b0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80082a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80082a6:	683b      	ldr	r3, [r7, #0]
 80082a8:	68db      	ldr	r3, [r3, #12]
 80082aa:	68fa      	ldr	r2, [r7, #12]
 80082ac:	4313      	orrs	r3, r2
 80082ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80082b6:	683b      	ldr	r3, [r7, #0]
 80082b8:	695b      	ldr	r3, [r3, #20]
 80082ba:	4313      	orrs	r3, r2
 80082bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	68fa      	ldr	r2, [r7, #12]
 80082c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	689a      	ldr	r2, [r3, #8]
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	681a      	ldr	r2, [r3, #0]
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	4a0a      	ldr	r2, [pc, #40]	; (8008300 <TIM_Base_SetConfig+0x114>)
 80082d8:	4293      	cmp	r3, r2
 80082da:	d003      	beq.n	80082e4 <TIM_Base_SetConfig+0xf8>
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	4a0c      	ldr	r2, [pc, #48]	; (8008310 <TIM_Base_SetConfig+0x124>)
 80082e0:	4293      	cmp	r3, r2
 80082e2:	d103      	bne.n	80082ec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80082e4:	683b      	ldr	r3, [r7, #0]
 80082e6:	691a      	ldr	r2, [r3, #16]
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	2201      	movs	r2, #1
 80082f0:	615a      	str	r2, [r3, #20]
}
 80082f2:	bf00      	nop
 80082f4:	3714      	adds	r7, #20
 80082f6:	46bd      	mov	sp, r7
 80082f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082fc:	4770      	bx	lr
 80082fe:	bf00      	nop
 8008300:	40010000 	.word	0x40010000
 8008304:	40000400 	.word	0x40000400
 8008308:	40000800 	.word	0x40000800
 800830c:	40000c00 	.word	0x40000c00
 8008310:	40010400 	.word	0x40010400
 8008314:	40014000 	.word	0x40014000
 8008318:	40014400 	.word	0x40014400
 800831c:	40014800 	.word	0x40014800
 8008320:	40001800 	.word	0x40001800
 8008324:	40001c00 	.word	0x40001c00
 8008328:	40002000 	.word	0x40002000

0800832c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800832c:	b480      	push	{r7}
 800832e:	b087      	sub	sp, #28
 8008330:	af00      	add	r7, sp, #0
 8008332:	60f8      	str	r0, [r7, #12]
 8008334:	60b9      	str	r1, [r7, #8]
 8008336:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	6a1b      	ldr	r3, [r3, #32]
 800833c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	6a1b      	ldr	r3, [r3, #32]
 8008342:	f023 0201 	bic.w	r2, r3, #1
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	699b      	ldr	r3, [r3, #24]
 800834e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008350:	693b      	ldr	r3, [r7, #16]
 8008352:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008356:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	011b      	lsls	r3, r3, #4
 800835c:	693a      	ldr	r2, [r7, #16]
 800835e:	4313      	orrs	r3, r2
 8008360:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008362:	697b      	ldr	r3, [r7, #20]
 8008364:	f023 030a 	bic.w	r3, r3, #10
 8008368:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800836a:	697a      	ldr	r2, [r7, #20]
 800836c:	68bb      	ldr	r3, [r7, #8]
 800836e:	4313      	orrs	r3, r2
 8008370:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	693a      	ldr	r2, [r7, #16]
 8008376:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	697a      	ldr	r2, [r7, #20]
 800837c:	621a      	str	r2, [r3, #32]
}
 800837e:	bf00      	nop
 8008380:	371c      	adds	r7, #28
 8008382:	46bd      	mov	sp, r7
 8008384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008388:	4770      	bx	lr

0800838a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800838a:	b480      	push	{r7}
 800838c:	b087      	sub	sp, #28
 800838e:	af00      	add	r7, sp, #0
 8008390:	60f8      	str	r0, [r7, #12]
 8008392:	60b9      	str	r1, [r7, #8]
 8008394:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	6a1b      	ldr	r3, [r3, #32]
 800839a:	f023 0210 	bic.w	r2, r3, #16
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	699b      	ldr	r3, [r3, #24]
 80083a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	6a1b      	ldr	r3, [r3, #32]
 80083ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80083ae:	697b      	ldr	r3, [r7, #20]
 80083b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80083b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	031b      	lsls	r3, r3, #12
 80083ba:	697a      	ldr	r2, [r7, #20]
 80083bc:	4313      	orrs	r3, r2
 80083be:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80083c6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	011b      	lsls	r3, r3, #4
 80083cc:	693a      	ldr	r2, [r7, #16]
 80083ce:	4313      	orrs	r3, r2
 80083d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	697a      	ldr	r2, [r7, #20]
 80083d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	693a      	ldr	r2, [r7, #16]
 80083dc:	621a      	str	r2, [r3, #32]
}
 80083de:	bf00      	nop
 80083e0:	371c      	adds	r7, #28
 80083e2:	46bd      	mov	sp, r7
 80083e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e8:	4770      	bx	lr

080083ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80083ea:	b480      	push	{r7}
 80083ec:	b085      	sub	sp, #20
 80083ee:	af00      	add	r7, sp, #0
 80083f0:	6078      	str	r0, [r7, #4]
 80083f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	689b      	ldr	r3, [r3, #8]
 80083f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008400:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008402:	683a      	ldr	r2, [r7, #0]
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	4313      	orrs	r3, r2
 8008408:	f043 0307 	orr.w	r3, r3, #7
 800840c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	68fa      	ldr	r2, [r7, #12]
 8008412:	609a      	str	r2, [r3, #8]
}
 8008414:	bf00      	nop
 8008416:	3714      	adds	r7, #20
 8008418:	46bd      	mov	sp, r7
 800841a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841e:	4770      	bx	lr

08008420 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008420:	b480      	push	{r7}
 8008422:	b087      	sub	sp, #28
 8008424:	af00      	add	r7, sp, #0
 8008426:	60f8      	str	r0, [r7, #12]
 8008428:	60b9      	str	r1, [r7, #8]
 800842a:	607a      	str	r2, [r7, #4]
 800842c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	689b      	ldr	r3, [r3, #8]
 8008432:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008434:	697b      	ldr	r3, [r7, #20]
 8008436:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800843a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	021a      	lsls	r2, r3, #8
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	431a      	orrs	r2, r3
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	4313      	orrs	r3, r2
 8008448:	697a      	ldr	r2, [r7, #20]
 800844a:	4313      	orrs	r3, r2
 800844c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	697a      	ldr	r2, [r7, #20]
 8008452:	609a      	str	r2, [r3, #8]
}
 8008454:	bf00      	nop
 8008456:	371c      	adds	r7, #28
 8008458:	46bd      	mov	sp, r7
 800845a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845e:	4770      	bx	lr

08008460 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008460:	b480      	push	{r7}
 8008462:	b085      	sub	sp, #20
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
 8008468:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008470:	2b01      	cmp	r3, #1
 8008472:	d101      	bne.n	8008478 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008474:	2302      	movs	r3, #2
 8008476:	e05a      	b.n	800852e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2201      	movs	r2, #1
 800847c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2202      	movs	r2, #2
 8008484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	685b      	ldr	r3, [r3, #4]
 800848e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	689b      	ldr	r3, [r3, #8]
 8008496:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800849e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	68fa      	ldr	r2, [r7, #12]
 80084a6:	4313      	orrs	r3, r2
 80084a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	68fa      	ldr	r2, [r7, #12]
 80084b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	4a21      	ldr	r2, [pc, #132]	; (800853c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d022      	beq.n	8008502 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084c4:	d01d      	beq.n	8008502 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4a1d      	ldr	r2, [pc, #116]	; (8008540 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d018      	beq.n	8008502 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4a1b      	ldr	r2, [pc, #108]	; (8008544 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d013      	beq.n	8008502 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	4a1a      	ldr	r2, [pc, #104]	; (8008548 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d00e      	beq.n	8008502 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4a18      	ldr	r2, [pc, #96]	; (800854c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d009      	beq.n	8008502 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	4a17      	ldr	r2, [pc, #92]	; (8008550 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d004      	beq.n	8008502 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	4a15      	ldr	r2, [pc, #84]	; (8008554 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80084fe:	4293      	cmp	r3, r2
 8008500:	d10c      	bne.n	800851c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008502:	68bb      	ldr	r3, [r7, #8]
 8008504:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008508:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	685b      	ldr	r3, [r3, #4]
 800850e:	68ba      	ldr	r2, [r7, #8]
 8008510:	4313      	orrs	r3, r2
 8008512:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	68ba      	ldr	r2, [r7, #8]
 800851a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2201      	movs	r2, #1
 8008520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2200      	movs	r2, #0
 8008528:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800852c:	2300      	movs	r3, #0
}
 800852e:	4618      	mov	r0, r3
 8008530:	3714      	adds	r7, #20
 8008532:	46bd      	mov	sp, r7
 8008534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008538:	4770      	bx	lr
 800853a:	bf00      	nop
 800853c:	40010000 	.word	0x40010000
 8008540:	40000400 	.word	0x40000400
 8008544:	40000800 	.word	0x40000800
 8008548:	40000c00 	.word	0x40000c00
 800854c:	40010400 	.word	0x40010400
 8008550:	40014000 	.word	0x40014000
 8008554:	40001800 	.word	0x40001800

08008558 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b082      	sub	sp, #8
 800855c:	af00      	add	r7, sp, #0
 800855e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d101      	bne.n	800856a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008566:	2301      	movs	r3, #1
 8008568:	e03f      	b.n	80085ea <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008570:	b2db      	uxtb	r3, r3
 8008572:	2b00      	cmp	r3, #0
 8008574:	d106      	bne.n	8008584 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2200      	movs	r2, #0
 800857a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f7fb fae6 	bl	8003b50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	2224      	movs	r2, #36	; 0x24
 8008588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	68da      	ldr	r2, [r3, #12]
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800859a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	f000 fd7b 	bl	8009098 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	691a      	ldr	r2, [r3, #16]
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80085b0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	695a      	ldr	r2, [r3, #20]
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80085c0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	68da      	ldr	r2, [r3, #12]
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80085d0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	2200      	movs	r2, #0
 80085d6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	2220      	movs	r2, #32
 80085dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2220      	movs	r2, #32
 80085e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80085e8:	2300      	movs	r3, #0
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	3708      	adds	r7, #8
 80085ee:	46bd      	mov	sp, r7
 80085f0:	bd80      	pop	{r7, pc}

080085f2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80085f2:	b580      	push	{r7, lr}
 80085f4:	b08a      	sub	sp, #40	; 0x28
 80085f6:	af02      	add	r7, sp, #8
 80085f8:	60f8      	str	r0, [r7, #12]
 80085fa:	60b9      	str	r1, [r7, #8]
 80085fc:	603b      	str	r3, [r7, #0]
 80085fe:	4613      	mov	r3, r2
 8008600:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008602:	2300      	movs	r3, #0
 8008604:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800860c:	b2db      	uxtb	r3, r3
 800860e:	2b20      	cmp	r3, #32
 8008610:	d17c      	bne.n	800870c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008612:	68bb      	ldr	r3, [r7, #8]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d002      	beq.n	800861e <HAL_UART_Transmit+0x2c>
 8008618:	88fb      	ldrh	r3, [r7, #6]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d101      	bne.n	8008622 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800861e:	2301      	movs	r3, #1
 8008620:	e075      	b.n	800870e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008628:	2b01      	cmp	r3, #1
 800862a:	d101      	bne.n	8008630 <HAL_UART_Transmit+0x3e>
 800862c:	2302      	movs	r3, #2
 800862e:	e06e      	b.n	800870e <HAL_UART_Transmit+0x11c>
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	2201      	movs	r2, #1
 8008634:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	2200      	movs	r2, #0
 800863c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	2221      	movs	r2, #33	; 0x21
 8008642:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008646:	f7fb fec1 	bl	80043cc <HAL_GetTick>
 800864a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	88fa      	ldrh	r2, [r7, #6]
 8008650:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	88fa      	ldrh	r2, [r7, #6]
 8008656:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	689b      	ldr	r3, [r3, #8]
 800865c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008660:	d108      	bne.n	8008674 <HAL_UART_Transmit+0x82>
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	691b      	ldr	r3, [r3, #16]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d104      	bne.n	8008674 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800866a:	2300      	movs	r3, #0
 800866c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	61bb      	str	r3, [r7, #24]
 8008672:	e003      	b.n	800867c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008678:	2300      	movs	r3, #0
 800867a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	2200      	movs	r2, #0
 8008680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008684:	e02a      	b.n	80086dc <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	9300      	str	r3, [sp, #0]
 800868a:	697b      	ldr	r3, [r7, #20]
 800868c:	2200      	movs	r2, #0
 800868e:	2180      	movs	r1, #128	; 0x80
 8008690:	68f8      	ldr	r0, [r7, #12]
 8008692:	f000 faf9 	bl	8008c88 <UART_WaitOnFlagUntilTimeout>
 8008696:	4603      	mov	r3, r0
 8008698:	2b00      	cmp	r3, #0
 800869a:	d001      	beq.n	80086a0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800869c:	2303      	movs	r3, #3
 800869e:	e036      	b.n	800870e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80086a0:	69fb      	ldr	r3, [r7, #28]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d10b      	bne.n	80086be <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80086a6:	69bb      	ldr	r3, [r7, #24]
 80086a8:	881b      	ldrh	r3, [r3, #0]
 80086aa:	461a      	mov	r2, r3
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80086b4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80086b6:	69bb      	ldr	r3, [r7, #24]
 80086b8:	3302      	adds	r3, #2
 80086ba:	61bb      	str	r3, [r7, #24]
 80086bc:	e007      	b.n	80086ce <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80086be:	69fb      	ldr	r3, [r7, #28]
 80086c0:	781a      	ldrb	r2, [r3, #0]
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80086c8:	69fb      	ldr	r3, [r7, #28]
 80086ca:	3301      	adds	r3, #1
 80086cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80086d2:	b29b      	uxth	r3, r3
 80086d4:	3b01      	subs	r3, #1
 80086d6:	b29a      	uxth	r2, r3
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80086e0:	b29b      	uxth	r3, r3
 80086e2:	2b00      	cmp	r3, #0
 80086e4:	d1cf      	bne.n	8008686 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80086e6:	683b      	ldr	r3, [r7, #0]
 80086e8:	9300      	str	r3, [sp, #0]
 80086ea:	697b      	ldr	r3, [r7, #20]
 80086ec:	2200      	movs	r2, #0
 80086ee:	2140      	movs	r1, #64	; 0x40
 80086f0:	68f8      	ldr	r0, [r7, #12]
 80086f2:	f000 fac9 	bl	8008c88 <UART_WaitOnFlagUntilTimeout>
 80086f6:	4603      	mov	r3, r0
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d001      	beq.n	8008700 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80086fc:	2303      	movs	r3, #3
 80086fe:	e006      	b.n	800870e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	2220      	movs	r2, #32
 8008704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008708:	2300      	movs	r3, #0
 800870a:	e000      	b.n	800870e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800870c:	2302      	movs	r3, #2
  }
}
 800870e:	4618      	mov	r0, r3
 8008710:	3720      	adds	r7, #32
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}
	...

08008718 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b0ba      	sub	sp, #232	; 0xe8
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	68db      	ldr	r3, [r3, #12]
 8008730:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	695b      	ldr	r3, [r3, #20]
 800873a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800873e:	2300      	movs	r3, #0
 8008740:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008744:	2300      	movs	r3, #0
 8008746:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800874a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800874e:	f003 030f 	and.w	r3, r3, #15
 8008752:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008756:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800875a:	2b00      	cmp	r3, #0
 800875c:	d10f      	bne.n	800877e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800875e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008762:	f003 0320 	and.w	r3, r3, #32
 8008766:	2b00      	cmp	r3, #0
 8008768:	d009      	beq.n	800877e <HAL_UART_IRQHandler+0x66>
 800876a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800876e:	f003 0320 	and.w	r3, r3, #32
 8008772:	2b00      	cmp	r3, #0
 8008774:	d003      	beq.n	800877e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008776:	6878      	ldr	r0, [r7, #4]
 8008778:	f000 fbd3 	bl	8008f22 <UART_Receive_IT>
      return;
 800877c:	e256      	b.n	8008c2c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800877e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008782:	2b00      	cmp	r3, #0
 8008784:	f000 80de 	beq.w	8008944 <HAL_UART_IRQHandler+0x22c>
 8008788:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800878c:	f003 0301 	and.w	r3, r3, #1
 8008790:	2b00      	cmp	r3, #0
 8008792:	d106      	bne.n	80087a2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008794:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008798:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800879c:	2b00      	cmp	r3, #0
 800879e:	f000 80d1 	beq.w	8008944 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80087a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087a6:	f003 0301 	and.w	r3, r3, #1
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d00b      	beq.n	80087c6 <HAL_UART_IRQHandler+0xae>
 80087ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80087b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d005      	beq.n	80087c6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087be:	f043 0201 	orr.w	r2, r3, #1
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80087c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087ca:	f003 0304 	and.w	r3, r3, #4
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d00b      	beq.n	80087ea <HAL_UART_IRQHandler+0xd2>
 80087d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80087d6:	f003 0301 	and.w	r3, r3, #1
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d005      	beq.n	80087ea <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087e2:	f043 0202 	orr.w	r2, r3, #2
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80087ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087ee:	f003 0302 	and.w	r3, r3, #2
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d00b      	beq.n	800880e <HAL_UART_IRQHandler+0xf6>
 80087f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80087fa:	f003 0301 	and.w	r3, r3, #1
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d005      	beq.n	800880e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008806:	f043 0204 	orr.w	r2, r3, #4
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800880e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008812:	f003 0308 	and.w	r3, r3, #8
 8008816:	2b00      	cmp	r3, #0
 8008818:	d011      	beq.n	800883e <HAL_UART_IRQHandler+0x126>
 800881a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800881e:	f003 0320 	and.w	r3, r3, #32
 8008822:	2b00      	cmp	r3, #0
 8008824:	d105      	bne.n	8008832 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008826:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800882a:	f003 0301 	and.w	r3, r3, #1
 800882e:	2b00      	cmp	r3, #0
 8008830:	d005      	beq.n	800883e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008836:	f043 0208 	orr.w	r2, r3, #8
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008842:	2b00      	cmp	r3, #0
 8008844:	f000 81ed 	beq.w	8008c22 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008848:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800884c:	f003 0320 	and.w	r3, r3, #32
 8008850:	2b00      	cmp	r3, #0
 8008852:	d008      	beq.n	8008866 <HAL_UART_IRQHandler+0x14e>
 8008854:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008858:	f003 0320 	and.w	r3, r3, #32
 800885c:	2b00      	cmp	r3, #0
 800885e:	d002      	beq.n	8008866 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008860:	6878      	ldr	r0, [r7, #4]
 8008862:	f000 fb5e 	bl	8008f22 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	695b      	ldr	r3, [r3, #20]
 800886c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008870:	2b40      	cmp	r3, #64	; 0x40
 8008872:	bf0c      	ite	eq
 8008874:	2301      	moveq	r3, #1
 8008876:	2300      	movne	r3, #0
 8008878:	b2db      	uxtb	r3, r3
 800887a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008882:	f003 0308 	and.w	r3, r3, #8
 8008886:	2b00      	cmp	r3, #0
 8008888:	d103      	bne.n	8008892 <HAL_UART_IRQHandler+0x17a>
 800888a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800888e:	2b00      	cmp	r3, #0
 8008890:	d04f      	beq.n	8008932 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008892:	6878      	ldr	r0, [r7, #4]
 8008894:	f000 fa66 	bl	8008d64 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	695b      	ldr	r3, [r3, #20]
 800889e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80088a2:	2b40      	cmp	r3, #64	; 0x40
 80088a4:	d141      	bne.n	800892a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	3314      	adds	r3, #20
 80088ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80088b4:	e853 3f00 	ldrex	r3, [r3]
 80088b8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80088bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80088c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80088c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	3314      	adds	r3, #20
 80088ce:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80088d2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80088d6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088da:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80088de:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80088e2:	e841 2300 	strex	r3, r2, [r1]
 80088e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80088ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d1d9      	bne.n	80088a6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d013      	beq.n	8008922 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088fe:	4a7d      	ldr	r2, [pc, #500]	; (8008af4 <HAL_UART_IRQHandler+0x3dc>)
 8008900:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008906:	4618      	mov	r0, r3
 8008908:	f7fc fc3a 	bl	8005180 <HAL_DMA_Abort_IT>
 800890c:	4603      	mov	r3, r0
 800890e:	2b00      	cmp	r3, #0
 8008910:	d016      	beq.n	8008940 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008916:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008918:	687a      	ldr	r2, [r7, #4]
 800891a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800891c:	4610      	mov	r0, r2
 800891e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008920:	e00e      	b.n	8008940 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f000 f99a 	bl	8008c5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008928:	e00a      	b.n	8008940 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800892a:	6878      	ldr	r0, [r7, #4]
 800892c:	f000 f996 	bl	8008c5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008930:	e006      	b.n	8008940 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008932:	6878      	ldr	r0, [r7, #4]
 8008934:	f000 f992 	bl	8008c5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2200      	movs	r2, #0
 800893c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800893e:	e170      	b.n	8008c22 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008940:	bf00      	nop
    return;
 8008942:	e16e      	b.n	8008c22 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008948:	2b01      	cmp	r3, #1
 800894a:	f040 814a 	bne.w	8008be2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800894e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008952:	f003 0310 	and.w	r3, r3, #16
 8008956:	2b00      	cmp	r3, #0
 8008958:	f000 8143 	beq.w	8008be2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800895c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008960:	f003 0310 	and.w	r3, r3, #16
 8008964:	2b00      	cmp	r3, #0
 8008966:	f000 813c 	beq.w	8008be2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800896a:	2300      	movs	r3, #0
 800896c:	60bb      	str	r3, [r7, #8]
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	60bb      	str	r3, [r7, #8]
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	685b      	ldr	r3, [r3, #4]
 800897c:	60bb      	str	r3, [r7, #8]
 800897e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	695b      	ldr	r3, [r3, #20]
 8008986:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800898a:	2b40      	cmp	r3, #64	; 0x40
 800898c:	f040 80b4 	bne.w	8008af8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	685b      	ldr	r3, [r3, #4]
 8008998:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800899c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	f000 8140 	beq.w	8008c26 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80089aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80089ae:	429a      	cmp	r2, r3
 80089b0:	f080 8139 	bcs.w	8008c26 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80089ba:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089c0:	69db      	ldr	r3, [r3, #28]
 80089c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80089c6:	f000 8088 	beq.w	8008ada <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	330c      	adds	r3, #12
 80089d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80089d8:	e853 3f00 	ldrex	r3, [r3]
 80089dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80089e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80089e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80089e8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	330c      	adds	r3, #12
 80089f2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80089f6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80089fa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008a02:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008a06:	e841 2300 	strex	r3, r2, [r1]
 8008a0a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008a0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	d1d9      	bne.n	80089ca <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	3314      	adds	r3, #20
 8008a1c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a1e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008a20:	e853 3f00 	ldrex	r3, [r3]
 8008a24:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008a26:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008a28:	f023 0301 	bic.w	r3, r3, #1
 8008a2c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	3314      	adds	r3, #20
 8008a36:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008a3a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008a3e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a40:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008a42:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008a46:	e841 2300 	strex	r3, r2, [r1]
 8008a4a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008a4c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d1e1      	bne.n	8008a16 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	3314      	adds	r3, #20
 8008a58:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a5a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008a5c:	e853 3f00 	ldrex	r3, [r3]
 8008a60:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008a62:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008a64:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a68:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	3314      	adds	r3, #20
 8008a72:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008a76:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008a78:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a7a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008a7c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008a7e:	e841 2300 	strex	r3, r2, [r1]
 8008a82:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008a84:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d1e3      	bne.n	8008a52 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	2220      	movs	r2, #32
 8008a8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	2200      	movs	r2, #0
 8008a96:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	330c      	adds	r3, #12
 8008a9e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aa0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008aa2:	e853 3f00 	ldrex	r3, [r3]
 8008aa6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008aa8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008aaa:	f023 0310 	bic.w	r3, r3, #16
 8008aae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	330c      	adds	r3, #12
 8008ab8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008abc:	65ba      	str	r2, [r7, #88]	; 0x58
 8008abe:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ac0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008ac2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008ac4:	e841 2300 	strex	r3, r2, [r1]
 8008ac8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008aca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d1e3      	bne.n	8008a98 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	f7fc fae3 	bl	80050a0 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008ae2:	b29b      	uxth	r3, r3
 8008ae4:	1ad3      	subs	r3, r2, r3
 8008ae6:	b29b      	uxth	r3, r3
 8008ae8:	4619      	mov	r1, r3
 8008aea:	6878      	ldr	r0, [r7, #4]
 8008aec:	f000 f8c0 	bl	8008c70 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008af0:	e099      	b.n	8008c26 <HAL_UART_IRQHandler+0x50e>
 8008af2:	bf00      	nop
 8008af4:	08008e2b 	.word	0x08008e2b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008b00:	b29b      	uxth	r3, r3
 8008b02:	1ad3      	subs	r3, r2, r3
 8008b04:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008b0c:	b29b      	uxth	r3, r3
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	f000 808b 	beq.w	8008c2a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008b14:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	f000 8086 	beq.w	8008c2a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	330c      	adds	r3, #12
 8008b24:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b28:	e853 3f00 	ldrex	r3, [r3]
 8008b2c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008b2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b30:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008b34:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	330c      	adds	r3, #12
 8008b3e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008b42:	647a      	str	r2, [r7, #68]	; 0x44
 8008b44:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b46:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008b48:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008b4a:	e841 2300 	strex	r3, r2, [r1]
 8008b4e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008b50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d1e3      	bne.n	8008b1e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	3314      	adds	r3, #20
 8008b5c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b60:	e853 3f00 	ldrex	r3, [r3]
 8008b64:	623b      	str	r3, [r7, #32]
   return(result);
 8008b66:	6a3b      	ldr	r3, [r7, #32]
 8008b68:	f023 0301 	bic.w	r3, r3, #1
 8008b6c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	3314      	adds	r3, #20
 8008b76:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008b7a:	633a      	str	r2, [r7, #48]	; 0x30
 8008b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b7e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008b80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b82:	e841 2300 	strex	r3, r2, [r1]
 8008b86:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008b88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d1e3      	bne.n	8008b56 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	2220      	movs	r2, #32
 8008b92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	330c      	adds	r3, #12
 8008ba2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ba4:	693b      	ldr	r3, [r7, #16]
 8008ba6:	e853 3f00 	ldrex	r3, [r3]
 8008baa:	60fb      	str	r3, [r7, #12]
   return(result);
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	f023 0310 	bic.w	r3, r3, #16
 8008bb2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	330c      	adds	r3, #12
 8008bbc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008bc0:	61fa      	str	r2, [r7, #28]
 8008bc2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bc4:	69b9      	ldr	r1, [r7, #24]
 8008bc6:	69fa      	ldr	r2, [r7, #28]
 8008bc8:	e841 2300 	strex	r3, r2, [r1]
 8008bcc:	617b      	str	r3, [r7, #20]
   return(result);
 8008bce:	697b      	ldr	r3, [r7, #20]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d1e3      	bne.n	8008b9c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008bd4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008bd8:	4619      	mov	r1, r3
 8008bda:	6878      	ldr	r0, [r7, #4]
 8008bdc:	f000 f848 	bl	8008c70 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008be0:	e023      	b.n	8008c2a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008be2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008be6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d009      	beq.n	8008c02 <HAL_UART_IRQHandler+0x4ea>
 8008bee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008bf2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d003      	beq.n	8008c02 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008bfa:	6878      	ldr	r0, [r7, #4]
 8008bfc:	f000 f929 	bl	8008e52 <UART_Transmit_IT>
    return;
 8008c00:	e014      	b.n	8008c2c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008c02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d00e      	beq.n	8008c2c <HAL_UART_IRQHandler+0x514>
 8008c0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008c12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d008      	beq.n	8008c2c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008c1a:	6878      	ldr	r0, [r7, #4]
 8008c1c:	f000 f969 	bl	8008ef2 <UART_EndTransmit_IT>
    return;
 8008c20:	e004      	b.n	8008c2c <HAL_UART_IRQHandler+0x514>
    return;
 8008c22:	bf00      	nop
 8008c24:	e002      	b.n	8008c2c <HAL_UART_IRQHandler+0x514>
      return;
 8008c26:	bf00      	nop
 8008c28:	e000      	b.n	8008c2c <HAL_UART_IRQHandler+0x514>
      return;
 8008c2a:	bf00      	nop
  }
}
 8008c2c:	37e8      	adds	r7, #232	; 0xe8
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	bd80      	pop	{r7, pc}
 8008c32:	bf00      	nop

08008c34 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008c34:	b480      	push	{r7}
 8008c36:	b083      	sub	sp, #12
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008c3c:	bf00      	nop
 8008c3e:	370c      	adds	r7, #12
 8008c40:	46bd      	mov	sp, r7
 8008c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c46:	4770      	bx	lr

08008c48 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008c48:	b480      	push	{r7}
 8008c4a:	b083      	sub	sp, #12
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8008c50:	bf00      	nop
 8008c52:	370c      	adds	r7, #12
 8008c54:	46bd      	mov	sp, r7
 8008c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c5a:	4770      	bx	lr

08008c5c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008c5c:	b480      	push	{r7}
 8008c5e:	b083      	sub	sp, #12
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008c64:	bf00      	nop
 8008c66:	370c      	adds	r7, #12
 8008c68:	46bd      	mov	sp, r7
 8008c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6e:	4770      	bx	lr

08008c70 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008c70:	b480      	push	{r7}
 8008c72:	b083      	sub	sp, #12
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
 8008c78:	460b      	mov	r3, r1
 8008c7a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008c7c:	bf00      	nop
 8008c7e:	370c      	adds	r7, #12
 8008c80:	46bd      	mov	sp, r7
 8008c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c86:	4770      	bx	lr

08008c88 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b090      	sub	sp, #64	; 0x40
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	60f8      	str	r0, [r7, #12]
 8008c90:	60b9      	str	r1, [r7, #8]
 8008c92:	603b      	str	r3, [r7, #0]
 8008c94:	4613      	mov	r3, r2
 8008c96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c98:	e050      	b.n	8008d3c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008c9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008c9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ca0:	d04c      	beq.n	8008d3c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008ca2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d007      	beq.n	8008cb8 <UART_WaitOnFlagUntilTimeout+0x30>
 8008ca8:	f7fb fb90 	bl	80043cc <HAL_GetTick>
 8008cac:	4602      	mov	r2, r0
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	1ad3      	subs	r3, r2, r3
 8008cb2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008cb4:	429a      	cmp	r2, r3
 8008cb6:	d241      	bcs.n	8008d3c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	330c      	adds	r3, #12
 8008cbe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cc2:	e853 3f00 	ldrex	r3, [r3]
 8008cc6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cca:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008cce:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	330c      	adds	r3, #12
 8008cd6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008cd8:	637a      	str	r2, [r7, #52]	; 0x34
 8008cda:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cdc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008cde:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008ce0:	e841 2300 	strex	r3, r2, [r1]
 8008ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008ce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d1e5      	bne.n	8008cb8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	3314      	adds	r3, #20
 8008cf2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cf4:	697b      	ldr	r3, [r7, #20]
 8008cf6:	e853 3f00 	ldrex	r3, [r3]
 8008cfa:	613b      	str	r3, [r7, #16]
   return(result);
 8008cfc:	693b      	ldr	r3, [r7, #16]
 8008cfe:	f023 0301 	bic.w	r3, r3, #1
 8008d02:	63bb      	str	r3, [r7, #56]	; 0x38
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	3314      	adds	r3, #20
 8008d0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008d0c:	623a      	str	r2, [r7, #32]
 8008d0e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d10:	69f9      	ldr	r1, [r7, #28]
 8008d12:	6a3a      	ldr	r2, [r7, #32]
 8008d14:	e841 2300 	strex	r3, r2, [r1]
 8008d18:	61bb      	str	r3, [r7, #24]
   return(result);
 8008d1a:	69bb      	ldr	r3, [r7, #24]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d1e5      	bne.n	8008cec <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	2220      	movs	r2, #32
 8008d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	2220      	movs	r2, #32
 8008d2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	2200      	movs	r2, #0
 8008d34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008d38:	2303      	movs	r3, #3
 8008d3a:	e00f      	b.n	8008d5c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	681a      	ldr	r2, [r3, #0]
 8008d42:	68bb      	ldr	r3, [r7, #8]
 8008d44:	4013      	ands	r3, r2
 8008d46:	68ba      	ldr	r2, [r7, #8]
 8008d48:	429a      	cmp	r2, r3
 8008d4a:	bf0c      	ite	eq
 8008d4c:	2301      	moveq	r3, #1
 8008d4e:	2300      	movne	r3, #0
 8008d50:	b2db      	uxtb	r3, r3
 8008d52:	461a      	mov	r2, r3
 8008d54:	79fb      	ldrb	r3, [r7, #7]
 8008d56:	429a      	cmp	r2, r3
 8008d58:	d09f      	beq.n	8008c9a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008d5a:	2300      	movs	r3, #0
}
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	3740      	adds	r7, #64	; 0x40
 8008d60:	46bd      	mov	sp, r7
 8008d62:	bd80      	pop	{r7, pc}

08008d64 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008d64:	b480      	push	{r7}
 8008d66:	b095      	sub	sp, #84	; 0x54
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	330c      	adds	r3, #12
 8008d72:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d76:	e853 3f00 	ldrex	r3, [r3]
 8008d7a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d7e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008d82:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	330c      	adds	r3, #12
 8008d8a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008d8c:	643a      	str	r2, [r7, #64]	; 0x40
 8008d8e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d90:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008d92:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008d94:	e841 2300 	strex	r3, r2, [r1]
 8008d98:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008d9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d1e5      	bne.n	8008d6c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	3314      	adds	r3, #20
 8008da6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008da8:	6a3b      	ldr	r3, [r7, #32]
 8008daa:	e853 3f00 	ldrex	r3, [r3]
 8008dae:	61fb      	str	r3, [r7, #28]
   return(result);
 8008db0:	69fb      	ldr	r3, [r7, #28]
 8008db2:	f023 0301 	bic.w	r3, r3, #1
 8008db6:	64bb      	str	r3, [r7, #72]	; 0x48
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	3314      	adds	r3, #20
 8008dbe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008dc0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008dc2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dc4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008dc6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008dc8:	e841 2300 	strex	r3, r2, [r1]
 8008dcc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d1e5      	bne.n	8008da0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dd8:	2b01      	cmp	r3, #1
 8008dda:	d119      	bne.n	8008e10 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	330c      	adds	r3, #12
 8008de2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	e853 3f00 	ldrex	r3, [r3]
 8008dea:	60bb      	str	r3, [r7, #8]
   return(result);
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	f023 0310 	bic.w	r3, r3, #16
 8008df2:	647b      	str	r3, [r7, #68]	; 0x44
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	330c      	adds	r3, #12
 8008dfa:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008dfc:	61ba      	str	r2, [r7, #24]
 8008dfe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e00:	6979      	ldr	r1, [r7, #20]
 8008e02:	69ba      	ldr	r2, [r7, #24]
 8008e04:	e841 2300 	strex	r3, r2, [r1]
 8008e08:	613b      	str	r3, [r7, #16]
   return(result);
 8008e0a:	693b      	ldr	r3, [r7, #16]
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d1e5      	bne.n	8008ddc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2220      	movs	r2, #32
 8008e14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008e1e:	bf00      	nop
 8008e20:	3754      	adds	r7, #84	; 0x54
 8008e22:	46bd      	mov	sp, r7
 8008e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e28:	4770      	bx	lr

08008e2a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008e2a:	b580      	push	{r7, lr}
 8008e2c:	b084      	sub	sp, #16
 8008e2e:	af00      	add	r7, sp, #0
 8008e30:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e36:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	2200      	movs	r2, #0
 8008e3c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	2200      	movs	r2, #0
 8008e42:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008e44:	68f8      	ldr	r0, [r7, #12]
 8008e46:	f7ff ff09 	bl	8008c5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e4a:	bf00      	nop
 8008e4c:	3710      	adds	r7, #16
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	bd80      	pop	{r7, pc}

08008e52 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008e52:	b480      	push	{r7}
 8008e54:	b085      	sub	sp, #20
 8008e56:	af00      	add	r7, sp, #0
 8008e58:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e60:	b2db      	uxtb	r3, r3
 8008e62:	2b21      	cmp	r3, #33	; 0x21
 8008e64:	d13e      	bne.n	8008ee4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	689b      	ldr	r3, [r3, #8]
 8008e6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e6e:	d114      	bne.n	8008e9a <UART_Transmit_IT+0x48>
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	691b      	ldr	r3, [r3, #16]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d110      	bne.n	8008e9a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	6a1b      	ldr	r3, [r3, #32]
 8008e7c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	881b      	ldrh	r3, [r3, #0]
 8008e82:	461a      	mov	r2, r3
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008e8c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	6a1b      	ldr	r3, [r3, #32]
 8008e92:	1c9a      	adds	r2, r3, #2
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	621a      	str	r2, [r3, #32]
 8008e98:	e008      	b.n	8008eac <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	6a1b      	ldr	r3, [r3, #32]
 8008e9e:	1c59      	adds	r1, r3, #1
 8008ea0:	687a      	ldr	r2, [r7, #4]
 8008ea2:	6211      	str	r1, [r2, #32]
 8008ea4:	781a      	ldrb	r2, [r3, #0]
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008eb0:	b29b      	uxth	r3, r3
 8008eb2:	3b01      	subs	r3, #1
 8008eb4:	b29b      	uxth	r3, r3
 8008eb6:	687a      	ldr	r2, [r7, #4]
 8008eb8:	4619      	mov	r1, r3
 8008eba:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d10f      	bne.n	8008ee0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	68da      	ldr	r2, [r3, #12]
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008ece:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	68da      	ldr	r2, [r3, #12]
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008ede:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	e000      	b.n	8008ee6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008ee4:	2302      	movs	r3, #2
  }
}
 8008ee6:	4618      	mov	r0, r3
 8008ee8:	3714      	adds	r7, #20
 8008eea:	46bd      	mov	sp, r7
 8008eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef0:	4770      	bx	lr

08008ef2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008ef2:	b580      	push	{r7, lr}
 8008ef4:	b082      	sub	sp, #8
 8008ef6:	af00      	add	r7, sp, #0
 8008ef8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	68da      	ldr	r2, [r3, #12]
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008f08:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2220      	movs	r2, #32
 8008f0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008f12:	6878      	ldr	r0, [r7, #4]
 8008f14:	f7ff fe8e 	bl	8008c34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008f18:	2300      	movs	r3, #0
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	3708      	adds	r7, #8
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bd80      	pop	{r7, pc}

08008f22 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008f22:	b580      	push	{r7, lr}
 8008f24:	b08c      	sub	sp, #48	; 0x30
 8008f26:	af00      	add	r7, sp, #0
 8008f28:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008f30:	b2db      	uxtb	r3, r3
 8008f32:	2b22      	cmp	r3, #34	; 0x22
 8008f34:	f040 80ab 	bne.w	800908e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	689b      	ldr	r3, [r3, #8]
 8008f3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f40:	d117      	bne.n	8008f72 <UART_Receive_IT+0x50>
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	691b      	ldr	r3, [r3, #16]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d113      	bne.n	8008f72 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f52:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	685b      	ldr	r3, [r3, #4]
 8008f5a:	b29b      	uxth	r3, r3
 8008f5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f60:	b29a      	uxth	r2, r3
 8008f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f64:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f6a:	1c9a      	adds	r2, r3, #2
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	629a      	str	r2, [r3, #40]	; 0x28
 8008f70:	e026      	b.n	8008fc0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f76:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008f78:	2300      	movs	r3, #0
 8008f7a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	689b      	ldr	r3, [r3, #8]
 8008f80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f84:	d007      	beq.n	8008f96 <UART_Receive_IT+0x74>
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	689b      	ldr	r3, [r3, #8]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d10a      	bne.n	8008fa4 <UART_Receive_IT+0x82>
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	691b      	ldr	r3, [r3, #16]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d106      	bne.n	8008fa4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	685b      	ldr	r3, [r3, #4]
 8008f9c:	b2da      	uxtb	r2, r3
 8008f9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fa0:	701a      	strb	r2, [r3, #0]
 8008fa2:	e008      	b.n	8008fb6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	685b      	ldr	r3, [r3, #4]
 8008faa:	b2db      	uxtb	r3, r3
 8008fac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008fb0:	b2da      	uxtb	r2, r3
 8008fb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fb4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008fba:	1c5a      	adds	r2, r3, #1
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008fc4:	b29b      	uxth	r3, r3
 8008fc6:	3b01      	subs	r3, #1
 8008fc8:	b29b      	uxth	r3, r3
 8008fca:	687a      	ldr	r2, [r7, #4]
 8008fcc:	4619      	mov	r1, r3
 8008fce:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d15a      	bne.n	800908a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	68da      	ldr	r2, [r3, #12]
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	f022 0220 	bic.w	r2, r2, #32
 8008fe2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	68da      	ldr	r2, [r3, #12]
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008ff2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	695a      	ldr	r2, [r3, #20]
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	f022 0201 	bic.w	r2, r2, #1
 8009002:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2220      	movs	r2, #32
 8009008:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009010:	2b01      	cmp	r3, #1
 8009012:	d135      	bne.n	8009080 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	2200      	movs	r2, #0
 8009018:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	330c      	adds	r3, #12
 8009020:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009022:	697b      	ldr	r3, [r7, #20]
 8009024:	e853 3f00 	ldrex	r3, [r3]
 8009028:	613b      	str	r3, [r7, #16]
   return(result);
 800902a:	693b      	ldr	r3, [r7, #16]
 800902c:	f023 0310 	bic.w	r3, r3, #16
 8009030:	627b      	str	r3, [r7, #36]	; 0x24
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	330c      	adds	r3, #12
 8009038:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800903a:	623a      	str	r2, [r7, #32]
 800903c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800903e:	69f9      	ldr	r1, [r7, #28]
 8009040:	6a3a      	ldr	r2, [r7, #32]
 8009042:	e841 2300 	strex	r3, r2, [r1]
 8009046:	61bb      	str	r3, [r7, #24]
   return(result);
 8009048:	69bb      	ldr	r3, [r7, #24]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d1e5      	bne.n	800901a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	f003 0310 	and.w	r3, r3, #16
 8009058:	2b10      	cmp	r3, #16
 800905a:	d10a      	bne.n	8009072 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800905c:	2300      	movs	r3, #0
 800905e:	60fb      	str	r3, [r7, #12]
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	60fb      	str	r3, [r7, #12]
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	685b      	ldr	r3, [r3, #4]
 800906e:	60fb      	str	r3, [r7, #12]
 8009070:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009076:	4619      	mov	r1, r3
 8009078:	6878      	ldr	r0, [r7, #4]
 800907a:	f7ff fdf9 	bl	8008c70 <HAL_UARTEx_RxEventCallback>
 800907e:	e002      	b.n	8009086 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009080:	6878      	ldr	r0, [r7, #4]
 8009082:	f7ff fde1 	bl	8008c48 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009086:	2300      	movs	r3, #0
 8009088:	e002      	b.n	8009090 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800908a:	2300      	movs	r3, #0
 800908c:	e000      	b.n	8009090 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800908e:	2302      	movs	r3, #2
  }
}
 8009090:	4618      	mov	r0, r3
 8009092:	3730      	adds	r7, #48	; 0x30
 8009094:	46bd      	mov	sp, r7
 8009096:	bd80      	pop	{r7, pc}

08009098 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009098:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800909c:	b0c0      	sub	sp, #256	; 0x100
 800909e:	af00      	add	r7, sp, #0
 80090a0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80090a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	691b      	ldr	r3, [r3, #16]
 80090ac:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80090b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090b4:	68d9      	ldr	r1, [r3, #12]
 80090b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090ba:	681a      	ldr	r2, [r3, #0]
 80090bc:	ea40 0301 	orr.w	r3, r0, r1
 80090c0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80090c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090c6:	689a      	ldr	r2, [r3, #8]
 80090c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090cc:	691b      	ldr	r3, [r3, #16]
 80090ce:	431a      	orrs	r2, r3
 80090d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090d4:	695b      	ldr	r3, [r3, #20]
 80090d6:	431a      	orrs	r2, r3
 80090d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090dc:	69db      	ldr	r3, [r3, #28]
 80090de:	4313      	orrs	r3, r2
 80090e0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80090e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	68db      	ldr	r3, [r3, #12]
 80090ec:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80090f0:	f021 010c 	bic.w	r1, r1, #12
 80090f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80090f8:	681a      	ldr	r2, [r3, #0]
 80090fa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80090fe:	430b      	orrs	r3, r1
 8009100:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009102:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	695b      	ldr	r3, [r3, #20]
 800910a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800910e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009112:	6999      	ldr	r1, [r3, #24]
 8009114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009118:	681a      	ldr	r2, [r3, #0]
 800911a:	ea40 0301 	orr.w	r3, r0, r1
 800911e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009124:	681a      	ldr	r2, [r3, #0]
 8009126:	4b8f      	ldr	r3, [pc, #572]	; (8009364 <UART_SetConfig+0x2cc>)
 8009128:	429a      	cmp	r2, r3
 800912a:	d005      	beq.n	8009138 <UART_SetConfig+0xa0>
 800912c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009130:	681a      	ldr	r2, [r3, #0]
 8009132:	4b8d      	ldr	r3, [pc, #564]	; (8009368 <UART_SetConfig+0x2d0>)
 8009134:	429a      	cmp	r2, r3
 8009136:	d104      	bne.n	8009142 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009138:	f7fd fd8a 	bl	8006c50 <HAL_RCC_GetPCLK2Freq>
 800913c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009140:	e003      	b.n	800914a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009142:	f7fd fd71 	bl	8006c28 <HAL_RCC_GetPCLK1Freq>
 8009146:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800914a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800914e:	69db      	ldr	r3, [r3, #28]
 8009150:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009154:	f040 810c 	bne.w	8009370 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009158:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800915c:	2200      	movs	r2, #0
 800915e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009162:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8009166:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800916a:	4622      	mov	r2, r4
 800916c:	462b      	mov	r3, r5
 800916e:	1891      	adds	r1, r2, r2
 8009170:	65b9      	str	r1, [r7, #88]	; 0x58
 8009172:	415b      	adcs	r3, r3
 8009174:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009176:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800917a:	4621      	mov	r1, r4
 800917c:	eb12 0801 	adds.w	r8, r2, r1
 8009180:	4629      	mov	r1, r5
 8009182:	eb43 0901 	adc.w	r9, r3, r1
 8009186:	f04f 0200 	mov.w	r2, #0
 800918a:	f04f 0300 	mov.w	r3, #0
 800918e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009192:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009196:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800919a:	4690      	mov	r8, r2
 800919c:	4699      	mov	r9, r3
 800919e:	4623      	mov	r3, r4
 80091a0:	eb18 0303 	adds.w	r3, r8, r3
 80091a4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80091a8:	462b      	mov	r3, r5
 80091aa:	eb49 0303 	adc.w	r3, r9, r3
 80091ae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80091b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091b6:	685b      	ldr	r3, [r3, #4]
 80091b8:	2200      	movs	r2, #0
 80091ba:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80091be:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80091c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80091c6:	460b      	mov	r3, r1
 80091c8:	18db      	adds	r3, r3, r3
 80091ca:	653b      	str	r3, [r7, #80]	; 0x50
 80091cc:	4613      	mov	r3, r2
 80091ce:	eb42 0303 	adc.w	r3, r2, r3
 80091d2:	657b      	str	r3, [r7, #84]	; 0x54
 80091d4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80091d8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80091dc:	f7f7 fd74 	bl	8000cc8 <__aeabi_uldivmod>
 80091e0:	4602      	mov	r2, r0
 80091e2:	460b      	mov	r3, r1
 80091e4:	4b61      	ldr	r3, [pc, #388]	; (800936c <UART_SetConfig+0x2d4>)
 80091e6:	fba3 2302 	umull	r2, r3, r3, r2
 80091ea:	095b      	lsrs	r3, r3, #5
 80091ec:	011c      	lsls	r4, r3, #4
 80091ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80091f2:	2200      	movs	r2, #0
 80091f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80091f8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80091fc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009200:	4642      	mov	r2, r8
 8009202:	464b      	mov	r3, r9
 8009204:	1891      	adds	r1, r2, r2
 8009206:	64b9      	str	r1, [r7, #72]	; 0x48
 8009208:	415b      	adcs	r3, r3
 800920a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800920c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009210:	4641      	mov	r1, r8
 8009212:	eb12 0a01 	adds.w	sl, r2, r1
 8009216:	4649      	mov	r1, r9
 8009218:	eb43 0b01 	adc.w	fp, r3, r1
 800921c:	f04f 0200 	mov.w	r2, #0
 8009220:	f04f 0300 	mov.w	r3, #0
 8009224:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009228:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800922c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009230:	4692      	mov	sl, r2
 8009232:	469b      	mov	fp, r3
 8009234:	4643      	mov	r3, r8
 8009236:	eb1a 0303 	adds.w	r3, sl, r3
 800923a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800923e:	464b      	mov	r3, r9
 8009240:	eb4b 0303 	adc.w	r3, fp, r3
 8009244:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009248:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800924c:	685b      	ldr	r3, [r3, #4]
 800924e:	2200      	movs	r2, #0
 8009250:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009254:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009258:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800925c:	460b      	mov	r3, r1
 800925e:	18db      	adds	r3, r3, r3
 8009260:	643b      	str	r3, [r7, #64]	; 0x40
 8009262:	4613      	mov	r3, r2
 8009264:	eb42 0303 	adc.w	r3, r2, r3
 8009268:	647b      	str	r3, [r7, #68]	; 0x44
 800926a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800926e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009272:	f7f7 fd29 	bl	8000cc8 <__aeabi_uldivmod>
 8009276:	4602      	mov	r2, r0
 8009278:	460b      	mov	r3, r1
 800927a:	4611      	mov	r1, r2
 800927c:	4b3b      	ldr	r3, [pc, #236]	; (800936c <UART_SetConfig+0x2d4>)
 800927e:	fba3 2301 	umull	r2, r3, r3, r1
 8009282:	095b      	lsrs	r3, r3, #5
 8009284:	2264      	movs	r2, #100	; 0x64
 8009286:	fb02 f303 	mul.w	r3, r2, r3
 800928a:	1acb      	subs	r3, r1, r3
 800928c:	00db      	lsls	r3, r3, #3
 800928e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009292:	4b36      	ldr	r3, [pc, #216]	; (800936c <UART_SetConfig+0x2d4>)
 8009294:	fba3 2302 	umull	r2, r3, r3, r2
 8009298:	095b      	lsrs	r3, r3, #5
 800929a:	005b      	lsls	r3, r3, #1
 800929c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80092a0:	441c      	add	r4, r3
 80092a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80092a6:	2200      	movs	r2, #0
 80092a8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80092ac:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80092b0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80092b4:	4642      	mov	r2, r8
 80092b6:	464b      	mov	r3, r9
 80092b8:	1891      	adds	r1, r2, r2
 80092ba:	63b9      	str	r1, [r7, #56]	; 0x38
 80092bc:	415b      	adcs	r3, r3
 80092be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80092c0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80092c4:	4641      	mov	r1, r8
 80092c6:	1851      	adds	r1, r2, r1
 80092c8:	6339      	str	r1, [r7, #48]	; 0x30
 80092ca:	4649      	mov	r1, r9
 80092cc:	414b      	adcs	r3, r1
 80092ce:	637b      	str	r3, [r7, #52]	; 0x34
 80092d0:	f04f 0200 	mov.w	r2, #0
 80092d4:	f04f 0300 	mov.w	r3, #0
 80092d8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80092dc:	4659      	mov	r1, fp
 80092de:	00cb      	lsls	r3, r1, #3
 80092e0:	4651      	mov	r1, sl
 80092e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80092e6:	4651      	mov	r1, sl
 80092e8:	00ca      	lsls	r2, r1, #3
 80092ea:	4610      	mov	r0, r2
 80092ec:	4619      	mov	r1, r3
 80092ee:	4603      	mov	r3, r0
 80092f0:	4642      	mov	r2, r8
 80092f2:	189b      	adds	r3, r3, r2
 80092f4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80092f8:	464b      	mov	r3, r9
 80092fa:	460a      	mov	r2, r1
 80092fc:	eb42 0303 	adc.w	r3, r2, r3
 8009300:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009304:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009308:	685b      	ldr	r3, [r3, #4]
 800930a:	2200      	movs	r2, #0
 800930c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009310:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009314:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009318:	460b      	mov	r3, r1
 800931a:	18db      	adds	r3, r3, r3
 800931c:	62bb      	str	r3, [r7, #40]	; 0x28
 800931e:	4613      	mov	r3, r2
 8009320:	eb42 0303 	adc.w	r3, r2, r3
 8009324:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009326:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800932a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800932e:	f7f7 fccb 	bl	8000cc8 <__aeabi_uldivmod>
 8009332:	4602      	mov	r2, r0
 8009334:	460b      	mov	r3, r1
 8009336:	4b0d      	ldr	r3, [pc, #52]	; (800936c <UART_SetConfig+0x2d4>)
 8009338:	fba3 1302 	umull	r1, r3, r3, r2
 800933c:	095b      	lsrs	r3, r3, #5
 800933e:	2164      	movs	r1, #100	; 0x64
 8009340:	fb01 f303 	mul.w	r3, r1, r3
 8009344:	1ad3      	subs	r3, r2, r3
 8009346:	00db      	lsls	r3, r3, #3
 8009348:	3332      	adds	r3, #50	; 0x32
 800934a:	4a08      	ldr	r2, [pc, #32]	; (800936c <UART_SetConfig+0x2d4>)
 800934c:	fba2 2303 	umull	r2, r3, r2, r3
 8009350:	095b      	lsrs	r3, r3, #5
 8009352:	f003 0207 	and.w	r2, r3, #7
 8009356:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	4422      	add	r2, r4
 800935e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009360:	e105      	b.n	800956e <UART_SetConfig+0x4d6>
 8009362:	bf00      	nop
 8009364:	40011000 	.word	0x40011000
 8009368:	40011400 	.word	0x40011400
 800936c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009370:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009374:	2200      	movs	r2, #0
 8009376:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800937a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800937e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009382:	4642      	mov	r2, r8
 8009384:	464b      	mov	r3, r9
 8009386:	1891      	adds	r1, r2, r2
 8009388:	6239      	str	r1, [r7, #32]
 800938a:	415b      	adcs	r3, r3
 800938c:	627b      	str	r3, [r7, #36]	; 0x24
 800938e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009392:	4641      	mov	r1, r8
 8009394:	1854      	adds	r4, r2, r1
 8009396:	4649      	mov	r1, r9
 8009398:	eb43 0501 	adc.w	r5, r3, r1
 800939c:	f04f 0200 	mov.w	r2, #0
 80093a0:	f04f 0300 	mov.w	r3, #0
 80093a4:	00eb      	lsls	r3, r5, #3
 80093a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80093aa:	00e2      	lsls	r2, r4, #3
 80093ac:	4614      	mov	r4, r2
 80093ae:	461d      	mov	r5, r3
 80093b0:	4643      	mov	r3, r8
 80093b2:	18e3      	adds	r3, r4, r3
 80093b4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80093b8:	464b      	mov	r3, r9
 80093ba:	eb45 0303 	adc.w	r3, r5, r3
 80093be:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80093c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093c6:	685b      	ldr	r3, [r3, #4]
 80093c8:	2200      	movs	r2, #0
 80093ca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80093ce:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80093d2:	f04f 0200 	mov.w	r2, #0
 80093d6:	f04f 0300 	mov.w	r3, #0
 80093da:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80093de:	4629      	mov	r1, r5
 80093e0:	008b      	lsls	r3, r1, #2
 80093e2:	4621      	mov	r1, r4
 80093e4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80093e8:	4621      	mov	r1, r4
 80093ea:	008a      	lsls	r2, r1, #2
 80093ec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80093f0:	f7f7 fc6a 	bl	8000cc8 <__aeabi_uldivmod>
 80093f4:	4602      	mov	r2, r0
 80093f6:	460b      	mov	r3, r1
 80093f8:	4b60      	ldr	r3, [pc, #384]	; (800957c <UART_SetConfig+0x4e4>)
 80093fa:	fba3 2302 	umull	r2, r3, r3, r2
 80093fe:	095b      	lsrs	r3, r3, #5
 8009400:	011c      	lsls	r4, r3, #4
 8009402:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009406:	2200      	movs	r2, #0
 8009408:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800940c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009410:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009414:	4642      	mov	r2, r8
 8009416:	464b      	mov	r3, r9
 8009418:	1891      	adds	r1, r2, r2
 800941a:	61b9      	str	r1, [r7, #24]
 800941c:	415b      	adcs	r3, r3
 800941e:	61fb      	str	r3, [r7, #28]
 8009420:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009424:	4641      	mov	r1, r8
 8009426:	1851      	adds	r1, r2, r1
 8009428:	6139      	str	r1, [r7, #16]
 800942a:	4649      	mov	r1, r9
 800942c:	414b      	adcs	r3, r1
 800942e:	617b      	str	r3, [r7, #20]
 8009430:	f04f 0200 	mov.w	r2, #0
 8009434:	f04f 0300 	mov.w	r3, #0
 8009438:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800943c:	4659      	mov	r1, fp
 800943e:	00cb      	lsls	r3, r1, #3
 8009440:	4651      	mov	r1, sl
 8009442:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009446:	4651      	mov	r1, sl
 8009448:	00ca      	lsls	r2, r1, #3
 800944a:	4610      	mov	r0, r2
 800944c:	4619      	mov	r1, r3
 800944e:	4603      	mov	r3, r0
 8009450:	4642      	mov	r2, r8
 8009452:	189b      	adds	r3, r3, r2
 8009454:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009458:	464b      	mov	r3, r9
 800945a:	460a      	mov	r2, r1
 800945c:	eb42 0303 	adc.w	r3, r2, r3
 8009460:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009464:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009468:	685b      	ldr	r3, [r3, #4]
 800946a:	2200      	movs	r2, #0
 800946c:	67bb      	str	r3, [r7, #120]	; 0x78
 800946e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009470:	f04f 0200 	mov.w	r2, #0
 8009474:	f04f 0300 	mov.w	r3, #0
 8009478:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800947c:	4649      	mov	r1, r9
 800947e:	008b      	lsls	r3, r1, #2
 8009480:	4641      	mov	r1, r8
 8009482:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009486:	4641      	mov	r1, r8
 8009488:	008a      	lsls	r2, r1, #2
 800948a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800948e:	f7f7 fc1b 	bl	8000cc8 <__aeabi_uldivmod>
 8009492:	4602      	mov	r2, r0
 8009494:	460b      	mov	r3, r1
 8009496:	4b39      	ldr	r3, [pc, #228]	; (800957c <UART_SetConfig+0x4e4>)
 8009498:	fba3 1302 	umull	r1, r3, r3, r2
 800949c:	095b      	lsrs	r3, r3, #5
 800949e:	2164      	movs	r1, #100	; 0x64
 80094a0:	fb01 f303 	mul.w	r3, r1, r3
 80094a4:	1ad3      	subs	r3, r2, r3
 80094a6:	011b      	lsls	r3, r3, #4
 80094a8:	3332      	adds	r3, #50	; 0x32
 80094aa:	4a34      	ldr	r2, [pc, #208]	; (800957c <UART_SetConfig+0x4e4>)
 80094ac:	fba2 2303 	umull	r2, r3, r2, r3
 80094b0:	095b      	lsrs	r3, r3, #5
 80094b2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80094b6:	441c      	add	r4, r3
 80094b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80094bc:	2200      	movs	r2, #0
 80094be:	673b      	str	r3, [r7, #112]	; 0x70
 80094c0:	677a      	str	r2, [r7, #116]	; 0x74
 80094c2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80094c6:	4642      	mov	r2, r8
 80094c8:	464b      	mov	r3, r9
 80094ca:	1891      	adds	r1, r2, r2
 80094cc:	60b9      	str	r1, [r7, #8]
 80094ce:	415b      	adcs	r3, r3
 80094d0:	60fb      	str	r3, [r7, #12]
 80094d2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80094d6:	4641      	mov	r1, r8
 80094d8:	1851      	adds	r1, r2, r1
 80094da:	6039      	str	r1, [r7, #0]
 80094dc:	4649      	mov	r1, r9
 80094de:	414b      	adcs	r3, r1
 80094e0:	607b      	str	r3, [r7, #4]
 80094e2:	f04f 0200 	mov.w	r2, #0
 80094e6:	f04f 0300 	mov.w	r3, #0
 80094ea:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80094ee:	4659      	mov	r1, fp
 80094f0:	00cb      	lsls	r3, r1, #3
 80094f2:	4651      	mov	r1, sl
 80094f4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80094f8:	4651      	mov	r1, sl
 80094fa:	00ca      	lsls	r2, r1, #3
 80094fc:	4610      	mov	r0, r2
 80094fe:	4619      	mov	r1, r3
 8009500:	4603      	mov	r3, r0
 8009502:	4642      	mov	r2, r8
 8009504:	189b      	adds	r3, r3, r2
 8009506:	66bb      	str	r3, [r7, #104]	; 0x68
 8009508:	464b      	mov	r3, r9
 800950a:	460a      	mov	r2, r1
 800950c:	eb42 0303 	adc.w	r3, r2, r3
 8009510:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009512:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009516:	685b      	ldr	r3, [r3, #4]
 8009518:	2200      	movs	r2, #0
 800951a:	663b      	str	r3, [r7, #96]	; 0x60
 800951c:	667a      	str	r2, [r7, #100]	; 0x64
 800951e:	f04f 0200 	mov.w	r2, #0
 8009522:	f04f 0300 	mov.w	r3, #0
 8009526:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800952a:	4649      	mov	r1, r9
 800952c:	008b      	lsls	r3, r1, #2
 800952e:	4641      	mov	r1, r8
 8009530:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009534:	4641      	mov	r1, r8
 8009536:	008a      	lsls	r2, r1, #2
 8009538:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800953c:	f7f7 fbc4 	bl	8000cc8 <__aeabi_uldivmod>
 8009540:	4602      	mov	r2, r0
 8009542:	460b      	mov	r3, r1
 8009544:	4b0d      	ldr	r3, [pc, #52]	; (800957c <UART_SetConfig+0x4e4>)
 8009546:	fba3 1302 	umull	r1, r3, r3, r2
 800954a:	095b      	lsrs	r3, r3, #5
 800954c:	2164      	movs	r1, #100	; 0x64
 800954e:	fb01 f303 	mul.w	r3, r1, r3
 8009552:	1ad3      	subs	r3, r2, r3
 8009554:	011b      	lsls	r3, r3, #4
 8009556:	3332      	adds	r3, #50	; 0x32
 8009558:	4a08      	ldr	r2, [pc, #32]	; (800957c <UART_SetConfig+0x4e4>)
 800955a:	fba2 2303 	umull	r2, r3, r2, r3
 800955e:	095b      	lsrs	r3, r3, #5
 8009560:	f003 020f 	and.w	r2, r3, #15
 8009564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	4422      	add	r2, r4
 800956c:	609a      	str	r2, [r3, #8]
}
 800956e:	bf00      	nop
 8009570:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009574:	46bd      	mov	sp, r7
 8009576:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800957a:	bf00      	nop
 800957c:	51eb851f 	.word	0x51eb851f

08009580 <atoi>:
 8009580:	220a      	movs	r2, #10
 8009582:	2100      	movs	r1, #0
 8009584:	f000 b8d8 	b.w	8009738 <strtol>

08009588 <gcvt>:
 8009588:	b530      	push	{r4, r5, lr}
 800958a:	2200      	movs	r2, #0
 800958c:	b085      	sub	sp, #20
 800958e:	460c      	mov	r4, r1
 8009590:	4605      	mov	r5, r0
 8009592:	2300      	movs	r3, #0
 8009594:	ec51 0b10 	vmov	r0, r1, d0
 8009598:	ed8d 0b02 	vstr	d0, [sp, #8]
 800959c:	f7f7 fabe 	bl	8000b1c <__aeabi_dcmplt>
 80095a0:	ed9d 0b02 	vldr	d0, [sp, #8]
 80095a4:	4622      	mov	r2, r4
 80095a6:	b118      	cbz	r0, 80095b0 <gcvt+0x28>
 80095a8:	232d      	movs	r3, #45	; 0x2d
 80095aa:	f802 3b01 	strb.w	r3, [r2], #1
 80095ae:	3d01      	subs	r5, #1
 80095b0:	2300      	movs	r3, #0
 80095b2:	4806      	ldr	r0, [pc, #24]	; (80095cc <gcvt+0x44>)
 80095b4:	9300      	str	r3, [sp, #0]
 80095b6:	4629      	mov	r1, r5
 80095b8:	2367      	movs	r3, #103	; 0x67
 80095ba:	6800      	ldr	r0, [r0, #0]
 80095bc:	f000 f940 	bl	8009840 <_gcvt>
 80095c0:	2800      	cmp	r0, #0
 80095c2:	bf14      	ite	ne
 80095c4:	4620      	movne	r0, r4
 80095c6:	2000      	moveq	r0, #0
 80095c8:	b005      	add	sp, #20
 80095ca:	bd30      	pop	{r4, r5, pc}
 80095cc:	20000024 	.word	0x20000024

080095d0 <__errno>:
 80095d0:	4b01      	ldr	r3, [pc, #4]	; (80095d8 <__errno+0x8>)
 80095d2:	6818      	ldr	r0, [r3, #0]
 80095d4:	4770      	bx	lr
 80095d6:	bf00      	nop
 80095d8:	20000024 	.word	0x20000024

080095dc <__libc_init_array>:
 80095dc:	b570      	push	{r4, r5, r6, lr}
 80095de:	4d0d      	ldr	r5, [pc, #52]	; (8009614 <__libc_init_array+0x38>)
 80095e0:	4c0d      	ldr	r4, [pc, #52]	; (8009618 <__libc_init_array+0x3c>)
 80095e2:	1b64      	subs	r4, r4, r5
 80095e4:	10a4      	asrs	r4, r4, #2
 80095e6:	2600      	movs	r6, #0
 80095e8:	42a6      	cmp	r6, r4
 80095ea:	d109      	bne.n	8009600 <__libc_init_array+0x24>
 80095ec:	4d0b      	ldr	r5, [pc, #44]	; (800961c <__libc_init_array+0x40>)
 80095ee:	4c0c      	ldr	r4, [pc, #48]	; (8009620 <__libc_init_array+0x44>)
 80095f0:	f003 fb44 	bl	800cc7c <_init>
 80095f4:	1b64      	subs	r4, r4, r5
 80095f6:	10a4      	asrs	r4, r4, #2
 80095f8:	2600      	movs	r6, #0
 80095fa:	42a6      	cmp	r6, r4
 80095fc:	d105      	bne.n	800960a <__libc_init_array+0x2e>
 80095fe:	bd70      	pop	{r4, r5, r6, pc}
 8009600:	f855 3b04 	ldr.w	r3, [r5], #4
 8009604:	4798      	blx	r3
 8009606:	3601      	adds	r6, #1
 8009608:	e7ee      	b.n	80095e8 <__libc_init_array+0xc>
 800960a:	f855 3b04 	ldr.w	r3, [r5], #4
 800960e:	4798      	blx	r3
 8009610:	3601      	adds	r6, #1
 8009612:	e7f2      	b.n	80095fa <__libc_init_array+0x1e>
 8009614:	0800d0c8 	.word	0x0800d0c8
 8009618:	0800d0c8 	.word	0x0800d0c8
 800961c:	0800d0c8 	.word	0x0800d0c8
 8009620:	0800d0cc 	.word	0x0800d0cc

08009624 <memset>:
 8009624:	4402      	add	r2, r0
 8009626:	4603      	mov	r3, r0
 8009628:	4293      	cmp	r3, r2
 800962a:	d100      	bne.n	800962e <memset+0xa>
 800962c:	4770      	bx	lr
 800962e:	f803 1b01 	strb.w	r1, [r3], #1
 8009632:	e7f9      	b.n	8009628 <memset+0x4>

08009634 <_strtol_l.constprop.0>:
 8009634:	2b01      	cmp	r3, #1
 8009636:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800963a:	d001      	beq.n	8009640 <_strtol_l.constprop.0+0xc>
 800963c:	2b24      	cmp	r3, #36	; 0x24
 800963e:	d906      	bls.n	800964e <_strtol_l.constprop.0+0x1a>
 8009640:	f7ff ffc6 	bl	80095d0 <__errno>
 8009644:	2316      	movs	r3, #22
 8009646:	6003      	str	r3, [r0, #0]
 8009648:	2000      	movs	r0, #0
 800964a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800964e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009734 <_strtol_l.constprop.0+0x100>
 8009652:	460d      	mov	r5, r1
 8009654:	462e      	mov	r6, r5
 8009656:	f815 4b01 	ldrb.w	r4, [r5], #1
 800965a:	f814 700c 	ldrb.w	r7, [r4, ip]
 800965e:	f017 0708 	ands.w	r7, r7, #8
 8009662:	d1f7      	bne.n	8009654 <_strtol_l.constprop.0+0x20>
 8009664:	2c2d      	cmp	r4, #45	; 0x2d
 8009666:	d132      	bne.n	80096ce <_strtol_l.constprop.0+0x9a>
 8009668:	782c      	ldrb	r4, [r5, #0]
 800966a:	2701      	movs	r7, #1
 800966c:	1cb5      	adds	r5, r6, #2
 800966e:	2b00      	cmp	r3, #0
 8009670:	d05b      	beq.n	800972a <_strtol_l.constprop.0+0xf6>
 8009672:	2b10      	cmp	r3, #16
 8009674:	d109      	bne.n	800968a <_strtol_l.constprop.0+0x56>
 8009676:	2c30      	cmp	r4, #48	; 0x30
 8009678:	d107      	bne.n	800968a <_strtol_l.constprop.0+0x56>
 800967a:	782c      	ldrb	r4, [r5, #0]
 800967c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009680:	2c58      	cmp	r4, #88	; 0x58
 8009682:	d14d      	bne.n	8009720 <_strtol_l.constprop.0+0xec>
 8009684:	786c      	ldrb	r4, [r5, #1]
 8009686:	2310      	movs	r3, #16
 8009688:	3502      	adds	r5, #2
 800968a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800968e:	f108 38ff 	add.w	r8, r8, #4294967295
 8009692:	f04f 0c00 	mov.w	ip, #0
 8009696:	fbb8 f9f3 	udiv	r9, r8, r3
 800969a:	4666      	mov	r6, ip
 800969c:	fb03 8a19 	mls	sl, r3, r9, r8
 80096a0:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80096a4:	f1be 0f09 	cmp.w	lr, #9
 80096a8:	d816      	bhi.n	80096d8 <_strtol_l.constprop.0+0xa4>
 80096aa:	4674      	mov	r4, lr
 80096ac:	42a3      	cmp	r3, r4
 80096ae:	dd24      	ble.n	80096fa <_strtol_l.constprop.0+0xc6>
 80096b0:	f1bc 0f00 	cmp.w	ip, #0
 80096b4:	db1e      	blt.n	80096f4 <_strtol_l.constprop.0+0xc0>
 80096b6:	45b1      	cmp	r9, r6
 80096b8:	d31c      	bcc.n	80096f4 <_strtol_l.constprop.0+0xc0>
 80096ba:	d101      	bne.n	80096c0 <_strtol_l.constprop.0+0x8c>
 80096bc:	45a2      	cmp	sl, r4
 80096be:	db19      	blt.n	80096f4 <_strtol_l.constprop.0+0xc0>
 80096c0:	fb06 4603 	mla	r6, r6, r3, r4
 80096c4:	f04f 0c01 	mov.w	ip, #1
 80096c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80096cc:	e7e8      	b.n	80096a0 <_strtol_l.constprop.0+0x6c>
 80096ce:	2c2b      	cmp	r4, #43	; 0x2b
 80096d0:	bf04      	itt	eq
 80096d2:	782c      	ldrbeq	r4, [r5, #0]
 80096d4:	1cb5      	addeq	r5, r6, #2
 80096d6:	e7ca      	b.n	800966e <_strtol_l.constprop.0+0x3a>
 80096d8:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80096dc:	f1be 0f19 	cmp.w	lr, #25
 80096e0:	d801      	bhi.n	80096e6 <_strtol_l.constprop.0+0xb2>
 80096e2:	3c37      	subs	r4, #55	; 0x37
 80096e4:	e7e2      	b.n	80096ac <_strtol_l.constprop.0+0x78>
 80096e6:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80096ea:	f1be 0f19 	cmp.w	lr, #25
 80096ee:	d804      	bhi.n	80096fa <_strtol_l.constprop.0+0xc6>
 80096f0:	3c57      	subs	r4, #87	; 0x57
 80096f2:	e7db      	b.n	80096ac <_strtol_l.constprop.0+0x78>
 80096f4:	f04f 3cff 	mov.w	ip, #4294967295
 80096f8:	e7e6      	b.n	80096c8 <_strtol_l.constprop.0+0x94>
 80096fa:	f1bc 0f00 	cmp.w	ip, #0
 80096fe:	da05      	bge.n	800970c <_strtol_l.constprop.0+0xd8>
 8009700:	2322      	movs	r3, #34	; 0x22
 8009702:	6003      	str	r3, [r0, #0]
 8009704:	4646      	mov	r6, r8
 8009706:	b942      	cbnz	r2, 800971a <_strtol_l.constprop.0+0xe6>
 8009708:	4630      	mov	r0, r6
 800970a:	e79e      	b.n	800964a <_strtol_l.constprop.0+0x16>
 800970c:	b107      	cbz	r7, 8009710 <_strtol_l.constprop.0+0xdc>
 800970e:	4276      	negs	r6, r6
 8009710:	2a00      	cmp	r2, #0
 8009712:	d0f9      	beq.n	8009708 <_strtol_l.constprop.0+0xd4>
 8009714:	f1bc 0f00 	cmp.w	ip, #0
 8009718:	d000      	beq.n	800971c <_strtol_l.constprop.0+0xe8>
 800971a:	1e69      	subs	r1, r5, #1
 800971c:	6011      	str	r1, [r2, #0]
 800971e:	e7f3      	b.n	8009708 <_strtol_l.constprop.0+0xd4>
 8009720:	2430      	movs	r4, #48	; 0x30
 8009722:	2b00      	cmp	r3, #0
 8009724:	d1b1      	bne.n	800968a <_strtol_l.constprop.0+0x56>
 8009726:	2308      	movs	r3, #8
 8009728:	e7af      	b.n	800968a <_strtol_l.constprop.0+0x56>
 800972a:	2c30      	cmp	r4, #48	; 0x30
 800972c:	d0a5      	beq.n	800967a <_strtol_l.constprop.0+0x46>
 800972e:	230a      	movs	r3, #10
 8009730:	e7ab      	b.n	800968a <_strtol_l.constprop.0+0x56>
 8009732:	bf00      	nop
 8009734:	0800ccd1 	.word	0x0800ccd1

08009738 <strtol>:
 8009738:	4613      	mov	r3, r2
 800973a:	460a      	mov	r2, r1
 800973c:	4601      	mov	r1, r0
 800973e:	4802      	ldr	r0, [pc, #8]	; (8009748 <strtol+0x10>)
 8009740:	6800      	ldr	r0, [r0, #0]
 8009742:	f7ff bf77 	b.w	8009634 <_strtol_l.constprop.0>
 8009746:	bf00      	nop
 8009748:	20000024 	.word	0x20000024

0800974c <print_e>:
 800974c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800974e:	b087      	sub	sp, #28
 8009750:	ec43 2b10 	vmov	d0, r2, r3
 8009754:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8009756:	f89d 6034 	ldrb.w	r6, [sp, #52]	; 0x34
 800975a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800975c:	ab04      	add	r3, sp, #16
 800975e:	9301      	str	r3, [sp, #4]
 8009760:	ab03      	add	r3, sp, #12
 8009762:	9300      	str	r3, [sp, #0]
 8009764:	1c62      	adds	r2, r4, #1
 8009766:	ab05      	add	r3, sp, #20
 8009768:	460f      	mov	r7, r1
 800976a:	2102      	movs	r1, #2
 800976c:	f000 fe38 	bl	800a3e0 <_dtoa_r>
 8009770:	9a05      	ldr	r2, [sp, #20]
 8009772:	f242 730f 	movw	r3, #9999	; 0x270f
 8009776:	429a      	cmp	r2, r3
 8009778:	d105      	bne.n	8009786 <print_e+0x3a>
 800977a:	4601      	mov	r1, r0
 800977c:	4638      	mov	r0, r7
 800977e:	f000 fd7b 	bl	800a278 <strcpy>
 8009782:	b007      	add	sp, #28
 8009784:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009786:	463b      	mov	r3, r7
 8009788:	7801      	ldrb	r1, [r0, #0]
 800978a:	f803 1b01 	strb.w	r1, [r3], #1
 800978e:	2c00      	cmp	r4, #0
 8009790:	bfc8      	it	gt
 8009792:	2501      	movgt	r5, #1
 8009794:	212e      	movs	r1, #46	; 0x2e
 8009796:	f810 7f01 	ldrb.w	r7, [r0, #1]!
 800979a:	b10f      	cbz	r7, 80097a0 <print_e+0x54>
 800979c:	2c00      	cmp	r4, #0
 800979e:	dc37      	bgt.n	8009810 <print_e+0xc4>
 80097a0:	2e67      	cmp	r6, #103	; 0x67
 80097a2:	d046      	beq.n	8009832 <print_e+0xe6>
 80097a4:	2e47      	cmp	r6, #71	; 0x47
 80097a6:	d046      	beq.n	8009836 <print_e+0xea>
 80097a8:	212e      	movs	r1, #46	; 0x2e
 80097aa:	2030      	movs	r0, #48	; 0x30
 80097ac:	2c00      	cmp	r4, #0
 80097ae:	dc38      	bgt.n	8009822 <print_e+0xd6>
 80097b0:	1e51      	subs	r1, r2, #1
 80097b2:	2900      	cmp	r1, #0
 80097b4:	bfb8      	it	lt
 80097b6:	f1c2 0201 	rsblt	r2, r2, #1
 80097ba:	4618      	mov	r0, r3
 80097bc:	9105      	str	r1, [sp, #20]
 80097be:	bfac      	ite	ge
 80097c0:	222b      	movge	r2, #43	; 0x2b
 80097c2:	9205      	strlt	r2, [sp, #20]
 80097c4:	f800 6b02 	strb.w	r6, [r0], #2
 80097c8:	bfa8      	it	ge
 80097ca:	705a      	strbge	r2, [r3, #1]
 80097cc:	9a05      	ldr	r2, [sp, #20]
 80097ce:	bfbc      	itt	lt
 80097d0:	212d      	movlt	r1, #45	; 0x2d
 80097d2:	7059      	strblt	r1, [r3, #1]
 80097d4:	2a63      	cmp	r2, #99	; 0x63
 80097d6:	dd0b      	ble.n	80097f0 <print_e+0xa4>
 80097d8:	2164      	movs	r1, #100	; 0x64
 80097da:	fb92 f1f1 	sdiv	r1, r2, r1
 80097de:	f101 0430 	add.w	r4, r1, #48	; 0x30
 80097e2:	1cd8      	adds	r0, r3, #3
 80097e4:	709c      	strb	r4, [r3, #2]
 80097e6:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80097ea:	fb03 2201 	mla	r2, r3, r1, r2
 80097ee:	9205      	str	r2, [sp, #20]
 80097f0:	9b05      	ldr	r3, [sp, #20]
 80097f2:	220a      	movs	r2, #10
 80097f4:	fb93 f2f2 	sdiv	r2, r3, r2
 80097f8:	f102 0130 	add.w	r1, r2, #48	; 0x30
 80097fc:	7001      	strb	r1, [r0, #0]
 80097fe:	f06f 0109 	mvn.w	r1, #9
 8009802:	fb01 3302 	mla	r3, r1, r2, r3
 8009806:	3330      	adds	r3, #48	; 0x30
 8009808:	7043      	strb	r3, [r0, #1]
 800980a:	2300      	movs	r3, #0
 800980c:	7083      	strb	r3, [r0, #2]
 800980e:	e7b8      	b.n	8009782 <print_e+0x36>
 8009810:	b10d      	cbz	r5, 8009816 <print_e+0xca>
 8009812:	f803 1b01 	strb.w	r1, [r3], #1
 8009816:	7805      	ldrb	r5, [r0, #0]
 8009818:	f803 5b01 	strb.w	r5, [r3], #1
 800981c:	3c01      	subs	r4, #1
 800981e:	2500      	movs	r5, #0
 8009820:	e7b9      	b.n	8009796 <print_e+0x4a>
 8009822:	b10d      	cbz	r5, 8009828 <print_e+0xdc>
 8009824:	f803 1b01 	strb.w	r1, [r3], #1
 8009828:	f803 0b01 	strb.w	r0, [r3], #1
 800982c:	3c01      	subs	r4, #1
 800982e:	2500      	movs	r5, #0
 8009830:	e7bc      	b.n	80097ac <print_e+0x60>
 8009832:	2665      	movs	r6, #101	; 0x65
 8009834:	e7bc      	b.n	80097b0 <print_e+0x64>
 8009836:	2645      	movs	r6, #69	; 0x45
 8009838:	e7ba      	b.n	80097b0 <print_e+0x64>
 800983a:	0000      	movs	r0, r0
 800983c:	0000      	movs	r0, r0
	...

08009840 <_gcvt>:
 8009840:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009844:	ec55 4b10 	vmov	r4, r5, d0
 8009848:	b088      	sub	sp, #32
 800984a:	4681      	mov	r9, r0
 800984c:	4688      	mov	r8, r1
 800984e:	4616      	mov	r6, r2
 8009850:	469a      	mov	sl, r3
 8009852:	ee10 0a10 	vmov	r0, s0
 8009856:	2200      	movs	r2, #0
 8009858:	2300      	movs	r3, #0
 800985a:	4629      	mov	r1, r5
 800985c:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800985e:	f7f7 f95d 	bl	8000b1c <__aeabi_dcmplt>
 8009862:	b110      	cbz	r0, 800986a <_gcvt+0x2a>
 8009864:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8009868:	461d      	mov	r5, r3
 800986a:	2200      	movs	r2, #0
 800986c:	2300      	movs	r3, #0
 800986e:	4620      	mov	r0, r4
 8009870:	4629      	mov	r1, r5
 8009872:	f7f7 f949 	bl	8000b08 <__aeabi_dcmpeq>
 8009876:	b138      	cbz	r0, 8009888 <_gcvt+0x48>
 8009878:	2330      	movs	r3, #48	; 0x30
 800987a:	7033      	strb	r3, [r6, #0]
 800987c:	2300      	movs	r3, #0
 800987e:	7073      	strb	r3, [r6, #1]
 8009880:	4630      	mov	r0, r6
 8009882:	b008      	add	sp, #32
 8009884:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009888:	a34b      	add	r3, pc, #300	; (adr r3, 80099b8 <_gcvt+0x178>)
 800988a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800988e:	4620      	mov	r0, r4
 8009890:	4629      	mov	r1, r5
 8009892:	f7f7 f94d 	bl	8000b30 <__aeabi_dcmple>
 8009896:	b158      	cbz	r0, 80098b0 <_gcvt+0x70>
 8009898:	f108 31ff 	add.w	r1, r8, #4294967295
 800989c:	9100      	str	r1, [sp, #0]
 800989e:	e9cd a701 	strd	sl, r7, [sp, #4]
 80098a2:	4622      	mov	r2, r4
 80098a4:	462b      	mov	r3, r5
 80098a6:	4631      	mov	r1, r6
 80098a8:	4648      	mov	r0, r9
 80098aa:	f7ff ff4f 	bl	800974c <print_e>
 80098ae:	e7e7      	b.n	8009880 <_gcvt+0x40>
 80098b0:	4640      	mov	r0, r8
 80098b2:	f000 fc09 	bl	800a0c8 <_mprec_log10>
 80098b6:	4622      	mov	r2, r4
 80098b8:	ec51 0b10 	vmov	r0, r1, d0
 80098bc:	462b      	mov	r3, r5
 80098be:	f7f7 f937 	bl	8000b30 <__aeabi_dcmple>
 80098c2:	2800      	cmp	r0, #0
 80098c4:	d1e8      	bne.n	8009898 <_gcvt+0x58>
 80098c6:	ab07      	add	r3, sp, #28
 80098c8:	9301      	str	r3, [sp, #4]
 80098ca:	ab06      	add	r3, sp, #24
 80098cc:	9300      	str	r3, [sp, #0]
 80098ce:	4642      	mov	r2, r8
 80098d0:	ab05      	add	r3, sp, #20
 80098d2:	ec45 4b10 	vmov	d0, r4, r5
 80098d6:	2102      	movs	r1, #2
 80098d8:	4648      	mov	r0, r9
 80098da:	f000 fd81 	bl	800a3e0 <_dtoa_r>
 80098de:	9a05      	ldr	r2, [sp, #20]
 80098e0:	f242 730f 	movw	r3, #9999	; 0x270f
 80098e4:	429a      	cmp	r2, r3
 80098e6:	d00e      	beq.n	8009906 <_gcvt+0xc6>
 80098e8:	4633      	mov	r3, r6
 80098ea:	44b0      	add	r8, r6
 80098ec:	4605      	mov	r5, r0
 80098ee:	f810 1b01 	ldrb.w	r1, [r0], #1
 80098f2:	9c05      	ldr	r4, [sp, #20]
 80098f4:	eba8 0203 	sub.w	r2, r8, r3
 80098f8:	b109      	cbz	r1, 80098fe <_gcvt+0xbe>
 80098fa:	2c00      	cmp	r4, #0
 80098fc:	dc08      	bgt.n	8009910 <_gcvt+0xd0>
 80098fe:	2100      	movs	r1, #0
 8009900:	f04f 0c30 	mov.w	ip, #48	; 0x30
 8009904:	e00d      	b.n	8009922 <_gcvt+0xe2>
 8009906:	4601      	mov	r1, r0
 8009908:	4630      	mov	r0, r6
 800990a:	f000 fcb5 	bl	800a278 <strcpy>
 800990e:	e7b7      	b.n	8009880 <_gcvt+0x40>
 8009910:	3c01      	subs	r4, #1
 8009912:	f803 1b01 	strb.w	r1, [r3], #1
 8009916:	9405      	str	r4, [sp, #20]
 8009918:	e7e8      	b.n	80098ec <_gcvt+0xac>
 800991a:	f803 cb01 	strb.w	ip, [r3], #1
 800991e:	3a01      	subs	r2, #1
 8009920:	2101      	movs	r1, #1
 8009922:	2c00      	cmp	r4, #0
 8009924:	4620      	mov	r0, r4
 8009926:	dc2a      	bgt.n	800997e <_gcvt+0x13e>
 8009928:	b101      	cbz	r1, 800992c <_gcvt+0xec>
 800992a:	9405      	str	r4, [sp, #20]
 800992c:	b90f      	cbnz	r7, 8009932 <_gcvt+0xf2>
 800992e:	7829      	ldrb	r1, [r5, #0]
 8009930:	b311      	cbz	r1, 8009978 <_gcvt+0x138>
 8009932:	42b3      	cmp	r3, r6
 8009934:	bf04      	itt	eq
 8009936:	2130      	moveq	r1, #48	; 0x30
 8009938:	f803 1b01 	strbeq.w	r1, [r3], #1
 800993c:	212e      	movs	r1, #46	; 0x2e
 800993e:	7019      	strb	r1, [r3, #0]
 8009940:	9905      	ldr	r1, [sp, #20]
 8009942:	4618      	mov	r0, r3
 8009944:	2400      	movs	r4, #0
 8009946:	eba1 0c03 	sub.w	ip, r1, r3
 800994a:	f04f 0e30 	mov.w	lr, #48	; 0x30
 800994e:	eb1c 0f00 	cmn.w	ip, r0
 8009952:	d41c      	bmi.n	800998e <_gcvt+0x14e>
 8009954:	2900      	cmp	r1, #0
 8009956:	f1c1 0000 	rsb	r0, r1, #0
 800995a:	bfc8      	it	gt
 800995c:	2000      	movgt	r0, #0
 800995e:	f100 0c01 	add.w	ip, r0, #1
 8009962:	4463      	add	r3, ip
 8009964:	4401      	add	r1, r0
 8009966:	b104      	cbz	r4, 800996a <_gcvt+0x12a>
 8009968:	9105      	str	r1, [sp, #20]
 800996a:	1e69      	subs	r1, r5, #1
 800996c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009970:	b108      	cbz	r0, 8009976 <_gcvt+0x136>
 8009972:	2a00      	cmp	r2, #0
 8009974:	dc0f      	bgt.n	8009996 <_gcvt+0x156>
 8009976:	b9df      	cbnz	r7, 80099b0 <_gcvt+0x170>
 8009978:	2200      	movs	r2, #0
 800997a:	701a      	strb	r2, [r3, #0]
 800997c:	e780      	b.n	8009880 <_gcvt+0x40>
 800997e:	2a00      	cmp	r2, #0
 8009980:	f104 34ff 	add.w	r4, r4, #4294967295
 8009984:	dcc9      	bgt.n	800991a <_gcvt+0xda>
 8009986:	2900      	cmp	r1, #0
 8009988:	d0d0      	beq.n	800992c <_gcvt+0xec>
 800998a:	9005      	str	r0, [sp, #20]
 800998c:	e7ce      	b.n	800992c <_gcvt+0xec>
 800998e:	f800 ef01 	strb.w	lr, [r0, #1]!
 8009992:	2401      	movs	r4, #1
 8009994:	e7db      	b.n	800994e <_gcvt+0x10e>
 8009996:	f803 0b01 	strb.w	r0, [r3], #1
 800999a:	3a01      	subs	r2, #1
 800999c:	e7e6      	b.n	800996c <_gcvt+0x12c>
 800999e:	f801 5b01 	strb.w	r5, [r1], #1
 80099a2:	1a60      	subs	r0, r4, r1
 80099a4:	2800      	cmp	r0, #0
 80099a6:	dcfa      	bgt.n	800999e <_gcvt+0x15e>
 80099a8:	2a00      	cmp	r2, #0
 80099aa:	bfa8      	it	ge
 80099ac:	189b      	addge	r3, r3, r2
 80099ae:	e7e3      	b.n	8009978 <_gcvt+0x138>
 80099b0:	4619      	mov	r1, r3
 80099b2:	189c      	adds	r4, r3, r2
 80099b4:	2530      	movs	r5, #48	; 0x30
 80099b6:	e7f4      	b.n	80099a2 <_gcvt+0x162>
 80099b8:	eb1c432d 	.word	0xeb1c432d
 80099bc:	3f1a36e2 	.word	0x3f1a36e2

080099c0 <_Balloc>:
 80099c0:	b570      	push	{r4, r5, r6, lr}
 80099c2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80099c4:	4604      	mov	r4, r0
 80099c6:	460d      	mov	r5, r1
 80099c8:	b976      	cbnz	r6, 80099e8 <_Balloc+0x28>
 80099ca:	2010      	movs	r0, #16
 80099cc:	f001 fb08 	bl	800afe0 <malloc>
 80099d0:	4602      	mov	r2, r0
 80099d2:	6260      	str	r0, [r4, #36]	; 0x24
 80099d4:	b920      	cbnz	r0, 80099e0 <_Balloc+0x20>
 80099d6:	4b18      	ldr	r3, [pc, #96]	; (8009a38 <_Balloc+0x78>)
 80099d8:	4818      	ldr	r0, [pc, #96]	; (8009a3c <_Balloc+0x7c>)
 80099da:	2166      	movs	r1, #102	; 0x66
 80099dc:	f000 fc54 	bl	800a288 <__assert_func>
 80099e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80099e4:	6006      	str	r6, [r0, #0]
 80099e6:	60c6      	str	r6, [r0, #12]
 80099e8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80099ea:	68f3      	ldr	r3, [r6, #12]
 80099ec:	b183      	cbz	r3, 8009a10 <_Balloc+0x50>
 80099ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80099f0:	68db      	ldr	r3, [r3, #12]
 80099f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80099f6:	b9b8      	cbnz	r0, 8009a28 <_Balloc+0x68>
 80099f8:	2101      	movs	r1, #1
 80099fa:	fa01 f605 	lsl.w	r6, r1, r5
 80099fe:	1d72      	adds	r2, r6, #5
 8009a00:	0092      	lsls	r2, r2, #2
 8009a02:	4620      	mov	r0, r4
 8009a04:	f000 fb7e 	bl	800a104 <_calloc_r>
 8009a08:	b160      	cbz	r0, 8009a24 <_Balloc+0x64>
 8009a0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009a0e:	e00e      	b.n	8009a2e <_Balloc+0x6e>
 8009a10:	2221      	movs	r2, #33	; 0x21
 8009a12:	2104      	movs	r1, #4
 8009a14:	4620      	mov	r0, r4
 8009a16:	f000 fb75 	bl	800a104 <_calloc_r>
 8009a1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009a1c:	60f0      	str	r0, [r6, #12]
 8009a1e:	68db      	ldr	r3, [r3, #12]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d1e4      	bne.n	80099ee <_Balloc+0x2e>
 8009a24:	2000      	movs	r0, #0
 8009a26:	bd70      	pop	{r4, r5, r6, pc}
 8009a28:	6802      	ldr	r2, [r0, #0]
 8009a2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009a2e:	2300      	movs	r3, #0
 8009a30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009a34:	e7f7      	b.n	8009a26 <_Balloc+0x66>
 8009a36:	bf00      	nop
 8009a38:	0800cdd1 	.word	0x0800cdd1
 8009a3c:	0800cde8 	.word	0x0800cde8

08009a40 <_Bfree>:
 8009a40:	b570      	push	{r4, r5, r6, lr}
 8009a42:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009a44:	4605      	mov	r5, r0
 8009a46:	460c      	mov	r4, r1
 8009a48:	b976      	cbnz	r6, 8009a68 <_Bfree+0x28>
 8009a4a:	2010      	movs	r0, #16
 8009a4c:	f001 fac8 	bl	800afe0 <malloc>
 8009a50:	4602      	mov	r2, r0
 8009a52:	6268      	str	r0, [r5, #36]	; 0x24
 8009a54:	b920      	cbnz	r0, 8009a60 <_Bfree+0x20>
 8009a56:	4b09      	ldr	r3, [pc, #36]	; (8009a7c <_Bfree+0x3c>)
 8009a58:	4809      	ldr	r0, [pc, #36]	; (8009a80 <_Bfree+0x40>)
 8009a5a:	218a      	movs	r1, #138	; 0x8a
 8009a5c:	f000 fc14 	bl	800a288 <__assert_func>
 8009a60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009a64:	6006      	str	r6, [r0, #0]
 8009a66:	60c6      	str	r6, [r0, #12]
 8009a68:	b13c      	cbz	r4, 8009a7a <_Bfree+0x3a>
 8009a6a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009a6c:	6862      	ldr	r2, [r4, #4]
 8009a6e:	68db      	ldr	r3, [r3, #12]
 8009a70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009a74:	6021      	str	r1, [r4, #0]
 8009a76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009a7a:	bd70      	pop	{r4, r5, r6, pc}
 8009a7c:	0800cdd1 	.word	0x0800cdd1
 8009a80:	0800cde8 	.word	0x0800cde8

08009a84 <__multadd>:
 8009a84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a88:	690d      	ldr	r5, [r1, #16]
 8009a8a:	4607      	mov	r7, r0
 8009a8c:	460c      	mov	r4, r1
 8009a8e:	461e      	mov	r6, r3
 8009a90:	f101 0c14 	add.w	ip, r1, #20
 8009a94:	2000      	movs	r0, #0
 8009a96:	f8dc 3000 	ldr.w	r3, [ip]
 8009a9a:	b299      	uxth	r1, r3
 8009a9c:	fb02 6101 	mla	r1, r2, r1, r6
 8009aa0:	0c1e      	lsrs	r6, r3, #16
 8009aa2:	0c0b      	lsrs	r3, r1, #16
 8009aa4:	fb02 3306 	mla	r3, r2, r6, r3
 8009aa8:	b289      	uxth	r1, r1
 8009aaa:	3001      	adds	r0, #1
 8009aac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009ab0:	4285      	cmp	r5, r0
 8009ab2:	f84c 1b04 	str.w	r1, [ip], #4
 8009ab6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009aba:	dcec      	bgt.n	8009a96 <__multadd+0x12>
 8009abc:	b30e      	cbz	r6, 8009b02 <__multadd+0x7e>
 8009abe:	68a3      	ldr	r3, [r4, #8]
 8009ac0:	42ab      	cmp	r3, r5
 8009ac2:	dc19      	bgt.n	8009af8 <__multadd+0x74>
 8009ac4:	6861      	ldr	r1, [r4, #4]
 8009ac6:	4638      	mov	r0, r7
 8009ac8:	3101      	adds	r1, #1
 8009aca:	f7ff ff79 	bl	80099c0 <_Balloc>
 8009ace:	4680      	mov	r8, r0
 8009ad0:	b928      	cbnz	r0, 8009ade <__multadd+0x5a>
 8009ad2:	4602      	mov	r2, r0
 8009ad4:	4b0c      	ldr	r3, [pc, #48]	; (8009b08 <__multadd+0x84>)
 8009ad6:	480d      	ldr	r0, [pc, #52]	; (8009b0c <__multadd+0x88>)
 8009ad8:	21b5      	movs	r1, #181	; 0xb5
 8009ada:	f000 fbd5 	bl	800a288 <__assert_func>
 8009ade:	6922      	ldr	r2, [r4, #16]
 8009ae0:	3202      	adds	r2, #2
 8009ae2:	f104 010c 	add.w	r1, r4, #12
 8009ae6:	0092      	lsls	r2, r2, #2
 8009ae8:	300c      	adds	r0, #12
 8009aea:	f001 fa81 	bl	800aff0 <memcpy>
 8009aee:	4621      	mov	r1, r4
 8009af0:	4638      	mov	r0, r7
 8009af2:	f7ff ffa5 	bl	8009a40 <_Bfree>
 8009af6:	4644      	mov	r4, r8
 8009af8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009afc:	3501      	adds	r5, #1
 8009afe:	615e      	str	r6, [r3, #20]
 8009b00:	6125      	str	r5, [r4, #16]
 8009b02:	4620      	mov	r0, r4
 8009b04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b08:	0800ce44 	.word	0x0800ce44
 8009b0c:	0800cde8 	.word	0x0800cde8

08009b10 <__hi0bits>:
 8009b10:	0c03      	lsrs	r3, r0, #16
 8009b12:	041b      	lsls	r3, r3, #16
 8009b14:	b9d3      	cbnz	r3, 8009b4c <__hi0bits+0x3c>
 8009b16:	0400      	lsls	r0, r0, #16
 8009b18:	2310      	movs	r3, #16
 8009b1a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009b1e:	bf04      	itt	eq
 8009b20:	0200      	lsleq	r0, r0, #8
 8009b22:	3308      	addeq	r3, #8
 8009b24:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009b28:	bf04      	itt	eq
 8009b2a:	0100      	lsleq	r0, r0, #4
 8009b2c:	3304      	addeq	r3, #4
 8009b2e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009b32:	bf04      	itt	eq
 8009b34:	0080      	lsleq	r0, r0, #2
 8009b36:	3302      	addeq	r3, #2
 8009b38:	2800      	cmp	r0, #0
 8009b3a:	db05      	blt.n	8009b48 <__hi0bits+0x38>
 8009b3c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009b40:	f103 0301 	add.w	r3, r3, #1
 8009b44:	bf08      	it	eq
 8009b46:	2320      	moveq	r3, #32
 8009b48:	4618      	mov	r0, r3
 8009b4a:	4770      	bx	lr
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	e7e4      	b.n	8009b1a <__hi0bits+0xa>

08009b50 <__lo0bits>:
 8009b50:	6803      	ldr	r3, [r0, #0]
 8009b52:	f013 0207 	ands.w	r2, r3, #7
 8009b56:	4601      	mov	r1, r0
 8009b58:	d00b      	beq.n	8009b72 <__lo0bits+0x22>
 8009b5a:	07da      	lsls	r2, r3, #31
 8009b5c:	d423      	bmi.n	8009ba6 <__lo0bits+0x56>
 8009b5e:	0798      	lsls	r0, r3, #30
 8009b60:	bf49      	itett	mi
 8009b62:	085b      	lsrmi	r3, r3, #1
 8009b64:	089b      	lsrpl	r3, r3, #2
 8009b66:	2001      	movmi	r0, #1
 8009b68:	600b      	strmi	r3, [r1, #0]
 8009b6a:	bf5c      	itt	pl
 8009b6c:	600b      	strpl	r3, [r1, #0]
 8009b6e:	2002      	movpl	r0, #2
 8009b70:	4770      	bx	lr
 8009b72:	b298      	uxth	r0, r3
 8009b74:	b9a8      	cbnz	r0, 8009ba2 <__lo0bits+0x52>
 8009b76:	0c1b      	lsrs	r3, r3, #16
 8009b78:	2010      	movs	r0, #16
 8009b7a:	b2da      	uxtb	r2, r3
 8009b7c:	b90a      	cbnz	r2, 8009b82 <__lo0bits+0x32>
 8009b7e:	3008      	adds	r0, #8
 8009b80:	0a1b      	lsrs	r3, r3, #8
 8009b82:	071a      	lsls	r2, r3, #28
 8009b84:	bf04      	itt	eq
 8009b86:	091b      	lsreq	r3, r3, #4
 8009b88:	3004      	addeq	r0, #4
 8009b8a:	079a      	lsls	r2, r3, #30
 8009b8c:	bf04      	itt	eq
 8009b8e:	089b      	lsreq	r3, r3, #2
 8009b90:	3002      	addeq	r0, #2
 8009b92:	07da      	lsls	r2, r3, #31
 8009b94:	d403      	bmi.n	8009b9e <__lo0bits+0x4e>
 8009b96:	085b      	lsrs	r3, r3, #1
 8009b98:	f100 0001 	add.w	r0, r0, #1
 8009b9c:	d005      	beq.n	8009baa <__lo0bits+0x5a>
 8009b9e:	600b      	str	r3, [r1, #0]
 8009ba0:	4770      	bx	lr
 8009ba2:	4610      	mov	r0, r2
 8009ba4:	e7e9      	b.n	8009b7a <__lo0bits+0x2a>
 8009ba6:	2000      	movs	r0, #0
 8009ba8:	4770      	bx	lr
 8009baa:	2020      	movs	r0, #32
 8009bac:	4770      	bx	lr
	...

08009bb0 <__i2b>:
 8009bb0:	b510      	push	{r4, lr}
 8009bb2:	460c      	mov	r4, r1
 8009bb4:	2101      	movs	r1, #1
 8009bb6:	f7ff ff03 	bl	80099c0 <_Balloc>
 8009bba:	4602      	mov	r2, r0
 8009bbc:	b928      	cbnz	r0, 8009bca <__i2b+0x1a>
 8009bbe:	4b05      	ldr	r3, [pc, #20]	; (8009bd4 <__i2b+0x24>)
 8009bc0:	4805      	ldr	r0, [pc, #20]	; (8009bd8 <__i2b+0x28>)
 8009bc2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009bc6:	f000 fb5f 	bl	800a288 <__assert_func>
 8009bca:	2301      	movs	r3, #1
 8009bcc:	6144      	str	r4, [r0, #20]
 8009bce:	6103      	str	r3, [r0, #16]
 8009bd0:	bd10      	pop	{r4, pc}
 8009bd2:	bf00      	nop
 8009bd4:	0800ce44 	.word	0x0800ce44
 8009bd8:	0800cde8 	.word	0x0800cde8

08009bdc <__multiply>:
 8009bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009be0:	4691      	mov	r9, r2
 8009be2:	690a      	ldr	r2, [r1, #16]
 8009be4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009be8:	429a      	cmp	r2, r3
 8009bea:	bfb8      	it	lt
 8009bec:	460b      	movlt	r3, r1
 8009bee:	460c      	mov	r4, r1
 8009bf0:	bfbc      	itt	lt
 8009bf2:	464c      	movlt	r4, r9
 8009bf4:	4699      	movlt	r9, r3
 8009bf6:	6927      	ldr	r7, [r4, #16]
 8009bf8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009bfc:	68a3      	ldr	r3, [r4, #8]
 8009bfe:	6861      	ldr	r1, [r4, #4]
 8009c00:	eb07 060a 	add.w	r6, r7, sl
 8009c04:	42b3      	cmp	r3, r6
 8009c06:	b085      	sub	sp, #20
 8009c08:	bfb8      	it	lt
 8009c0a:	3101      	addlt	r1, #1
 8009c0c:	f7ff fed8 	bl	80099c0 <_Balloc>
 8009c10:	b930      	cbnz	r0, 8009c20 <__multiply+0x44>
 8009c12:	4602      	mov	r2, r0
 8009c14:	4b44      	ldr	r3, [pc, #272]	; (8009d28 <__multiply+0x14c>)
 8009c16:	4845      	ldr	r0, [pc, #276]	; (8009d2c <__multiply+0x150>)
 8009c18:	f240 115d 	movw	r1, #349	; 0x15d
 8009c1c:	f000 fb34 	bl	800a288 <__assert_func>
 8009c20:	f100 0514 	add.w	r5, r0, #20
 8009c24:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009c28:	462b      	mov	r3, r5
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	4543      	cmp	r3, r8
 8009c2e:	d321      	bcc.n	8009c74 <__multiply+0x98>
 8009c30:	f104 0314 	add.w	r3, r4, #20
 8009c34:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009c38:	f109 0314 	add.w	r3, r9, #20
 8009c3c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009c40:	9202      	str	r2, [sp, #8]
 8009c42:	1b3a      	subs	r2, r7, r4
 8009c44:	3a15      	subs	r2, #21
 8009c46:	f022 0203 	bic.w	r2, r2, #3
 8009c4a:	3204      	adds	r2, #4
 8009c4c:	f104 0115 	add.w	r1, r4, #21
 8009c50:	428f      	cmp	r7, r1
 8009c52:	bf38      	it	cc
 8009c54:	2204      	movcc	r2, #4
 8009c56:	9201      	str	r2, [sp, #4]
 8009c58:	9a02      	ldr	r2, [sp, #8]
 8009c5a:	9303      	str	r3, [sp, #12]
 8009c5c:	429a      	cmp	r2, r3
 8009c5e:	d80c      	bhi.n	8009c7a <__multiply+0x9e>
 8009c60:	2e00      	cmp	r6, #0
 8009c62:	dd03      	ble.n	8009c6c <__multiply+0x90>
 8009c64:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d05a      	beq.n	8009d22 <__multiply+0x146>
 8009c6c:	6106      	str	r6, [r0, #16]
 8009c6e:	b005      	add	sp, #20
 8009c70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c74:	f843 2b04 	str.w	r2, [r3], #4
 8009c78:	e7d8      	b.n	8009c2c <__multiply+0x50>
 8009c7a:	f8b3 a000 	ldrh.w	sl, [r3]
 8009c7e:	f1ba 0f00 	cmp.w	sl, #0
 8009c82:	d024      	beq.n	8009cce <__multiply+0xf2>
 8009c84:	f104 0e14 	add.w	lr, r4, #20
 8009c88:	46a9      	mov	r9, r5
 8009c8a:	f04f 0c00 	mov.w	ip, #0
 8009c8e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009c92:	f8d9 1000 	ldr.w	r1, [r9]
 8009c96:	fa1f fb82 	uxth.w	fp, r2
 8009c9a:	b289      	uxth	r1, r1
 8009c9c:	fb0a 110b 	mla	r1, sl, fp, r1
 8009ca0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009ca4:	f8d9 2000 	ldr.w	r2, [r9]
 8009ca8:	4461      	add	r1, ip
 8009caa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009cae:	fb0a c20b 	mla	r2, sl, fp, ip
 8009cb2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009cb6:	b289      	uxth	r1, r1
 8009cb8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009cbc:	4577      	cmp	r7, lr
 8009cbe:	f849 1b04 	str.w	r1, [r9], #4
 8009cc2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009cc6:	d8e2      	bhi.n	8009c8e <__multiply+0xb2>
 8009cc8:	9a01      	ldr	r2, [sp, #4]
 8009cca:	f845 c002 	str.w	ip, [r5, r2]
 8009cce:	9a03      	ldr	r2, [sp, #12]
 8009cd0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009cd4:	3304      	adds	r3, #4
 8009cd6:	f1b9 0f00 	cmp.w	r9, #0
 8009cda:	d020      	beq.n	8009d1e <__multiply+0x142>
 8009cdc:	6829      	ldr	r1, [r5, #0]
 8009cde:	f104 0c14 	add.w	ip, r4, #20
 8009ce2:	46ae      	mov	lr, r5
 8009ce4:	f04f 0a00 	mov.w	sl, #0
 8009ce8:	f8bc b000 	ldrh.w	fp, [ip]
 8009cec:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009cf0:	fb09 220b 	mla	r2, r9, fp, r2
 8009cf4:	4492      	add	sl, r2
 8009cf6:	b289      	uxth	r1, r1
 8009cf8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009cfc:	f84e 1b04 	str.w	r1, [lr], #4
 8009d00:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009d04:	f8be 1000 	ldrh.w	r1, [lr]
 8009d08:	0c12      	lsrs	r2, r2, #16
 8009d0a:	fb09 1102 	mla	r1, r9, r2, r1
 8009d0e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009d12:	4567      	cmp	r7, ip
 8009d14:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009d18:	d8e6      	bhi.n	8009ce8 <__multiply+0x10c>
 8009d1a:	9a01      	ldr	r2, [sp, #4]
 8009d1c:	50a9      	str	r1, [r5, r2]
 8009d1e:	3504      	adds	r5, #4
 8009d20:	e79a      	b.n	8009c58 <__multiply+0x7c>
 8009d22:	3e01      	subs	r6, #1
 8009d24:	e79c      	b.n	8009c60 <__multiply+0x84>
 8009d26:	bf00      	nop
 8009d28:	0800ce44 	.word	0x0800ce44
 8009d2c:	0800cde8 	.word	0x0800cde8

08009d30 <__pow5mult>:
 8009d30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d34:	4615      	mov	r5, r2
 8009d36:	f012 0203 	ands.w	r2, r2, #3
 8009d3a:	4606      	mov	r6, r0
 8009d3c:	460f      	mov	r7, r1
 8009d3e:	d007      	beq.n	8009d50 <__pow5mult+0x20>
 8009d40:	4c25      	ldr	r4, [pc, #148]	; (8009dd8 <__pow5mult+0xa8>)
 8009d42:	3a01      	subs	r2, #1
 8009d44:	2300      	movs	r3, #0
 8009d46:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009d4a:	f7ff fe9b 	bl	8009a84 <__multadd>
 8009d4e:	4607      	mov	r7, r0
 8009d50:	10ad      	asrs	r5, r5, #2
 8009d52:	d03d      	beq.n	8009dd0 <__pow5mult+0xa0>
 8009d54:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009d56:	b97c      	cbnz	r4, 8009d78 <__pow5mult+0x48>
 8009d58:	2010      	movs	r0, #16
 8009d5a:	f001 f941 	bl	800afe0 <malloc>
 8009d5e:	4602      	mov	r2, r0
 8009d60:	6270      	str	r0, [r6, #36]	; 0x24
 8009d62:	b928      	cbnz	r0, 8009d70 <__pow5mult+0x40>
 8009d64:	4b1d      	ldr	r3, [pc, #116]	; (8009ddc <__pow5mult+0xac>)
 8009d66:	481e      	ldr	r0, [pc, #120]	; (8009de0 <__pow5mult+0xb0>)
 8009d68:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009d6c:	f000 fa8c 	bl	800a288 <__assert_func>
 8009d70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009d74:	6004      	str	r4, [r0, #0]
 8009d76:	60c4      	str	r4, [r0, #12]
 8009d78:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009d7c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009d80:	b94c      	cbnz	r4, 8009d96 <__pow5mult+0x66>
 8009d82:	f240 2171 	movw	r1, #625	; 0x271
 8009d86:	4630      	mov	r0, r6
 8009d88:	f7ff ff12 	bl	8009bb0 <__i2b>
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009d92:	4604      	mov	r4, r0
 8009d94:	6003      	str	r3, [r0, #0]
 8009d96:	f04f 0900 	mov.w	r9, #0
 8009d9a:	07eb      	lsls	r3, r5, #31
 8009d9c:	d50a      	bpl.n	8009db4 <__pow5mult+0x84>
 8009d9e:	4639      	mov	r1, r7
 8009da0:	4622      	mov	r2, r4
 8009da2:	4630      	mov	r0, r6
 8009da4:	f7ff ff1a 	bl	8009bdc <__multiply>
 8009da8:	4639      	mov	r1, r7
 8009daa:	4680      	mov	r8, r0
 8009dac:	4630      	mov	r0, r6
 8009dae:	f7ff fe47 	bl	8009a40 <_Bfree>
 8009db2:	4647      	mov	r7, r8
 8009db4:	106d      	asrs	r5, r5, #1
 8009db6:	d00b      	beq.n	8009dd0 <__pow5mult+0xa0>
 8009db8:	6820      	ldr	r0, [r4, #0]
 8009dba:	b938      	cbnz	r0, 8009dcc <__pow5mult+0x9c>
 8009dbc:	4622      	mov	r2, r4
 8009dbe:	4621      	mov	r1, r4
 8009dc0:	4630      	mov	r0, r6
 8009dc2:	f7ff ff0b 	bl	8009bdc <__multiply>
 8009dc6:	6020      	str	r0, [r4, #0]
 8009dc8:	f8c0 9000 	str.w	r9, [r0]
 8009dcc:	4604      	mov	r4, r0
 8009dce:	e7e4      	b.n	8009d9a <__pow5mult+0x6a>
 8009dd0:	4638      	mov	r0, r7
 8009dd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009dd6:	bf00      	nop
 8009dd8:	0800cf48 	.word	0x0800cf48
 8009ddc:	0800cdd1 	.word	0x0800cdd1
 8009de0:	0800cde8 	.word	0x0800cde8

08009de4 <__lshift>:
 8009de4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009de8:	460c      	mov	r4, r1
 8009dea:	6849      	ldr	r1, [r1, #4]
 8009dec:	6923      	ldr	r3, [r4, #16]
 8009dee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009df2:	68a3      	ldr	r3, [r4, #8]
 8009df4:	4607      	mov	r7, r0
 8009df6:	4691      	mov	r9, r2
 8009df8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009dfc:	f108 0601 	add.w	r6, r8, #1
 8009e00:	42b3      	cmp	r3, r6
 8009e02:	db0b      	blt.n	8009e1c <__lshift+0x38>
 8009e04:	4638      	mov	r0, r7
 8009e06:	f7ff fddb 	bl	80099c0 <_Balloc>
 8009e0a:	4605      	mov	r5, r0
 8009e0c:	b948      	cbnz	r0, 8009e22 <__lshift+0x3e>
 8009e0e:	4602      	mov	r2, r0
 8009e10:	4b2a      	ldr	r3, [pc, #168]	; (8009ebc <__lshift+0xd8>)
 8009e12:	482b      	ldr	r0, [pc, #172]	; (8009ec0 <__lshift+0xdc>)
 8009e14:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009e18:	f000 fa36 	bl	800a288 <__assert_func>
 8009e1c:	3101      	adds	r1, #1
 8009e1e:	005b      	lsls	r3, r3, #1
 8009e20:	e7ee      	b.n	8009e00 <__lshift+0x1c>
 8009e22:	2300      	movs	r3, #0
 8009e24:	f100 0114 	add.w	r1, r0, #20
 8009e28:	f100 0210 	add.w	r2, r0, #16
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	4553      	cmp	r3, sl
 8009e30:	db37      	blt.n	8009ea2 <__lshift+0xbe>
 8009e32:	6920      	ldr	r0, [r4, #16]
 8009e34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009e38:	f104 0314 	add.w	r3, r4, #20
 8009e3c:	f019 091f 	ands.w	r9, r9, #31
 8009e40:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009e44:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009e48:	d02f      	beq.n	8009eaa <__lshift+0xc6>
 8009e4a:	f1c9 0e20 	rsb	lr, r9, #32
 8009e4e:	468a      	mov	sl, r1
 8009e50:	f04f 0c00 	mov.w	ip, #0
 8009e54:	681a      	ldr	r2, [r3, #0]
 8009e56:	fa02 f209 	lsl.w	r2, r2, r9
 8009e5a:	ea42 020c 	orr.w	r2, r2, ip
 8009e5e:	f84a 2b04 	str.w	r2, [sl], #4
 8009e62:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e66:	4298      	cmp	r0, r3
 8009e68:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009e6c:	d8f2      	bhi.n	8009e54 <__lshift+0x70>
 8009e6e:	1b03      	subs	r3, r0, r4
 8009e70:	3b15      	subs	r3, #21
 8009e72:	f023 0303 	bic.w	r3, r3, #3
 8009e76:	3304      	adds	r3, #4
 8009e78:	f104 0215 	add.w	r2, r4, #21
 8009e7c:	4290      	cmp	r0, r2
 8009e7e:	bf38      	it	cc
 8009e80:	2304      	movcc	r3, #4
 8009e82:	f841 c003 	str.w	ip, [r1, r3]
 8009e86:	f1bc 0f00 	cmp.w	ip, #0
 8009e8a:	d001      	beq.n	8009e90 <__lshift+0xac>
 8009e8c:	f108 0602 	add.w	r6, r8, #2
 8009e90:	3e01      	subs	r6, #1
 8009e92:	4638      	mov	r0, r7
 8009e94:	612e      	str	r6, [r5, #16]
 8009e96:	4621      	mov	r1, r4
 8009e98:	f7ff fdd2 	bl	8009a40 <_Bfree>
 8009e9c:	4628      	mov	r0, r5
 8009e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ea2:	f842 0f04 	str.w	r0, [r2, #4]!
 8009ea6:	3301      	adds	r3, #1
 8009ea8:	e7c1      	b.n	8009e2e <__lshift+0x4a>
 8009eaa:	3904      	subs	r1, #4
 8009eac:	f853 2b04 	ldr.w	r2, [r3], #4
 8009eb0:	f841 2f04 	str.w	r2, [r1, #4]!
 8009eb4:	4298      	cmp	r0, r3
 8009eb6:	d8f9      	bhi.n	8009eac <__lshift+0xc8>
 8009eb8:	e7ea      	b.n	8009e90 <__lshift+0xac>
 8009eba:	bf00      	nop
 8009ebc:	0800ce44 	.word	0x0800ce44
 8009ec0:	0800cde8 	.word	0x0800cde8

08009ec4 <__mcmp>:
 8009ec4:	b530      	push	{r4, r5, lr}
 8009ec6:	6902      	ldr	r2, [r0, #16]
 8009ec8:	690c      	ldr	r4, [r1, #16]
 8009eca:	1b12      	subs	r2, r2, r4
 8009ecc:	d10e      	bne.n	8009eec <__mcmp+0x28>
 8009ece:	f100 0314 	add.w	r3, r0, #20
 8009ed2:	3114      	adds	r1, #20
 8009ed4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009ed8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009edc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009ee0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009ee4:	42a5      	cmp	r5, r4
 8009ee6:	d003      	beq.n	8009ef0 <__mcmp+0x2c>
 8009ee8:	d305      	bcc.n	8009ef6 <__mcmp+0x32>
 8009eea:	2201      	movs	r2, #1
 8009eec:	4610      	mov	r0, r2
 8009eee:	bd30      	pop	{r4, r5, pc}
 8009ef0:	4283      	cmp	r3, r0
 8009ef2:	d3f3      	bcc.n	8009edc <__mcmp+0x18>
 8009ef4:	e7fa      	b.n	8009eec <__mcmp+0x28>
 8009ef6:	f04f 32ff 	mov.w	r2, #4294967295
 8009efa:	e7f7      	b.n	8009eec <__mcmp+0x28>

08009efc <__mdiff>:
 8009efc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f00:	460c      	mov	r4, r1
 8009f02:	4606      	mov	r6, r0
 8009f04:	4611      	mov	r1, r2
 8009f06:	4620      	mov	r0, r4
 8009f08:	4690      	mov	r8, r2
 8009f0a:	f7ff ffdb 	bl	8009ec4 <__mcmp>
 8009f0e:	1e05      	subs	r5, r0, #0
 8009f10:	d110      	bne.n	8009f34 <__mdiff+0x38>
 8009f12:	4629      	mov	r1, r5
 8009f14:	4630      	mov	r0, r6
 8009f16:	f7ff fd53 	bl	80099c0 <_Balloc>
 8009f1a:	b930      	cbnz	r0, 8009f2a <__mdiff+0x2e>
 8009f1c:	4b3a      	ldr	r3, [pc, #232]	; (800a008 <__mdiff+0x10c>)
 8009f1e:	4602      	mov	r2, r0
 8009f20:	f240 2132 	movw	r1, #562	; 0x232
 8009f24:	4839      	ldr	r0, [pc, #228]	; (800a00c <__mdiff+0x110>)
 8009f26:	f000 f9af 	bl	800a288 <__assert_func>
 8009f2a:	2301      	movs	r3, #1
 8009f2c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009f30:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f34:	bfa4      	itt	ge
 8009f36:	4643      	movge	r3, r8
 8009f38:	46a0      	movge	r8, r4
 8009f3a:	4630      	mov	r0, r6
 8009f3c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009f40:	bfa6      	itte	ge
 8009f42:	461c      	movge	r4, r3
 8009f44:	2500      	movge	r5, #0
 8009f46:	2501      	movlt	r5, #1
 8009f48:	f7ff fd3a 	bl	80099c0 <_Balloc>
 8009f4c:	b920      	cbnz	r0, 8009f58 <__mdiff+0x5c>
 8009f4e:	4b2e      	ldr	r3, [pc, #184]	; (800a008 <__mdiff+0x10c>)
 8009f50:	4602      	mov	r2, r0
 8009f52:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009f56:	e7e5      	b.n	8009f24 <__mdiff+0x28>
 8009f58:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009f5c:	6926      	ldr	r6, [r4, #16]
 8009f5e:	60c5      	str	r5, [r0, #12]
 8009f60:	f104 0914 	add.w	r9, r4, #20
 8009f64:	f108 0514 	add.w	r5, r8, #20
 8009f68:	f100 0e14 	add.w	lr, r0, #20
 8009f6c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009f70:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009f74:	f108 0210 	add.w	r2, r8, #16
 8009f78:	46f2      	mov	sl, lr
 8009f7a:	2100      	movs	r1, #0
 8009f7c:	f859 3b04 	ldr.w	r3, [r9], #4
 8009f80:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009f84:	fa1f f883 	uxth.w	r8, r3
 8009f88:	fa11 f18b 	uxtah	r1, r1, fp
 8009f8c:	0c1b      	lsrs	r3, r3, #16
 8009f8e:	eba1 0808 	sub.w	r8, r1, r8
 8009f92:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009f96:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009f9a:	fa1f f888 	uxth.w	r8, r8
 8009f9e:	1419      	asrs	r1, r3, #16
 8009fa0:	454e      	cmp	r6, r9
 8009fa2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009fa6:	f84a 3b04 	str.w	r3, [sl], #4
 8009faa:	d8e7      	bhi.n	8009f7c <__mdiff+0x80>
 8009fac:	1b33      	subs	r3, r6, r4
 8009fae:	3b15      	subs	r3, #21
 8009fb0:	f023 0303 	bic.w	r3, r3, #3
 8009fb4:	3304      	adds	r3, #4
 8009fb6:	3415      	adds	r4, #21
 8009fb8:	42a6      	cmp	r6, r4
 8009fba:	bf38      	it	cc
 8009fbc:	2304      	movcc	r3, #4
 8009fbe:	441d      	add	r5, r3
 8009fc0:	4473      	add	r3, lr
 8009fc2:	469e      	mov	lr, r3
 8009fc4:	462e      	mov	r6, r5
 8009fc6:	4566      	cmp	r6, ip
 8009fc8:	d30e      	bcc.n	8009fe8 <__mdiff+0xec>
 8009fca:	f10c 0203 	add.w	r2, ip, #3
 8009fce:	1b52      	subs	r2, r2, r5
 8009fd0:	f022 0203 	bic.w	r2, r2, #3
 8009fd4:	3d03      	subs	r5, #3
 8009fd6:	45ac      	cmp	ip, r5
 8009fd8:	bf38      	it	cc
 8009fda:	2200      	movcc	r2, #0
 8009fdc:	441a      	add	r2, r3
 8009fde:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009fe2:	b17b      	cbz	r3, 800a004 <__mdiff+0x108>
 8009fe4:	6107      	str	r7, [r0, #16]
 8009fe6:	e7a3      	b.n	8009f30 <__mdiff+0x34>
 8009fe8:	f856 8b04 	ldr.w	r8, [r6], #4
 8009fec:	fa11 f288 	uxtah	r2, r1, r8
 8009ff0:	1414      	asrs	r4, r2, #16
 8009ff2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009ff6:	b292      	uxth	r2, r2
 8009ff8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009ffc:	f84e 2b04 	str.w	r2, [lr], #4
 800a000:	1421      	asrs	r1, r4, #16
 800a002:	e7e0      	b.n	8009fc6 <__mdiff+0xca>
 800a004:	3f01      	subs	r7, #1
 800a006:	e7ea      	b.n	8009fde <__mdiff+0xe2>
 800a008:	0800ce44 	.word	0x0800ce44
 800a00c:	0800cde8 	.word	0x0800cde8

0800a010 <__d2b>:
 800a010:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a014:	4689      	mov	r9, r1
 800a016:	2101      	movs	r1, #1
 800a018:	ec57 6b10 	vmov	r6, r7, d0
 800a01c:	4690      	mov	r8, r2
 800a01e:	f7ff fccf 	bl	80099c0 <_Balloc>
 800a022:	4604      	mov	r4, r0
 800a024:	b930      	cbnz	r0, 800a034 <__d2b+0x24>
 800a026:	4602      	mov	r2, r0
 800a028:	4b25      	ldr	r3, [pc, #148]	; (800a0c0 <__d2b+0xb0>)
 800a02a:	4826      	ldr	r0, [pc, #152]	; (800a0c4 <__d2b+0xb4>)
 800a02c:	f240 310a 	movw	r1, #778	; 0x30a
 800a030:	f000 f92a 	bl	800a288 <__assert_func>
 800a034:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a038:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a03c:	bb35      	cbnz	r5, 800a08c <__d2b+0x7c>
 800a03e:	2e00      	cmp	r6, #0
 800a040:	9301      	str	r3, [sp, #4]
 800a042:	d028      	beq.n	800a096 <__d2b+0x86>
 800a044:	4668      	mov	r0, sp
 800a046:	9600      	str	r6, [sp, #0]
 800a048:	f7ff fd82 	bl	8009b50 <__lo0bits>
 800a04c:	9900      	ldr	r1, [sp, #0]
 800a04e:	b300      	cbz	r0, 800a092 <__d2b+0x82>
 800a050:	9a01      	ldr	r2, [sp, #4]
 800a052:	f1c0 0320 	rsb	r3, r0, #32
 800a056:	fa02 f303 	lsl.w	r3, r2, r3
 800a05a:	430b      	orrs	r3, r1
 800a05c:	40c2      	lsrs	r2, r0
 800a05e:	6163      	str	r3, [r4, #20]
 800a060:	9201      	str	r2, [sp, #4]
 800a062:	9b01      	ldr	r3, [sp, #4]
 800a064:	61a3      	str	r3, [r4, #24]
 800a066:	2b00      	cmp	r3, #0
 800a068:	bf14      	ite	ne
 800a06a:	2202      	movne	r2, #2
 800a06c:	2201      	moveq	r2, #1
 800a06e:	6122      	str	r2, [r4, #16]
 800a070:	b1d5      	cbz	r5, 800a0a8 <__d2b+0x98>
 800a072:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a076:	4405      	add	r5, r0
 800a078:	f8c9 5000 	str.w	r5, [r9]
 800a07c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a080:	f8c8 0000 	str.w	r0, [r8]
 800a084:	4620      	mov	r0, r4
 800a086:	b003      	add	sp, #12
 800a088:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a08c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a090:	e7d5      	b.n	800a03e <__d2b+0x2e>
 800a092:	6161      	str	r1, [r4, #20]
 800a094:	e7e5      	b.n	800a062 <__d2b+0x52>
 800a096:	a801      	add	r0, sp, #4
 800a098:	f7ff fd5a 	bl	8009b50 <__lo0bits>
 800a09c:	9b01      	ldr	r3, [sp, #4]
 800a09e:	6163      	str	r3, [r4, #20]
 800a0a0:	2201      	movs	r2, #1
 800a0a2:	6122      	str	r2, [r4, #16]
 800a0a4:	3020      	adds	r0, #32
 800a0a6:	e7e3      	b.n	800a070 <__d2b+0x60>
 800a0a8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a0ac:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a0b0:	f8c9 0000 	str.w	r0, [r9]
 800a0b4:	6918      	ldr	r0, [r3, #16]
 800a0b6:	f7ff fd2b 	bl	8009b10 <__hi0bits>
 800a0ba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a0be:	e7df      	b.n	800a080 <__d2b+0x70>
 800a0c0:	0800ce44 	.word	0x0800ce44
 800a0c4:	0800cde8 	.word	0x0800cde8

0800a0c8 <_mprec_log10>:
 800a0c8:	2817      	cmp	r0, #23
 800a0ca:	b5d0      	push	{r4, r6, r7, lr}
 800a0cc:	4604      	mov	r4, r0
 800a0ce:	dc07      	bgt.n	800a0e0 <_mprec_log10+0x18>
 800a0d0:	4809      	ldr	r0, [pc, #36]	; (800a0f8 <_mprec_log10+0x30>)
 800a0d2:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
 800a0d6:	e9d4 0100 	ldrd	r0, r1, [r4]
 800a0da:	ec41 0b10 	vmov	d0, r0, r1
 800a0de:	bdd0      	pop	{r4, r6, r7, pc}
 800a0e0:	4906      	ldr	r1, [pc, #24]	; (800a0fc <_mprec_log10+0x34>)
 800a0e2:	4f07      	ldr	r7, [pc, #28]	; (800a100 <_mprec_log10+0x38>)
 800a0e4:	2000      	movs	r0, #0
 800a0e6:	2600      	movs	r6, #0
 800a0e8:	4632      	mov	r2, r6
 800a0ea:	463b      	mov	r3, r7
 800a0ec:	f7f6 faa4 	bl	8000638 <__aeabi_dmul>
 800a0f0:	3c01      	subs	r4, #1
 800a0f2:	d1f9      	bne.n	800a0e8 <_mprec_log10+0x20>
 800a0f4:	e7f1      	b.n	800a0da <_mprec_log10+0x12>
 800a0f6:	bf00      	nop
 800a0f8:	0800ce80 	.word	0x0800ce80
 800a0fc:	3ff00000 	.word	0x3ff00000
 800a100:	40240000 	.word	0x40240000

0800a104 <_calloc_r>:
 800a104:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a106:	fba1 2402 	umull	r2, r4, r1, r2
 800a10a:	b94c      	cbnz	r4, 800a120 <_calloc_r+0x1c>
 800a10c:	4611      	mov	r1, r2
 800a10e:	9201      	str	r2, [sp, #4]
 800a110:	f000 f82e 	bl	800a170 <_malloc_r>
 800a114:	9a01      	ldr	r2, [sp, #4]
 800a116:	4605      	mov	r5, r0
 800a118:	b930      	cbnz	r0, 800a128 <_calloc_r+0x24>
 800a11a:	4628      	mov	r0, r5
 800a11c:	b003      	add	sp, #12
 800a11e:	bd30      	pop	{r4, r5, pc}
 800a120:	220c      	movs	r2, #12
 800a122:	6002      	str	r2, [r0, #0]
 800a124:	2500      	movs	r5, #0
 800a126:	e7f8      	b.n	800a11a <_calloc_r+0x16>
 800a128:	4621      	mov	r1, r4
 800a12a:	f7ff fa7b 	bl	8009624 <memset>
 800a12e:	e7f4      	b.n	800a11a <_calloc_r+0x16>

0800a130 <sbrk_aligned>:
 800a130:	b570      	push	{r4, r5, r6, lr}
 800a132:	4e0e      	ldr	r6, [pc, #56]	; (800a16c <sbrk_aligned+0x3c>)
 800a134:	460c      	mov	r4, r1
 800a136:	6831      	ldr	r1, [r6, #0]
 800a138:	4605      	mov	r5, r0
 800a13a:	b911      	cbnz	r1, 800a142 <sbrk_aligned+0x12>
 800a13c:	f000 f88c 	bl	800a258 <_sbrk_r>
 800a140:	6030      	str	r0, [r6, #0]
 800a142:	4621      	mov	r1, r4
 800a144:	4628      	mov	r0, r5
 800a146:	f000 f887 	bl	800a258 <_sbrk_r>
 800a14a:	1c43      	adds	r3, r0, #1
 800a14c:	d00a      	beq.n	800a164 <sbrk_aligned+0x34>
 800a14e:	1cc4      	adds	r4, r0, #3
 800a150:	f024 0403 	bic.w	r4, r4, #3
 800a154:	42a0      	cmp	r0, r4
 800a156:	d007      	beq.n	800a168 <sbrk_aligned+0x38>
 800a158:	1a21      	subs	r1, r4, r0
 800a15a:	4628      	mov	r0, r5
 800a15c:	f000 f87c 	bl	800a258 <_sbrk_r>
 800a160:	3001      	adds	r0, #1
 800a162:	d101      	bne.n	800a168 <sbrk_aligned+0x38>
 800a164:	f04f 34ff 	mov.w	r4, #4294967295
 800a168:	4620      	mov	r0, r4
 800a16a:	bd70      	pop	{r4, r5, r6, pc}
 800a16c:	200009f0 	.word	0x200009f0

0800a170 <_malloc_r>:
 800a170:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a174:	1ccd      	adds	r5, r1, #3
 800a176:	f025 0503 	bic.w	r5, r5, #3
 800a17a:	3508      	adds	r5, #8
 800a17c:	2d0c      	cmp	r5, #12
 800a17e:	bf38      	it	cc
 800a180:	250c      	movcc	r5, #12
 800a182:	2d00      	cmp	r5, #0
 800a184:	4607      	mov	r7, r0
 800a186:	db01      	blt.n	800a18c <_malloc_r+0x1c>
 800a188:	42a9      	cmp	r1, r5
 800a18a:	d905      	bls.n	800a198 <_malloc_r+0x28>
 800a18c:	230c      	movs	r3, #12
 800a18e:	603b      	str	r3, [r7, #0]
 800a190:	2600      	movs	r6, #0
 800a192:	4630      	mov	r0, r6
 800a194:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a198:	4e2e      	ldr	r6, [pc, #184]	; (800a254 <_malloc_r+0xe4>)
 800a19a:	f000 ff37 	bl	800b00c <__malloc_lock>
 800a19e:	6833      	ldr	r3, [r6, #0]
 800a1a0:	461c      	mov	r4, r3
 800a1a2:	bb34      	cbnz	r4, 800a1f2 <_malloc_r+0x82>
 800a1a4:	4629      	mov	r1, r5
 800a1a6:	4638      	mov	r0, r7
 800a1a8:	f7ff ffc2 	bl	800a130 <sbrk_aligned>
 800a1ac:	1c43      	adds	r3, r0, #1
 800a1ae:	4604      	mov	r4, r0
 800a1b0:	d14d      	bne.n	800a24e <_malloc_r+0xde>
 800a1b2:	6834      	ldr	r4, [r6, #0]
 800a1b4:	4626      	mov	r6, r4
 800a1b6:	2e00      	cmp	r6, #0
 800a1b8:	d140      	bne.n	800a23c <_malloc_r+0xcc>
 800a1ba:	6823      	ldr	r3, [r4, #0]
 800a1bc:	4631      	mov	r1, r6
 800a1be:	4638      	mov	r0, r7
 800a1c0:	eb04 0803 	add.w	r8, r4, r3
 800a1c4:	f000 f848 	bl	800a258 <_sbrk_r>
 800a1c8:	4580      	cmp	r8, r0
 800a1ca:	d13a      	bne.n	800a242 <_malloc_r+0xd2>
 800a1cc:	6821      	ldr	r1, [r4, #0]
 800a1ce:	3503      	adds	r5, #3
 800a1d0:	1a6d      	subs	r5, r5, r1
 800a1d2:	f025 0503 	bic.w	r5, r5, #3
 800a1d6:	3508      	adds	r5, #8
 800a1d8:	2d0c      	cmp	r5, #12
 800a1da:	bf38      	it	cc
 800a1dc:	250c      	movcc	r5, #12
 800a1de:	4629      	mov	r1, r5
 800a1e0:	4638      	mov	r0, r7
 800a1e2:	f7ff ffa5 	bl	800a130 <sbrk_aligned>
 800a1e6:	3001      	adds	r0, #1
 800a1e8:	d02b      	beq.n	800a242 <_malloc_r+0xd2>
 800a1ea:	6823      	ldr	r3, [r4, #0]
 800a1ec:	442b      	add	r3, r5
 800a1ee:	6023      	str	r3, [r4, #0]
 800a1f0:	e00e      	b.n	800a210 <_malloc_r+0xa0>
 800a1f2:	6822      	ldr	r2, [r4, #0]
 800a1f4:	1b52      	subs	r2, r2, r5
 800a1f6:	d41e      	bmi.n	800a236 <_malloc_r+0xc6>
 800a1f8:	2a0b      	cmp	r2, #11
 800a1fa:	d916      	bls.n	800a22a <_malloc_r+0xba>
 800a1fc:	1961      	adds	r1, r4, r5
 800a1fe:	42a3      	cmp	r3, r4
 800a200:	6025      	str	r5, [r4, #0]
 800a202:	bf18      	it	ne
 800a204:	6059      	strne	r1, [r3, #4]
 800a206:	6863      	ldr	r3, [r4, #4]
 800a208:	bf08      	it	eq
 800a20a:	6031      	streq	r1, [r6, #0]
 800a20c:	5162      	str	r2, [r4, r5]
 800a20e:	604b      	str	r3, [r1, #4]
 800a210:	4638      	mov	r0, r7
 800a212:	f104 060b 	add.w	r6, r4, #11
 800a216:	f000 feff 	bl	800b018 <__malloc_unlock>
 800a21a:	f026 0607 	bic.w	r6, r6, #7
 800a21e:	1d23      	adds	r3, r4, #4
 800a220:	1af2      	subs	r2, r6, r3
 800a222:	d0b6      	beq.n	800a192 <_malloc_r+0x22>
 800a224:	1b9b      	subs	r3, r3, r6
 800a226:	50a3      	str	r3, [r4, r2]
 800a228:	e7b3      	b.n	800a192 <_malloc_r+0x22>
 800a22a:	6862      	ldr	r2, [r4, #4]
 800a22c:	42a3      	cmp	r3, r4
 800a22e:	bf0c      	ite	eq
 800a230:	6032      	streq	r2, [r6, #0]
 800a232:	605a      	strne	r2, [r3, #4]
 800a234:	e7ec      	b.n	800a210 <_malloc_r+0xa0>
 800a236:	4623      	mov	r3, r4
 800a238:	6864      	ldr	r4, [r4, #4]
 800a23a:	e7b2      	b.n	800a1a2 <_malloc_r+0x32>
 800a23c:	4634      	mov	r4, r6
 800a23e:	6876      	ldr	r6, [r6, #4]
 800a240:	e7b9      	b.n	800a1b6 <_malloc_r+0x46>
 800a242:	230c      	movs	r3, #12
 800a244:	603b      	str	r3, [r7, #0]
 800a246:	4638      	mov	r0, r7
 800a248:	f000 fee6 	bl	800b018 <__malloc_unlock>
 800a24c:	e7a1      	b.n	800a192 <_malloc_r+0x22>
 800a24e:	6025      	str	r5, [r4, #0]
 800a250:	e7de      	b.n	800a210 <_malloc_r+0xa0>
 800a252:	bf00      	nop
 800a254:	200009ec 	.word	0x200009ec

0800a258 <_sbrk_r>:
 800a258:	b538      	push	{r3, r4, r5, lr}
 800a25a:	4d06      	ldr	r5, [pc, #24]	; (800a274 <_sbrk_r+0x1c>)
 800a25c:	2300      	movs	r3, #0
 800a25e:	4604      	mov	r4, r0
 800a260:	4608      	mov	r0, r1
 800a262:	602b      	str	r3, [r5, #0]
 800a264:	f7f9 fdc4 	bl	8003df0 <_sbrk>
 800a268:	1c43      	adds	r3, r0, #1
 800a26a:	d102      	bne.n	800a272 <_sbrk_r+0x1a>
 800a26c:	682b      	ldr	r3, [r5, #0]
 800a26e:	b103      	cbz	r3, 800a272 <_sbrk_r+0x1a>
 800a270:	6023      	str	r3, [r4, #0]
 800a272:	bd38      	pop	{r3, r4, r5, pc}
 800a274:	200009f4 	.word	0x200009f4

0800a278 <strcpy>:
 800a278:	4603      	mov	r3, r0
 800a27a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a27e:	f803 2b01 	strb.w	r2, [r3], #1
 800a282:	2a00      	cmp	r2, #0
 800a284:	d1f9      	bne.n	800a27a <strcpy+0x2>
 800a286:	4770      	bx	lr

0800a288 <__assert_func>:
 800a288:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a28a:	4614      	mov	r4, r2
 800a28c:	461a      	mov	r2, r3
 800a28e:	4b09      	ldr	r3, [pc, #36]	; (800a2b4 <__assert_func+0x2c>)
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	4605      	mov	r5, r0
 800a294:	68d8      	ldr	r0, [r3, #12]
 800a296:	b14c      	cbz	r4, 800a2ac <__assert_func+0x24>
 800a298:	4b07      	ldr	r3, [pc, #28]	; (800a2b8 <__assert_func+0x30>)
 800a29a:	9100      	str	r1, [sp, #0]
 800a29c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a2a0:	4906      	ldr	r1, [pc, #24]	; (800a2bc <__assert_func+0x34>)
 800a2a2:	462b      	mov	r3, r5
 800a2a4:	f000 fe8a 	bl	800afbc <fiprintf>
 800a2a8:	f001 fab6 	bl	800b818 <abort>
 800a2ac:	4b04      	ldr	r3, [pc, #16]	; (800a2c0 <__assert_func+0x38>)
 800a2ae:	461c      	mov	r4, r3
 800a2b0:	e7f3      	b.n	800a29a <__assert_func+0x12>
 800a2b2:	bf00      	nop
 800a2b4:	20000024 	.word	0x20000024
 800a2b8:	0800cf54 	.word	0x0800cf54
 800a2bc:	0800cf61 	.word	0x0800cf61
 800a2c0:	0800cf8f 	.word	0x0800cf8f

0800a2c4 <quorem>:
 800a2c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2c8:	6903      	ldr	r3, [r0, #16]
 800a2ca:	690c      	ldr	r4, [r1, #16]
 800a2cc:	42a3      	cmp	r3, r4
 800a2ce:	4607      	mov	r7, r0
 800a2d0:	f2c0 8081 	blt.w	800a3d6 <quorem+0x112>
 800a2d4:	3c01      	subs	r4, #1
 800a2d6:	f101 0814 	add.w	r8, r1, #20
 800a2da:	f100 0514 	add.w	r5, r0, #20
 800a2de:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a2e2:	9301      	str	r3, [sp, #4]
 800a2e4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a2e8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a2ec:	3301      	adds	r3, #1
 800a2ee:	429a      	cmp	r2, r3
 800a2f0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a2f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a2f8:	fbb2 f6f3 	udiv	r6, r2, r3
 800a2fc:	d331      	bcc.n	800a362 <quorem+0x9e>
 800a2fe:	f04f 0e00 	mov.w	lr, #0
 800a302:	4640      	mov	r0, r8
 800a304:	46ac      	mov	ip, r5
 800a306:	46f2      	mov	sl, lr
 800a308:	f850 2b04 	ldr.w	r2, [r0], #4
 800a30c:	b293      	uxth	r3, r2
 800a30e:	fb06 e303 	mla	r3, r6, r3, lr
 800a312:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a316:	b29b      	uxth	r3, r3
 800a318:	ebaa 0303 	sub.w	r3, sl, r3
 800a31c:	f8dc a000 	ldr.w	sl, [ip]
 800a320:	0c12      	lsrs	r2, r2, #16
 800a322:	fa13 f38a 	uxtah	r3, r3, sl
 800a326:	fb06 e202 	mla	r2, r6, r2, lr
 800a32a:	9300      	str	r3, [sp, #0]
 800a32c:	9b00      	ldr	r3, [sp, #0]
 800a32e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a332:	b292      	uxth	r2, r2
 800a334:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a338:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a33c:	f8bd 3000 	ldrh.w	r3, [sp]
 800a340:	4581      	cmp	r9, r0
 800a342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a346:	f84c 3b04 	str.w	r3, [ip], #4
 800a34a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a34e:	d2db      	bcs.n	800a308 <quorem+0x44>
 800a350:	f855 300b 	ldr.w	r3, [r5, fp]
 800a354:	b92b      	cbnz	r3, 800a362 <quorem+0x9e>
 800a356:	9b01      	ldr	r3, [sp, #4]
 800a358:	3b04      	subs	r3, #4
 800a35a:	429d      	cmp	r5, r3
 800a35c:	461a      	mov	r2, r3
 800a35e:	d32e      	bcc.n	800a3be <quorem+0xfa>
 800a360:	613c      	str	r4, [r7, #16]
 800a362:	4638      	mov	r0, r7
 800a364:	f7ff fdae 	bl	8009ec4 <__mcmp>
 800a368:	2800      	cmp	r0, #0
 800a36a:	db24      	blt.n	800a3b6 <quorem+0xf2>
 800a36c:	3601      	adds	r6, #1
 800a36e:	4628      	mov	r0, r5
 800a370:	f04f 0c00 	mov.w	ip, #0
 800a374:	f858 2b04 	ldr.w	r2, [r8], #4
 800a378:	f8d0 e000 	ldr.w	lr, [r0]
 800a37c:	b293      	uxth	r3, r2
 800a37e:	ebac 0303 	sub.w	r3, ip, r3
 800a382:	0c12      	lsrs	r2, r2, #16
 800a384:	fa13 f38e 	uxtah	r3, r3, lr
 800a388:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a38c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a390:	b29b      	uxth	r3, r3
 800a392:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a396:	45c1      	cmp	r9, r8
 800a398:	f840 3b04 	str.w	r3, [r0], #4
 800a39c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a3a0:	d2e8      	bcs.n	800a374 <quorem+0xb0>
 800a3a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a3a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a3aa:	b922      	cbnz	r2, 800a3b6 <quorem+0xf2>
 800a3ac:	3b04      	subs	r3, #4
 800a3ae:	429d      	cmp	r5, r3
 800a3b0:	461a      	mov	r2, r3
 800a3b2:	d30a      	bcc.n	800a3ca <quorem+0x106>
 800a3b4:	613c      	str	r4, [r7, #16]
 800a3b6:	4630      	mov	r0, r6
 800a3b8:	b003      	add	sp, #12
 800a3ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3be:	6812      	ldr	r2, [r2, #0]
 800a3c0:	3b04      	subs	r3, #4
 800a3c2:	2a00      	cmp	r2, #0
 800a3c4:	d1cc      	bne.n	800a360 <quorem+0x9c>
 800a3c6:	3c01      	subs	r4, #1
 800a3c8:	e7c7      	b.n	800a35a <quorem+0x96>
 800a3ca:	6812      	ldr	r2, [r2, #0]
 800a3cc:	3b04      	subs	r3, #4
 800a3ce:	2a00      	cmp	r2, #0
 800a3d0:	d1f0      	bne.n	800a3b4 <quorem+0xf0>
 800a3d2:	3c01      	subs	r4, #1
 800a3d4:	e7eb      	b.n	800a3ae <quorem+0xea>
 800a3d6:	2000      	movs	r0, #0
 800a3d8:	e7ee      	b.n	800a3b8 <quorem+0xf4>
 800a3da:	0000      	movs	r0, r0
 800a3dc:	0000      	movs	r0, r0
	...

0800a3e0 <_dtoa_r>:
 800a3e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3e4:	ed2d 8b04 	vpush	{d8-d9}
 800a3e8:	ec57 6b10 	vmov	r6, r7, d0
 800a3ec:	b093      	sub	sp, #76	; 0x4c
 800a3ee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a3f0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a3f4:	9106      	str	r1, [sp, #24]
 800a3f6:	ee10 aa10 	vmov	sl, s0
 800a3fa:	4604      	mov	r4, r0
 800a3fc:	9209      	str	r2, [sp, #36]	; 0x24
 800a3fe:	930c      	str	r3, [sp, #48]	; 0x30
 800a400:	46bb      	mov	fp, r7
 800a402:	b975      	cbnz	r5, 800a422 <_dtoa_r+0x42>
 800a404:	2010      	movs	r0, #16
 800a406:	f000 fdeb 	bl	800afe0 <malloc>
 800a40a:	4602      	mov	r2, r0
 800a40c:	6260      	str	r0, [r4, #36]	; 0x24
 800a40e:	b920      	cbnz	r0, 800a41a <_dtoa_r+0x3a>
 800a410:	4ba7      	ldr	r3, [pc, #668]	; (800a6b0 <_dtoa_r+0x2d0>)
 800a412:	21ea      	movs	r1, #234	; 0xea
 800a414:	48a7      	ldr	r0, [pc, #668]	; (800a6b4 <_dtoa_r+0x2d4>)
 800a416:	f7ff ff37 	bl	800a288 <__assert_func>
 800a41a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a41e:	6005      	str	r5, [r0, #0]
 800a420:	60c5      	str	r5, [r0, #12]
 800a422:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a424:	6819      	ldr	r1, [r3, #0]
 800a426:	b151      	cbz	r1, 800a43e <_dtoa_r+0x5e>
 800a428:	685a      	ldr	r2, [r3, #4]
 800a42a:	604a      	str	r2, [r1, #4]
 800a42c:	2301      	movs	r3, #1
 800a42e:	4093      	lsls	r3, r2
 800a430:	608b      	str	r3, [r1, #8]
 800a432:	4620      	mov	r0, r4
 800a434:	f7ff fb04 	bl	8009a40 <_Bfree>
 800a438:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a43a:	2200      	movs	r2, #0
 800a43c:	601a      	str	r2, [r3, #0]
 800a43e:	1e3b      	subs	r3, r7, #0
 800a440:	bfaa      	itet	ge
 800a442:	2300      	movge	r3, #0
 800a444:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a448:	f8c8 3000 	strge.w	r3, [r8]
 800a44c:	4b9a      	ldr	r3, [pc, #616]	; (800a6b8 <_dtoa_r+0x2d8>)
 800a44e:	bfbc      	itt	lt
 800a450:	2201      	movlt	r2, #1
 800a452:	f8c8 2000 	strlt.w	r2, [r8]
 800a456:	ea33 030b 	bics.w	r3, r3, fp
 800a45a:	d11b      	bne.n	800a494 <_dtoa_r+0xb4>
 800a45c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a45e:	f242 730f 	movw	r3, #9999	; 0x270f
 800a462:	6013      	str	r3, [r2, #0]
 800a464:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a468:	4333      	orrs	r3, r6
 800a46a:	f000 8592 	beq.w	800af92 <_dtoa_r+0xbb2>
 800a46e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a470:	b963      	cbnz	r3, 800a48c <_dtoa_r+0xac>
 800a472:	4b92      	ldr	r3, [pc, #584]	; (800a6bc <_dtoa_r+0x2dc>)
 800a474:	e022      	b.n	800a4bc <_dtoa_r+0xdc>
 800a476:	4b92      	ldr	r3, [pc, #584]	; (800a6c0 <_dtoa_r+0x2e0>)
 800a478:	9301      	str	r3, [sp, #4]
 800a47a:	3308      	adds	r3, #8
 800a47c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a47e:	6013      	str	r3, [r2, #0]
 800a480:	9801      	ldr	r0, [sp, #4]
 800a482:	b013      	add	sp, #76	; 0x4c
 800a484:	ecbd 8b04 	vpop	{d8-d9}
 800a488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a48c:	4b8b      	ldr	r3, [pc, #556]	; (800a6bc <_dtoa_r+0x2dc>)
 800a48e:	9301      	str	r3, [sp, #4]
 800a490:	3303      	adds	r3, #3
 800a492:	e7f3      	b.n	800a47c <_dtoa_r+0x9c>
 800a494:	2200      	movs	r2, #0
 800a496:	2300      	movs	r3, #0
 800a498:	4650      	mov	r0, sl
 800a49a:	4659      	mov	r1, fp
 800a49c:	f7f6 fb34 	bl	8000b08 <__aeabi_dcmpeq>
 800a4a0:	ec4b ab19 	vmov	d9, sl, fp
 800a4a4:	4680      	mov	r8, r0
 800a4a6:	b158      	cbz	r0, 800a4c0 <_dtoa_r+0xe0>
 800a4a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a4aa:	2301      	movs	r3, #1
 800a4ac:	6013      	str	r3, [r2, #0]
 800a4ae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	f000 856b 	beq.w	800af8c <_dtoa_r+0xbac>
 800a4b6:	4883      	ldr	r0, [pc, #524]	; (800a6c4 <_dtoa_r+0x2e4>)
 800a4b8:	6018      	str	r0, [r3, #0]
 800a4ba:	1e43      	subs	r3, r0, #1
 800a4bc:	9301      	str	r3, [sp, #4]
 800a4be:	e7df      	b.n	800a480 <_dtoa_r+0xa0>
 800a4c0:	ec4b ab10 	vmov	d0, sl, fp
 800a4c4:	aa10      	add	r2, sp, #64	; 0x40
 800a4c6:	a911      	add	r1, sp, #68	; 0x44
 800a4c8:	4620      	mov	r0, r4
 800a4ca:	f7ff fda1 	bl	800a010 <__d2b>
 800a4ce:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a4d2:	ee08 0a10 	vmov	s16, r0
 800a4d6:	2d00      	cmp	r5, #0
 800a4d8:	f000 8084 	beq.w	800a5e4 <_dtoa_r+0x204>
 800a4dc:	ee19 3a90 	vmov	r3, s19
 800a4e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a4e4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a4e8:	4656      	mov	r6, sl
 800a4ea:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a4ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a4f2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a4f6:	4b74      	ldr	r3, [pc, #464]	; (800a6c8 <_dtoa_r+0x2e8>)
 800a4f8:	2200      	movs	r2, #0
 800a4fa:	4630      	mov	r0, r6
 800a4fc:	4639      	mov	r1, r7
 800a4fe:	f7f5 fee3 	bl	80002c8 <__aeabi_dsub>
 800a502:	a365      	add	r3, pc, #404	; (adr r3, 800a698 <_dtoa_r+0x2b8>)
 800a504:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a508:	f7f6 f896 	bl	8000638 <__aeabi_dmul>
 800a50c:	a364      	add	r3, pc, #400	; (adr r3, 800a6a0 <_dtoa_r+0x2c0>)
 800a50e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a512:	f7f5 fedb 	bl	80002cc <__adddf3>
 800a516:	4606      	mov	r6, r0
 800a518:	4628      	mov	r0, r5
 800a51a:	460f      	mov	r7, r1
 800a51c:	f7f6 f822 	bl	8000564 <__aeabi_i2d>
 800a520:	a361      	add	r3, pc, #388	; (adr r3, 800a6a8 <_dtoa_r+0x2c8>)
 800a522:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a526:	f7f6 f887 	bl	8000638 <__aeabi_dmul>
 800a52a:	4602      	mov	r2, r0
 800a52c:	460b      	mov	r3, r1
 800a52e:	4630      	mov	r0, r6
 800a530:	4639      	mov	r1, r7
 800a532:	f7f5 fecb 	bl	80002cc <__adddf3>
 800a536:	4606      	mov	r6, r0
 800a538:	460f      	mov	r7, r1
 800a53a:	f7f6 fb2d 	bl	8000b98 <__aeabi_d2iz>
 800a53e:	2200      	movs	r2, #0
 800a540:	9000      	str	r0, [sp, #0]
 800a542:	2300      	movs	r3, #0
 800a544:	4630      	mov	r0, r6
 800a546:	4639      	mov	r1, r7
 800a548:	f7f6 fae8 	bl	8000b1c <__aeabi_dcmplt>
 800a54c:	b150      	cbz	r0, 800a564 <_dtoa_r+0x184>
 800a54e:	9800      	ldr	r0, [sp, #0]
 800a550:	f7f6 f808 	bl	8000564 <__aeabi_i2d>
 800a554:	4632      	mov	r2, r6
 800a556:	463b      	mov	r3, r7
 800a558:	f7f6 fad6 	bl	8000b08 <__aeabi_dcmpeq>
 800a55c:	b910      	cbnz	r0, 800a564 <_dtoa_r+0x184>
 800a55e:	9b00      	ldr	r3, [sp, #0]
 800a560:	3b01      	subs	r3, #1
 800a562:	9300      	str	r3, [sp, #0]
 800a564:	9b00      	ldr	r3, [sp, #0]
 800a566:	2b16      	cmp	r3, #22
 800a568:	d85a      	bhi.n	800a620 <_dtoa_r+0x240>
 800a56a:	9a00      	ldr	r2, [sp, #0]
 800a56c:	4b57      	ldr	r3, [pc, #348]	; (800a6cc <_dtoa_r+0x2ec>)
 800a56e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a572:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a576:	ec51 0b19 	vmov	r0, r1, d9
 800a57a:	f7f6 facf 	bl	8000b1c <__aeabi_dcmplt>
 800a57e:	2800      	cmp	r0, #0
 800a580:	d050      	beq.n	800a624 <_dtoa_r+0x244>
 800a582:	9b00      	ldr	r3, [sp, #0]
 800a584:	3b01      	subs	r3, #1
 800a586:	9300      	str	r3, [sp, #0]
 800a588:	2300      	movs	r3, #0
 800a58a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a58c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a58e:	1b5d      	subs	r5, r3, r5
 800a590:	1e6b      	subs	r3, r5, #1
 800a592:	9305      	str	r3, [sp, #20]
 800a594:	bf45      	ittet	mi
 800a596:	f1c5 0301 	rsbmi	r3, r5, #1
 800a59a:	9304      	strmi	r3, [sp, #16]
 800a59c:	2300      	movpl	r3, #0
 800a59e:	2300      	movmi	r3, #0
 800a5a0:	bf4c      	ite	mi
 800a5a2:	9305      	strmi	r3, [sp, #20]
 800a5a4:	9304      	strpl	r3, [sp, #16]
 800a5a6:	9b00      	ldr	r3, [sp, #0]
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	db3d      	blt.n	800a628 <_dtoa_r+0x248>
 800a5ac:	9b05      	ldr	r3, [sp, #20]
 800a5ae:	9a00      	ldr	r2, [sp, #0]
 800a5b0:	920a      	str	r2, [sp, #40]	; 0x28
 800a5b2:	4413      	add	r3, r2
 800a5b4:	9305      	str	r3, [sp, #20]
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	9307      	str	r3, [sp, #28]
 800a5ba:	9b06      	ldr	r3, [sp, #24]
 800a5bc:	2b09      	cmp	r3, #9
 800a5be:	f200 8089 	bhi.w	800a6d4 <_dtoa_r+0x2f4>
 800a5c2:	2b05      	cmp	r3, #5
 800a5c4:	bfc4      	itt	gt
 800a5c6:	3b04      	subgt	r3, #4
 800a5c8:	9306      	strgt	r3, [sp, #24]
 800a5ca:	9b06      	ldr	r3, [sp, #24]
 800a5cc:	f1a3 0302 	sub.w	r3, r3, #2
 800a5d0:	bfcc      	ite	gt
 800a5d2:	2500      	movgt	r5, #0
 800a5d4:	2501      	movle	r5, #1
 800a5d6:	2b03      	cmp	r3, #3
 800a5d8:	f200 8087 	bhi.w	800a6ea <_dtoa_r+0x30a>
 800a5dc:	e8df f003 	tbb	[pc, r3]
 800a5e0:	59383a2d 	.word	0x59383a2d
 800a5e4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a5e8:	441d      	add	r5, r3
 800a5ea:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a5ee:	2b20      	cmp	r3, #32
 800a5f0:	bfc1      	itttt	gt
 800a5f2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a5f6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a5fa:	fa0b f303 	lslgt.w	r3, fp, r3
 800a5fe:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a602:	bfda      	itte	le
 800a604:	f1c3 0320 	rsble	r3, r3, #32
 800a608:	fa06 f003 	lslle.w	r0, r6, r3
 800a60c:	4318      	orrgt	r0, r3
 800a60e:	f7f5 ff99 	bl	8000544 <__aeabi_ui2d>
 800a612:	2301      	movs	r3, #1
 800a614:	4606      	mov	r6, r0
 800a616:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a61a:	3d01      	subs	r5, #1
 800a61c:	930e      	str	r3, [sp, #56]	; 0x38
 800a61e:	e76a      	b.n	800a4f6 <_dtoa_r+0x116>
 800a620:	2301      	movs	r3, #1
 800a622:	e7b2      	b.n	800a58a <_dtoa_r+0x1aa>
 800a624:	900b      	str	r0, [sp, #44]	; 0x2c
 800a626:	e7b1      	b.n	800a58c <_dtoa_r+0x1ac>
 800a628:	9b04      	ldr	r3, [sp, #16]
 800a62a:	9a00      	ldr	r2, [sp, #0]
 800a62c:	1a9b      	subs	r3, r3, r2
 800a62e:	9304      	str	r3, [sp, #16]
 800a630:	4253      	negs	r3, r2
 800a632:	9307      	str	r3, [sp, #28]
 800a634:	2300      	movs	r3, #0
 800a636:	930a      	str	r3, [sp, #40]	; 0x28
 800a638:	e7bf      	b.n	800a5ba <_dtoa_r+0x1da>
 800a63a:	2300      	movs	r3, #0
 800a63c:	9308      	str	r3, [sp, #32]
 800a63e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a640:	2b00      	cmp	r3, #0
 800a642:	dc55      	bgt.n	800a6f0 <_dtoa_r+0x310>
 800a644:	2301      	movs	r3, #1
 800a646:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a64a:	461a      	mov	r2, r3
 800a64c:	9209      	str	r2, [sp, #36]	; 0x24
 800a64e:	e00c      	b.n	800a66a <_dtoa_r+0x28a>
 800a650:	2301      	movs	r3, #1
 800a652:	e7f3      	b.n	800a63c <_dtoa_r+0x25c>
 800a654:	2300      	movs	r3, #0
 800a656:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a658:	9308      	str	r3, [sp, #32]
 800a65a:	9b00      	ldr	r3, [sp, #0]
 800a65c:	4413      	add	r3, r2
 800a65e:	9302      	str	r3, [sp, #8]
 800a660:	3301      	adds	r3, #1
 800a662:	2b01      	cmp	r3, #1
 800a664:	9303      	str	r3, [sp, #12]
 800a666:	bfb8      	it	lt
 800a668:	2301      	movlt	r3, #1
 800a66a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a66c:	2200      	movs	r2, #0
 800a66e:	6042      	str	r2, [r0, #4]
 800a670:	2204      	movs	r2, #4
 800a672:	f102 0614 	add.w	r6, r2, #20
 800a676:	429e      	cmp	r6, r3
 800a678:	6841      	ldr	r1, [r0, #4]
 800a67a:	d93d      	bls.n	800a6f8 <_dtoa_r+0x318>
 800a67c:	4620      	mov	r0, r4
 800a67e:	f7ff f99f 	bl	80099c0 <_Balloc>
 800a682:	9001      	str	r0, [sp, #4]
 800a684:	2800      	cmp	r0, #0
 800a686:	d13b      	bne.n	800a700 <_dtoa_r+0x320>
 800a688:	4b11      	ldr	r3, [pc, #68]	; (800a6d0 <_dtoa_r+0x2f0>)
 800a68a:	4602      	mov	r2, r0
 800a68c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a690:	e6c0      	b.n	800a414 <_dtoa_r+0x34>
 800a692:	2301      	movs	r3, #1
 800a694:	e7df      	b.n	800a656 <_dtoa_r+0x276>
 800a696:	bf00      	nop
 800a698:	636f4361 	.word	0x636f4361
 800a69c:	3fd287a7 	.word	0x3fd287a7
 800a6a0:	8b60c8b3 	.word	0x8b60c8b3
 800a6a4:	3fc68a28 	.word	0x3fc68a28
 800a6a8:	509f79fb 	.word	0x509f79fb
 800a6ac:	3fd34413 	.word	0x3fd34413
 800a6b0:	0800cdd1 	.word	0x0800cdd1
 800a6b4:	0800cf9f 	.word	0x0800cf9f
 800a6b8:	7ff00000 	.word	0x7ff00000
 800a6bc:	0800cf99 	.word	0x0800cf99
 800a6c0:	0800cf90 	.word	0x0800cf90
 800a6c4:	0800cf9e 	.word	0x0800cf9e
 800a6c8:	3ff80000 	.word	0x3ff80000
 800a6cc:	0800ce80 	.word	0x0800ce80
 800a6d0:	0800ce44 	.word	0x0800ce44
 800a6d4:	2501      	movs	r5, #1
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	9306      	str	r3, [sp, #24]
 800a6da:	9508      	str	r5, [sp, #32]
 800a6dc:	f04f 33ff 	mov.w	r3, #4294967295
 800a6e0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a6e4:	2200      	movs	r2, #0
 800a6e6:	2312      	movs	r3, #18
 800a6e8:	e7b0      	b.n	800a64c <_dtoa_r+0x26c>
 800a6ea:	2301      	movs	r3, #1
 800a6ec:	9308      	str	r3, [sp, #32]
 800a6ee:	e7f5      	b.n	800a6dc <_dtoa_r+0x2fc>
 800a6f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6f2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a6f6:	e7b8      	b.n	800a66a <_dtoa_r+0x28a>
 800a6f8:	3101      	adds	r1, #1
 800a6fa:	6041      	str	r1, [r0, #4]
 800a6fc:	0052      	lsls	r2, r2, #1
 800a6fe:	e7b8      	b.n	800a672 <_dtoa_r+0x292>
 800a700:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a702:	9a01      	ldr	r2, [sp, #4]
 800a704:	601a      	str	r2, [r3, #0]
 800a706:	9b03      	ldr	r3, [sp, #12]
 800a708:	2b0e      	cmp	r3, #14
 800a70a:	f200 809d 	bhi.w	800a848 <_dtoa_r+0x468>
 800a70e:	2d00      	cmp	r5, #0
 800a710:	f000 809a 	beq.w	800a848 <_dtoa_r+0x468>
 800a714:	9b00      	ldr	r3, [sp, #0]
 800a716:	2b00      	cmp	r3, #0
 800a718:	dd32      	ble.n	800a780 <_dtoa_r+0x3a0>
 800a71a:	4ab7      	ldr	r2, [pc, #732]	; (800a9f8 <_dtoa_r+0x618>)
 800a71c:	f003 030f 	and.w	r3, r3, #15
 800a720:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a724:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a728:	9b00      	ldr	r3, [sp, #0]
 800a72a:	05d8      	lsls	r0, r3, #23
 800a72c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a730:	d516      	bpl.n	800a760 <_dtoa_r+0x380>
 800a732:	4bb2      	ldr	r3, [pc, #712]	; (800a9fc <_dtoa_r+0x61c>)
 800a734:	ec51 0b19 	vmov	r0, r1, d9
 800a738:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a73c:	f7f6 f8a6 	bl	800088c <__aeabi_ddiv>
 800a740:	f007 070f 	and.w	r7, r7, #15
 800a744:	4682      	mov	sl, r0
 800a746:	468b      	mov	fp, r1
 800a748:	2503      	movs	r5, #3
 800a74a:	4eac      	ldr	r6, [pc, #688]	; (800a9fc <_dtoa_r+0x61c>)
 800a74c:	b957      	cbnz	r7, 800a764 <_dtoa_r+0x384>
 800a74e:	4642      	mov	r2, r8
 800a750:	464b      	mov	r3, r9
 800a752:	4650      	mov	r0, sl
 800a754:	4659      	mov	r1, fp
 800a756:	f7f6 f899 	bl	800088c <__aeabi_ddiv>
 800a75a:	4682      	mov	sl, r0
 800a75c:	468b      	mov	fp, r1
 800a75e:	e028      	b.n	800a7b2 <_dtoa_r+0x3d2>
 800a760:	2502      	movs	r5, #2
 800a762:	e7f2      	b.n	800a74a <_dtoa_r+0x36a>
 800a764:	07f9      	lsls	r1, r7, #31
 800a766:	d508      	bpl.n	800a77a <_dtoa_r+0x39a>
 800a768:	4640      	mov	r0, r8
 800a76a:	4649      	mov	r1, r9
 800a76c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a770:	f7f5 ff62 	bl	8000638 <__aeabi_dmul>
 800a774:	3501      	adds	r5, #1
 800a776:	4680      	mov	r8, r0
 800a778:	4689      	mov	r9, r1
 800a77a:	107f      	asrs	r7, r7, #1
 800a77c:	3608      	adds	r6, #8
 800a77e:	e7e5      	b.n	800a74c <_dtoa_r+0x36c>
 800a780:	f000 809b 	beq.w	800a8ba <_dtoa_r+0x4da>
 800a784:	9b00      	ldr	r3, [sp, #0]
 800a786:	4f9d      	ldr	r7, [pc, #628]	; (800a9fc <_dtoa_r+0x61c>)
 800a788:	425e      	negs	r6, r3
 800a78a:	4b9b      	ldr	r3, [pc, #620]	; (800a9f8 <_dtoa_r+0x618>)
 800a78c:	f006 020f 	and.w	r2, r6, #15
 800a790:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a794:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a798:	ec51 0b19 	vmov	r0, r1, d9
 800a79c:	f7f5 ff4c 	bl	8000638 <__aeabi_dmul>
 800a7a0:	1136      	asrs	r6, r6, #4
 800a7a2:	4682      	mov	sl, r0
 800a7a4:	468b      	mov	fp, r1
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	2502      	movs	r5, #2
 800a7aa:	2e00      	cmp	r6, #0
 800a7ac:	d17a      	bne.n	800a8a4 <_dtoa_r+0x4c4>
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d1d3      	bne.n	800a75a <_dtoa_r+0x37a>
 800a7b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	f000 8082 	beq.w	800a8be <_dtoa_r+0x4de>
 800a7ba:	4b91      	ldr	r3, [pc, #580]	; (800aa00 <_dtoa_r+0x620>)
 800a7bc:	2200      	movs	r2, #0
 800a7be:	4650      	mov	r0, sl
 800a7c0:	4659      	mov	r1, fp
 800a7c2:	f7f6 f9ab 	bl	8000b1c <__aeabi_dcmplt>
 800a7c6:	2800      	cmp	r0, #0
 800a7c8:	d079      	beq.n	800a8be <_dtoa_r+0x4de>
 800a7ca:	9b03      	ldr	r3, [sp, #12]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d076      	beq.n	800a8be <_dtoa_r+0x4de>
 800a7d0:	9b02      	ldr	r3, [sp, #8]
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	dd36      	ble.n	800a844 <_dtoa_r+0x464>
 800a7d6:	9b00      	ldr	r3, [sp, #0]
 800a7d8:	4650      	mov	r0, sl
 800a7da:	4659      	mov	r1, fp
 800a7dc:	1e5f      	subs	r7, r3, #1
 800a7de:	2200      	movs	r2, #0
 800a7e0:	4b88      	ldr	r3, [pc, #544]	; (800aa04 <_dtoa_r+0x624>)
 800a7e2:	f7f5 ff29 	bl	8000638 <__aeabi_dmul>
 800a7e6:	9e02      	ldr	r6, [sp, #8]
 800a7e8:	4682      	mov	sl, r0
 800a7ea:	468b      	mov	fp, r1
 800a7ec:	3501      	adds	r5, #1
 800a7ee:	4628      	mov	r0, r5
 800a7f0:	f7f5 feb8 	bl	8000564 <__aeabi_i2d>
 800a7f4:	4652      	mov	r2, sl
 800a7f6:	465b      	mov	r3, fp
 800a7f8:	f7f5 ff1e 	bl	8000638 <__aeabi_dmul>
 800a7fc:	4b82      	ldr	r3, [pc, #520]	; (800aa08 <_dtoa_r+0x628>)
 800a7fe:	2200      	movs	r2, #0
 800a800:	f7f5 fd64 	bl	80002cc <__adddf3>
 800a804:	46d0      	mov	r8, sl
 800a806:	46d9      	mov	r9, fp
 800a808:	4682      	mov	sl, r0
 800a80a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a80e:	2e00      	cmp	r6, #0
 800a810:	d158      	bne.n	800a8c4 <_dtoa_r+0x4e4>
 800a812:	4b7e      	ldr	r3, [pc, #504]	; (800aa0c <_dtoa_r+0x62c>)
 800a814:	2200      	movs	r2, #0
 800a816:	4640      	mov	r0, r8
 800a818:	4649      	mov	r1, r9
 800a81a:	f7f5 fd55 	bl	80002c8 <__aeabi_dsub>
 800a81e:	4652      	mov	r2, sl
 800a820:	465b      	mov	r3, fp
 800a822:	4680      	mov	r8, r0
 800a824:	4689      	mov	r9, r1
 800a826:	f7f6 f997 	bl	8000b58 <__aeabi_dcmpgt>
 800a82a:	2800      	cmp	r0, #0
 800a82c:	f040 8295 	bne.w	800ad5a <_dtoa_r+0x97a>
 800a830:	4652      	mov	r2, sl
 800a832:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a836:	4640      	mov	r0, r8
 800a838:	4649      	mov	r1, r9
 800a83a:	f7f6 f96f 	bl	8000b1c <__aeabi_dcmplt>
 800a83e:	2800      	cmp	r0, #0
 800a840:	f040 8289 	bne.w	800ad56 <_dtoa_r+0x976>
 800a844:	ec5b ab19 	vmov	sl, fp, d9
 800a848:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	f2c0 8148 	blt.w	800aae0 <_dtoa_r+0x700>
 800a850:	9a00      	ldr	r2, [sp, #0]
 800a852:	2a0e      	cmp	r2, #14
 800a854:	f300 8144 	bgt.w	800aae0 <_dtoa_r+0x700>
 800a858:	4b67      	ldr	r3, [pc, #412]	; (800a9f8 <_dtoa_r+0x618>)
 800a85a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a85e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a862:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a864:	2b00      	cmp	r3, #0
 800a866:	f280 80d5 	bge.w	800aa14 <_dtoa_r+0x634>
 800a86a:	9b03      	ldr	r3, [sp, #12]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	f300 80d1 	bgt.w	800aa14 <_dtoa_r+0x634>
 800a872:	f040 826f 	bne.w	800ad54 <_dtoa_r+0x974>
 800a876:	4b65      	ldr	r3, [pc, #404]	; (800aa0c <_dtoa_r+0x62c>)
 800a878:	2200      	movs	r2, #0
 800a87a:	4640      	mov	r0, r8
 800a87c:	4649      	mov	r1, r9
 800a87e:	f7f5 fedb 	bl	8000638 <__aeabi_dmul>
 800a882:	4652      	mov	r2, sl
 800a884:	465b      	mov	r3, fp
 800a886:	f7f6 f95d 	bl	8000b44 <__aeabi_dcmpge>
 800a88a:	9e03      	ldr	r6, [sp, #12]
 800a88c:	4637      	mov	r7, r6
 800a88e:	2800      	cmp	r0, #0
 800a890:	f040 8245 	bne.w	800ad1e <_dtoa_r+0x93e>
 800a894:	9d01      	ldr	r5, [sp, #4]
 800a896:	2331      	movs	r3, #49	; 0x31
 800a898:	f805 3b01 	strb.w	r3, [r5], #1
 800a89c:	9b00      	ldr	r3, [sp, #0]
 800a89e:	3301      	adds	r3, #1
 800a8a0:	9300      	str	r3, [sp, #0]
 800a8a2:	e240      	b.n	800ad26 <_dtoa_r+0x946>
 800a8a4:	07f2      	lsls	r2, r6, #31
 800a8a6:	d505      	bpl.n	800a8b4 <_dtoa_r+0x4d4>
 800a8a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a8ac:	f7f5 fec4 	bl	8000638 <__aeabi_dmul>
 800a8b0:	3501      	adds	r5, #1
 800a8b2:	2301      	movs	r3, #1
 800a8b4:	1076      	asrs	r6, r6, #1
 800a8b6:	3708      	adds	r7, #8
 800a8b8:	e777      	b.n	800a7aa <_dtoa_r+0x3ca>
 800a8ba:	2502      	movs	r5, #2
 800a8bc:	e779      	b.n	800a7b2 <_dtoa_r+0x3d2>
 800a8be:	9f00      	ldr	r7, [sp, #0]
 800a8c0:	9e03      	ldr	r6, [sp, #12]
 800a8c2:	e794      	b.n	800a7ee <_dtoa_r+0x40e>
 800a8c4:	9901      	ldr	r1, [sp, #4]
 800a8c6:	4b4c      	ldr	r3, [pc, #304]	; (800a9f8 <_dtoa_r+0x618>)
 800a8c8:	4431      	add	r1, r6
 800a8ca:	910d      	str	r1, [sp, #52]	; 0x34
 800a8cc:	9908      	ldr	r1, [sp, #32]
 800a8ce:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a8d2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a8d6:	2900      	cmp	r1, #0
 800a8d8:	d043      	beq.n	800a962 <_dtoa_r+0x582>
 800a8da:	494d      	ldr	r1, [pc, #308]	; (800aa10 <_dtoa_r+0x630>)
 800a8dc:	2000      	movs	r0, #0
 800a8de:	f7f5 ffd5 	bl	800088c <__aeabi_ddiv>
 800a8e2:	4652      	mov	r2, sl
 800a8e4:	465b      	mov	r3, fp
 800a8e6:	f7f5 fcef 	bl	80002c8 <__aeabi_dsub>
 800a8ea:	9d01      	ldr	r5, [sp, #4]
 800a8ec:	4682      	mov	sl, r0
 800a8ee:	468b      	mov	fp, r1
 800a8f0:	4649      	mov	r1, r9
 800a8f2:	4640      	mov	r0, r8
 800a8f4:	f7f6 f950 	bl	8000b98 <__aeabi_d2iz>
 800a8f8:	4606      	mov	r6, r0
 800a8fa:	f7f5 fe33 	bl	8000564 <__aeabi_i2d>
 800a8fe:	4602      	mov	r2, r0
 800a900:	460b      	mov	r3, r1
 800a902:	4640      	mov	r0, r8
 800a904:	4649      	mov	r1, r9
 800a906:	f7f5 fcdf 	bl	80002c8 <__aeabi_dsub>
 800a90a:	3630      	adds	r6, #48	; 0x30
 800a90c:	f805 6b01 	strb.w	r6, [r5], #1
 800a910:	4652      	mov	r2, sl
 800a912:	465b      	mov	r3, fp
 800a914:	4680      	mov	r8, r0
 800a916:	4689      	mov	r9, r1
 800a918:	f7f6 f900 	bl	8000b1c <__aeabi_dcmplt>
 800a91c:	2800      	cmp	r0, #0
 800a91e:	d163      	bne.n	800a9e8 <_dtoa_r+0x608>
 800a920:	4642      	mov	r2, r8
 800a922:	464b      	mov	r3, r9
 800a924:	4936      	ldr	r1, [pc, #216]	; (800aa00 <_dtoa_r+0x620>)
 800a926:	2000      	movs	r0, #0
 800a928:	f7f5 fcce 	bl	80002c8 <__aeabi_dsub>
 800a92c:	4652      	mov	r2, sl
 800a92e:	465b      	mov	r3, fp
 800a930:	f7f6 f8f4 	bl	8000b1c <__aeabi_dcmplt>
 800a934:	2800      	cmp	r0, #0
 800a936:	f040 80b5 	bne.w	800aaa4 <_dtoa_r+0x6c4>
 800a93a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a93c:	429d      	cmp	r5, r3
 800a93e:	d081      	beq.n	800a844 <_dtoa_r+0x464>
 800a940:	4b30      	ldr	r3, [pc, #192]	; (800aa04 <_dtoa_r+0x624>)
 800a942:	2200      	movs	r2, #0
 800a944:	4650      	mov	r0, sl
 800a946:	4659      	mov	r1, fp
 800a948:	f7f5 fe76 	bl	8000638 <__aeabi_dmul>
 800a94c:	4b2d      	ldr	r3, [pc, #180]	; (800aa04 <_dtoa_r+0x624>)
 800a94e:	4682      	mov	sl, r0
 800a950:	468b      	mov	fp, r1
 800a952:	4640      	mov	r0, r8
 800a954:	4649      	mov	r1, r9
 800a956:	2200      	movs	r2, #0
 800a958:	f7f5 fe6e 	bl	8000638 <__aeabi_dmul>
 800a95c:	4680      	mov	r8, r0
 800a95e:	4689      	mov	r9, r1
 800a960:	e7c6      	b.n	800a8f0 <_dtoa_r+0x510>
 800a962:	4650      	mov	r0, sl
 800a964:	4659      	mov	r1, fp
 800a966:	f7f5 fe67 	bl	8000638 <__aeabi_dmul>
 800a96a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a96c:	9d01      	ldr	r5, [sp, #4]
 800a96e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a970:	4682      	mov	sl, r0
 800a972:	468b      	mov	fp, r1
 800a974:	4649      	mov	r1, r9
 800a976:	4640      	mov	r0, r8
 800a978:	f7f6 f90e 	bl	8000b98 <__aeabi_d2iz>
 800a97c:	4606      	mov	r6, r0
 800a97e:	f7f5 fdf1 	bl	8000564 <__aeabi_i2d>
 800a982:	3630      	adds	r6, #48	; 0x30
 800a984:	4602      	mov	r2, r0
 800a986:	460b      	mov	r3, r1
 800a988:	4640      	mov	r0, r8
 800a98a:	4649      	mov	r1, r9
 800a98c:	f7f5 fc9c 	bl	80002c8 <__aeabi_dsub>
 800a990:	f805 6b01 	strb.w	r6, [r5], #1
 800a994:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a996:	429d      	cmp	r5, r3
 800a998:	4680      	mov	r8, r0
 800a99a:	4689      	mov	r9, r1
 800a99c:	f04f 0200 	mov.w	r2, #0
 800a9a0:	d124      	bne.n	800a9ec <_dtoa_r+0x60c>
 800a9a2:	4b1b      	ldr	r3, [pc, #108]	; (800aa10 <_dtoa_r+0x630>)
 800a9a4:	4650      	mov	r0, sl
 800a9a6:	4659      	mov	r1, fp
 800a9a8:	f7f5 fc90 	bl	80002cc <__adddf3>
 800a9ac:	4602      	mov	r2, r0
 800a9ae:	460b      	mov	r3, r1
 800a9b0:	4640      	mov	r0, r8
 800a9b2:	4649      	mov	r1, r9
 800a9b4:	f7f6 f8d0 	bl	8000b58 <__aeabi_dcmpgt>
 800a9b8:	2800      	cmp	r0, #0
 800a9ba:	d173      	bne.n	800aaa4 <_dtoa_r+0x6c4>
 800a9bc:	4652      	mov	r2, sl
 800a9be:	465b      	mov	r3, fp
 800a9c0:	4913      	ldr	r1, [pc, #76]	; (800aa10 <_dtoa_r+0x630>)
 800a9c2:	2000      	movs	r0, #0
 800a9c4:	f7f5 fc80 	bl	80002c8 <__aeabi_dsub>
 800a9c8:	4602      	mov	r2, r0
 800a9ca:	460b      	mov	r3, r1
 800a9cc:	4640      	mov	r0, r8
 800a9ce:	4649      	mov	r1, r9
 800a9d0:	f7f6 f8a4 	bl	8000b1c <__aeabi_dcmplt>
 800a9d4:	2800      	cmp	r0, #0
 800a9d6:	f43f af35 	beq.w	800a844 <_dtoa_r+0x464>
 800a9da:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a9dc:	1e6b      	subs	r3, r5, #1
 800a9de:	930f      	str	r3, [sp, #60]	; 0x3c
 800a9e0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a9e4:	2b30      	cmp	r3, #48	; 0x30
 800a9e6:	d0f8      	beq.n	800a9da <_dtoa_r+0x5fa>
 800a9e8:	9700      	str	r7, [sp, #0]
 800a9ea:	e049      	b.n	800aa80 <_dtoa_r+0x6a0>
 800a9ec:	4b05      	ldr	r3, [pc, #20]	; (800aa04 <_dtoa_r+0x624>)
 800a9ee:	f7f5 fe23 	bl	8000638 <__aeabi_dmul>
 800a9f2:	4680      	mov	r8, r0
 800a9f4:	4689      	mov	r9, r1
 800a9f6:	e7bd      	b.n	800a974 <_dtoa_r+0x594>
 800a9f8:	0800ce80 	.word	0x0800ce80
 800a9fc:	0800ce58 	.word	0x0800ce58
 800aa00:	3ff00000 	.word	0x3ff00000
 800aa04:	40240000 	.word	0x40240000
 800aa08:	401c0000 	.word	0x401c0000
 800aa0c:	40140000 	.word	0x40140000
 800aa10:	3fe00000 	.word	0x3fe00000
 800aa14:	9d01      	ldr	r5, [sp, #4]
 800aa16:	4656      	mov	r6, sl
 800aa18:	465f      	mov	r7, fp
 800aa1a:	4642      	mov	r2, r8
 800aa1c:	464b      	mov	r3, r9
 800aa1e:	4630      	mov	r0, r6
 800aa20:	4639      	mov	r1, r7
 800aa22:	f7f5 ff33 	bl	800088c <__aeabi_ddiv>
 800aa26:	f7f6 f8b7 	bl	8000b98 <__aeabi_d2iz>
 800aa2a:	4682      	mov	sl, r0
 800aa2c:	f7f5 fd9a 	bl	8000564 <__aeabi_i2d>
 800aa30:	4642      	mov	r2, r8
 800aa32:	464b      	mov	r3, r9
 800aa34:	f7f5 fe00 	bl	8000638 <__aeabi_dmul>
 800aa38:	4602      	mov	r2, r0
 800aa3a:	460b      	mov	r3, r1
 800aa3c:	4630      	mov	r0, r6
 800aa3e:	4639      	mov	r1, r7
 800aa40:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800aa44:	f7f5 fc40 	bl	80002c8 <__aeabi_dsub>
 800aa48:	f805 6b01 	strb.w	r6, [r5], #1
 800aa4c:	9e01      	ldr	r6, [sp, #4]
 800aa4e:	9f03      	ldr	r7, [sp, #12]
 800aa50:	1bae      	subs	r6, r5, r6
 800aa52:	42b7      	cmp	r7, r6
 800aa54:	4602      	mov	r2, r0
 800aa56:	460b      	mov	r3, r1
 800aa58:	d135      	bne.n	800aac6 <_dtoa_r+0x6e6>
 800aa5a:	f7f5 fc37 	bl	80002cc <__adddf3>
 800aa5e:	4642      	mov	r2, r8
 800aa60:	464b      	mov	r3, r9
 800aa62:	4606      	mov	r6, r0
 800aa64:	460f      	mov	r7, r1
 800aa66:	f7f6 f877 	bl	8000b58 <__aeabi_dcmpgt>
 800aa6a:	b9d0      	cbnz	r0, 800aaa2 <_dtoa_r+0x6c2>
 800aa6c:	4642      	mov	r2, r8
 800aa6e:	464b      	mov	r3, r9
 800aa70:	4630      	mov	r0, r6
 800aa72:	4639      	mov	r1, r7
 800aa74:	f7f6 f848 	bl	8000b08 <__aeabi_dcmpeq>
 800aa78:	b110      	cbz	r0, 800aa80 <_dtoa_r+0x6a0>
 800aa7a:	f01a 0f01 	tst.w	sl, #1
 800aa7e:	d110      	bne.n	800aaa2 <_dtoa_r+0x6c2>
 800aa80:	4620      	mov	r0, r4
 800aa82:	ee18 1a10 	vmov	r1, s16
 800aa86:	f7fe ffdb 	bl	8009a40 <_Bfree>
 800aa8a:	2300      	movs	r3, #0
 800aa8c:	9800      	ldr	r0, [sp, #0]
 800aa8e:	702b      	strb	r3, [r5, #0]
 800aa90:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aa92:	3001      	adds	r0, #1
 800aa94:	6018      	str	r0, [r3, #0]
 800aa96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	f43f acf1 	beq.w	800a480 <_dtoa_r+0xa0>
 800aa9e:	601d      	str	r5, [r3, #0]
 800aaa0:	e4ee      	b.n	800a480 <_dtoa_r+0xa0>
 800aaa2:	9f00      	ldr	r7, [sp, #0]
 800aaa4:	462b      	mov	r3, r5
 800aaa6:	461d      	mov	r5, r3
 800aaa8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800aaac:	2a39      	cmp	r2, #57	; 0x39
 800aaae:	d106      	bne.n	800aabe <_dtoa_r+0x6de>
 800aab0:	9a01      	ldr	r2, [sp, #4]
 800aab2:	429a      	cmp	r2, r3
 800aab4:	d1f7      	bne.n	800aaa6 <_dtoa_r+0x6c6>
 800aab6:	9901      	ldr	r1, [sp, #4]
 800aab8:	2230      	movs	r2, #48	; 0x30
 800aaba:	3701      	adds	r7, #1
 800aabc:	700a      	strb	r2, [r1, #0]
 800aabe:	781a      	ldrb	r2, [r3, #0]
 800aac0:	3201      	adds	r2, #1
 800aac2:	701a      	strb	r2, [r3, #0]
 800aac4:	e790      	b.n	800a9e8 <_dtoa_r+0x608>
 800aac6:	4ba6      	ldr	r3, [pc, #664]	; (800ad60 <_dtoa_r+0x980>)
 800aac8:	2200      	movs	r2, #0
 800aaca:	f7f5 fdb5 	bl	8000638 <__aeabi_dmul>
 800aace:	2200      	movs	r2, #0
 800aad0:	2300      	movs	r3, #0
 800aad2:	4606      	mov	r6, r0
 800aad4:	460f      	mov	r7, r1
 800aad6:	f7f6 f817 	bl	8000b08 <__aeabi_dcmpeq>
 800aada:	2800      	cmp	r0, #0
 800aadc:	d09d      	beq.n	800aa1a <_dtoa_r+0x63a>
 800aade:	e7cf      	b.n	800aa80 <_dtoa_r+0x6a0>
 800aae0:	9a08      	ldr	r2, [sp, #32]
 800aae2:	2a00      	cmp	r2, #0
 800aae4:	f000 80d7 	beq.w	800ac96 <_dtoa_r+0x8b6>
 800aae8:	9a06      	ldr	r2, [sp, #24]
 800aaea:	2a01      	cmp	r2, #1
 800aaec:	f300 80ba 	bgt.w	800ac64 <_dtoa_r+0x884>
 800aaf0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aaf2:	2a00      	cmp	r2, #0
 800aaf4:	f000 80b2 	beq.w	800ac5c <_dtoa_r+0x87c>
 800aaf8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800aafc:	9e07      	ldr	r6, [sp, #28]
 800aafe:	9d04      	ldr	r5, [sp, #16]
 800ab00:	9a04      	ldr	r2, [sp, #16]
 800ab02:	441a      	add	r2, r3
 800ab04:	9204      	str	r2, [sp, #16]
 800ab06:	9a05      	ldr	r2, [sp, #20]
 800ab08:	2101      	movs	r1, #1
 800ab0a:	441a      	add	r2, r3
 800ab0c:	4620      	mov	r0, r4
 800ab0e:	9205      	str	r2, [sp, #20]
 800ab10:	f7ff f84e 	bl	8009bb0 <__i2b>
 800ab14:	4607      	mov	r7, r0
 800ab16:	2d00      	cmp	r5, #0
 800ab18:	dd0c      	ble.n	800ab34 <_dtoa_r+0x754>
 800ab1a:	9b05      	ldr	r3, [sp, #20]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	dd09      	ble.n	800ab34 <_dtoa_r+0x754>
 800ab20:	42ab      	cmp	r3, r5
 800ab22:	9a04      	ldr	r2, [sp, #16]
 800ab24:	bfa8      	it	ge
 800ab26:	462b      	movge	r3, r5
 800ab28:	1ad2      	subs	r2, r2, r3
 800ab2a:	9204      	str	r2, [sp, #16]
 800ab2c:	9a05      	ldr	r2, [sp, #20]
 800ab2e:	1aed      	subs	r5, r5, r3
 800ab30:	1ad3      	subs	r3, r2, r3
 800ab32:	9305      	str	r3, [sp, #20]
 800ab34:	9b07      	ldr	r3, [sp, #28]
 800ab36:	b31b      	cbz	r3, 800ab80 <_dtoa_r+0x7a0>
 800ab38:	9b08      	ldr	r3, [sp, #32]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	f000 80af 	beq.w	800ac9e <_dtoa_r+0x8be>
 800ab40:	2e00      	cmp	r6, #0
 800ab42:	dd13      	ble.n	800ab6c <_dtoa_r+0x78c>
 800ab44:	4639      	mov	r1, r7
 800ab46:	4632      	mov	r2, r6
 800ab48:	4620      	mov	r0, r4
 800ab4a:	f7ff f8f1 	bl	8009d30 <__pow5mult>
 800ab4e:	ee18 2a10 	vmov	r2, s16
 800ab52:	4601      	mov	r1, r0
 800ab54:	4607      	mov	r7, r0
 800ab56:	4620      	mov	r0, r4
 800ab58:	f7ff f840 	bl	8009bdc <__multiply>
 800ab5c:	ee18 1a10 	vmov	r1, s16
 800ab60:	4680      	mov	r8, r0
 800ab62:	4620      	mov	r0, r4
 800ab64:	f7fe ff6c 	bl	8009a40 <_Bfree>
 800ab68:	ee08 8a10 	vmov	s16, r8
 800ab6c:	9b07      	ldr	r3, [sp, #28]
 800ab6e:	1b9a      	subs	r2, r3, r6
 800ab70:	d006      	beq.n	800ab80 <_dtoa_r+0x7a0>
 800ab72:	ee18 1a10 	vmov	r1, s16
 800ab76:	4620      	mov	r0, r4
 800ab78:	f7ff f8da 	bl	8009d30 <__pow5mult>
 800ab7c:	ee08 0a10 	vmov	s16, r0
 800ab80:	2101      	movs	r1, #1
 800ab82:	4620      	mov	r0, r4
 800ab84:	f7ff f814 	bl	8009bb0 <__i2b>
 800ab88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	4606      	mov	r6, r0
 800ab8e:	f340 8088 	ble.w	800aca2 <_dtoa_r+0x8c2>
 800ab92:	461a      	mov	r2, r3
 800ab94:	4601      	mov	r1, r0
 800ab96:	4620      	mov	r0, r4
 800ab98:	f7ff f8ca 	bl	8009d30 <__pow5mult>
 800ab9c:	9b06      	ldr	r3, [sp, #24]
 800ab9e:	2b01      	cmp	r3, #1
 800aba0:	4606      	mov	r6, r0
 800aba2:	f340 8081 	ble.w	800aca8 <_dtoa_r+0x8c8>
 800aba6:	f04f 0800 	mov.w	r8, #0
 800abaa:	6933      	ldr	r3, [r6, #16]
 800abac:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800abb0:	6918      	ldr	r0, [r3, #16]
 800abb2:	f7fe ffad 	bl	8009b10 <__hi0bits>
 800abb6:	f1c0 0020 	rsb	r0, r0, #32
 800abba:	9b05      	ldr	r3, [sp, #20]
 800abbc:	4418      	add	r0, r3
 800abbe:	f010 001f 	ands.w	r0, r0, #31
 800abc2:	f000 8092 	beq.w	800acea <_dtoa_r+0x90a>
 800abc6:	f1c0 0320 	rsb	r3, r0, #32
 800abca:	2b04      	cmp	r3, #4
 800abcc:	f340 808a 	ble.w	800ace4 <_dtoa_r+0x904>
 800abd0:	f1c0 001c 	rsb	r0, r0, #28
 800abd4:	9b04      	ldr	r3, [sp, #16]
 800abd6:	4403      	add	r3, r0
 800abd8:	9304      	str	r3, [sp, #16]
 800abda:	9b05      	ldr	r3, [sp, #20]
 800abdc:	4403      	add	r3, r0
 800abde:	4405      	add	r5, r0
 800abe0:	9305      	str	r3, [sp, #20]
 800abe2:	9b04      	ldr	r3, [sp, #16]
 800abe4:	2b00      	cmp	r3, #0
 800abe6:	dd07      	ble.n	800abf8 <_dtoa_r+0x818>
 800abe8:	ee18 1a10 	vmov	r1, s16
 800abec:	461a      	mov	r2, r3
 800abee:	4620      	mov	r0, r4
 800abf0:	f7ff f8f8 	bl	8009de4 <__lshift>
 800abf4:	ee08 0a10 	vmov	s16, r0
 800abf8:	9b05      	ldr	r3, [sp, #20]
 800abfa:	2b00      	cmp	r3, #0
 800abfc:	dd05      	ble.n	800ac0a <_dtoa_r+0x82a>
 800abfe:	4631      	mov	r1, r6
 800ac00:	461a      	mov	r2, r3
 800ac02:	4620      	mov	r0, r4
 800ac04:	f7ff f8ee 	bl	8009de4 <__lshift>
 800ac08:	4606      	mov	r6, r0
 800ac0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d06e      	beq.n	800acee <_dtoa_r+0x90e>
 800ac10:	ee18 0a10 	vmov	r0, s16
 800ac14:	4631      	mov	r1, r6
 800ac16:	f7ff f955 	bl	8009ec4 <__mcmp>
 800ac1a:	2800      	cmp	r0, #0
 800ac1c:	da67      	bge.n	800acee <_dtoa_r+0x90e>
 800ac1e:	9b00      	ldr	r3, [sp, #0]
 800ac20:	3b01      	subs	r3, #1
 800ac22:	ee18 1a10 	vmov	r1, s16
 800ac26:	9300      	str	r3, [sp, #0]
 800ac28:	220a      	movs	r2, #10
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	4620      	mov	r0, r4
 800ac2e:	f7fe ff29 	bl	8009a84 <__multadd>
 800ac32:	9b08      	ldr	r3, [sp, #32]
 800ac34:	ee08 0a10 	vmov	s16, r0
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	f000 81b1 	beq.w	800afa0 <_dtoa_r+0xbc0>
 800ac3e:	2300      	movs	r3, #0
 800ac40:	4639      	mov	r1, r7
 800ac42:	220a      	movs	r2, #10
 800ac44:	4620      	mov	r0, r4
 800ac46:	f7fe ff1d 	bl	8009a84 <__multadd>
 800ac4a:	9b02      	ldr	r3, [sp, #8]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	4607      	mov	r7, r0
 800ac50:	f300 808e 	bgt.w	800ad70 <_dtoa_r+0x990>
 800ac54:	9b06      	ldr	r3, [sp, #24]
 800ac56:	2b02      	cmp	r3, #2
 800ac58:	dc51      	bgt.n	800acfe <_dtoa_r+0x91e>
 800ac5a:	e089      	b.n	800ad70 <_dtoa_r+0x990>
 800ac5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ac5e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ac62:	e74b      	b.n	800aafc <_dtoa_r+0x71c>
 800ac64:	9b03      	ldr	r3, [sp, #12]
 800ac66:	1e5e      	subs	r6, r3, #1
 800ac68:	9b07      	ldr	r3, [sp, #28]
 800ac6a:	42b3      	cmp	r3, r6
 800ac6c:	bfbf      	itttt	lt
 800ac6e:	9b07      	ldrlt	r3, [sp, #28]
 800ac70:	9607      	strlt	r6, [sp, #28]
 800ac72:	1af2      	sublt	r2, r6, r3
 800ac74:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800ac76:	bfb6      	itet	lt
 800ac78:	189b      	addlt	r3, r3, r2
 800ac7a:	1b9e      	subge	r6, r3, r6
 800ac7c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800ac7e:	9b03      	ldr	r3, [sp, #12]
 800ac80:	bfb8      	it	lt
 800ac82:	2600      	movlt	r6, #0
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	bfb7      	itett	lt
 800ac88:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800ac8c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800ac90:	1a9d      	sublt	r5, r3, r2
 800ac92:	2300      	movlt	r3, #0
 800ac94:	e734      	b.n	800ab00 <_dtoa_r+0x720>
 800ac96:	9e07      	ldr	r6, [sp, #28]
 800ac98:	9d04      	ldr	r5, [sp, #16]
 800ac9a:	9f08      	ldr	r7, [sp, #32]
 800ac9c:	e73b      	b.n	800ab16 <_dtoa_r+0x736>
 800ac9e:	9a07      	ldr	r2, [sp, #28]
 800aca0:	e767      	b.n	800ab72 <_dtoa_r+0x792>
 800aca2:	9b06      	ldr	r3, [sp, #24]
 800aca4:	2b01      	cmp	r3, #1
 800aca6:	dc18      	bgt.n	800acda <_dtoa_r+0x8fa>
 800aca8:	f1ba 0f00 	cmp.w	sl, #0
 800acac:	d115      	bne.n	800acda <_dtoa_r+0x8fa>
 800acae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800acb2:	b993      	cbnz	r3, 800acda <_dtoa_r+0x8fa>
 800acb4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800acb8:	0d1b      	lsrs	r3, r3, #20
 800acba:	051b      	lsls	r3, r3, #20
 800acbc:	b183      	cbz	r3, 800ace0 <_dtoa_r+0x900>
 800acbe:	9b04      	ldr	r3, [sp, #16]
 800acc0:	3301      	adds	r3, #1
 800acc2:	9304      	str	r3, [sp, #16]
 800acc4:	9b05      	ldr	r3, [sp, #20]
 800acc6:	3301      	adds	r3, #1
 800acc8:	9305      	str	r3, [sp, #20]
 800acca:	f04f 0801 	mov.w	r8, #1
 800acce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	f47f af6a 	bne.w	800abaa <_dtoa_r+0x7ca>
 800acd6:	2001      	movs	r0, #1
 800acd8:	e76f      	b.n	800abba <_dtoa_r+0x7da>
 800acda:	f04f 0800 	mov.w	r8, #0
 800acde:	e7f6      	b.n	800acce <_dtoa_r+0x8ee>
 800ace0:	4698      	mov	r8, r3
 800ace2:	e7f4      	b.n	800acce <_dtoa_r+0x8ee>
 800ace4:	f43f af7d 	beq.w	800abe2 <_dtoa_r+0x802>
 800ace8:	4618      	mov	r0, r3
 800acea:	301c      	adds	r0, #28
 800acec:	e772      	b.n	800abd4 <_dtoa_r+0x7f4>
 800acee:	9b03      	ldr	r3, [sp, #12]
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	dc37      	bgt.n	800ad64 <_dtoa_r+0x984>
 800acf4:	9b06      	ldr	r3, [sp, #24]
 800acf6:	2b02      	cmp	r3, #2
 800acf8:	dd34      	ble.n	800ad64 <_dtoa_r+0x984>
 800acfa:	9b03      	ldr	r3, [sp, #12]
 800acfc:	9302      	str	r3, [sp, #8]
 800acfe:	9b02      	ldr	r3, [sp, #8]
 800ad00:	b96b      	cbnz	r3, 800ad1e <_dtoa_r+0x93e>
 800ad02:	4631      	mov	r1, r6
 800ad04:	2205      	movs	r2, #5
 800ad06:	4620      	mov	r0, r4
 800ad08:	f7fe febc 	bl	8009a84 <__multadd>
 800ad0c:	4601      	mov	r1, r0
 800ad0e:	4606      	mov	r6, r0
 800ad10:	ee18 0a10 	vmov	r0, s16
 800ad14:	f7ff f8d6 	bl	8009ec4 <__mcmp>
 800ad18:	2800      	cmp	r0, #0
 800ad1a:	f73f adbb 	bgt.w	800a894 <_dtoa_r+0x4b4>
 800ad1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad20:	9d01      	ldr	r5, [sp, #4]
 800ad22:	43db      	mvns	r3, r3
 800ad24:	9300      	str	r3, [sp, #0]
 800ad26:	f04f 0800 	mov.w	r8, #0
 800ad2a:	4631      	mov	r1, r6
 800ad2c:	4620      	mov	r0, r4
 800ad2e:	f7fe fe87 	bl	8009a40 <_Bfree>
 800ad32:	2f00      	cmp	r7, #0
 800ad34:	f43f aea4 	beq.w	800aa80 <_dtoa_r+0x6a0>
 800ad38:	f1b8 0f00 	cmp.w	r8, #0
 800ad3c:	d005      	beq.n	800ad4a <_dtoa_r+0x96a>
 800ad3e:	45b8      	cmp	r8, r7
 800ad40:	d003      	beq.n	800ad4a <_dtoa_r+0x96a>
 800ad42:	4641      	mov	r1, r8
 800ad44:	4620      	mov	r0, r4
 800ad46:	f7fe fe7b 	bl	8009a40 <_Bfree>
 800ad4a:	4639      	mov	r1, r7
 800ad4c:	4620      	mov	r0, r4
 800ad4e:	f7fe fe77 	bl	8009a40 <_Bfree>
 800ad52:	e695      	b.n	800aa80 <_dtoa_r+0x6a0>
 800ad54:	2600      	movs	r6, #0
 800ad56:	4637      	mov	r7, r6
 800ad58:	e7e1      	b.n	800ad1e <_dtoa_r+0x93e>
 800ad5a:	9700      	str	r7, [sp, #0]
 800ad5c:	4637      	mov	r7, r6
 800ad5e:	e599      	b.n	800a894 <_dtoa_r+0x4b4>
 800ad60:	40240000 	.word	0x40240000
 800ad64:	9b08      	ldr	r3, [sp, #32]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	f000 80ca 	beq.w	800af00 <_dtoa_r+0xb20>
 800ad6c:	9b03      	ldr	r3, [sp, #12]
 800ad6e:	9302      	str	r3, [sp, #8]
 800ad70:	2d00      	cmp	r5, #0
 800ad72:	dd05      	ble.n	800ad80 <_dtoa_r+0x9a0>
 800ad74:	4639      	mov	r1, r7
 800ad76:	462a      	mov	r2, r5
 800ad78:	4620      	mov	r0, r4
 800ad7a:	f7ff f833 	bl	8009de4 <__lshift>
 800ad7e:	4607      	mov	r7, r0
 800ad80:	f1b8 0f00 	cmp.w	r8, #0
 800ad84:	d05b      	beq.n	800ae3e <_dtoa_r+0xa5e>
 800ad86:	6879      	ldr	r1, [r7, #4]
 800ad88:	4620      	mov	r0, r4
 800ad8a:	f7fe fe19 	bl	80099c0 <_Balloc>
 800ad8e:	4605      	mov	r5, r0
 800ad90:	b928      	cbnz	r0, 800ad9e <_dtoa_r+0x9be>
 800ad92:	4b87      	ldr	r3, [pc, #540]	; (800afb0 <_dtoa_r+0xbd0>)
 800ad94:	4602      	mov	r2, r0
 800ad96:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ad9a:	f7ff bb3b 	b.w	800a414 <_dtoa_r+0x34>
 800ad9e:	693a      	ldr	r2, [r7, #16]
 800ada0:	3202      	adds	r2, #2
 800ada2:	0092      	lsls	r2, r2, #2
 800ada4:	f107 010c 	add.w	r1, r7, #12
 800ada8:	300c      	adds	r0, #12
 800adaa:	f000 f921 	bl	800aff0 <memcpy>
 800adae:	2201      	movs	r2, #1
 800adb0:	4629      	mov	r1, r5
 800adb2:	4620      	mov	r0, r4
 800adb4:	f7ff f816 	bl	8009de4 <__lshift>
 800adb8:	9b01      	ldr	r3, [sp, #4]
 800adba:	f103 0901 	add.w	r9, r3, #1
 800adbe:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800adc2:	4413      	add	r3, r2
 800adc4:	9305      	str	r3, [sp, #20]
 800adc6:	f00a 0301 	and.w	r3, sl, #1
 800adca:	46b8      	mov	r8, r7
 800adcc:	9304      	str	r3, [sp, #16]
 800adce:	4607      	mov	r7, r0
 800add0:	4631      	mov	r1, r6
 800add2:	ee18 0a10 	vmov	r0, s16
 800add6:	f7ff fa75 	bl	800a2c4 <quorem>
 800adda:	4641      	mov	r1, r8
 800addc:	9002      	str	r0, [sp, #8]
 800adde:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ade2:	ee18 0a10 	vmov	r0, s16
 800ade6:	f7ff f86d 	bl	8009ec4 <__mcmp>
 800adea:	463a      	mov	r2, r7
 800adec:	9003      	str	r0, [sp, #12]
 800adee:	4631      	mov	r1, r6
 800adf0:	4620      	mov	r0, r4
 800adf2:	f7ff f883 	bl	8009efc <__mdiff>
 800adf6:	68c2      	ldr	r2, [r0, #12]
 800adf8:	f109 3bff 	add.w	fp, r9, #4294967295
 800adfc:	4605      	mov	r5, r0
 800adfe:	bb02      	cbnz	r2, 800ae42 <_dtoa_r+0xa62>
 800ae00:	4601      	mov	r1, r0
 800ae02:	ee18 0a10 	vmov	r0, s16
 800ae06:	f7ff f85d 	bl	8009ec4 <__mcmp>
 800ae0a:	4602      	mov	r2, r0
 800ae0c:	4629      	mov	r1, r5
 800ae0e:	4620      	mov	r0, r4
 800ae10:	9207      	str	r2, [sp, #28]
 800ae12:	f7fe fe15 	bl	8009a40 <_Bfree>
 800ae16:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800ae1a:	ea43 0102 	orr.w	r1, r3, r2
 800ae1e:	9b04      	ldr	r3, [sp, #16]
 800ae20:	430b      	orrs	r3, r1
 800ae22:	464d      	mov	r5, r9
 800ae24:	d10f      	bne.n	800ae46 <_dtoa_r+0xa66>
 800ae26:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ae2a:	d02a      	beq.n	800ae82 <_dtoa_r+0xaa2>
 800ae2c:	9b03      	ldr	r3, [sp, #12]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	dd02      	ble.n	800ae38 <_dtoa_r+0xa58>
 800ae32:	9b02      	ldr	r3, [sp, #8]
 800ae34:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800ae38:	f88b a000 	strb.w	sl, [fp]
 800ae3c:	e775      	b.n	800ad2a <_dtoa_r+0x94a>
 800ae3e:	4638      	mov	r0, r7
 800ae40:	e7ba      	b.n	800adb8 <_dtoa_r+0x9d8>
 800ae42:	2201      	movs	r2, #1
 800ae44:	e7e2      	b.n	800ae0c <_dtoa_r+0xa2c>
 800ae46:	9b03      	ldr	r3, [sp, #12]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	db04      	blt.n	800ae56 <_dtoa_r+0xa76>
 800ae4c:	9906      	ldr	r1, [sp, #24]
 800ae4e:	430b      	orrs	r3, r1
 800ae50:	9904      	ldr	r1, [sp, #16]
 800ae52:	430b      	orrs	r3, r1
 800ae54:	d122      	bne.n	800ae9c <_dtoa_r+0xabc>
 800ae56:	2a00      	cmp	r2, #0
 800ae58:	ddee      	ble.n	800ae38 <_dtoa_r+0xa58>
 800ae5a:	ee18 1a10 	vmov	r1, s16
 800ae5e:	2201      	movs	r2, #1
 800ae60:	4620      	mov	r0, r4
 800ae62:	f7fe ffbf 	bl	8009de4 <__lshift>
 800ae66:	4631      	mov	r1, r6
 800ae68:	ee08 0a10 	vmov	s16, r0
 800ae6c:	f7ff f82a 	bl	8009ec4 <__mcmp>
 800ae70:	2800      	cmp	r0, #0
 800ae72:	dc03      	bgt.n	800ae7c <_dtoa_r+0xa9c>
 800ae74:	d1e0      	bne.n	800ae38 <_dtoa_r+0xa58>
 800ae76:	f01a 0f01 	tst.w	sl, #1
 800ae7a:	d0dd      	beq.n	800ae38 <_dtoa_r+0xa58>
 800ae7c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800ae80:	d1d7      	bne.n	800ae32 <_dtoa_r+0xa52>
 800ae82:	2339      	movs	r3, #57	; 0x39
 800ae84:	f88b 3000 	strb.w	r3, [fp]
 800ae88:	462b      	mov	r3, r5
 800ae8a:	461d      	mov	r5, r3
 800ae8c:	3b01      	subs	r3, #1
 800ae8e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ae92:	2a39      	cmp	r2, #57	; 0x39
 800ae94:	d071      	beq.n	800af7a <_dtoa_r+0xb9a>
 800ae96:	3201      	adds	r2, #1
 800ae98:	701a      	strb	r2, [r3, #0]
 800ae9a:	e746      	b.n	800ad2a <_dtoa_r+0x94a>
 800ae9c:	2a00      	cmp	r2, #0
 800ae9e:	dd07      	ble.n	800aeb0 <_dtoa_r+0xad0>
 800aea0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800aea4:	d0ed      	beq.n	800ae82 <_dtoa_r+0xaa2>
 800aea6:	f10a 0301 	add.w	r3, sl, #1
 800aeaa:	f88b 3000 	strb.w	r3, [fp]
 800aeae:	e73c      	b.n	800ad2a <_dtoa_r+0x94a>
 800aeb0:	9b05      	ldr	r3, [sp, #20]
 800aeb2:	f809 ac01 	strb.w	sl, [r9, #-1]
 800aeb6:	4599      	cmp	r9, r3
 800aeb8:	d047      	beq.n	800af4a <_dtoa_r+0xb6a>
 800aeba:	ee18 1a10 	vmov	r1, s16
 800aebe:	2300      	movs	r3, #0
 800aec0:	220a      	movs	r2, #10
 800aec2:	4620      	mov	r0, r4
 800aec4:	f7fe fdde 	bl	8009a84 <__multadd>
 800aec8:	45b8      	cmp	r8, r7
 800aeca:	ee08 0a10 	vmov	s16, r0
 800aece:	f04f 0300 	mov.w	r3, #0
 800aed2:	f04f 020a 	mov.w	r2, #10
 800aed6:	4641      	mov	r1, r8
 800aed8:	4620      	mov	r0, r4
 800aeda:	d106      	bne.n	800aeea <_dtoa_r+0xb0a>
 800aedc:	f7fe fdd2 	bl	8009a84 <__multadd>
 800aee0:	4680      	mov	r8, r0
 800aee2:	4607      	mov	r7, r0
 800aee4:	f109 0901 	add.w	r9, r9, #1
 800aee8:	e772      	b.n	800add0 <_dtoa_r+0x9f0>
 800aeea:	f7fe fdcb 	bl	8009a84 <__multadd>
 800aeee:	4639      	mov	r1, r7
 800aef0:	4680      	mov	r8, r0
 800aef2:	2300      	movs	r3, #0
 800aef4:	220a      	movs	r2, #10
 800aef6:	4620      	mov	r0, r4
 800aef8:	f7fe fdc4 	bl	8009a84 <__multadd>
 800aefc:	4607      	mov	r7, r0
 800aefe:	e7f1      	b.n	800aee4 <_dtoa_r+0xb04>
 800af00:	9b03      	ldr	r3, [sp, #12]
 800af02:	9302      	str	r3, [sp, #8]
 800af04:	9d01      	ldr	r5, [sp, #4]
 800af06:	ee18 0a10 	vmov	r0, s16
 800af0a:	4631      	mov	r1, r6
 800af0c:	f7ff f9da 	bl	800a2c4 <quorem>
 800af10:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800af14:	9b01      	ldr	r3, [sp, #4]
 800af16:	f805 ab01 	strb.w	sl, [r5], #1
 800af1a:	1aea      	subs	r2, r5, r3
 800af1c:	9b02      	ldr	r3, [sp, #8]
 800af1e:	4293      	cmp	r3, r2
 800af20:	dd09      	ble.n	800af36 <_dtoa_r+0xb56>
 800af22:	ee18 1a10 	vmov	r1, s16
 800af26:	2300      	movs	r3, #0
 800af28:	220a      	movs	r2, #10
 800af2a:	4620      	mov	r0, r4
 800af2c:	f7fe fdaa 	bl	8009a84 <__multadd>
 800af30:	ee08 0a10 	vmov	s16, r0
 800af34:	e7e7      	b.n	800af06 <_dtoa_r+0xb26>
 800af36:	9b02      	ldr	r3, [sp, #8]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	bfc8      	it	gt
 800af3c:	461d      	movgt	r5, r3
 800af3e:	9b01      	ldr	r3, [sp, #4]
 800af40:	bfd8      	it	le
 800af42:	2501      	movle	r5, #1
 800af44:	441d      	add	r5, r3
 800af46:	f04f 0800 	mov.w	r8, #0
 800af4a:	ee18 1a10 	vmov	r1, s16
 800af4e:	2201      	movs	r2, #1
 800af50:	4620      	mov	r0, r4
 800af52:	f7fe ff47 	bl	8009de4 <__lshift>
 800af56:	4631      	mov	r1, r6
 800af58:	ee08 0a10 	vmov	s16, r0
 800af5c:	f7fe ffb2 	bl	8009ec4 <__mcmp>
 800af60:	2800      	cmp	r0, #0
 800af62:	dc91      	bgt.n	800ae88 <_dtoa_r+0xaa8>
 800af64:	d102      	bne.n	800af6c <_dtoa_r+0xb8c>
 800af66:	f01a 0f01 	tst.w	sl, #1
 800af6a:	d18d      	bne.n	800ae88 <_dtoa_r+0xaa8>
 800af6c:	462b      	mov	r3, r5
 800af6e:	461d      	mov	r5, r3
 800af70:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800af74:	2a30      	cmp	r2, #48	; 0x30
 800af76:	d0fa      	beq.n	800af6e <_dtoa_r+0xb8e>
 800af78:	e6d7      	b.n	800ad2a <_dtoa_r+0x94a>
 800af7a:	9a01      	ldr	r2, [sp, #4]
 800af7c:	429a      	cmp	r2, r3
 800af7e:	d184      	bne.n	800ae8a <_dtoa_r+0xaaa>
 800af80:	9b00      	ldr	r3, [sp, #0]
 800af82:	3301      	adds	r3, #1
 800af84:	9300      	str	r3, [sp, #0]
 800af86:	2331      	movs	r3, #49	; 0x31
 800af88:	7013      	strb	r3, [r2, #0]
 800af8a:	e6ce      	b.n	800ad2a <_dtoa_r+0x94a>
 800af8c:	4b09      	ldr	r3, [pc, #36]	; (800afb4 <_dtoa_r+0xbd4>)
 800af8e:	f7ff ba95 	b.w	800a4bc <_dtoa_r+0xdc>
 800af92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800af94:	2b00      	cmp	r3, #0
 800af96:	f47f aa6e 	bne.w	800a476 <_dtoa_r+0x96>
 800af9a:	4b07      	ldr	r3, [pc, #28]	; (800afb8 <_dtoa_r+0xbd8>)
 800af9c:	f7ff ba8e 	b.w	800a4bc <_dtoa_r+0xdc>
 800afa0:	9b02      	ldr	r3, [sp, #8]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	dcae      	bgt.n	800af04 <_dtoa_r+0xb24>
 800afa6:	9b06      	ldr	r3, [sp, #24]
 800afa8:	2b02      	cmp	r3, #2
 800afaa:	f73f aea8 	bgt.w	800acfe <_dtoa_r+0x91e>
 800afae:	e7a9      	b.n	800af04 <_dtoa_r+0xb24>
 800afb0:	0800ce44 	.word	0x0800ce44
 800afb4:	0800cf9d 	.word	0x0800cf9d
 800afb8:	0800cf90 	.word	0x0800cf90

0800afbc <fiprintf>:
 800afbc:	b40e      	push	{r1, r2, r3}
 800afbe:	b503      	push	{r0, r1, lr}
 800afc0:	4601      	mov	r1, r0
 800afc2:	ab03      	add	r3, sp, #12
 800afc4:	4805      	ldr	r0, [pc, #20]	; (800afdc <fiprintf+0x20>)
 800afc6:	f853 2b04 	ldr.w	r2, [r3], #4
 800afca:	6800      	ldr	r0, [r0, #0]
 800afcc:	9301      	str	r3, [sp, #4]
 800afce:	f000 f89f 	bl	800b110 <_vfiprintf_r>
 800afd2:	b002      	add	sp, #8
 800afd4:	f85d eb04 	ldr.w	lr, [sp], #4
 800afd8:	b003      	add	sp, #12
 800afda:	4770      	bx	lr
 800afdc:	20000024 	.word	0x20000024

0800afe0 <malloc>:
 800afe0:	4b02      	ldr	r3, [pc, #8]	; (800afec <malloc+0xc>)
 800afe2:	4601      	mov	r1, r0
 800afe4:	6818      	ldr	r0, [r3, #0]
 800afe6:	f7ff b8c3 	b.w	800a170 <_malloc_r>
 800afea:	bf00      	nop
 800afec:	20000024 	.word	0x20000024

0800aff0 <memcpy>:
 800aff0:	440a      	add	r2, r1
 800aff2:	4291      	cmp	r1, r2
 800aff4:	f100 33ff 	add.w	r3, r0, #4294967295
 800aff8:	d100      	bne.n	800affc <memcpy+0xc>
 800affa:	4770      	bx	lr
 800affc:	b510      	push	{r4, lr}
 800affe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b002:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b006:	4291      	cmp	r1, r2
 800b008:	d1f9      	bne.n	800affe <memcpy+0xe>
 800b00a:	bd10      	pop	{r4, pc}

0800b00c <__malloc_lock>:
 800b00c:	4801      	ldr	r0, [pc, #4]	; (800b014 <__malloc_lock+0x8>)
 800b00e:	f000 bdc3 	b.w	800bb98 <__retarget_lock_acquire_recursive>
 800b012:	bf00      	nop
 800b014:	200009f8 	.word	0x200009f8

0800b018 <__malloc_unlock>:
 800b018:	4801      	ldr	r0, [pc, #4]	; (800b020 <__malloc_unlock+0x8>)
 800b01a:	f000 bdbe 	b.w	800bb9a <__retarget_lock_release_recursive>
 800b01e:	bf00      	nop
 800b020:	200009f8 	.word	0x200009f8

0800b024 <_free_r>:
 800b024:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b026:	2900      	cmp	r1, #0
 800b028:	d044      	beq.n	800b0b4 <_free_r+0x90>
 800b02a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b02e:	9001      	str	r0, [sp, #4]
 800b030:	2b00      	cmp	r3, #0
 800b032:	f1a1 0404 	sub.w	r4, r1, #4
 800b036:	bfb8      	it	lt
 800b038:	18e4      	addlt	r4, r4, r3
 800b03a:	f7ff ffe7 	bl	800b00c <__malloc_lock>
 800b03e:	4a1e      	ldr	r2, [pc, #120]	; (800b0b8 <_free_r+0x94>)
 800b040:	9801      	ldr	r0, [sp, #4]
 800b042:	6813      	ldr	r3, [r2, #0]
 800b044:	b933      	cbnz	r3, 800b054 <_free_r+0x30>
 800b046:	6063      	str	r3, [r4, #4]
 800b048:	6014      	str	r4, [r2, #0]
 800b04a:	b003      	add	sp, #12
 800b04c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b050:	f7ff bfe2 	b.w	800b018 <__malloc_unlock>
 800b054:	42a3      	cmp	r3, r4
 800b056:	d908      	bls.n	800b06a <_free_r+0x46>
 800b058:	6825      	ldr	r5, [r4, #0]
 800b05a:	1961      	adds	r1, r4, r5
 800b05c:	428b      	cmp	r3, r1
 800b05e:	bf01      	itttt	eq
 800b060:	6819      	ldreq	r1, [r3, #0]
 800b062:	685b      	ldreq	r3, [r3, #4]
 800b064:	1949      	addeq	r1, r1, r5
 800b066:	6021      	streq	r1, [r4, #0]
 800b068:	e7ed      	b.n	800b046 <_free_r+0x22>
 800b06a:	461a      	mov	r2, r3
 800b06c:	685b      	ldr	r3, [r3, #4]
 800b06e:	b10b      	cbz	r3, 800b074 <_free_r+0x50>
 800b070:	42a3      	cmp	r3, r4
 800b072:	d9fa      	bls.n	800b06a <_free_r+0x46>
 800b074:	6811      	ldr	r1, [r2, #0]
 800b076:	1855      	adds	r5, r2, r1
 800b078:	42a5      	cmp	r5, r4
 800b07a:	d10b      	bne.n	800b094 <_free_r+0x70>
 800b07c:	6824      	ldr	r4, [r4, #0]
 800b07e:	4421      	add	r1, r4
 800b080:	1854      	adds	r4, r2, r1
 800b082:	42a3      	cmp	r3, r4
 800b084:	6011      	str	r1, [r2, #0]
 800b086:	d1e0      	bne.n	800b04a <_free_r+0x26>
 800b088:	681c      	ldr	r4, [r3, #0]
 800b08a:	685b      	ldr	r3, [r3, #4]
 800b08c:	6053      	str	r3, [r2, #4]
 800b08e:	4421      	add	r1, r4
 800b090:	6011      	str	r1, [r2, #0]
 800b092:	e7da      	b.n	800b04a <_free_r+0x26>
 800b094:	d902      	bls.n	800b09c <_free_r+0x78>
 800b096:	230c      	movs	r3, #12
 800b098:	6003      	str	r3, [r0, #0]
 800b09a:	e7d6      	b.n	800b04a <_free_r+0x26>
 800b09c:	6825      	ldr	r5, [r4, #0]
 800b09e:	1961      	adds	r1, r4, r5
 800b0a0:	428b      	cmp	r3, r1
 800b0a2:	bf04      	itt	eq
 800b0a4:	6819      	ldreq	r1, [r3, #0]
 800b0a6:	685b      	ldreq	r3, [r3, #4]
 800b0a8:	6063      	str	r3, [r4, #4]
 800b0aa:	bf04      	itt	eq
 800b0ac:	1949      	addeq	r1, r1, r5
 800b0ae:	6021      	streq	r1, [r4, #0]
 800b0b0:	6054      	str	r4, [r2, #4]
 800b0b2:	e7ca      	b.n	800b04a <_free_r+0x26>
 800b0b4:	b003      	add	sp, #12
 800b0b6:	bd30      	pop	{r4, r5, pc}
 800b0b8:	200009ec 	.word	0x200009ec

0800b0bc <__sfputc_r>:
 800b0bc:	6893      	ldr	r3, [r2, #8]
 800b0be:	3b01      	subs	r3, #1
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	b410      	push	{r4}
 800b0c4:	6093      	str	r3, [r2, #8]
 800b0c6:	da08      	bge.n	800b0da <__sfputc_r+0x1e>
 800b0c8:	6994      	ldr	r4, [r2, #24]
 800b0ca:	42a3      	cmp	r3, r4
 800b0cc:	db01      	blt.n	800b0d2 <__sfputc_r+0x16>
 800b0ce:	290a      	cmp	r1, #10
 800b0d0:	d103      	bne.n	800b0da <__sfputc_r+0x1e>
 800b0d2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b0d6:	f000 badf 	b.w	800b698 <__swbuf_r>
 800b0da:	6813      	ldr	r3, [r2, #0]
 800b0dc:	1c58      	adds	r0, r3, #1
 800b0de:	6010      	str	r0, [r2, #0]
 800b0e0:	7019      	strb	r1, [r3, #0]
 800b0e2:	4608      	mov	r0, r1
 800b0e4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b0e8:	4770      	bx	lr

0800b0ea <__sfputs_r>:
 800b0ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0ec:	4606      	mov	r6, r0
 800b0ee:	460f      	mov	r7, r1
 800b0f0:	4614      	mov	r4, r2
 800b0f2:	18d5      	adds	r5, r2, r3
 800b0f4:	42ac      	cmp	r4, r5
 800b0f6:	d101      	bne.n	800b0fc <__sfputs_r+0x12>
 800b0f8:	2000      	movs	r0, #0
 800b0fa:	e007      	b.n	800b10c <__sfputs_r+0x22>
 800b0fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b100:	463a      	mov	r2, r7
 800b102:	4630      	mov	r0, r6
 800b104:	f7ff ffda 	bl	800b0bc <__sfputc_r>
 800b108:	1c43      	adds	r3, r0, #1
 800b10a:	d1f3      	bne.n	800b0f4 <__sfputs_r+0xa>
 800b10c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b110 <_vfiprintf_r>:
 800b110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b114:	460d      	mov	r5, r1
 800b116:	b09d      	sub	sp, #116	; 0x74
 800b118:	4614      	mov	r4, r2
 800b11a:	4698      	mov	r8, r3
 800b11c:	4606      	mov	r6, r0
 800b11e:	b118      	cbz	r0, 800b128 <_vfiprintf_r+0x18>
 800b120:	6983      	ldr	r3, [r0, #24]
 800b122:	b90b      	cbnz	r3, 800b128 <_vfiprintf_r+0x18>
 800b124:	f000 fc9a 	bl	800ba5c <__sinit>
 800b128:	4b89      	ldr	r3, [pc, #548]	; (800b350 <_vfiprintf_r+0x240>)
 800b12a:	429d      	cmp	r5, r3
 800b12c:	d11b      	bne.n	800b166 <_vfiprintf_r+0x56>
 800b12e:	6875      	ldr	r5, [r6, #4]
 800b130:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b132:	07d9      	lsls	r1, r3, #31
 800b134:	d405      	bmi.n	800b142 <_vfiprintf_r+0x32>
 800b136:	89ab      	ldrh	r3, [r5, #12]
 800b138:	059a      	lsls	r2, r3, #22
 800b13a:	d402      	bmi.n	800b142 <_vfiprintf_r+0x32>
 800b13c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b13e:	f000 fd2b 	bl	800bb98 <__retarget_lock_acquire_recursive>
 800b142:	89ab      	ldrh	r3, [r5, #12]
 800b144:	071b      	lsls	r3, r3, #28
 800b146:	d501      	bpl.n	800b14c <_vfiprintf_r+0x3c>
 800b148:	692b      	ldr	r3, [r5, #16]
 800b14a:	b9eb      	cbnz	r3, 800b188 <_vfiprintf_r+0x78>
 800b14c:	4629      	mov	r1, r5
 800b14e:	4630      	mov	r0, r6
 800b150:	f000 faf4 	bl	800b73c <__swsetup_r>
 800b154:	b1c0      	cbz	r0, 800b188 <_vfiprintf_r+0x78>
 800b156:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b158:	07dc      	lsls	r4, r3, #31
 800b15a:	d50e      	bpl.n	800b17a <_vfiprintf_r+0x6a>
 800b15c:	f04f 30ff 	mov.w	r0, #4294967295
 800b160:	b01d      	add	sp, #116	; 0x74
 800b162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b166:	4b7b      	ldr	r3, [pc, #492]	; (800b354 <_vfiprintf_r+0x244>)
 800b168:	429d      	cmp	r5, r3
 800b16a:	d101      	bne.n	800b170 <_vfiprintf_r+0x60>
 800b16c:	68b5      	ldr	r5, [r6, #8]
 800b16e:	e7df      	b.n	800b130 <_vfiprintf_r+0x20>
 800b170:	4b79      	ldr	r3, [pc, #484]	; (800b358 <_vfiprintf_r+0x248>)
 800b172:	429d      	cmp	r5, r3
 800b174:	bf08      	it	eq
 800b176:	68f5      	ldreq	r5, [r6, #12]
 800b178:	e7da      	b.n	800b130 <_vfiprintf_r+0x20>
 800b17a:	89ab      	ldrh	r3, [r5, #12]
 800b17c:	0598      	lsls	r0, r3, #22
 800b17e:	d4ed      	bmi.n	800b15c <_vfiprintf_r+0x4c>
 800b180:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b182:	f000 fd0a 	bl	800bb9a <__retarget_lock_release_recursive>
 800b186:	e7e9      	b.n	800b15c <_vfiprintf_r+0x4c>
 800b188:	2300      	movs	r3, #0
 800b18a:	9309      	str	r3, [sp, #36]	; 0x24
 800b18c:	2320      	movs	r3, #32
 800b18e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b192:	f8cd 800c 	str.w	r8, [sp, #12]
 800b196:	2330      	movs	r3, #48	; 0x30
 800b198:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b35c <_vfiprintf_r+0x24c>
 800b19c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b1a0:	f04f 0901 	mov.w	r9, #1
 800b1a4:	4623      	mov	r3, r4
 800b1a6:	469a      	mov	sl, r3
 800b1a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b1ac:	b10a      	cbz	r2, 800b1b2 <_vfiprintf_r+0xa2>
 800b1ae:	2a25      	cmp	r2, #37	; 0x25
 800b1b0:	d1f9      	bne.n	800b1a6 <_vfiprintf_r+0x96>
 800b1b2:	ebba 0b04 	subs.w	fp, sl, r4
 800b1b6:	d00b      	beq.n	800b1d0 <_vfiprintf_r+0xc0>
 800b1b8:	465b      	mov	r3, fp
 800b1ba:	4622      	mov	r2, r4
 800b1bc:	4629      	mov	r1, r5
 800b1be:	4630      	mov	r0, r6
 800b1c0:	f7ff ff93 	bl	800b0ea <__sfputs_r>
 800b1c4:	3001      	adds	r0, #1
 800b1c6:	f000 80aa 	beq.w	800b31e <_vfiprintf_r+0x20e>
 800b1ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b1cc:	445a      	add	r2, fp
 800b1ce:	9209      	str	r2, [sp, #36]	; 0x24
 800b1d0:	f89a 3000 	ldrb.w	r3, [sl]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	f000 80a2 	beq.w	800b31e <_vfiprintf_r+0x20e>
 800b1da:	2300      	movs	r3, #0
 800b1dc:	f04f 32ff 	mov.w	r2, #4294967295
 800b1e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b1e4:	f10a 0a01 	add.w	sl, sl, #1
 800b1e8:	9304      	str	r3, [sp, #16]
 800b1ea:	9307      	str	r3, [sp, #28]
 800b1ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b1f0:	931a      	str	r3, [sp, #104]	; 0x68
 800b1f2:	4654      	mov	r4, sl
 800b1f4:	2205      	movs	r2, #5
 800b1f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1fa:	4858      	ldr	r0, [pc, #352]	; (800b35c <_vfiprintf_r+0x24c>)
 800b1fc:	f7f5 f810 	bl	8000220 <memchr>
 800b200:	9a04      	ldr	r2, [sp, #16]
 800b202:	b9d8      	cbnz	r0, 800b23c <_vfiprintf_r+0x12c>
 800b204:	06d1      	lsls	r1, r2, #27
 800b206:	bf44      	itt	mi
 800b208:	2320      	movmi	r3, #32
 800b20a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b20e:	0713      	lsls	r3, r2, #28
 800b210:	bf44      	itt	mi
 800b212:	232b      	movmi	r3, #43	; 0x2b
 800b214:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b218:	f89a 3000 	ldrb.w	r3, [sl]
 800b21c:	2b2a      	cmp	r3, #42	; 0x2a
 800b21e:	d015      	beq.n	800b24c <_vfiprintf_r+0x13c>
 800b220:	9a07      	ldr	r2, [sp, #28]
 800b222:	4654      	mov	r4, sl
 800b224:	2000      	movs	r0, #0
 800b226:	f04f 0c0a 	mov.w	ip, #10
 800b22a:	4621      	mov	r1, r4
 800b22c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b230:	3b30      	subs	r3, #48	; 0x30
 800b232:	2b09      	cmp	r3, #9
 800b234:	d94e      	bls.n	800b2d4 <_vfiprintf_r+0x1c4>
 800b236:	b1b0      	cbz	r0, 800b266 <_vfiprintf_r+0x156>
 800b238:	9207      	str	r2, [sp, #28]
 800b23a:	e014      	b.n	800b266 <_vfiprintf_r+0x156>
 800b23c:	eba0 0308 	sub.w	r3, r0, r8
 800b240:	fa09 f303 	lsl.w	r3, r9, r3
 800b244:	4313      	orrs	r3, r2
 800b246:	9304      	str	r3, [sp, #16]
 800b248:	46a2      	mov	sl, r4
 800b24a:	e7d2      	b.n	800b1f2 <_vfiprintf_r+0xe2>
 800b24c:	9b03      	ldr	r3, [sp, #12]
 800b24e:	1d19      	adds	r1, r3, #4
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	9103      	str	r1, [sp, #12]
 800b254:	2b00      	cmp	r3, #0
 800b256:	bfbb      	ittet	lt
 800b258:	425b      	neglt	r3, r3
 800b25a:	f042 0202 	orrlt.w	r2, r2, #2
 800b25e:	9307      	strge	r3, [sp, #28]
 800b260:	9307      	strlt	r3, [sp, #28]
 800b262:	bfb8      	it	lt
 800b264:	9204      	strlt	r2, [sp, #16]
 800b266:	7823      	ldrb	r3, [r4, #0]
 800b268:	2b2e      	cmp	r3, #46	; 0x2e
 800b26a:	d10c      	bne.n	800b286 <_vfiprintf_r+0x176>
 800b26c:	7863      	ldrb	r3, [r4, #1]
 800b26e:	2b2a      	cmp	r3, #42	; 0x2a
 800b270:	d135      	bne.n	800b2de <_vfiprintf_r+0x1ce>
 800b272:	9b03      	ldr	r3, [sp, #12]
 800b274:	1d1a      	adds	r2, r3, #4
 800b276:	681b      	ldr	r3, [r3, #0]
 800b278:	9203      	str	r2, [sp, #12]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	bfb8      	it	lt
 800b27e:	f04f 33ff 	movlt.w	r3, #4294967295
 800b282:	3402      	adds	r4, #2
 800b284:	9305      	str	r3, [sp, #20]
 800b286:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b36c <_vfiprintf_r+0x25c>
 800b28a:	7821      	ldrb	r1, [r4, #0]
 800b28c:	2203      	movs	r2, #3
 800b28e:	4650      	mov	r0, sl
 800b290:	f7f4 ffc6 	bl	8000220 <memchr>
 800b294:	b140      	cbz	r0, 800b2a8 <_vfiprintf_r+0x198>
 800b296:	2340      	movs	r3, #64	; 0x40
 800b298:	eba0 000a 	sub.w	r0, r0, sl
 800b29c:	fa03 f000 	lsl.w	r0, r3, r0
 800b2a0:	9b04      	ldr	r3, [sp, #16]
 800b2a2:	4303      	orrs	r3, r0
 800b2a4:	3401      	adds	r4, #1
 800b2a6:	9304      	str	r3, [sp, #16]
 800b2a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2ac:	482c      	ldr	r0, [pc, #176]	; (800b360 <_vfiprintf_r+0x250>)
 800b2ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b2b2:	2206      	movs	r2, #6
 800b2b4:	f7f4 ffb4 	bl	8000220 <memchr>
 800b2b8:	2800      	cmp	r0, #0
 800b2ba:	d03f      	beq.n	800b33c <_vfiprintf_r+0x22c>
 800b2bc:	4b29      	ldr	r3, [pc, #164]	; (800b364 <_vfiprintf_r+0x254>)
 800b2be:	bb1b      	cbnz	r3, 800b308 <_vfiprintf_r+0x1f8>
 800b2c0:	9b03      	ldr	r3, [sp, #12]
 800b2c2:	3307      	adds	r3, #7
 800b2c4:	f023 0307 	bic.w	r3, r3, #7
 800b2c8:	3308      	adds	r3, #8
 800b2ca:	9303      	str	r3, [sp, #12]
 800b2cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2ce:	443b      	add	r3, r7
 800b2d0:	9309      	str	r3, [sp, #36]	; 0x24
 800b2d2:	e767      	b.n	800b1a4 <_vfiprintf_r+0x94>
 800b2d4:	fb0c 3202 	mla	r2, ip, r2, r3
 800b2d8:	460c      	mov	r4, r1
 800b2da:	2001      	movs	r0, #1
 800b2dc:	e7a5      	b.n	800b22a <_vfiprintf_r+0x11a>
 800b2de:	2300      	movs	r3, #0
 800b2e0:	3401      	adds	r4, #1
 800b2e2:	9305      	str	r3, [sp, #20]
 800b2e4:	4619      	mov	r1, r3
 800b2e6:	f04f 0c0a 	mov.w	ip, #10
 800b2ea:	4620      	mov	r0, r4
 800b2ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b2f0:	3a30      	subs	r2, #48	; 0x30
 800b2f2:	2a09      	cmp	r2, #9
 800b2f4:	d903      	bls.n	800b2fe <_vfiprintf_r+0x1ee>
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d0c5      	beq.n	800b286 <_vfiprintf_r+0x176>
 800b2fa:	9105      	str	r1, [sp, #20]
 800b2fc:	e7c3      	b.n	800b286 <_vfiprintf_r+0x176>
 800b2fe:	fb0c 2101 	mla	r1, ip, r1, r2
 800b302:	4604      	mov	r4, r0
 800b304:	2301      	movs	r3, #1
 800b306:	e7f0      	b.n	800b2ea <_vfiprintf_r+0x1da>
 800b308:	ab03      	add	r3, sp, #12
 800b30a:	9300      	str	r3, [sp, #0]
 800b30c:	462a      	mov	r2, r5
 800b30e:	4b16      	ldr	r3, [pc, #88]	; (800b368 <_vfiprintf_r+0x258>)
 800b310:	a904      	add	r1, sp, #16
 800b312:	4630      	mov	r0, r6
 800b314:	f3af 8000 	nop.w
 800b318:	4607      	mov	r7, r0
 800b31a:	1c78      	adds	r0, r7, #1
 800b31c:	d1d6      	bne.n	800b2cc <_vfiprintf_r+0x1bc>
 800b31e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b320:	07d9      	lsls	r1, r3, #31
 800b322:	d405      	bmi.n	800b330 <_vfiprintf_r+0x220>
 800b324:	89ab      	ldrh	r3, [r5, #12]
 800b326:	059a      	lsls	r2, r3, #22
 800b328:	d402      	bmi.n	800b330 <_vfiprintf_r+0x220>
 800b32a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b32c:	f000 fc35 	bl	800bb9a <__retarget_lock_release_recursive>
 800b330:	89ab      	ldrh	r3, [r5, #12]
 800b332:	065b      	lsls	r3, r3, #25
 800b334:	f53f af12 	bmi.w	800b15c <_vfiprintf_r+0x4c>
 800b338:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b33a:	e711      	b.n	800b160 <_vfiprintf_r+0x50>
 800b33c:	ab03      	add	r3, sp, #12
 800b33e:	9300      	str	r3, [sp, #0]
 800b340:	462a      	mov	r2, r5
 800b342:	4b09      	ldr	r3, [pc, #36]	; (800b368 <_vfiprintf_r+0x258>)
 800b344:	a904      	add	r1, sp, #16
 800b346:	4630      	mov	r0, r6
 800b348:	f000 f880 	bl	800b44c <_printf_i>
 800b34c:	e7e4      	b.n	800b318 <_vfiprintf_r+0x208>
 800b34e:	bf00      	nop
 800b350:	0800d050 	.word	0x0800d050
 800b354:	0800d070 	.word	0x0800d070
 800b358:	0800d030 	.word	0x0800d030
 800b35c:	0800cffa 	.word	0x0800cffa
 800b360:	0800d004 	.word	0x0800d004
 800b364:	00000000 	.word	0x00000000
 800b368:	0800b0eb 	.word	0x0800b0eb
 800b36c:	0800d000 	.word	0x0800d000

0800b370 <_printf_common>:
 800b370:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b374:	4616      	mov	r6, r2
 800b376:	4699      	mov	r9, r3
 800b378:	688a      	ldr	r2, [r1, #8]
 800b37a:	690b      	ldr	r3, [r1, #16]
 800b37c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b380:	4293      	cmp	r3, r2
 800b382:	bfb8      	it	lt
 800b384:	4613      	movlt	r3, r2
 800b386:	6033      	str	r3, [r6, #0]
 800b388:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b38c:	4607      	mov	r7, r0
 800b38e:	460c      	mov	r4, r1
 800b390:	b10a      	cbz	r2, 800b396 <_printf_common+0x26>
 800b392:	3301      	adds	r3, #1
 800b394:	6033      	str	r3, [r6, #0]
 800b396:	6823      	ldr	r3, [r4, #0]
 800b398:	0699      	lsls	r1, r3, #26
 800b39a:	bf42      	ittt	mi
 800b39c:	6833      	ldrmi	r3, [r6, #0]
 800b39e:	3302      	addmi	r3, #2
 800b3a0:	6033      	strmi	r3, [r6, #0]
 800b3a2:	6825      	ldr	r5, [r4, #0]
 800b3a4:	f015 0506 	ands.w	r5, r5, #6
 800b3a8:	d106      	bne.n	800b3b8 <_printf_common+0x48>
 800b3aa:	f104 0a19 	add.w	sl, r4, #25
 800b3ae:	68e3      	ldr	r3, [r4, #12]
 800b3b0:	6832      	ldr	r2, [r6, #0]
 800b3b2:	1a9b      	subs	r3, r3, r2
 800b3b4:	42ab      	cmp	r3, r5
 800b3b6:	dc26      	bgt.n	800b406 <_printf_common+0x96>
 800b3b8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b3bc:	1e13      	subs	r3, r2, #0
 800b3be:	6822      	ldr	r2, [r4, #0]
 800b3c0:	bf18      	it	ne
 800b3c2:	2301      	movne	r3, #1
 800b3c4:	0692      	lsls	r2, r2, #26
 800b3c6:	d42b      	bmi.n	800b420 <_printf_common+0xb0>
 800b3c8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b3cc:	4649      	mov	r1, r9
 800b3ce:	4638      	mov	r0, r7
 800b3d0:	47c0      	blx	r8
 800b3d2:	3001      	adds	r0, #1
 800b3d4:	d01e      	beq.n	800b414 <_printf_common+0xa4>
 800b3d6:	6823      	ldr	r3, [r4, #0]
 800b3d8:	68e5      	ldr	r5, [r4, #12]
 800b3da:	6832      	ldr	r2, [r6, #0]
 800b3dc:	f003 0306 	and.w	r3, r3, #6
 800b3e0:	2b04      	cmp	r3, #4
 800b3e2:	bf08      	it	eq
 800b3e4:	1aad      	subeq	r5, r5, r2
 800b3e6:	68a3      	ldr	r3, [r4, #8]
 800b3e8:	6922      	ldr	r2, [r4, #16]
 800b3ea:	bf0c      	ite	eq
 800b3ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b3f0:	2500      	movne	r5, #0
 800b3f2:	4293      	cmp	r3, r2
 800b3f4:	bfc4      	itt	gt
 800b3f6:	1a9b      	subgt	r3, r3, r2
 800b3f8:	18ed      	addgt	r5, r5, r3
 800b3fa:	2600      	movs	r6, #0
 800b3fc:	341a      	adds	r4, #26
 800b3fe:	42b5      	cmp	r5, r6
 800b400:	d11a      	bne.n	800b438 <_printf_common+0xc8>
 800b402:	2000      	movs	r0, #0
 800b404:	e008      	b.n	800b418 <_printf_common+0xa8>
 800b406:	2301      	movs	r3, #1
 800b408:	4652      	mov	r2, sl
 800b40a:	4649      	mov	r1, r9
 800b40c:	4638      	mov	r0, r7
 800b40e:	47c0      	blx	r8
 800b410:	3001      	adds	r0, #1
 800b412:	d103      	bne.n	800b41c <_printf_common+0xac>
 800b414:	f04f 30ff 	mov.w	r0, #4294967295
 800b418:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b41c:	3501      	adds	r5, #1
 800b41e:	e7c6      	b.n	800b3ae <_printf_common+0x3e>
 800b420:	18e1      	adds	r1, r4, r3
 800b422:	1c5a      	adds	r2, r3, #1
 800b424:	2030      	movs	r0, #48	; 0x30
 800b426:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b42a:	4422      	add	r2, r4
 800b42c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b430:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b434:	3302      	adds	r3, #2
 800b436:	e7c7      	b.n	800b3c8 <_printf_common+0x58>
 800b438:	2301      	movs	r3, #1
 800b43a:	4622      	mov	r2, r4
 800b43c:	4649      	mov	r1, r9
 800b43e:	4638      	mov	r0, r7
 800b440:	47c0      	blx	r8
 800b442:	3001      	adds	r0, #1
 800b444:	d0e6      	beq.n	800b414 <_printf_common+0xa4>
 800b446:	3601      	adds	r6, #1
 800b448:	e7d9      	b.n	800b3fe <_printf_common+0x8e>
	...

0800b44c <_printf_i>:
 800b44c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b450:	7e0f      	ldrb	r7, [r1, #24]
 800b452:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b454:	2f78      	cmp	r7, #120	; 0x78
 800b456:	4691      	mov	r9, r2
 800b458:	4680      	mov	r8, r0
 800b45a:	460c      	mov	r4, r1
 800b45c:	469a      	mov	sl, r3
 800b45e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b462:	d807      	bhi.n	800b474 <_printf_i+0x28>
 800b464:	2f62      	cmp	r7, #98	; 0x62
 800b466:	d80a      	bhi.n	800b47e <_printf_i+0x32>
 800b468:	2f00      	cmp	r7, #0
 800b46a:	f000 80d8 	beq.w	800b61e <_printf_i+0x1d2>
 800b46e:	2f58      	cmp	r7, #88	; 0x58
 800b470:	f000 80a3 	beq.w	800b5ba <_printf_i+0x16e>
 800b474:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b478:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b47c:	e03a      	b.n	800b4f4 <_printf_i+0xa8>
 800b47e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b482:	2b15      	cmp	r3, #21
 800b484:	d8f6      	bhi.n	800b474 <_printf_i+0x28>
 800b486:	a101      	add	r1, pc, #4	; (adr r1, 800b48c <_printf_i+0x40>)
 800b488:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b48c:	0800b4e5 	.word	0x0800b4e5
 800b490:	0800b4f9 	.word	0x0800b4f9
 800b494:	0800b475 	.word	0x0800b475
 800b498:	0800b475 	.word	0x0800b475
 800b49c:	0800b475 	.word	0x0800b475
 800b4a0:	0800b475 	.word	0x0800b475
 800b4a4:	0800b4f9 	.word	0x0800b4f9
 800b4a8:	0800b475 	.word	0x0800b475
 800b4ac:	0800b475 	.word	0x0800b475
 800b4b0:	0800b475 	.word	0x0800b475
 800b4b4:	0800b475 	.word	0x0800b475
 800b4b8:	0800b605 	.word	0x0800b605
 800b4bc:	0800b529 	.word	0x0800b529
 800b4c0:	0800b5e7 	.word	0x0800b5e7
 800b4c4:	0800b475 	.word	0x0800b475
 800b4c8:	0800b475 	.word	0x0800b475
 800b4cc:	0800b627 	.word	0x0800b627
 800b4d0:	0800b475 	.word	0x0800b475
 800b4d4:	0800b529 	.word	0x0800b529
 800b4d8:	0800b475 	.word	0x0800b475
 800b4dc:	0800b475 	.word	0x0800b475
 800b4e0:	0800b5ef 	.word	0x0800b5ef
 800b4e4:	682b      	ldr	r3, [r5, #0]
 800b4e6:	1d1a      	adds	r2, r3, #4
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	602a      	str	r2, [r5, #0]
 800b4ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b4f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b4f4:	2301      	movs	r3, #1
 800b4f6:	e0a3      	b.n	800b640 <_printf_i+0x1f4>
 800b4f8:	6820      	ldr	r0, [r4, #0]
 800b4fa:	6829      	ldr	r1, [r5, #0]
 800b4fc:	0606      	lsls	r6, r0, #24
 800b4fe:	f101 0304 	add.w	r3, r1, #4
 800b502:	d50a      	bpl.n	800b51a <_printf_i+0xce>
 800b504:	680e      	ldr	r6, [r1, #0]
 800b506:	602b      	str	r3, [r5, #0]
 800b508:	2e00      	cmp	r6, #0
 800b50a:	da03      	bge.n	800b514 <_printf_i+0xc8>
 800b50c:	232d      	movs	r3, #45	; 0x2d
 800b50e:	4276      	negs	r6, r6
 800b510:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b514:	485e      	ldr	r0, [pc, #376]	; (800b690 <_printf_i+0x244>)
 800b516:	230a      	movs	r3, #10
 800b518:	e019      	b.n	800b54e <_printf_i+0x102>
 800b51a:	680e      	ldr	r6, [r1, #0]
 800b51c:	602b      	str	r3, [r5, #0]
 800b51e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b522:	bf18      	it	ne
 800b524:	b236      	sxthne	r6, r6
 800b526:	e7ef      	b.n	800b508 <_printf_i+0xbc>
 800b528:	682b      	ldr	r3, [r5, #0]
 800b52a:	6820      	ldr	r0, [r4, #0]
 800b52c:	1d19      	adds	r1, r3, #4
 800b52e:	6029      	str	r1, [r5, #0]
 800b530:	0601      	lsls	r1, r0, #24
 800b532:	d501      	bpl.n	800b538 <_printf_i+0xec>
 800b534:	681e      	ldr	r6, [r3, #0]
 800b536:	e002      	b.n	800b53e <_printf_i+0xf2>
 800b538:	0646      	lsls	r6, r0, #25
 800b53a:	d5fb      	bpl.n	800b534 <_printf_i+0xe8>
 800b53c:	881e      	ldrh	r6, [r3, #0]
 800b53e:	4854      	ldr	r0, [pc, #336]	; (800b690 <_printf_i+0x244>)
 800b540:	2f6f      	cmp	r7, #111	; 0x6f
 800b542:	bf0c      	ite	eq
 800b544:	2308      	moveq	r3, #8
 800b546:	230a      	movne	r3, #10
 800b548:	2100      	movs	r1, #0
 800b54a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b54e:	6865      	ldr	r5, [r4, #4]
 800b550:	60a5      	str	r5, [r4, #8]
 800b552:	2d00      	cmp	r5, #0
 800b554:	bfa2      	ittt	ge
 800b556:	6821      	ldrge	r1, [r4, #0]
 800b558:	f021 0104 	bicge.w	r1, r1, #4
 800b55c:	6021      	strge	r1, [r4, #0]
 800b55e:	b90e      	cbnz	r6, 800b564 <_printf_i+0x118>
 800b560:	2d00      	cmp	r5, #0
 800b562:	d04d      	beq.n	800b600 <_printf_i+0x1b4>
 800b564:	4615      	mov	r5, r2
 800b566:	fbb6 f1f3 	udiv	r1, r6, r3
 800b56a:	fb03 6711 	mls	r7, r3, r1, r6
 800b56e:	5dc7      	ldrb	r7, [r0, r7]
 800b570:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b574:	4637      	mov	r7, r6
 800b576:	42bb      	cmp	r3, r7
 800b578:	460e      	mov	r6, r1
 800b57a:	d9f4      	bls.n	800b566 <_printf_i+0x11a>
 800b57c:	2b08      	cmp	r3, #8
 800b57e:	d10b      	bne.n	800b598 <_printf_i+0x14c>
 800b580:	6823      	ldr	r3, [r4, #0]
 800b582:	07de      	lsls	r6, r3, #31
 800b584:	d508      	bpl.n	800b598 <_printf_i+0x14c>
 800b586:	6923      	ldr	r3, [r4, #16]
 800b588:	6861      	ldr	r1, [r4, #4]
 800b58a:	4299      	cmp	r1, r3
 800b58c:	bfde      	ittt	le
 800b58e:	2330      	movle	r3, #48	; 0x30
 800b590:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b594:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b598:	1b52      	subs	r2, r2, r5
 800b59a:	6122      	str	r2, [r4, #16]
 800b59c:	f8cd a000 	str.w	sl, [sp]
 800b5a0:	464b      	mov	r3, r9
 800b5a2:	aa03      	add	r2, sp, #12
 800b5a4:	4621      	mov	r1, r4
 800b5a6:	4640      	mov	r0, r8
 800b5a8:	f7ff fee2 	bl	800b370 <_printf_common>
 800b5ac:	3001      	adds	r0, #1
 800b5ae:	d14c      	bne.n	800b64a <_printf_i+0x1fe>
 800b5b0:	f04f 30ff 	mov.w	r0, #4294967295
 800b5b4:	b004      	add	sp, #16
 800b5b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5ba:	4835      	ldr	r0, [pc, #212]	; (800b690 <_printf_i+0x244>)
 800b5bc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b5c0:	6829      	ldr	r1, [r5, #0]
 800b5c2:	6823      	ldr	r3, [r4, #0]
 800b5c4:	f851 6b04 	ldr.w	r6, [r1], #4
 800b5c8:	6029      	str	r1, [r5, #0]
 800b5ca:	061d      	lsls	r5, r3, #24
 800b5cc:	d514      	bpl.n	800b5f8 <_printf_i+0x1ac>
 800b5ce:	07df      	lsls	r7, r3, #31
 800b5d0:	bf44      	itt	mi
 800b5d2:	f043 0320 	orrmi.w	r3, r3, #32
 800b5d6:	6023      	strmi	r3, [r4, #0]
 800b5d8:	b91e      	cbnz	r6, 800b5e2 <_printf_i+0x196>
 800b5da:	6823      	ldr	r3, [r4, #0]
 800b5dc:	f023 0320 	bic.w	r3, r3, #32
 800b5e0:	6023      	str	r3, [r4, #0]
 800b5e2:	2310      	movs	r3, #16
 800b5e4:	e7b0      	b.n	800b548 <_printf_i+0xfc>
 800b5e6:	6823      	ldr	r3, [r4, #0]
 800b5e8:	f043 0320 	orr.w	r3, r3, #32
 800b5ec:	6023      	str	r3, [r4, #0]
 800b5ee:	2378      	movs	r3, #120	; 0x78
 800b5f0:	4828      	ldr	r0, [pc, #160]	; (800b694 <_printf_i+0x248>)
 800b5f2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b5f6:	e7e3      	b.n	800b5c0 <_printf_i+0x174>
 800b5f8:	0659      	lsls	r1, r3, #25
 800b5fa:	bf48      	it	mi
 800b5fc:	b2b6      	uxthmi	r6, r6
 800b5fe:	e7e6      	b.n	800b5ce <_printf_i+0x182>
 800b600:	4615      	mov	r5, r2
 800b602:	e7bb      	b.n	800b57c <_printf_i+0x130>
 800b604:	682b      	ldr	r3, [r5, #0]
 800b606:	6826      	ldr	r6, [r4, #0]
 800b608:	6961      	ldr	r1, [r4, #20]
 800b60a:	1d18      	adds	r0, r3, #4
 800b60c:	6028      	str	r0, [r5, #0]
 800b60e:	0635      	lsls	r5, r6, #24
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	d501      	bpl.n	800b618 <_printf_i+0x1cc>
 800b614:	6019      	str	r1, [r3, #0]
 800b616:	e002      	b.n	800b61e <_printf_i+0x1d2>
 800b618:	0670      	lsls	r0, r6, #25
 800b61a:	d5fb      	bpl.n	800b614 <_printf_i+0x1c8>
 800b61c:	8019      	strh	r1, [r3, #0]
 800b61e:	2300      	movs	r3, #0
 800b620:	6123      	str	r3, [r4, #16]
 800b622:	4615      	mov	r5, r2
 800b624:	e7ba      	b.n	800b59c <_printf_i+0x150>
 800b626:	682b      	ldr	r3, [r5, #0]
 800b628:	1d1a      	adds	r2, r3, #4
 800b62a:	602a      	str	r2, [r5, #0]
 800b62c:	681d      	ldr	r5, [r3, #0]
 800b62e:	6862      	ldr	r2, [r4, #4]
 800b630:	2100      	movs	r1, #0
 800b632:	4628      	mov	r0, r5
 800b634:	f7f4 fdf4 	bl	8000220 <memchr>
 800b638:	b108      	cbz	r0, 800b63e <_printf_i+0x1f2>
 800b63a:	1b40      	subs	r0, r0, r5
 800b63c:	6060      	str	r0, [r4, #4]
 800b63e:	6863      	ldr	r3, [r4, #4]
 800b640:	6123      	str	r3, [r4, #16]
 800b642:	2300      	movs	r3, #0
 800b644:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b648:	e7a8      	b.n	800b59c <_printf_i+0x150>
 800b64a:	6923      	ldr	r3, [r4, #16]
 800b64c:	462a      	mov	r2, r5
 800b64e:	4649      	mov	r1, r9
 800b650:	4640      	mov	r0, r8
 800b652:	47d0      	blx	sl
 800b654:	3001      	adds	r0, #1
 800b656:	d0ab      	beq.n	800b5b0 <_printf_i+0x164>
 800b658:	6823      	ldr	r3, [r4, #0]
 800b65a:	079b      	lsls	r3, r3, #30
 800b65c:	d413      	bmi.n	800b686 <_printf_i+0x23a>
 800b65e:	68e0      	ldr	r0, [r4, #12]
 800b660:	9b03      	ldr	r3, [sp, #12]
 800b662:	4298      	cmp	r0, r3
 800b664:	bfb8      	it	lt
 800b666:	4618      	movlt	r0, r3
 800b668:	e7a4      	b.n	800b5b4 <_printf_i+0x168>
 800b66a:	2301      	movs	r3, #1
 800b66c:	4632      	mov	r2, r6
 800b66e:	4649      	mov	r1, r9
 800b670:	4640      	mov	r0, r8
 800b672:	47d0      	blx	sl
 800b674:	3001      	adds	r0, #1
 800b676:	d09b      	beq.n	800b5b0 <_printf_i+0x164>
 800b678:	3501      	adds	r5, #1
 800b67a:	68e3      	ldr	r3, [r4, #12]
 800b67c:	9903      	ldr	r1, [sp, #12]
 800b67e:	1a5b      	subs	r3, r3, r1
 800b680:	42ab      	cmp	r3, r5
 800b682:	dcf2      	bgt.n	800b66a <_printf_i+0x21e>
 800b684:	e7eb      	b.n	800b65e <_printf_i+0x212>
 800b686:	2500      	movs	r5, #0
 800b688:	f104 0619 	add.w	r6, r4, #25
 800b68c:	e7f5      	b.n	800b67a <_printf_i+0x22e>
 800b68e:	bf00      	nop
 800b690:	0800d00b 	.word	0x0800d00b
 800b694:	0800d01c 	.word	0x0800d01c

0800b698 <__swbuf_r>:
 800b698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b69a:	460e      	mov	r6, r1
 800b69c:	4614      	mov	r4, r2
 800b69e:	4605      	mov	r5, r0
 800b6a0:	b118      	cbz	r0, 800b6aa <__swbuf_r+0x12>
 800b6a2:	6983      	ldr	r3, [r0, #24]
 800b6a4:	b90b      	cbnz	r3, 800b6aa <__swbuf_r+0x12>
 800b6a6:	f000 f9d9 	bl	800ba5c <__sinit>
 800b6aa:	4b21      	ldr	r3, [pc, #132]	; (800b730 <__swbuf_r+0x98>)
 800b6ac:	429c      	cmp	r4, r3
 800b6ae:	d12b      	bne.n	800b708 <__swbuf_r+0x70>
 800b6b0:	686c      	ldr	r4, [r5, #4]
 800b6b2:	69a3      	ldr	r3, [r4, #24]
 800b6b4:	60a3      	str	r3, [r4, #8]
 800b6b6:	89a3      	ldrh	r3, [r4, #12]
 800b6b8:	071a      	lsls	r2, r3, #28
 800b6ba:	d52f      	bpl.n	800b71c <__swbuf_r+0x84>
 800b6bc:	6923      	ldr	r3, [r4, #16]
 800b6be:	b36b      	cbz	r3, 800b71c <__swbuf_r+0x84>
 800b6c0:	6923      	ldr	r3, [r4, #16]
 800b6c2:	6820      	ldr	r0, [r4, #0]
 800b6c4:	1ac0      	subs	r0, r0, r3
 800b6c6:	6963      	ldr	r3, [r4, #20]
 800b6c8:	b2f6      	uxtb	r6, r6
 800b6ca:	4283      	cmp	r3, r0
 800b6cc:	4637      	mov	r7, r6
 800b6ce:	dc04      	bgt.n	800b6da <__swbuf_r+0x42>
 800b6d0:	4621      	mov	r1, r4
 800b6d2:	4628      	mov	r0, r5
 800b6d4:	f000 f92e 	bl	800b934 <_fflush_r>
 800b6d8:	bb30      	cbnz	r0, 800b728 <__swbuf_r+0x90>
 800b6da:	68a3      	ldr	r3, [r4, #8]
 800b6dc:	3b01      	subs	r3, #1
 800b6de:	60a3      	str	r3, [r4, #8]
 800b6e0:	6823      	ldr	r3, [r4, #0]
 800b6e2:	1c5a      	adds	r2, r3, #1
 800b6e4:	6022      	str	r2, [r4, #0]
 800b6e6:	701e      	strb	r6, [r3, #0]
 800b6e8:	6963      	ldr	r3, [r4, #20]
 800b6ea:	3001      	adds	r0, #1
 800b6ec:	4283      	cmp	r3, r0
 800b6ee:	d004      	beq.n	800b6fa <__swbuf_r+0x62>
 800b6f0:	89a3      	ldrh	r3, [r4, #12]
 800b6f2:	07db      	lsls	r3, r3, #31
 800b6f4:	d506      	bpl.n	800b704 <__swbuf_r+0x6c>
 800b6f6:	2e0a      	cmp	r6, #10
 800b6f8:	d104      	bne.n	800b704 <__swbuf_r+0x6c>
 800b6fa:	4621      	mov	r1, r4
 800b6fc:	4628      	mov	r0, r5
 800b6fe:	f000 f919 	bl	800b934 <_fflush_r>
 800b702:	b988      	cbnz	r0, 800b728 <__swbuf_r+0x90>
 800b704:	4638      	mov	r0, r7
 800b706:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b708:	4b0a      	ldr	r3, [pc, #40]	; (800b734 <__swbuf_r+0x9c>)
 800b70a:	429c      	cmp	r4, r3
 800b70c:	d101      	bne.n	800b712 <__swbuf_r+0x7a>
 800b70e:	68ac      	ldr	r4, [r5, #8]
 800b710:	e7cf      	b.n	800b6b2 <__swbuf_r+0x1a>
 800b712:	4b09      	ldr	r3, [pc, #36]	; (800b738 <__swbuf_r+0xa0>)
 800b714:	429c      	cmp	r4, r3
 800b716:	bf08      	it	eq
 800b718:	68ec      	ldreq	r4, [r5, #12]
 800b71a:	e7ca      	b.n	800b6b2 <__swbuf_r+0x1a>
 800b71c:	4621      	mov	r1, r4
 800b71e:	4628      	mov	r0, r5
 800b720:	f000 f80c 	bl	800b73c <__swsetup_r>
 800b724:	2800      	cmp	r0, #0
 800b726:	d0cb      	beq.n	800b6c0 <__swbuf_r+0x28>
 800b728:	f04f 37ff 	mov.w	r7, #4294967295
 800b72c:	e7ea      	b.n	800b704 <__swbuf_r+0x6c>
 800b72e:	bf00      	nop
 800b730:	0800d050 	.word	0x0800d050
 800b734:	0800d070 	.word	0x0800d070
 800b738:	0800d030 	.word	0x0800d030

0800b73c <__swsetup_r>:
 800b73c:	4b32      	ldr	r3, [pc, #200]	; (800b808 <__swsetup_r+0xcc>)
 800b73e:	b570      	push	{r4, r5, r6, lr}
 800b740:	681d      	ldr	r5, [r3, #0]
 800b742:	4606      	mov	r6, r0
 800b744:	460c      	mov	r4, r1
 800b746:	b125      	cbz	r5, 800b752 <__swsetup_r+0x16>
 800b748:	69ab      	ldr	r3, [r5, #24]
 800b74a:	b913      	cbnz	r3, 800b752 <__swsetup_r+0x16>
 800b74c:	4628      	mov	r0, r5
 800b74e:	f000 f985 	bl	800ba5c <__sinit>
 800b752:	4b2e      	ldr	r3, [pc, #184]	; (800b80c <__swsetup_r+0xd0>)
 800b754:	429c      	cmp	r4, r3
 800b756:	d10f      	bne.n	800b778 <__swsetup_r+0x3c>
 800b758:	686c      	ldr	r4, [r5, #4]
 800b75a:	89a3      	ldrh	r3, [r4, #12]
 800b75c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b760:	0719      	lsls	r1, r3, #28
 800b762:	d42c      	bmi.n	800b7be <__swsetup_r+0x82>
 800b764:	06dd      	lsls	r5, r3, #27
 800b766:	d411      	bmi.n	800b78c <__swsetup_r+0x50>
 800b768:	2309      	movs	r3, #9
 800b76a:	6033      	str	r3, [r6, #0]
 800b76c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b770:	81a3      	strh	r3, [r4, #12]
 800b772:	f04f 30ff 	mov.w	r0, #4294967295
 800b776:	e03e      	b.n	800b7f6 <__swsetup_r+0xba>
 800b778:	4b25      	ldr	r3, [pc, #148]	; (800b810 <__swsetup_r+0xd4>)
 800b77a:	429c      	cmp	r4, r3
 800b77c:	d101      	bne.n	800b782 <__swsetup_r+0x46>
 800b77e:	68ac      	ldr	r4, [r5, #8]
 800b780:	e7eb      	b.n	800b75a <__swsetup_r+0x1e>
 800b782:	4b24      	ldr	r3, [pc, #144]	; (800b814 <__swsetup_r+0xd8>)
 800b784:	429c      	cmp	r4, r3
 800b786:	bf08      	it	eq
 800b788:	68ec      	ldreq	r4, [r5, #12]
 800b78a:	e7e6      	b.n	800b75a <__swsetup_r+0x1e>
 800b78c:	0758      	lsls	r0, r3, #29
 800b78e:	d512      	bpl.n	800b7b6 <__swsetup_r+0x7a>
 800b790:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b792:	b141      	cbz	r1, 800b7a6 <__swsetup_r+0x6a>
 800b794:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b798:	4299      	cmp	r1, r3
 800b79a:	d002      	beq.n	800b7a2 <__swsetup_r+0x66>
 800b79c:	4630      	mov	r0, r6
 800b79e:	f7ff fc41 	bl	800b024 <_free_r>
 800b7a2:	2300      	movs	r3, #0
 800b7a4:	6363      	str	r3, [r4, #52]	; 0x34
 800b7a6:	89a3      	ldrh	r3, [r4, #12]
 800b7a8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b7ac:	81a3      	strh	r3, [r4, #12]
 800b7ae:	2300      	movs	r3, #0
 800b7b0:	6063      	str	r3, [r4, #4]
 800b7b2:	6923      	ldr	r3, [r4, #16]
 800b7b4:	6023      	str	r3, [r4, #0]
 800b7b6:	89a3      	ldrh	r3, [r4, #12]
 800b7b8:	f043 0308 	orr.w	r3, r3, #8
 800b7bc:	81a3      	strh	r3, [r4, #12]
 800b7be:	6923      	ldr	r3, [r4, #16]
 800b7c0:	b94b      	cbnz	r3, 800b7d6 <__swsetup_r+0x9a>
 800b7c2:	89a3      	ldrh	r3, [r4, #12]
 800b7c4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b7c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b7cc:	d003      	beq.n	800b7d6 <__swsetup_r+0x9a>
 800b7ce:	4621      	mov	r1, r4
 800b7d0:	4630      	mov	r0, r6
 800b7d2:	f000 fa09 	bl	800bbe8 <__smakebuf_r>
 800b7d6:	89a0      	ldrh	r0, [r4, #12]
 800b7d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b7dc:	f010 0301 	ands.w	r3, r0, #1
 800b7e0:	d00a      	beq.n	800b7f8 <__swsetup_r+0xbc>
 800b7e2:	2300      	movs	r3, #0
 800b7e4:	60a3      	str	r3, [r4, #8]
 800b7e6:	6963      	ldr	r3, [r4, #20]
 800b7e8:	425b      	negs	r3, r3
 800b7ea:	61a3      	str	r3, [r4, #24]
 800b7ec:	6923      	ldr	r3, [r4, #16]
 800b7ee:	b943      	cbnz	r3, 800b802 <__swsetup_r+0xc6>
 800b7f0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b7f4:	d1ba      	bne.n	800b76c <__swsetup_r+0x30>
 800b7f6:	bd70      	pop	{r4, r5, r6, pc}
 800b7f8:	0781      	lsls	r1, r0, #30
 800b7fa:	bf58      	it	pl
 800b7fc:	6963      	ldrpl	r3, [r4, #20]
 800b7fe:	60a3      	str	r3, [r4, #8]
 800b800:	e7f4      	b.n	800b7ec <__swsetup_r+0xb0>
 800b802:	2000      	movs	r0, #0
 800b804:	e7f7      	b.n	800b7f6 <__swsetup_r+0xba>
 800b806:	bf00      	nop
 800b808:	20000024 	.word	0x20000024
 800b80c:	0800d050 	.word	0x0800d050
 800b810:	0800d070 	.word	0x0800d070
 800b814:	0800d030 	.word	0x0800d030

0800b818 <abort>:
 800b818:	b508      	push	{r3, lr}
 800b81a:	2006      	movs	r0, #6
 800b81c:	f000 fa4c 	bl	800bcb8 <raise>
 800b820:	2001      	movs	r0, #1
 800b822:	f7f8 fa89 	bl	8003d38 <_exit>
	...

0800b828 <__sflush_r>:
 800b828:	898a      	ldrh	r2, [r1, #12]
 800b82a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b82e:	4605      	mov	r5, r0
 800b830:	0710      	lsls	r0, r2, #28
 800b832:	460c      	mov	r4, r1
 800b834:	d458      	bmi.n	800b8e8 <__sflush_r+0xc0>
 800b836:	684b      	ldr	r3, [r1, #4]
 800b838:	2b00      	cmp	r3, #0
 800b83a:	dc05      	bgt.n	800b848 <__sflush_r+0x20>
 800b83c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b83e:	2b00      	cmp	r3, #0
 800b840:	dc02      	bgt.n	800b848 <__sflush_r+0x20>
 800b842:	2000      	movs	r0, #0
 800b844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b848:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b84a:	2e00      	cmp	r6, #0
 800b84c:	d0f9      	beq.n	800b842 <__sflush_r+0x1a>
 800b84e:	2300      	movs	r3, #0
 800b850:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b854:	682f      	ldr	r7, [r5, #0]
 800b856:	602b      	str	r3, [r5, #0]
 800b858:	d032      	beq.n	800b8c0 <__sflush_r+0x98>
 800b85a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b85c:	89a3      	ldrh	r3, [r4, #12]
 800b85e:	075a      	lsls	r2, r3, #29
 800b860:	d505      	bpl.n	800b86e <__sflush_r+0x46>
 800b862:	6863      	ldr	r3, [r4, #4]
 800b864:	1ac0      	subs	r0, r0, r3
 800b866:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b868:	b10b      	cbz	r3, 800b86e <__sflush_r+0x46>
 800b86a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b86c:	1ac0      	subs	r0, r0, r3
 800b86e:	2300      	movs	r3, #0
 800b870:	4602      	mov	r2, r0
 800b872:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b874:	6a21      	ldr	r1, [r4, #32]
 800b876:	4628      	mov	r0, r5
 800b878:	47b0      	blx	r6
 800b87a:	1c43      	adds	r3, r0, #1
 800b87c:	89a3      	ldrh	r3, [r4, #12]
 800b87e:	d106      	bne.n	800b88e <__sflush_r+0x66>
 800b880:	6829      	ldr	r1, [r5, #0]
 800b882:	291d      	cmp	r1, #29
 800b884:	d82c      	bhi.n	800b8e0 <__sflush_r+0xb8>
 800b886:	4a2a      	ldr	r2, [pc, #168]	; (800b930 <__sflush_r+0x108>)
 800b888:	40ca      	lsrs	r2, r1
 800b88a:	07d6      	lsls	r6, r2, #31
 800b88c:	d528      	bpl.n	800b8e0 <__sflush_r+0xb8>
 800b88e:	2200      	movs	r2, #0
 800b890:	6062      	str	r2, [r4, #4]
 800b892:	04d9      	lsls	r1, r3, #19
 800b894:	6922      	ldr	r2, [r4, #16]
 800b896:	6022      	str	r2, [r4, #0]
 800b898:	d504      	bpl.n	800b8a4 <__sflush_r+0x7c>
 800b89a:	1c42      	adds	r2, r0, #1
 800b89c:	d101      	bne.n	800b8a2 <__sflush_r+0x7a>
 800b89e:	682b      	ldr	r3, [r5, #0]
 800b8a0:	b903      	cbnz	r3, 800b8a4 <__sflush_r+0x7c>
 800b8a2:	6560      	str	r0, [r4, #84]	; 0x54
 800b8a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b8a6:	602f      	str	r7, [r5, #0]
 800b8a8:	2900      	cmp	r1, #0
 800b8aa:	d0ca      	beq.n	800b842 <__sflush_r+0x1a>
 800b8ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b8b0:	4299      	cmp	r1, r3
 800b8b2:	d002      	beq.n	800b8ba <__sflush_r+0x92>
 800b8b4:	4628      	mov	r0, r5
 800b8b6:	f7ff fbb5 	bl	800b024 <_free_r>
 800b8ba:	2000      	movs	r0, #0
 800b8bc:	6360      	str	r0, [r4, #52]	; 0x34
 800b8be:	e7c1      	b.n	800b844 <__sflush_r+0x1c>
 800b8c0:	6a21      	ldr	r1, [r4, #32]
 800b8c2:	2301      	movs	r3, #1
 800b8c4:	4628      	mov	r0, r5
 800b8c6:	47b0      	blx	r6
 800b8c8:	1c41      	adds	r1, r0, #1
 800b8ca:	d1c7      	bne.n	800b85c <__sflush_r+0x34>
 800b8cc:	682b      	ldr	r3, [r5, #0]
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d0c4      	beq.n	800b85c <__sflush_r+0x34>
 800b8d2:	2b1d      	cmp	r3, #29
 800b8d4:	d001      	beq.n	800b8da <__sflush_r+0xb2>
 800b8d6:	2b16      	cmp	r3, #22
 800b8d8:	d101      	bne.n	800b8de <__sflush_r+0xb6>
 800b8da:	602f      	str	r7, [r5, #0]
 800b8dc:	e7b1      	b.n	800b842 <__sflush_r+0x1a>
 800b8de:	89a3      	ldrh	r3, [r4, #12]
 800b8e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b8e4:	81a3      	strh	r3, [r4, #12]
 800b8e6:	e7ad      	b.n	800b844 <__sflush_r+0x1c>
 800b8e8:	690f      	ldr	r7, [r1, #16]
 800b8ea:	2f00      	cmp	r7, #0
 800b8ec:	d0a9      	beq.n	800b842 <__sflush_r+0x1a>
 800b8ee:	0793      	lsls	r3, r2, #30
 800b8f0:	680e      	ldr	r6, [r1, #0]
 800b8f2:	bf08      	it	eq
 800b8f4:	694b      	ldreq	r3, [r1, #20]
 800b8f6:	600f      	str	r7, [r1, #0]
 800b8f8:	bf18      	it	ne
 800b8fa:	2300      	movne	r3, #0
 800b8fc:	eba6 0807 	sub.w	r8, r6, r7
 800b900:	608b      	str	r3, [r1, #8]
 800b902:	f1b8 0f00 	cmp.w	r8, #0
 800b906:	dd9c      	ble.n	800b842 <__sflush_r+0x1a>
 800b908:	6a21      	ldr	r1, [r4, #32]
 800b90a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b90c:	4643      	mov	r3, r8
 800b90e:	463a      	mov	r2, r7
 800b910:	4628      	mov	r0, r5
 800b912:	47b0      	blx	r6
 800b914:	2800      	cmp	r0, #0
 800b916:	dc06      	bgt.n	800b926 <__sflush_r+0xfe>
 800b918:	89a3      	ldrh	r3, [r4, #12]
 800b91a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b91e:	81a3      	strh	r3, [r4, #12]
 800b920:	f04f 30ff 	mov.w	r0, #4294967295
 800b924:	e78e      	b.n	800b844 <__sflush_r+0x1c>
 800b926:	4407      	add	r7, r0
 800b928:	eba8 0800 	sub.w	r8, r8, r0
 800b92c:	e7e9      	b.n	800b902 <__sflush_r+0xda>
 800b92e:	bf00      	nop
 800b930:	20400001 	.word	0x20400001

0800b934 <_fflush_r>:
 800b934:	b538      	push	{r3, r4, r5, lr}
 800b936:	690b      	ldr	r3, [r1, #16]
 800b938:	4605      	mov	r5, r0
 800b93a:	460c      	mov	r4, r1
 800b93c:	b913      	cbnz	r3, 800b944 <_fflush_r+0x10>
 800b93e:	2500      	movs	r5, #0
 800b940:	4628      	mov	r0, r5
 800b942:	bd38      	pop	{r3, r4, r5, pc}
 800b944:	b118      	cbz	r0, 800b94e <_fflush_r+0x1a>
 800b946:	6983      	ldr	r3, [r0, #24]
 800b948:	b90b      	cbnz	r3, 800b94e <_fflush_r+0x1a>
 800b94a:	f000 f887 	bl	800ba5c <__sinit>
 800b94e:	4b14      	ldr	r3, [pc, #80]	; (800b9a0 <_fflush_r+0x6c>)
 800b950:	429c      	cmp	r4, r3
 800b952:	d11b      	bne.n	800b98c <_fflush_r+0x58>
 800b954:	686c      	ldr	r4, [r5, #4]
 800b956:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d0ef      	beq.n	800b93e <_fflush_r+0xa>
 800b95e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b960:	07d0      	lsls	r0, r2, #31
 800b962:	d404      	bmi.n	800b96e <_fflush_r+0x3a>
 800b964:	0599      	lsls	r1, r3, #22
 800b966:	d402      	bmi.n	800b96e <_fflush_r+0x3a>
 800b968:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b96a:	f000 f915 	bl	800bb98 <__retarget_lock_acquire_recursive>
 800b96e:	4628      	mov	r0, r5
 800b970:	4621      	mov	r1, r4
 800b972:	f7ff ff59 	bl	800b828 <__sflush_r>
 800b976:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b978:	07da      	lsls	r2, r3, #31
 800b97a:	4605      	mov	r5, r0
 800b97c:	d4e0      	bmi.n	800b940 <_fflush_r+0xc>
 800b97e:	89a3      	ldrh	r3, [r4, #12]
 800b980:	059b      	lsls	r3, r3, #22
 800b982:	d4dd      	bmi.n	800b940 <_fflush_r+0xc>
 800b984:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b986:	f000 f908 	bl	800bb9a <__retarget_lock_release_recursive>
 800b98a:	e7d9      	b.n	800b940 <_fflush_r+0xc>
 800b98c:	4b05      	ldr	r3, [pc, #20]	; (800b9a4 <_fflush_r+0x70>)
 800b98e:	429c      	cmp	r4, r3
 800b990:	d101      	bne.n	800b996 <_fflush_r+0x62>
 800b992:	68ac      	ldr	r4, [r5, #8]
 800b994:	e7df      	b.n	800b956 <_fflush_r+0x22>
 800b996:	4b04      	ldr	r3, [pc, #16]	; (800b9a8 <_fflush_r+0x74>)
 800b998:	429c      	cmp	r4, r3
 800b99a:	bf08      	it	eq
 800b99c:	68ec      	ldreq	r4, [r5, #12]
 800b99e:	e7da      	b.n	800b956 <_fflush_r+0x22>
 800b9a0:	0800d050 	.word	0x0800d050
 800b9a4:	0800d070 	.word	0x0800d070
 800b9a8:	0800d030 	.word	0x0800d030

0800b9ac <std>:
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	b510      	push	{r4, lr}
 800b9b0:	4604      	mov	r4, r0
 800b9b2:	e9c0 3300 	strd	r3, r3, [r0]
 800b9b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b9ba:	6083      	str	r3, [r0, #8]
 800b9bc:	8181      	strh	r1, [r0, #12]
 800b9be:	6643      	str	r3, [r0, #100]	; 0x64
 800b9c0:	81c2      	strh	r2, [r0, #14]
 800b9c2:	6183      	str	r3, [r0, #24]
 800b9c4:	4619      	mov	r1, r3
 800b9c6:	2208      	movs	r2, #8
 800b9c8:	305c      	adds	r0, #92	; 0x5c
 800b9ca:	f7fd fe2b 	bl	8009624 <memset>
 800b9ce:	4b05      	ldr	r3, [pc, #20]	; (800b9e4 <std+0x38>)
 800b9d0:	6263      	str	r3, [r4, #36]	; 0x24
 800b9d2:	4b05      	ldr	r3, [pc, #20]	; (800b9e8 <std+0x3c>)
 800b9d4:	62a3      	str	r3, [r4, #40]	; 0x28
 800b9d6:	4b05      	ldr	r3, [pc, #20]	; (800b9ec <std+0x40>)
 800b9d8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b9da:	4b05      	ldr	r3, [pc, #20]	; (800b9f0 <std+0x44>)
 800b9dc:	6224      	str	r4, [r4, #32]
 800b9de:	6323      	str	r3, [r4, #48]	; 0x30
 800b9e0:	bd10      	pop	{r4, pc}
 800b9e2:	bf00      	nop
 800b9e4:	0800bcf1 	.word	0x0800bcf1
 800b9e8:	0800bd13 	.word	0x0800bd13
 800b9ec:	0800bd4b 	.word	0x0800bd4b
 800b9f0:	0800bd6f 	.word	0x0800bd6f

0800b9f4 <_cleanup_r>:
 800b9f4:	4901      	ldr	r1, [pc, #4]	; (800b9fc <_cleanup_r+0x8>)
 800b9f6:	f000 b8af 	b.w	800bb58 <_fwalk_reent>
 800b9fa:	bf00      	nop
 800b9fc:	0800b935 	.word	0x0800b935

0800ba00 <__sfmoreglue>:
 800ba00:	b570      	push	{r4, r5, r6, lr}
 800ba02:	2268      	movs	r2, #104	; 0x68
 800ba04:	1e4d      	subs	r5, r1, #1
 800ba06:	4355      	muls	r5, r2
 800ba08:	460e      	mov	r6, r1
 800ba0a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ba0e:	f7fe fbaf 	bl	800a170 <_malloc_r>
 800ba12:	4604      	mov	r4, r0
 800ba14:	b140      	cbz	r0, 800ba28 <__sfmoreglue+0x28>
 800ba16:	2100      	movs	r1, #0
 800ba18:	e9c0 1600 	strd	r1, r6, [r0]
 800ba1c:	300c      	adds	r0, #12
 800ba1e:	60a0      	str	r0, [r4, #8]
 800ba20:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ba24:	f7fd fdfe 	bl	8009624 <memset>
 800ba28:	4620      	mov	r0, r4
 800ba2a:	bd70      	pop	{r4, r5, r6, pc}

0800ba2c <__sfp_lock_acquire>:
 800ba2c:	4801      	ldr	r0, [pc, #4]	; (800ba34 <__sfp_lock_acquire+0x8>)
 800ba2e:	f000 b8b3 	b.w	800bb98 <__retarget_lock_acquire_recursive>
 800ba32:	bf00      	nop
 800ba34:	200009f9 	.word	0x200009f9

0800ba38 <__sfp_lock_release>:
 800ba38:	4801      	ldr	r0, [pc, #4]	; (800ba40 <__sfp_lock_release+0x8>)
 800ba3a:	f000 b8ae 	b.w	800bb9a <__retarget_lock_release_recursive>
 800ba3e:	bf00      	nop
 800ba40:	200009f9 	.word	0x200009f9

0800ba44 <__sinit_lock_acquire>:
 800ba44:	4801      	ldr	r0, [pc, #4]	; (800ba4c <__sinit_lock_acquire+0x8>)
 800ba46:	f000 b8a7 	b.w	800bb98 <__retarget_lock_acquire_recursive>
 800ba4a:	bf00      	nop
 800ba4c:	200009fa 	.word	0x200009fa

0800ba50 <__sinit_lock_release>:
 800ba50:	4801      	ldr	r0, [pc, #4]	; (800ba58 <__sinit_lock_release+0x8>)
 800ba52:	f000 b8a2 	b.w	800bb9a <__retarget_lock_release_recursive>
 800ba56:	bf00      	nop
 800ba58:	200009fa 	.word	0x200009fa

0800ba5c <__sinit>:
 800ba5c:	b510      	push	{r4, lr}
 800ba5e:	4604      	mov	r4, r0
 800ba60:	f7ff fff0 	bl	800ba44 <__sinit_lock_acquire>
 800ba64:	69a3      	ldr	r3, [r4, #24]
 800ba66:	b11b      	cbz	r3, 800ba70 <__sinit+0x14>
 800ba68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba6c:	f7ff bff0 	b.w	800ba50 <__sinit_lock_release>
 800ba70:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ba74:	6523      	str	r3, [r4, #80]	; 0x50
 800ba76:	4b13      	ldr	r3, [pc, #76]	; (800bac4 <__sinit+0x68>)
 800ba78:	4a13      	ldr	r2, [pc, #76]	; (800bac8 <__sinit+0x6c>)
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	62a2      	str	r2, [r4, #40]	; 0x28
 800ba7e:	42a3      	cmp	r3, r4
 800ba80:	bf04      	itt	eq
 800ba82:	2301      	moveq	r3, #1
 800ba84:	61a3      	streq	r3, [r4, #24]
 800ba86:	4620      	mov	r0, r4
 800ba88:	f000 f820 	bl	800bacc <__sfp>
 800ba8c:	6060      	str	r0, [r4, #4]
 800ba8e:	4620      	mov	r0, r4
 800ba90:	f000 f81c 	bl	800bacc <__sfp>
 800ba94:	60a0      	str	r0, [r4, #8]
 800ba96:	4620      	mov	r0, r4
 800ba98:	f000 f818 	bl	800bacc <__sfp>
 800ba9c:	2200      	movs	r2, #0
 800ba9e:	60e0      	str	r0, [r4, #12]
 800baa0:	2104      	movs	r1, #4
 800baa2:	6860      	ldr	r0, [r4, #4]
 800baa4:	f7ff ff82 	bl	800b9ac <std>
 800baa8:	68a0      	ldr	r0, [r4, #8]
 800baaa:	2201      	movs	r2, #1
 800baac:	2109      	movs	r1, #9
 800baae:	f7ff ff7d 	bl	800b9ac <std>
 800bab2:	68e0      	ldr	r0, [r4, #12]
 800bab4:	2202      	movs	r2, #2
 800bab6:	2112      	movs	r1, #18
 800bab8:	f7ff ff78 	bl	800b9ac <std>
 800babc:	2301      	movs	r3, #1
 800babe:	61a3      	str	r3, [r4, #24]
 800bac0:	e7d2      	b.n	800ba68 <__sinit+0xc>
 800bac2:	bf00      	nop
 800bac4:	0800cccc 	.word	0x0800cccc
 800bac8:	0800b9f5 	.word	0x0800b9f5

0800bacc <__sfp>:
 800bacc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bace:	4607      	mov	r7, r0
 800bad0:	f7ff ffac 	bl	800ba2c <__sfp_lock_acquire>
 800bad4:	4b1e      	ldr	r3, [pc, #120]	; (800bb50 <__sfp+0x84>)
 800bad6:	681e      	ldr	r6, [r3, #0]
 800bad8:	69b3      	ldr	r3, [r6, #24]
 800bada:	b913      	cbnz	r3, 800bae2 <__sfp+0x16>
 800badc:	4630      	mov	r0, r6
 800bade:	f7ff ffbd 	bl	800ba5c <__sinit>
 800bae2:	3648      	adds	r6, #72	; 0x48
 800bae4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bae8:	3b01      	subs	r3, #1
 800baea:	d503      	bpl.n	800baf4 <__sfp+0x28>
 800baec:	6833      	ldr	r3, [r6, #0]
 800baee:	b30b      	cbz	r3, 800bb34 <__sfp+0x68>
 800baf0:	6836      	ldr	r6, [r6, #0]
 800baf2:	e7f7      	b.n	800bae4 <__sfp+0x18>
 800baf4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800baf8:	b9d5      	cbnz	r5, 800bb30 <__sfp+0x64>
 800bafa:	4b16      	ldr	r3, [pc, #88]	; (800bb54 <__sfp+0x88>)
 800bafc:	60e3      	str	r3, [r4, #12]
 800bafe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800bb02:	6665      	str	r5, [r4, #100]	; 0x64
 800bb04:	f000 f847 	bl	800bb96 <__retarget_lock_init_recursive>
 800bb08:	f7ff ff96 	bl	800ba38 <__sfp_lock_release>
 800bb0c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800bb10:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bb14:	6025      	str	r5, [r4, #0]
 800bb16:	61a5      	str	r5, [r4, #24]
 800bb18:	2208      	movs	r2, #8
 800bb1a:	4629      	mov	r1, r5
 800bb1c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bb20:	f7fd fd80 	bl	8009624 <memset>
 800bb24:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bb28:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bb2c:	4620      	mov	r0, r4
 800bb2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bb30:	3468      	adds	r4, #104	; 0x68
 800bb32:	e7d9      	b.n	800bae8 <__sfp+0x1c>
 800bb34:	2104      	movs	r1, #4
 800bb36:	4638      	mov	r0, r7
 800bb38:	f7ff ff62 	bl	800ba00 <__sfmoreglue>
 800bb3c:	4604      	mov	r4, r0
 800bb3e:	6030      	str	r0, [r6, #0]
 800bb40:	2800      	cmp	r0, #0
 800bb42:	d1d5      	bne.n	800baf0 <__sfp+0x24>
 800bb44:	f7ff ff78 	bl	800ba38 <__sfp_lock_release>
 800bb48:	230c      	movs	r3, #12
 800bb4a:	603b      	str	r3, [r7, #0]
 800bb4c:	e7ee      	b.n	800bb2c <__sfp+0x60>
 800bb4e:	bf00      	nop
 800bb50:	0800cccc 	.word	0x0800cccc
 800bb54:	ffff0001 	.word	0xffff0001

0800bb58 <_fwalk_reent>:
 800bb58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb5c:	4606      	mov	r6, r0
 800bb5e:	4688      	mov	r8, r1
 800bb60:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bb64:	2700      	movs	r7, #0
 800bb66:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800bb6a:	f1b9 0901 	subs.w	r9, r9, #1
 800bb6e:	d505      	bpl.n	800bb7c <_fwalk_reent+0x24>
 800bb70:	6824      	ldr	r4, [r4, #0]
 800bb72:	2c00      	cmp	r4, #0
 800bb74:	d1f7      	bne.n	800bb66 <_fwalk_reent+0xe>
 800bb76:	4638      	mov	r0, r7
 800bb78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb7c:	89ab      	ldrh	r3, [r5, #12]
 800bb7e:	2b01      	cmp	r3, #1
 800bb80:	d907      	bls.n	800bb92 <_fwalk_reent+0x3a>
 800bb82:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bb86:	3301      	adds	r3, #1
 800bb88:	d003      	beq.n	800bb92 <_fwalk_reent+0x3a>
 800bb8a:	4629      	mov	r1, r5
 800bb8c:	4630      	mov	r0, r6
 800bb8e:	47c0      	blx	r8
 800bb90:	4307      	orrs	r7, r0
 800bb92:	3568      	adds	r5, #104	; 0x68
 800bb94:	e7e9      	b.n	800bb6a <_fwalk_reent+0x12>

0800bb96 <__retarget_lock_init_recursive>:
 800bb96:	4770      	bx	lr

0800bb98 <__retarget_lock_acquire_recursive>:
 800bb98:	4770      	bx	lr

0800bb9a <__retarget_lock_release_recursive>:
 800bb9a:	4770      	bx	lr

0800bb9c <__swhatbuf_r>:
 800bb9c:	b570      	push	{r4, r5, r6, lr}
 800bb9e:	460e      	mov	r6, r1
 800bba0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bba4:	2900      	cmp	r1, #0
 800bba6:	b096      	sub	sp, #88	; 0x58
 800bba8:	4614      	mov	r4, r2
 800bbaa:	461d      	mov	r5, r3
 800bbac:	da08      	bge.n	800bbc0 <__swhatbuf_r+0x24>
 800bbae:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800bbb2:	2200      	movs	r2, #0
 800bbb4:	602a      	str	r2, [r5, #0]
 800bbb6:	061a      	lsls	r2, r3, #24
 800bbb8:	d410      	bmi.n	800bbdc <__swhatbuf_r+0x40>
 800bbba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bbbe:	e00e      	b.n	800bbde <__swhatbuf_r+0x42>
 800bbc0:	466a      	mov	r2, sp
 800bbc2:	f000 f8fb 	bl	800bdbc <_fstat_r>
 800bbc6:	2800      	cmp	r0, #0
 800bbc8:	dbf1      	blt.n	800bbae <__swhatbuf_r+0x12>
 800bbca:	9a01      	ldr	r2, [sp, #4]
 800bbcc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bbd0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bbd4:	425a      	negs	r2, r3
 800bbd6:	415a      	adcs	r2, r3
 800bbd8:	602a      	str	r2, [r5, #0]
 800bbda:	e7ee      	b.n	800bbba <__swhatbuf_r+0x1e>
 800bbdc:	2340      	movs	r3, #64	; 0x40
 800bbde:	2000      	movs	r0, #0
 800bbe0:	6023      	str	r3, [r4, #0]
 800bbe2:	b016      	add	sp, #88	; 0x58
 800bbe4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800bbe8 <__smakebuf_r>:
 800bbe8:	898b      	ldrh	r3, [r1, #12]
 800bbea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bbec:	079d      	lsls	r5, r3, #30
 800bbee:	4606      	mov	r6, r0
 800bbf0:	460c      	mov	r4, r1
 800bbf2:	d507      	bpl.n	800bc04 <__smakebuf_r+0x1c>
 800bbf4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bbf8:	6023      	str	r3, [r4, #0]
 800bbfa:	6123      	str	r3, [r4, #16]
 800bbfc:	2301      	movs	r3, #1
 800bbfe:	6163      	str	r3, [r4, #20]
 800bc00:	b002      	add	sp, #8
 800bc02:	bd70      	pop	{r4, r5, r6, pc}
 800bc04:	ab01      	add	r3, sp, #4
 800bc06:	466a      	mov	r2, sp
 800bc08:	f7ff ffc8 	bl	800bb9c <__swhatbuf_r>
 800bc0c:	9900      	ldr	r1, [sp, #0]
 800bc0e:	4605      	mov	r5, r0
 800bc10:	4630      	mov	r0, r6
 800bc12:	f7fe faad 	bl	800a170 <_malloc_r>
 800bc16:	b948      	cbnz	r0, 800bc2c <__smakebuf_r+0x44>
 800bc18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc1c:	059a      	lsls	r2, r3, #22
 800bc1e:	d4ef      	bmi.n	800bc00 <__smakebuf_r+0x18>
 800bc20:	f023 0303 	bic.w	r3, r3, #3
 800bc24:	f043 0302 	orr.w	r3, r3, #2
 800bc28:	81a3      	strh	r3, [r4, #12]
 800bc2a:	e7e3      	b.n	800bbf4 <__smakebuf_r+0xc>
 800bc2c:	4b0d      	ldr	r3, [pc, #52]	; (800bc64 <__smakebuf_r+0x7c>)
 800bc2e:	62b3      	str	r3, [r6, #40]	; 0x28
 800bc30:	89a3      	ldrh	r3, [r4, #12]
 800bc32:	6020      	str	r0, [r4, #0]
 800bc34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc38:	81a3      	strh	r3, [r4, #12]
 800bc3a:	9b00      	ldr	r3, [sp, #0]
 800bc3c:	6163      	str	r3, [r4, #20]
 800bc3e:	9b01      	ldr	r3, [sp, #4]
 800bc40:	6120      	str	r0, [r4, #16]
 800bc42:	b15b      	cbz	r3, 800bc5c <__smakebuf_r+0x74>
 800bc44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc48:	4630      	mov	r0, r6
 800bc4a:	f000 f8c9 	bl	800bde0 <_isatty_r>
 800bc4e:	b128      	cbz	r0, 800bc5c <__smakebuf_r+0x74>
 800bc50:	89a3      	ldrh	r3, [r4, #12]
 800bc52:	f023 0303 	bic.w	r3, r3, #3
 800bc56:	f043 0301 	orr.w	r3, r3, #1
 800bc5a:	81a3      	strh	r3, [r4, #12]
 800bc5c:	89a0      	ldrh	r0, [r4, #12]
 800bc5e:	4305      	orrs	r5, r0
 800bc60:	81a5      	strh	r5, [r4, #12]
 800bc62:	e7cd      	b.n	800bc00 <__smakebuf_r+0x18>
 800bc64:	0800b9f5 	.word	0x0800b9f5

0800bc68 <_raise_r>:
 800bc68:	291f      	cmp	r1, #31
 800bc6a:	b538      	push	{r3, r4, r5, lr}
 800bc6c:	4604      	mov	r4, r0
 800bc6e:	460d      	mov	r5, r1
 800bc70:	d904      	bls.n	800bc7c <_raise_r+0x14>
 800bc72:	2316      	movs	r3, #22
 800bc74:	6003      	str	r3, [r0, #0]
 800bc76:	f04f 30ff 	mov.w	r0, #4294967295
 800bc7a:	bd38      	pop	{r3, r4, r5, pc}
 800bc7c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bc7e:	b112      	cbz	r2, 800bc86 <_raise_r+0x1e>
 800bc80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bc84:	b94b      	cbnz	r3, 800bc9a <_raise_r+0x32>
 800bc86:	4620      	mov	r0, r4
 800bc88:	f000 f830 	bl	800bcec <_getpid_r>
 800bc8c:	462a      	mov	r2, r5
 800bc8e:	4601      	mov	r1, r0
 800bc90:	4620      	mov	r0, r4
 800bc92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bc96:	f000 b817 	b.w	800bcc8 <_kill_r>
 800bc9a:	2b01      	cmp	r3, #1
 800bc9c:	d00a      	beq.n	800bcb4 <_raise_r+0x4c>
 800bc9e:	1c59      	adds	r1, r3, #1
 800bca0:	d103      	bne.n	800bcaa <_raise_r+0x42>
 800bca2:	2316      	movs	r3, #22
 800bca4:	6003      	str	r3, [r0, #0]
 800bca6:	2001      	movs	r0, #1
 800bca8:	e7e7      	b.n	800bc7a <_raise_r+0x12>
 800bcaa:	2400      	movs	r4, #0
 800bcac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bcb0:	4628      	mov	r0, r5
 800bcb2:	4798      	blx	r3
 800bcb4:	2000      	movs	r0, #0
 800bcb6:	e7e0      	b.n	800bc7a <_raise_r+0x12>

0800bcb8 <raise>:
 800bcb8:	4b02      	ldr	r3, [pc, #8]	; (800bcc4 <raise+0xc>)
 800bcba:	4601      	mov	r1, r0
 800bcbc:	6818      	ldr	r0, [r3, #0]
 800bcbe:	f7ff bfd3 	b.w	800bc68 <_raise_r>
 800bcc2:	bf00      	nop
 800bcc4:	20000024 	.word	0x20000024

0800bcc8 <_kill_r>:
 800bcc8:	b538      	push	{r3, r4, r5, lr}
 800bcca:	4d07      	ldr	r5, [pc, #28]	; (800bce8 <_kill_r+0x20>)
 800bccc:	2300      	movs	r3, #0
 800bcce:	4604      	mov	r4, r0
 800bcd0:	4608      	mov	r0, r1
 800bcd2:	4611      	mov	r1, r2
 800bcd4:	602b      	str	r3, [r5, #0]
 800bcd6:	f7f8 f81f 	bl	8003d18 <_kill>
 800bcda:	1c43      	adds	r3, r0, #1
 800bcdc:	d102      	bne.n	800bce4 <_kill_r+0x1c>
 800bcde:	682b      	ldr	r3, [r5, #0]
 800bce0:	b103      	cbz	r3, 800bce4 <_kill_r+0x1c>
 800bce2:	6023      	str	r3, [r4, #0]
 800bce4:	bd38      	pop	{r3, r4, r5, pc}
 800bce6:	bf00      	nop
 800bce8:	200009f4 	.word	0x200009f4

0800bcec <_getpid_r>:
 800bcec:	f7f8 b80c 	b.w	8003d08 <_getpid>

0800bcf0 <__sread>:
 800bcf0:	b510      	push	{r4, lr}
 800bcf2:	460c      	mov	r4, r1
 800bcf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcf8:	f000 f894 	bl	800be24 <_read_r>
 800bcfc:	2800      	cmp	r0, #0
 800bcfe:	bfab      	itete	ge
 800bd00:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bd02:	89a3      	ldrhlt	r3, [r4, #12]
 800bd04:	181b      	addge	r3, r3, r0
 800bd06:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bd0a:	bfac      	ite	ge
 800bd0c:	6563      	strge	r3, [r4, #84]	; 0x54
 800bd0e:	81a3      	strhlt	r3, [r4, #12]
 800bd10:	bd10      	pop	{r4, pc}

0800bd12 <__swrite>:
 800bd12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd16:	461f      	mov	r7, r3
 800bd18:	898b      	ldrh	r3, [r1, #12]
 800bd1a:	05db      	lsls	r3, r3, #23
 800bd1c:	4605      	mov	r5, r0
 800bd1e:	460c      	mov	r4, r1
 800bd20:	4616      	mov	r6, r2
 800bd22:	d505      	bpl.n	800bd30 <__swrite+0x1e>
 800bd24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd28:	2302      	movs	r3, #2
 800bd2a:	2200      	movs	r2, #0
 800bd2c:	f000 f868 	bl	800be00 <_lseek_r>
 800bd30:	89a3      	ldrh	r3, [r4, #12]
 800bd32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bd36:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bd3a:	81a3      	strh	r3, [r4, #12]
 800bd3c:	4632      	mov	r2, r6
 800bd3e:	463b      	mov	r3, r7
 800bd40:	4628      	mov	r0, r5
 800bd42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd46:	f000 b817 	b.w	800bd78 <_write_r>

0800bd4a <__sseek>:
 800bd4a:	b510      	push	{r4, lr}
 800bd4c:	460c      	mov	r4, r1
 800bd4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd52:	f000 f855 	bl	800be00 <_lseek_r>
 800bd56:	1c43      	adds	r3, r0, #1
 800bd58:	89a3      	ldrh	r3, [r4, #12]
 800bd5a:	bf15      	itete	ne
 800bd5c:	6560      	strne	r0, [r4, #84]	; 0x54
 800bd5e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bd62:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bd66:	81a3      	strheq	r3, [r4, #12]
 800bd68:	bf18      	it	ne
 800bd6a:	81a3      	strhne	r3, [r4, #12]
 800bd6c:	bd10      	pop	{r4, pc}

0800bd6e <__sclose>:
 800bd6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd72:	f000 b813 	b.w	800bd9c <_close_r>
	...

0800bd78 <_write_r>:
 800bd78:	b538      	push	{r3, r4, r5, lr}
 800bd7a:	4d07      	ldr	r5, [pc, #28]	; (800bd98 <_write_r+0x20>)
 800bd7c:	4604      	mov	r4, r0
 800bd7e:	4608      	mov	r0, r1
 800bd80:	4611      	mov	r1, r2
 800bd82:	2200      	movs	r2, #0
 800bd84:	602a      	str	r2, [r5, #0]
 800bd86:	461a      	mov	r2, r3
 800bd88:	f7f7 fb1a 	bl	80033c0 <_write>
 800bd8c:	1c43      	adds	r3, r0, #1
 800bd8e:	d102      	bne.n	800bd96 <_write_r+0x1e>
 800bd90:	682b      	ldr	r3, [r5, #0]
 800bd92:	b103      	cbz	r3, 800bd96 <_write_r+0x1e>
 800bd94:	6023      	str	r3, [r4, #0]
 800bd96:	bd38      	pop	{r3, r4, r5, pc}
 800bd98:	200009f4 	.word	0x200009f4

0800bd9c <_close_r>:
 800bd9c:	b538      	push	{r3, r4, r5, lr}
 800bd9e:	4d06      	ldr	r5, [pc, #24]	; (800bdb8 <_close_r+0x1c>)
 800bda0:	2300      	movs	r3, #0
 800bda2:	4604      	mov	r4, r0
 800bda4:	4608      	mov	r0, r1
 800bda6:	602b      	str	r3, [r5, #0]
 800bda8:	f7f7 ffed 	bl	8003d86 <_close>
 800bdac:	1c43      	adds	r3, r0, #1
 800bdae:	d102      	bne.n	800bdb6 <_close_r+0x1a>
 800bdb0:	682b      	ldr	r3, [r5, #0]
 800bdb2:	b103      	cbz	r3, 800bdb6 <_close_r+0x1a>
 800bdb4:	6023      	str	r3, [r4, #0]
 800bdb6:	bd38      	pop	{r3, r4, r5, pc}
 800bdb8:	200009f4 	.word	0x200009f4

0800bdbc <_fstat_r>:
 800bdbc:	b538      	push	{r3, r4, r5, lr}
 800bdbe:	4d07      	ldr	r5, [pc, #28]	; (800bddc <_fstat_r+0x20>)
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	4604      	mov	r4, r0
 800bdc4:	4608      	mov	r0, r1
 800bdc6:	4611      	mov	r1, r2
 800bdc8:	602b      	str	r3, [r5, #0]
 800bdca:	f7f7 ffe8 	bl	8003d9e <_fstat>
 800bdce:	1c43      	adds	r3, r0, #1
 800bdd0:	d102      	bne.n	800bdd8 <_fstat_r+0x1c>
 800bdd2:	682b      	ldr	r3, [r5, #0]
 800bdd4:	b103      	cbz	r3, 800bdd8 <_fstat_r+0x1c>
 800bdd6:	6023      	str	r3, [r4, #0]
 800bdd8:	bd38      	pop	{r3, r4, r5, pc}
 800bdda:	bf00      	nop
 800bddc:	200009f4 	.word	0x200009f4

0800bde0 <_isatty_r>:
 800bde0:	b538      	push	{r3, r4, r5, lr}
 800bde2:	4d06      	ldr	r5, [pc, #24]	; (800bdfc <_isatty_r+0x1c>)
 800bde4:	2300      	movs	r3, #0
 800bde6:	4604      	mov	r4, r0
 800bde8:	4608      	mov	r0, r1
 800bdea:	602b      	str	r3, [r5, #0]
 800bdec:	f7f7 ffe7 	bl	8003dbe <_isatty>
 800bdf0:	1c43      	adds	r3, r0, #1
 800bdf2:	d102      	bne.n	800bdfa <_isatty_r+0x1a>
 800bdf4:	682b      	ldr	r3, [r5, #0]
 800bdf6:	b103      	cbz	r3, 800bdfa <_isatty_r+0x1a>
 800bdf8:	6023      	str	r3, [r4, #0]
 800bdfa:	bd38      	pop	{r3, r4, r5, pc}
 800bdfc:	200009f4 	.word	0x200009f4

0800be00 <_lseek_r>:
 800be00:	b538      	push	{r3, r4, r5, lr}
 800be02:	4d07      	ldr	r5, [pc, #28]	; (800be20 <_lseek_r+0x20>)
 800be04:	4604      	mov	r4, r0
 800be06:	4608      	mov	r0, r1
 800be08:	4611      	mov	r1, r2
 800be0a:	2200      	movs	r2, #0
 800be0c:	602a      	str	r2, [r5, #0]
 800be0e:	461a      	mov	r2, r3
 800be10:	f7f7 ffe0 	bl	8003dd4 <_lseek>
 800be14:	1c43      	adds	r3, r0, #1
 800be16:	d102      	bne.n	800be1e <_lseek_r+0x1e>
 800be18:	682b      	ldr	r3, [r5, #0]
 800be1a:	b103      	cbz	r3, 800be1e <_lseek_r+0x1e>
 800be1c:	6023      	str	r3, [r4, #0]
 800be1e:	bd38      	pop	{r3, r4, r5, pc}
 800be20:	200009f4 	.word	0x200009f4

0800be24 <_read_r>:
 800be24:	b538      	push	{r3, r4, r5, lr}
 800be26:	4d07      	ldr	r5, [pc, #28]	; (800be44 <_read_r+0x20>)
 800be28:	4604      	mov	r4, r0
 800be2a:	4608      	mov	r0, r1
 800be2c:	4611      	mov	r1, r2
 800be2e:	2200      	movs	r2, #0
 800be30:	602a      	str	r2, [r5, #0]
 800be32:	461a      	mov	r2, r3
 800be34:	f7f7 ff8a 	bl	8003d4c <_read>
 800be38:	1c43      	adds	r3, r0, #1
 800be3a:	d102      	bne.n	800be42 <_read_r+0x1e>
 800be3c:	682b      	ldr	r3, [r5, #0]
 800be3e:	b103      	cbz	r3, 800be42 <_read_r+0x1e>
 800be40:	6023      	str	r3, [r4, #0]
 800be42:	bd38      	pop	{r3, r4, r5, pc}
 800be44:	200009f4 	.word	0x200009f4

0800be48 <pow>:
 800be48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be4a:	ed2d 8b02 	vpush	{d8}
 800be4e:	eeb0 8a40 	vmov.f32	s16, s0
 800be52:	eef0 8a60 	vmov.f32	s17, s1
 800be56:	ec55 4b11 	vmov	r4, r5, d1
 800be5a:	f000 f865 	bl	800bf28 <__ieee754_pow>
 800be5e:	4622      	mov	r2, r4
 800be60:	462b      	mov	r3, r5
 800be62:	4620      	mov	r0, r4
 800be64:	4629      	mov	r1, r5
 800be66:	ec57 6b10 	vmov	r6, r7, d0
 800be6a:	f7f4 fe7f 	bl	8000b6c <__aeabi_dcmpun>
 800be6e:	2800      	cmp	r0, #0
 800be70:	d13b      	bne.n	800beea <pow+0xa2>
 800be72:	ec51 0b18 	vmov	r0, r1, d8
 800be76:	2200      	movs	r2, #0
 800be78:	2300      	movs	r3, #0
 800be7a:	f7f4 fe45 	bl	8000b08 <__aeabi_dcmpeq>
 800be7e:	b1b8      	cbz	r0, 800beb0 <pow+0x68>
 800be80:	2200      	movs	r2, #0
 800be82:	2300      	movs	r3, #0
 800be84:	4620      	mov	r0, r4
 800be86:	4629      	mov	r1, r5
 800be88:	f7f4 fe3e 	bl	8000b08 <__aeabi_dcmpeq>
 800be8c:	2800      	cmp	r0, #0
 800be8e:	d146      	bne.n	800bf1e <pow+0xd6>
 800be90:	ec45 4b10 	vmov	d0, r4, r5
 800be94:	f000 fe61 	bl	800cb5a <finite>
 800be98:	b338      	cbz	r0, 800beea <pow+0xa2>
 800be9a:	2200      	movs	r2, #0
 800be9c:	2300      	movs	r3, #0
 800be9e:	4620      	mov	r0, r4
 800bea0:	4629      	mov	r1, r5
 800bea2:	f7f4 fe3b 	bl	8000b1c <__aeabi_dcmplt>
 800bea6:	b300      	cbz	r0, 800beea <pow+0xa2>
 800bea8:	f7fd fb92 	bl	80095d0 <__errno>
 800beac:	2322      	movs	r3, #34	; 0x22
 800beae:	e01b      	b.n	800bee8 <pow+0xa0>
 800beb0:	ec47 6b10 	vmov	d0, r6, r7
 800beb4:	f000 fe51 	bl	800cb5a <finite>
 800beb8:	b9e0      	cbnz	r0, 800bef4 <pow+0xac>
 800beba:	eeb0 0a48 	vmov.f32	s0, s16
 800bebe:	eef0 0a68 	vmov.f32	s1, s17
 800bec2:	f000 fe4a 	bl	800cb5a <finite>
 800bec6:	b1a8      	cbz	r0, 800bef4 <pow+0xac>
 800bec8:	ec45 4b10 	vmov	d0, r4, r5
 800becc:	f000 fe45 	bl	800cb5a <finite>
 800bed0:	b180      	cbz	r0, 800bef4 <pow+0xac>
 800bed2:	4632      	mov	r2, r6
 800bed4:	463b      	mov	r3, r7
 800bed6:	4630      	mov	r0, r6
 800bed8:	4639      	mov	r1, r7
 800beda:	f7f4 fe47 	bl	8000b6c <__aeabi_dcmpun>
 800bede:	2800      	cmp	r0, #0
 800bee0:	d0e2      	beq.n	800bea8 <pow+0x60>
 800bee2:	f7fd fb75 	bl	80095d0 <__errno>
 800bee6:	2321      	movs	r3, #33	; 0x21
 800bee8:	6003      	str	r3, [r0, #0]
 800beea:	ecbd 8b02 	vpop	{d8}
 800beee:	ec47 6b10 	vmov	d0, r6, r7
 800bef2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bef4:	2200      	movs	r2, #0
 800bef6:	2300      	movs	r3, #0
 800bef8:	4630      	mov	r0, r6
 800befa:	4639      	mov	r1, r7
 800befc:	f7f4 fe04 	bl	8000b08 <__aeabi_dcmpeq>
 800bf00:	2800      	cmp	r0, #0
 800bf02:	d0f2      	beq.n	800beea <pow+0xa2>
 800bf04:	eeb0 0a48 	vmov.f32	s0, s16
 800bf08:	eef0 0a68 	vmov.f32	s1, s17
 800bf0c:	f000 fe25 	bl	800cb5a <finite>
 800bf10:	2800      	cmp	r0, #0
 800bf12:	d0ea      	beq.n	800beea <pow+0xa2>
 800bf14:	ec45 4b10 	vmov	d0, r4, r5
 800bf18:	f000 fe1f 	bl	800cb5a <finite>
 800bf1c:	e7c3      	b.n	800bea6 <pow+0x5e>
 800bf1e:	4f01      	ldr	r7, [pc, #4]	; (800bf24 <pow+0xdc>)
 800bf20:	2600      	movs	r6, #0
 800bf22:	e7e2      	b.n	800beea <pow+0xa2>
 800bf24:	3ff00000 	.word	0x3ff00000

0800bf28 <__ieee754_pow>:
 800bf28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf2c:	ed2d 8b06 	vpush	{d8-d10}
 800bf30:	b089      	sub	sp, #36	; 0x24
 800bf32:	ed8d 1b00 	vstr	d1, [sp]
 800bf36:	e9dd 2900 	ldrd	r2, r9, [sp]
 800bf3a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800bf3e:	ea58 0102 	orrs.w	r1, r8, r2
 800bf42:	ec57 6b10 	vmov	r6, r7, d0
 800bf46:	d115      	bne.n	800bf74 <__ieee754_pow+0x4c>
 800bf48:	19b3      	adds	r3, r6, r6
 800bf4a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800bf4e:	4152      	adcs	r2, r2
 800bf50:	4299      	cmp	r1, r3
 800bf52:	4b89      	ldr	r3, [pc, #548]	; (800c178 <__ieee754_pow+0x250>)
 800bf54:	4193      	sbcs	r3, r2
 800bf56:	f080 84d2 	bcs.w	800c8fe <__ieee754_pow+0x9d6>
 800bf5a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bf5e:	4630      	mov	r0, r6
 800bf60:	4639      	mov	r1, r7
 800bf62:	f7f4 f9b3 	bl	80002cc <__adddf3>
 800bf66:	ec41 0b10 	vmov	d0, r0, r1
 800bf6a:	b009      	add	sp, #36	; 0x24
 800bf6c:	ecbd 8b06 	vpop	{d8-d10}
 800bf70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf74:	4b81      	ldr	r3, [pc, #516]	; (800c17c <__ieee754_pow+0x254>)
 800bf76:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800bf7a:	429c      	cmp	r4, r3
 800bf7c:	ee10 aa10 	vmov	sl, s0
 800bf80:	463d      	mov	r5, r7
 800bf82:	dc06      	bgt.n	800bf92 <__ieee754_pow+0x6a>
 800bf84:	d101      	bne.n	800bf8a <__ieee754_pow+0x62>
 800bf86:	2e00      	cmp	r6, #0
 800bf88:	d1e7      	bne.n	800bf5a <__ieee754_pow+0x32>
 800bf8a:	4598      	cmp	r8, r3
 800bf8c:	dc01      	bgt.n	800bf92 <__ieee754_pow+0x6a>
 800bf8e:	d10f      	bne.n	800bfb0 <__ieee754_pow+0x88>
 800bf90:	b172      	cbz	r2, 800bfb0 <__ieee754_pow+0x88>
 800bf92:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800bf96:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800bf9a:	ea55 050a 	orrs.w	r5, r5, sl
 800bf9e:	d1dc      	bne.n	800bf5a <__ieee754_pow+0x32>
 800bfa0:	e9dd 3200 	ldrd	r3, r2, [sp]
 800bfa4:	18db      	adds	r3, r3, r3
 800bfa6:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800bfaa:	4152      	adcs	r2, r2
 800bfac:	429d      	cmp	r5, r3
 800bfae:	e7d0      	b.n	800bf52 <__ieee754_pow+0x2a>
 800bfb0:	2d00      	cmp	r5, #0
 800bfb2:	da3b      	bge.n	800c02c <__ieee754_pow+0x104>
 800bfb4:	4b72      	ldr	r3, [pc, #456]	; (800c180 <__ieee754_pow+0x258>)
 800bfb6:	4598      	cmp	r8, r3
 800bfb8:	dc51      	bgt.n	800c05e <__ieee754_pow+0x136>
 800bfba:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800bfbe:	4598      	cmp	r8, r3
 800bfc0:	f340 84ac 	ble.w	800c91c <__ieee754_pow+0x9f4>
 800bfc4:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bfc8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800bfcc:	2b14      	cmp	r3, #20
 800bfce:	dd0f      	ble.n	800bff0 <__ieee754_pow+0xc8>
 800bfd0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800bfd4:	fa22 f103 	lsr.w	r1, r2, r3
 800bfd8:	fa01 f303 	lsl.w	r3, r1, r3
 800bfdc:	4293      	cmp	r3, r2
 800bfde:	f040 849d 	bne.w	800c91c <__ieee754_pow+0x9f4>
 800bfe2:	f001 0101 	and.w	r1, r1, #1
 800bfe6:	f1c1 0302 	rsb	r3, r1, #2
 800bfea:	9304      	str	r3, [sp, #16]
 800bfec:	b182      	cbz	r2, 800c010 <__ieee754_pow+0xe8>
 800bfee:	e05f      	b.n	800c0b0 <__ieee754_pow+0x188>
 800bff0:	2a00      	cmp	r2, #0
 800bff2:	d15b      	bne.n	800c0ac <__ieee754_pow+0x184>
 800bff4:	f1c3 0314 	rsb	r3, r3, #20
 800bff8:	fa48 f103 	asr.w	r1, r8, r3
 800bffc:	fa01 f303 	lsl.w	r3, r1, r3
 800c000:	4543      	cmp	r3, r8
 800c002:	f040 8488 	bne.w	800c916 <__ieee754_pow+0x9ee>
 800c006:	f001 0101 	and.w	r1, r1, #1
 800c00a:	f1c1 0302 	rsb	r3, r1, #2
 800c00e:	9304      	str	r3, [sp, #16]
 800c010:	4b5c      	ldr	r3, [pc, #368]	; (800c184 <__ieee754_pow+0x25c>)
 800c012:	4598      	cmp	r8, r3
 800c014:	d132      	bne.n	800c07c <__ieee754_pow+0x154>
 800c016:	f1b9 0f00 	cmp.w	r9, #0
 800c01a:	f280 8478 	bge.w	800c90e <__ieee754_pow+0x9e6>
 800c01e:	4959      	ldr	r1, [pc, #356]	; (800c184 <__ieee754_pow+0x25c>)
 800c020:	4632      	mov	r2, r6
 800c022:	463b      	mov	r3, r7
 800c024:	2000      	movs	r0, #0
 800c026:	f7f4 fc31 	bl	800088c <__aeabi_ddiv>
 800c02a:	e79c      	b.n	800bf66 <__ieee754_pow+0x3e>
 800c02c:	2300      	movs	r3, #0
 800c02e:	9304      	str	r3, [sp, #16]
 800c030:	2a00      	cmp	r2, #0
 800c032:	d13d      	bne.n	800c0b0 <__ieee754_pow+0x188>
 800c034:	4b51      	ldr	r3, [pc, #324]	; (800c17c <__ieee754_pow+0x254>)
 800c036:	4598      	cmp	r8, r3
 800c038:	d1ea      	bne.n	800c010 <__ieee754_pow+0xe8>
 800c03a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800c03e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800c042:	ea53 030a 	orrs.w	r3, r3, sl
 800c046:	f000 845a 	beq.w	800c8fe <__ieee754_pow+0x9d6>
 800c04a:	4b4f      	ldr	r3, [pc, #316]	; (800c188 <__ieee754_pow+0x260>)
 800c04c:	429c      	cmp	r4, r3
 800c04e:	dd08      	ble.n	800c062 <__ieee754_pow+0x13a>
 800c050:	f1b9 0f00 	cmp.w	r9, #0
 800c054:	f2c0 8457 	blt.w	800c906 <__ieee754_pow+0x9de>
 800c058:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c05c:	e783      	b.n	800bf66 <__ieee754_pow+0x3e>
 800c05e:	2302      	movs	r3, #2
 800c060:	e7e5      	b.n	800c02e <__ieee754_pow+0x106>
 800c062:	f1b9 0f00 	cmp.w	r9, #0
 800c066:	f04f 0000 	mov.w	r0, #0
 800c06a:	f04f 0100 	mov.w	r1, #0
 800c06e:	f6bf af7a 	bge.w	800bf66 <__ieee754_pow+0x3e>
 800c072:	e9dd 0300 	ldrd	r0, r3, [sp]
 800c076:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c07a:	e774      	b.n	800bf66 <__ieee754_pow+0x3e>
 800c07c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800c080:	d106      	bne.n	800c090 <__ieee754_pow+0x168>
 800c082:	4632      	mov	r2, r6
 800c084:	463b      	mov	r3, r7
 800c086:	4630      	mov	r0, r6
 800c088:	4639      	mov	r1, r7
 800c08a:	f7f4 fad5 	bl	8000638 <__aeabi_dmul>
 800c08e:	e76a      	b.n	800bf66 <__ieee754_pow+0x3e>
 800c090:	4b3e      	ldr	r3, [pc, #248]	; (800c18c <__ieee754_pow+0x264>)
 800c092:	4599      	cmp	r9, r3
 800c094:	d10c      	bne.n	800c0b0 <__ieee754_pow+0x188>
 800c096:	2d00      	cmp	r5, #0
 800c098:	db0a      	blt.n	800c0b0 <__ieee754_pow+0x188>
 800c09a:	ec47 6b10 	vmov	d0, r6, r7
 800c09e:	b009      	add	sp, #36	; 0x24
 800c0a0:	ecbd 8b06 	vpop	{d8-d10}
 800c0a4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0a8:	f000 bc6c 	b.w	800c984 <__ieee754_sqrt>
 800c0ac:	2300      	movs	r3, #0
 800c0ae:	9304      	str	r3, [sp, #16]
 800c0b0:	ec47 6b10 	vmov	d0, r6, r7
 800c0b4:	f000 fd48 	bl	800cb48 <fabs>
 800c0b8:	ec51 0b10 	vmov	r0, r1, d0
 800c0bc:	f1ba 0f00 	cmp.w	sl, #0
 800c0c0:	d129      	bne.n	800c116 <__ieee754_pow+0x1ee>
 800c0c2:	b124      	cbz	r4, 800c0ce <__ieee754_pow+0x1a6>
 800c0c4:	4b2f      	ldr	r3, [pc, #188]	; (800c184 <__ieee754_pow+0x25c>)
 800c0c6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800c0ca:	429a      	cmp	r2, r3
 800c0cc:	d123      	bne.n	800c116 <__ieee754_pow+0x1ee>
 800c0ce:	f1b9 0f00 	cmp.w	r9, #0
 800c0d2:	da05      	bge.n	800c0e0 <__ieee754_pow+0x1b8>
 800c0d4:	4602      	mov	r2, r0
 800c0d6:	460b      	mov	r3, r1
 800c0d8:	2000      	movs	r0, #0
 800c0da:	492a      	ldr	r1, [pc, #168]	; (800c184 <__ieee754_pow+0x25c>)
 800c0dc:	f7f4 fbd6 	bl	800088c <__aeabi_ddiv>
 800c0e0:	2d00      	cmp	r5, #0
 800c0e2:	f6bf af40 	bge.w	800bf66 <__ieee754_pow+0x3e>
 800c0e6:	9b04      	ldr	r3, [sp, #16]
 800c0e8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c0ec:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c0f0:	4323      	orrs	r3, r4
 800c0f2:	d108      	bne.n	800c106 <__ieee754_pow+0x1de>
 800c0f4:	4602      	mov	r2, r0
 800c0f6:	460b      	mov	r3, r1
 800c0f8:	4610      	mov	r0, r2
 800c0fa:	4619      	mov	r1, r3
 800c0fc:	f7f4 f8e4 	bl	80002c8 <__aeabi_dsub>
 800c100:	4602      	mov	r2, r0
 800c102:	460b      	mov	r3, r1
 800c104:	e78f      	b.n	800c026 <__ieee754_pow+0xfe>
 800c106:	9b04      	ldr	r3, [sp, #16]
 800c108:	2b01      	cmp	r3, #1
 800c10a:	f47f af2c 	bne.w	800bf66 <__ieee754_pow+0x3e>
 800c10e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c112:	4619      	mov	r1, r3
 800c114:	e727      	b.n	800bf66 <__ieee754_pow+0x3e>
 800c116:	0feb      	lsrs	r3, r5, #31
 800c118:	3b01      	subs	r3, #1
 800c11a:	9306      	str	r3, [sp, #24]
 800c11c:	9a06      	ldr	r2, [sp, #24]
 800c11e:	9b04      	ldr	r3, [sp, #16]
 800c120:	4313      	orrs	r3, r2
 800c122:	d102      	bne.n	800c12a <__ieee754_pow+0x202>
 800c124:	4632      	mov	r2, r6
 800c126:	463b      	mov	r3, r7
 800c128:	e7e6      	b.n	800c0f8 <__ieee754_pow+0x1d0>
 800c12a:	4b19      	ldr	r3, [pc, #100]	; (800c190 <__ieee754_pow+0x268>)
 800c12c:	4598      	cmp	r8, r3
 800c12e:	f340 80fb 	ble.w	800c328 <__ieee754_pow+0x400>
 800c132:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800c136:	4598      	cmp	r8, r3
 800c138:	4b13      	ldr	r3, [pc, #76]	; (800c188 <__ieee754_pow+0x260>)
 800c13a:	dd0c      	ble.n	800c156 <__ieee754_pow+0x22e>
 800c13c:	429c      	cmp	r4, r3
 800c13e:	dc0f      	bgt.n	800c160 <__ieee754_pow+0x238>
 800c140:	f1b9 0f00 	cmp.w	r9, #0
 800c144:	da0f      	bge.n	800c166 <__ieee754_pow+0x23e>
 800c146:	2000      	movs	r0, #0
 800c148:	b009      	add	sp, #36	; 0x24
 800c14a:	ecbd 8b06 	vpop	{d8-d10}
 800c14e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c152:	f000 bcf0 	b.w	800cb36 <__math_oflow>
 800c156:	429c      	cmp	r4, r3
 800c158:	dbf2      	blt.n	800c140 <__ieee754_pow+0x218>
 800c15a:	4b0a      	ldr	r3, [pc, #40]	; (800c184 <__ieee754_pow+0x25c>)
 800c15c:	429c      	cmp	r4, r3
 800c15e:	dd19      	ble.n	800c194 <__ieee754_pow+0x26c>
 800c160:	f1b9 0f00 	cmp.w	r9, #0
 800c164:	dcef      	bgt.n	800c146 <__ieee754_pow+0x21e>
 800c166:	2000      	movs	r0, #0
 800c168:	b009      	add	sp, #36	; 0x24
 800c16a:	ecbd 8b06 	vpop	{d8-d10}
 800c16e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c172:	f000 bcd7 	b.w	800cb24 <__math_uflow>
 800c176:	bf00      	nop
 800c178:	fff00000 	.word	0xfff00000
 800c17c:	7ff00000 	.word	0x7ff00000
 800c180:	433fffff 	.word	0x433fffff
 800c184:	3ff00000 	.word	0x3ff00000
 800c188:	3fefffff 	.word	0x3fefffff
 800c18c:	3fe00000 	.word	0x3fe00000
 800c190:	41e00000 	.word	0x41e00000
 800c194:	4b60      	ldr	r3, [pc, #384]	; (800c318 <__ieee754_pow+0x3f0>)
 800c196:	2200      	movs	r2, #0
 800c198:	f7f4 f896 	bl	80002c8 <__aeabi_dsub>
 800c19c:	a354      	add	r3, pc, #336	; (adr r3, 800c2f0 <__ieee754_pow+0x3c8>)
 800c19e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1a2:	4604      	mov	r4, r0
 800c1a4:	460d      	mov	r5, r1
 800c1a6:	f7f4 fa47 	bl	8000638 <__aeabi_dmul>
 800c1aa:	a353      	add	r3, pc, #332	; (adr r3, 800c2f8 <__ieee754_pow+0x3d0>)
 800c1ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1b0:	4606      	mov	r6, r0
 800c1b2:	460f      	mov	r7, r1
 800c1b4:	4620      	mov	r0, r4
 800c1b6:	4629      	mov	r1, r5
 800c1b8:	f7f4 fa3e 	bl	8000638 <__aeabi_dmul>
 800c1bc:	4b57      	ldr	r3, [pc, #348]	; (800c31c <__ieee754_pow+0x3f4>)
 800c1be:	4682      	mov	sl, r0
 800c1c0:	468b      	mov	fp, r1
 800c1c2:	2200      	movs	r2, #0
 800c1c4:	4620      	mov	r0, r4
 800c1c6:	4629      	mov	r1, r5
 800c1c8:	f7f4 fa36 	bl	8000638 <__aeabi_dmul>
 800c1cc:	4602      	mov	r2, r0
 800c1ce:	460b      	mov	r3, r1
 800c1d0:	a14b      	add	r1, pc, #300	; (adr r1, 800c300 <__ieee754_pow+0x3d8>)
 800c1d2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c1d6:	f7f4 f877 	bl	80002c8 <__aeabi_dsub>
 800c1da:	4622      	mov	r2, r4
 800c1dc:	462b      	mov	r3, r5
 800c1de:	f7f4 fa2b 	bl	8000638 <__aeabi_dmul>
 800c1e2:	4602      	mov	r2, r0
 800c1e4:	460b      	mov	r3, r1
 800c1e6:	2000      	movs	r0, #0
 800c1e8:	494d      	ldr	r1, [pc, #308]	; (800c320 <__ieee754_pow+0x3f8>)
 800c1ea:	f7f4 f86d 	bl	80002c8 <__aeabi_dsub>
 800c1ee:	4622      	mov	r2, r4
 800c1f0:	4680      	mov	r8, r0
 800c1f2:	4689      	mov	r9, r1
 800c1f4:	462b      	mov	r3, r5
 800c1f6:	4620      	mov	r0, r4
 800c1f8:	4629      	mov	r1, r5
 800c1fa:	f7f4 fa1d 	bl	8000638 <__aeabi_dmul>
 800c1fe:	4602      	mov	r2, r0
 800c200:	460b      	mov	r3, r1
 800c202:	4640      	mov	r0, r8
 800c204:	4649      	mov	r1, r9
 800c206:	f7f4 fa17 	bl	8000638 <__aeabi_dmul>
 800c20a:	a33f      	add	r3, pc, #252	; (adr r3, 800c308 <__ieee754_pow+0x3e0>)
 800c20c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c210:	f7f4 fa12 	bl	8000638 <__aeabi_dmul>
 800c214:	4602      	mov	r2, r0
 800c216:	460b      	mov	r3, r1
 800c218:	4650      	mov	r0, sl
 800c21a:	4659      	mov	r1, fp
 800c21c:	f7f4 f854 	bl	80002c8 <__aeabi_dsub>
 800c220:	4602      	mov	r2, r0
 800c222:	460b      	mov	r3, r1
 800c224:	4680      	mov	r8, r0
 800c226:	4689      	mov	r9, r1
 800c228:	4630      	mov	r0, r6
 800c22a:	4639      	mov	r1, r7
 800c22c:	f7f4 f84e 	bl	80002cc <__adddf3>
 800c230:	2000      	movs	r0, #0
 800c232:	4632      	mov	r2, r6
 800c234:	463b      	mov	r3, r7
 800c236:	4604      	mov	r4, r0
 800c238:	460d      	mov	r5, r1
 800c23a:	f7f4 f845 	bl	80002c8 <__aeabi_dsub>
 800c23e:	4602      	mov	r2, r0
 800c240:	460b      	mov	r3, r1
 800c242:	4640      	mov	r0, r8
 800c244:	4649      	mov	r1, r9
 800c246:	f7f4 f83f 	bl	80002c8 <__aeabi_dsub>
 800c24a:	9b04      	ldr	r3, [sp, #16]
 800c24c:	9a06      	ldr	r2, [sp, #24]
 800c24e:	3b01      	subs	r3, #1
 800c250:	4313      	orrs	r3, r2
 800c252:	4682      	mov	sl, r0
 800c254:	468b      	mov	fp, r1
 800c256:	f040 81e7 	bne.w	800c628 <__ieee754_pow+0x700>
 800c25a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800c310 <__ieee754_pow+0x3e8>
 800c25e:	eeb0 8a47 	vmov.f32	s16, s14
 800c262:	eef0 8a67 	vmov.f32	s17, s15
 800c266:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c26a:	2600      	movs	r6, #0
 800c26c:	4632      	mov	r2, r6
 800c26e:	463b      	mov	r3, r7
 800c270:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c274:	f7f4 f828 	bl	80002c8 <__aeabi_dsub>
 800c278:	4622      	mov	r2, r4
 800c27a:	462b      	mov	r3, r5
 800c27c:	f7f4 f9dc 	bl	8000638 <__aeabi_dmul>
 800c280:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c284:	4680      	mov	r8, r0
 800c286:	4689      	mov	r9, r1
 800c288:	4650      	mov	r0, sl
 800c28a:	4659      	mov	r1, fp
 800c28c:	f7f4 f9d4 	bl	8000638 <__aeabi_dmul>
 800c290:	4602      	mov	r2, r0
 800c292:	460b      	mov	r3, r1
 800c294:	4640      	mov	r0, r8
 800c296:	4649      	mov	r1, r9
 800c298:	f7f4 f818 	bl	80002cc <__adddf3>
 800c29c:	4632      	mov	r2, r6
 800c29e:	463b      	mov	r3, r7
 800c2a0:	4680      	mov	r8, r0
 800c2a2:	4689      	mov	r9, r1
 800c2a4:	4620      	mov	r0, r4
 800c2a6:	4629      	mov	r1, r5
 800c2a8:	f7f4 f9c6 	bl	8000638 <__aeabi_dmul>
 800c2ac:	460b      	mov	r3, r1
 800c2ae:	4604      	mov	r4, r0
 800c2b0:	460d      	mov	r5, r1
 800c2b2:	4602      	mov	r2, r0
 800c2b4:	4649      	mov	r1, r9
 800c2b6:	4640      	mov	r0, r8
 800c2b8:	f7f4 f808 	bl	80002cc <__adddf3>
 800c2bc:	4b19      	ldr	r3, [pc, #100]	; (800c324 <__ieee754_pow+0x3fc>)
 800c2be:	4299      	cmp	r1, r3
 800c2c0:	ec45 4b19 	vmov	d9, r4, r5
 800c2c4:	4606      	mov	r6, r0
 800c2c6:	460f      	mov	r7, r1
 800c2c8:	468b      	mov	fp, r1
 800c2ca:	f340 82f1 	ble.w	800c8b0 <__ieee754_pow+0x988>
 800c2ce:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800c2d2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800c2d6:	4303      	orrs	r3, r0
 800c2d8:	f000 81e4 	beq.w	800c6a4 <__ieee754_pow+0x77c>
 800c2dc:	ec51 0b18 	vmov	r0, r1, d8
 800c2e0:	2200      	movs	r2, #0
 800c2e2:	2300      	movs	r3, #0
 800c2e4:	f7f4 fc1a 	bl	8000b1c <__aeabi_dcmplt>
 800c2e8:	3800      	subs	r0, #0
 800c2ea:	bf18      	it	ne
 800c2ec:	2001      	movne	r0, #1
 800c2ee:	e72b      	b.n	800c148 <__ieee754_pow+0x220>
 800c2f0:	60000000 	.word	0x60000000
 800c2f4:	3ff71547 	.word	0x3ff71547
 800c2f8:	f85ddf44 	.word	0xf85ddf44
 800c2fc:	3e54ae0b 	.word	0x3e54ae0b
 800c300:	55555555 	.word	0x55555555
 800c304:	3fd55555 	.word	0x3fd55555
 800c308:	652b82fe 	.word	0x652b82fe
 800c30c:	3ff71547 	.word	0x3ff71547
 800c310:	00000000 	.word	0x00000000
 800c314:	bff00000 	.word	0xbff00000
 800c318:	3ff00000 	.word	0x3ff00000
 800c31c:	3fd00000 	.word	0x3fd00000
 800c320:	3fe00000 	.word	0x3fe00000
 800c324:	408fffff 	.word	0x408fffff
 800c328:	4bd5      	ldr	r3, [pc, #852]	; (800c680 <__ieee754_pow+0x758>)
 800c32a:	402b      	ands	r3, r5
 800c32c:	2200      	movs	r2, #0
 800c32e:	b92b      	cbnz	r3, 800c33c <__ieee754_pow+0x414>
 800c330:	4bd4      	ldr	r3, [pc, #848]	; (800c684 <__ieee754_pow+0x75c>)
 800c332:	f7f4 f981 	bl	8000638 <__aeabi_dmul>
 800c336:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800c33a:	460c      	mov	r4, r1
 800c33c:	1523      	asrs	r3, r4, #20
 800c33e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c342:	4413      	add	r3, r2
 800c344:	9305      	str	r3, [sp, #20]
 800c346:	4bd0      	ldr	r3, [pc, #832]	; (800c688 <__ieee754_pow+0x760>)
 800c348:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800c34c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800c350:	429c      	cmp	r4, r3
 800c352:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800c356:	dd08      	ble.n	800c36a <__ieee754_pow+0x442>
 800c358:	4bcc      	ldr	r3, [pc, #816]	; (800c68c <__ieee754_pow+0x764>)
 800c35a:	429c      	cmp	r4, r3
 800c35c:	f340 8162 	ble.w	800c624 <__ieee754_pow+0x6fc>
 800c360:	9b05      	ldr	r3, [sp, #20]
 800c362:	3301      	adds	r3, #1
 800c364:	9305      	str	r3, [sp, #20]
 800c366:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800c36a:	2400      	movs	r4, #0
 800c36c:	00e3      	lsls	r3, r4, #3
 800c36e:	9307      	str	r3, [sp, #28]
 800c370:	4bc7      	ldr	r3, [pc, #796]	; (800c690 <__ieee754_pow+0x768>)
 800c372:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c376:	ed93 7b00 	vldr	d7, [r3]
 800c37a:	4629      	mov	r1, r5
 800c37c:	ec53 2b17 	vmov	r2, r3, d7
 800c380:	eeb0 9a47 	vmov.f32	s18, s14
 800c384:	eef0 9a67 	vmov.f32	s19, s15
 800c388:	4682      	mov	sl, r0
 800c38a:	f7f3 ff9d 	bl	80002c8 <__aeabi_dsub>
 800c38e:	4652      	mov	r2, sl
 800c390:	4606      	mov	r6, r0
 800c392:	460f      	mov	r7, r1
 800c394:	462b      	mov	r3, r5
 800c396:	ec51 0b19 	vmov	r0, r1, d9
 800c39a:	f7f3 ff97 	bl	80002cc <__adddf3>
 800c39e:	4602      	mov	r2, r0
 800c3a0:	460b      	mov	r3, r1
 800c3a2:	2000      	movs	r0, #0
 800c3a4:	49bb      	ldr	r1, [pc, #748]	; (800c694 <__ieee754_pow+0x76c>)
 800c3a6:	f7f4 fa71 	bl	800088c <__aeabi_ddiv>
 800c3aa:	ec41 0b1a 	vmov	d10, r0, r1
 800c3ae:	4602      	mov	r2, r0
 800c3b0:	460b      	mov	r3, r1
 800c3b2:	4630      	mov	r0, r6
 800c3b4:	4639      	mov	r1, r7
 800c3b6:	f7f4 f93f 	bl	8000638 <__aeabi_dmul>
 800c3ba:	2300      	movs	r3, #0
 800c3bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c3c0:	9302      	str	r3, [sp, #8]
 800c3c2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c3c6:	46ab      	mov	fp, r5
 800c3c8:	106d      	asrs	r5, r5, #1
 800c3ca:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800c3ce:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800c3d2:	ec41 0b18 	vmov	d8, r0, r1
 800c3d6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800c3da:	2200      	movs	r2, #0
 800c3dc:	4640      	mov	r0, r8
 800c3de:	4649      	mov	r1, r9
 800c3e0:	4614      	mov	r4, r2
 800c3e2:	461d      	mov	r5, r3
 800c3e4:	f7f4 f928 	bl	8000638 <__aeabi_dmul>
 800c3e8:	4602      	mov	r2, r0
 800c3ea:	460b      	mov	r3, r1
 800c3ec:	4630      	mov	r0, r6
 800c3ee:	4639      	mov	r1, r7
 800c3f0:	f7f3 ff6a 	bl	80002c8 <__aeabi_dsub>
 800c3f4:	ec53 2b19 	vmov	r2, r3, d9
 800c3f8:	4606      	mov	r6, r0
 800c3fa:	460f      	mov	r7, r1
 800c3fc:	4620      	mov	r0, r4
 800c3fe:	4629      	mov	r1, r5
 800c400:	f7f3 ff62 	bl	80002c8 <__aeabi_dsub>
 800c404:	4602      	mov	r2, r0
 800c406:	460b      	mov	r3, r1
 800c408:	4650      	mov	r0, sl
 800c40a:	4659      	mov	r1, fp
 800c40c:	f7f3 ff5c 	bl	80002c8 <__aeabi_dsub>
 800c410:	4642      	mov	r2, r8
 800c412:	464b      	mov	r3, r9
 800c414:	f7f4 f910 	bl	8000638 <__aeabi_dmul>
 800c418:	4602      	mov	r2, r0
 800c41a:	460b      	mov	r3, r1
 800c41c:	4630      	mov	r0, r6
 800c41e:	4639      	mov	r1, r7
 800c420:	f7f3 ff52 	bl	80002c8 <__aeabi_dsub>
 800c424:	ec53 2b1a 	vmov	r2, r3, d10
 800c428:	f7f4 f906 	bl	8000638 <__aeabi_dmul>
 800c42c:	ec53 2b18 	vmov	r2, r3, d8
 800c430:	ec41 0b19 	vmov	d9, r0, r1
 800c434:	ec51 0b18 	vmov	r0, r1, d8
 800c438:	f7f4 f8fe 	bl	8000638 <__aeabi_dmul>
 800c43c:	a37c      	add	r3, pc, #496	; (adr r3, 800c630 <__ieee754_pow+0x708>)
 800c43e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c442:	4604      	mov	r4, r0
 800c444:	460d      	mov	r5, r1
 800c446:	f7f4 f8f7 	bl	8000638 <__aeabi_dmul>
 800c44a:	a37b      	add	r3, pc, #492	; (adr r3, 800c638 <__ieee754_pow+0x710>)
 800c44c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c450:	f7f3 ff3c 	bl	80002cc <__adddf3>
 800c454:	4622      	mov	r2, r4
 800c456:	462b      	mov	r3, r5
 800c458:	f7f4 f8ee 	bl	8000638 <__aeabi_dmul>
 800c45c:	a378      	add	r3, pc, #480	; (adr r3, 800c640 <__ieee754_pow+0x718>)
 800c45e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c462:	f7f3 ff33 	bl	80002cc <__adddf3>
 800c466:	4622      	mov	r2, r4
 800c468:	462b      	mov	r3, r5
 800c46a:	f7f4 f8e5 	bl	8000638 <__aeabi_dmul>
 800c46e:	a376      	add	r3, pc, #472	; (adr r3, 800c648 <__ieee754_pow+0x720>)
 800c470:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c474:	f7f3 ff2a 	bl	80002cc <__adddf3>
 800c478:	4622      	mov	r2, r4
 800c47a:	462b      	mov	r3, r5
 800c47c:	f7f4 f8dc 	bl	8000638 <__aeabi_dmul>
 800c480:	a373      	add	r3, pc, #460	; (adr r3, 800c650 <__ieee754_pow+0x728>)
 800c482:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c486:	f7f3 ff21 	bl	80002cc <__adddf3>
 800c48a:	4622      	mov	r2, r4
 800c48c:	462b      	mov	r3, r5
 800c48e:	f7f4 f8d3 	bl	8000638 <__aeabi_dmul>
 800c492:	a371      	add	r3, pc, #452	; (adr r3, 800c658 <__ieee754_pow+0x730>)
 800c494:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c498:	f7f3 ff18 	bl	80002cc <__adddf3>
 800c49c:	4622      	mov	r2, r4
 800c49e:	4606      	mov	r6, r0
 800c4a0:	460f      	mov	r7, r1
 800c4a2:	462b      	mov	r3, r5
 800c4a4:	4620      	mov	r0, r4
 800c4a6:	4629      	mov	r1, r5
 800c4a8:	f7f4 f8c6 	bl	8000638 <__aeabi_dmul>
 800c4ac:	4602      	mov	r2, r0
 800c4ae:	460b      	mov	r3, r1
 800c4b0:	4630      	mov	r0, r6
 800c4b2:	4639      	mov	r1, r7
 800c4b4:	f7f4 f8c0 	bl	8000638 <__aeabi_dmul>
 800c4b8:	4642      	mov	r2, r8
 800c4ba:	4604      	mov	r4, r0
 800c4bc:	460d      	mov	r5, r1
 800c4be:	464b      	mov	r3, r9
 800c4c0:	ec51 0b18 	vmov	r0, r1, d8
 800c4c4:	f7f3 ff02 	bl	80002cc <__adddf3>
 800c4c8:	ec53 2b19 	vmov	r2, r3, d9
 800c4cc:	f7f4 f8b4 	bl	8000638 <__aeabi_dmul>
 800c4d0:	4622      	mov	r2, r4
 800c4d2:	462b      	mov	r3, r5
 800c4d4:	f7f3 fefa 	bl	80002cc <__adddf3>
 800c4d8:	4642      	mov	r2, r8
 800c4da:	4682      	mov	sl, r0
 800c4dc:	468b      	mov	fp, r1
 800c4de:	464b      	mov	r3, r9
 800c4e0:	4640      	mov	r0, r8
 800c4e2:	4649      	mov	r1, r9
 800c4e4:	f7f4 f8a8 	bl	8000638 <__aeabi_dmul>
 800c4e8:	4b6b      	ldr	r3, [pc, #428]	; (800c698 <__ieee754_pow+0x770>)
 800c4ea:	2200      	movs	r2, #0
 800c4ec:	4606      	mov	r6, r0
 800c4ee:	460f      	mov	r7, r1
 800c4f0:	f7f3 feec 	bl	80002cc <__adddf3>
 800c4f4:	4652      	mov	r2, sl
 800c4f6:	465b      	mov	r3, fp
 800c4f8:	f7f3 fee8 	bl	80002cc <__adddf3>
 800c4fc:	2000      	movs	r0, #0
 800c4fe:	4604      	mov	r4, r0
 800c500:	460d      	mov	r5, r1
 800c502:	4602      	mov	r2, r0
 800c504:	460b      	mov	r3, r1
 800c506:	4640      	mov	r0, r8
 800c508:	4649      	mov	r1, r9
 800c50a:	f7f4 f895 	bl	8000638 <__aeabi_dmul>
 800c50e:	4b62      	ldr	r3, [pc, #392]	; (800c698 <__ieee754_pow+0x770>)
 800c510:	4680      	mov	r8, r0
 800c512:	4689      	mov	r9, r1
 800c514:	2200      	movs	r2, #0
 800c516:	4620      	mov	r0, r4
 800c518:	4629      	mov	r1, r5
 800c51a:	f7f3 fed5 	bl	80002c8 <__aeabi_dsub>
 800c51e:	4632      	mov	r2, r6
 800c520:	463b      	mov	r3, r7
 800c522:	f7f3 fed1 	bl	80002c8 <__aeabi_dsub>
 800c526:	4602      	mov	r2, r0
 800c528:	460b      	mov	r3, r1
 800c52a:	4650      	mov	r0, sl
 800c52c:	4659      	mov	r1, fp
 800c52e:	f7f3 fecb 	bl	80002c8 <__aeabi_dsub>
 800c532:	ec53 2b18 	vmov	r2, r3, d8
 800c536:	f7f4 f87f 	bl	8000638 <__aeabi_dmul>
 800c53a:	4622      	mov	r2, r4
 800c53c:	4606      	mov	r6, r0
 800c53e:	460f      	mov	r7, r1
 800c540:	462b      	mov	r3, r5
 800c542:	ec51 0b19 	vmov	r0, r1, d9
 800c546:	f7f4 f877 	bl	8000638 <__aeabi_dmul>
 800c54a:	4602      	mov	r2, r0
 800c54c:	460b      	mov	r3, r1
 800c54e:	4630      	mov	r0, r6
 800c550:	4639      	mov	r1, r7
 800c552:	f7f3 febb 	bl	80002cc <__adddf3>
 800c556:	4606      	mov	r6, r0
 800c558:	460f      	mov	r7, r1
 800c55a:	4602      	mov	r2, r0
 800c55c:	460b      	mov	r3, r1
 800c55e:	4640      	mov	r0, r8
 800c560:	4649      	mov	r1, r9
 800c562:	f7f3 feb3 	bl	80002cc <__adddf3>
 800c566:	a33e      	add	r3, pc, #248	; (adr r3, 800c660 <__ieee754_pow+0x738>)
 800c568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c56c:	2000      	movs	r0, #0
 800c56e:	4604      	mov	r4, r0
 800c570:	460d      	mov	r5, r1
 800c572:	f7f4 f861 	bl	8000638 <__aeabi_dmul>
 800c576:	4642      	mov	r2, r8
 800c578:	ec41 0b18 	vmov	d8, r0, r1
 800c57c:	464b      	mov	r3, r9
 800c57e:	4620      	mov	r0, r4
 800c580:	4629      	mov	r1, r5
 800c582:	f7f3 fea1 	bl	80002c8 <__aeabi_dsub>
 800c586:	4602      	mov	r2, r0
 800c588:	460b      	mov	r3, r1
 800c58a:	4630      	mov	r0, r6
 800c58c:	4639      	mov	r1, r7
 800c58e:	f7f3 fe9b 	bl	80002c8 <__aeabi_dsub>
 800c592:	a335      	add	r3, pc, #212	; (adr r3, 800c668 <__ieee754_pow+0x740>)
 800c594:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c598:	f7f4 f84e 	bl	8000638 <__aeabi_dmul>
 800c59c:	a334      	add	r3, pc, #208	; (adr r3, 800c670 <__ieee754_pow+0x748>)
 800c59e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5a2:	4606      	mov	r6, r0
 800c5a4:	460f      	mov	r7, r1
 800c5a6:	4620      	mov	r0, r4
 800c5a8:	4629      	mov	r1, r5
 800c5aa:	f7f4 f845 	bl	8000638 <__aeabi_dmul>
 800c5ae:	4602      	mov	r2, r0
 800c5b0:	460b      	mov	r3, r1
 800c5b2:	4630      	mov	r0, r6
 800c5b4:	4639      	mov	r1, r7
 800c5b6:	f7f3 fe89 	bl	80002cc <__adddf3>
 800c5ba:	9a07      	ldr	r2, [sp, #28]
 800c5bc:	4b37      	ldr	r3, [pc, #220]	; (800c69c <__ieee754_pow+0x774>)
 800c5be:	4413      	add	r3, r2
 800c5c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5c4:	f7f3 fe82 	bl	80002cc <__adddf3>
 800c5c8:	4682      	mov	sl, r0
 800c5ca:	9805      	ldr	r0, [sp, #20]
 800c5cc:	468b      	mov	fp, r1
 800c5ce:	f7f3 ffc9 	bl	8000564 <__aeabi_i2d>
 800c5d2:	9a07      	ldr	r2, [sp, #28]
 800c5d4:	4b32      	ldr	r3, [pc, #200]	; (800c6a0 <__ieee754_pow+0x778>)
 800c5d6:	4413      	add	r3, r2
 800c5d8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c5dc:	4606      	mov	r6, r0
 800c5de:	460f      	mov	r7, r1
 800c5e0:	4652      	mov	r2, sl
 800c5e2:	465b      	mov	r3, fp
 800c5e4:	ec51 0b18 	vmov	r0, r1, d8
 800c5e8:	f7f3 fe70 	bl	80002cc <__adddf3>
 800c5ec:	4642      	mov	r2, r8
 800c5ee:	464b      	mov	r3, r9
 800c5f0:	f7f3 fe6c 	bl	80002cc <__adddf3>
 800c5f4:	4632      	mov	r2, r6
 800c5f6:	463b      	mov	r3, r7
 800c5f8:	f7f3 fe68 	bl	80002cc <__adddf3>
 800c5fc:	2000      	movs	r0, #0
 800c5fe:	4632      	mov	r2, r6
 800c600:	463b      	mov	r3, r7
 800c602:	4604      	mov	r4, r0
 800c604:	460d      	mov	r5, r1
 800c606:	f7f3 fe5f 	bl	80002c8 <__aeabi_dsub>
 800c60a:	4642      	mov	r2, r8
 800c60c:	464b      	mov	r3, r9
 800c60e:	f7f3 fe5b 	bl	80002c8 <__aeabi_dsub>
 800c612:	ec53 2b18 	vmov	r2, r3, d8
 800c616:	f7f3 fe57 	bl	80002c8 <__aeabi_dsub>
 800c61a:	4602      	mov	r2, r0
 800c61c:	460b      	mov	r3, r1
 800c61e:	4650      	mov	r0, sl
 800c620:	4659      	mov	r1, fp
 800c622:	e610      	b.n	800c246 <__ieee754_pow+0x31e>
 800c624:	2401      	movs	r4, #1
 800c626:	e6a1      	b.n	800c36c <__ieee754_pow+0x444>
 800c628:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800c678 <__ieee754_pow+0x750>
 800c62c:	e617      	b.n	800c25e <__ieee754_pow+0x336>
 800c62e:	bf00      	nop
 800c630:	4a454eef 	.word	0x4a454eef
 800c634:	3fca7e28 	.word	0x3fca7e28
 800c638:	93c9db65 	.word	0x93c9db65
 800c63c:	3fcd864a 	.word	0x3fcd864a
 800c640:	a91d4101 	.word	0xa91d4101
 800c644:	3fd17460 	.word	0x3fd17460
 800c648:	518f264d 	.word	0x518f264d
 800c64c:	3fd55555 	.word	0x3fd55555
 800c650:	db6fabff 	.word	0xdb6fabff
 800c654:	3fdb6db6 	.word	0x3fdb6db6
 800c658:	33333303 	.word	0x33333303
 800c65c:	3fe33333 	.word	0x3fe33333
 800c660:	e0000000 	.word	0xe0000000
 800c664:	3feec709 	.word	0x3feec709
 800c668:	dc3a03fd 	.word	0xdc3a03fd
 800c66c:	3feec709 	.word	0x3feec709
 800c670:	145b01f5 	.word	0x145b01f5
 800c674:	be3e2fe0 	.word	0xbe3e2fe0
 800c678:	00000000 	.word	0x00000000
 800c67c:	3ff00000 	.word	0x3ff00000
 800c680:	7ff00000 	.word	0x7ff00000
 800c684:	43400000 	.word	0x43400000
 800c688:	0003988e 	.word	0x0003988e
 800c68c:	000bb679 	.word	0x000bb679
 800c690:	0800d090 	.word	0x0800d090
 800c694:	3ff00000 	.word	0x3ff00000
 800c698:	40080000 	.word	0x40080000
 800c69c:	0800d0b0 	.word	0x0800d0b0
 800c6a0:	0800d0a0 	.word	0x0800d0a0
 800c6a4:	a3b5      	add	r3, pc, #724	; (adr r3, 800c97c <__ieee754_pow+0xa54>)
 800c6a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6aa:	4640      	mov	r0, r8
 800c6ac:	4649      	mov	r1, r9
 800c6ae:	f7f3 fe0d 	bl	80002cc <__adddf3>
 800c6b2:	4622      	mov	r2, r4
 800c6b4:	ec41 0b1a 	vmov	d10, r0, r1
 800c6b8:	462b      	mov	r3, r5
 800c6ba:	4630      	mov	r0, r6
 800c6bc:	4639      	mov	r1, r7
 800c6be:	f7f3 fe03 	bl	80002c8 <__aeabi_dsub>
 800c6c2:	4602      	mov	r2, r0
 800c6c4:	460b      	mov	r3, r1
 800c6c6:	ec51 0b1a 	vmov	r0, r1, d10
 800c6ca:	f7f4 fa45 	bl	8000b58 <__aeabi_dcmpgt>
 800c6ce:	2800      	cmp	r0, #0
 800c6d0:	f47f ae04 	bne.w	800c2dc <__ieee754_pow+0x3b4>
 800c6d4:	4aa4      	ldr	r2, [pc, #656]	; (800c968 <__ieee754_pow+0xa40>)
 800c6d6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c6da:	4293      	cmp	r3, r2
 800c6dc:	f340 8108 	ble.w	800c8f0 <__ieee754_pow+0x9c8>
 800c6e0:	151b      	asrs	r3, r3, #20
 800c6e2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800c6e6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800c6ea:	fa4a f303 	asr.w	r3, sl, r3
 800c6ee:	445b      	add	r3, fp
 800c6f0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800c6f4:	4e9d      	ldr	r6, [pc, #628]	; (800c96c <__ieee754_pow+0xa44>)
 800c6f6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800c6fa:	4116      	asrs	r6, r2
 800c6fc:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800c700:	2000      	movs	r0, #0
 800c702:	ea23 0106 	bic.w	r1, r3, r6
 800c706:	f1c2 0214 	rsb	r2, r2, #20
 800c70a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800c70e:	fa4a fa02 	asr.w	sl, sl, r2
 800c712:	f1bb 0f00 	cmp.w	fp, #0
 800c716:	4602      	mov	r2, r0
 800c718:	460b      	mov	r3, r1
 800c71a:	4620      	mov	r0, r4
 800c71c:	4629      	mov	r1, r5
 800c71e:	bfb8      	it	lt
 800c720:	f1ca 0a00 	rsblt	sl, sl, #0
 800c724:	f7f3 fdd0 	bl	80002c8 <__aeabi_dsub>
 800c728:	ec41 0b19 	vmov	d9, r0, r1
 800c72c:	4642      	mov	r2, r8
 800c72e:	464b      	mov	r3, r9
 800c730:	ec51 0b19 	vmov	r0, r1, d9
 800c734:	f7f3 fdca 	bl	80002cc <__adddf3>
 800c738:	a37b      	add	r3, pc, #492	; (adr r3, 800c928 <__ieee754_pow+0xa00>)
 800c73a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c73e:	2000      	movs	r0, #0
 800c740:	4604      	mov	r4, r0
 800c742:	460d      	mov	r5, r1
 800c744:	f7f3 ff78 	bl	8000638 <__aeabi_dmul>
 800c748:	ec53 2b19 	vmov	r2, r3, d9
 800c74c:	4606      	mov	r6, r0
 800c74e:	460f      	mov	r7, r1
 800c750:	4620      	mov	r0, r4
 800c752:	4629      	mov	r1, r5
 800c754:	f7f3 fdb8 	bl	80002c8 <__aeabi_dsub>
 800c758:	4602      	mov	r2, r0
 800c75a:	460b      	mov	r3, r1
 800c75c:	4640      	mov	r0, r8
 800c75e:	4649      	mov	r1, r9
 800c760:	f7f3 fdb2 	bl	80002c8 <__aeabi_dsub>
 800c764:	a372      	add	r3, pc, #456	; (adr r3, 800c930 <__ieee754_pow+0xa08>)
 800c766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c76a:	f7f3 ff65 	bl	8000638 <__aeabi_dmul>
 800c76e:	a372      	add	r3, pc, #456	; (adr r3, 800c938 <__ieee754_pow+0xa10>)
 800c770:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c774:	4680      	mov	r8, r0
 800c776:	4689      	mov	r9, r1
 800c778:	4620      	mov	r0, r4
 800c77a:	4629      	mov	r1, r5
 800c77c:	f7f3 ff5c 	bl	8000638 <__aeabi_dmul>
 800c780:	4602      	mov	r2, r0
 800c782:	460b      	mov	r3, r1
 800c784:	4640      	mov	r0, r8
 800c786:	4649      	mov	r1, r9
 800c788:	f7f3 fda0 	bl	80002cc <__adddf3>
 800c78c:	4604      	mov	r4, r0
 800c78e:	460d      	mov	r5, r1
 800c790:	4602      	mov	r2, r0
 800c792:	460b      	mov	r3, r1
 800c794:	4630      	mov	r0, r6
 800c796:	4639      	mov	r1, r7
 800c798:	f7f3 fd98 	bl	80002cc <__adddf3>
 800c79c:	4632      	mov	r2, r6
 800c79e:	463b      	mov	r3, r7
 800c7a0:	4680      	mov	r8, r0
 800c7a2:	4689      	mov	r9, r1
 800c7a4:	f7f3 fd90 	bl	80002c8 <__aeabi_dsub>
 800c7a8:	4602      	mov	r2, r0
 800c7aa:	460b      	mov	r3, r1
 800c7ac:	4620      	mov	r0, r4
 800c7ae:	4629      	mov	r1, r5
 800c7b0:	f7f3 fd8a 	bl	80002c8 <__aeabi_dsub>
 800c7b4:	4642      	mov	r2, r8
 800c7b6:	4606      	mov	r6, r0
 800c7b8:	460f      	mov	r7, r1
 800c7ba:	464b      	mov	r3, r9
 800c7bc:	4640      	mov	r0, r8
 800c7be:	4649      	mov	r1, r9
 800c7c0:	f7f3 ff3a 	bl	8000638 <__aeabi_dmul>
 800c7c4:	a35e      	add	r3, pc, #376	; (adr r3, 800c940 <__ieee754_pow+0xa18>)
 800c7c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7ca:	4604      	mov	r4, r0
 800c7cc:	460d      	mov	r5, r1
 800c7ce:	f7f3 ff33 	bl	8000638 <__aeabi_dmul>
 800c7d2:	a35d      	add	r3, pc, #372	; (adr r3, 800c948 <__ieee754_pow+0xa20>)
 800c7d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7d8:	f7f3 fd76 	bl	80002c8 <__aeabi_dsub>
 800c7dc:	4622      	mov	r2, r4
 800c7de:	462b      	mov	r3, r5
 800c7e0:	f7f3 ff2a 	bl	8000638 <__aeabi_dmul>
 800c7e4:	a35a      	add	r3, pc, #360	; (adr r3, 800c950 <__ieee754_pow+0xa28>)
 800c7e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7ea:	f7f3 fd6f 	bl	80002cc <__adddf3>
 800c7ee:	4622      	mov	r2, r4
 800c7f0:	462b      	mov	r3, r5
 800c7f2:	f7f3 ff21 	bl	8000638 <__aeabi_dmul>
 800c7f6:	a358      	add	r3, pc, #352	; (adr r3, 800c958 <__ieee754_pow+0xa30>)
 800c7f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7fc:	f7f3 fd64 	bl	80002c8 <__aeabi_dsub>
 800c800:	4622      	mov	r2, r4
 800c802:	462b      	mov	r3, r5
 800c804:	f7f3 ff18 	bl	8000638 <__aeabi_dmul>
 800c808:	a355      	add	r3, pc, #340	; (adr r3, 800c960 <__ieee754_pow+0xa38>)
 800c80a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c80e:	f7f3 fd5d 	bl	80002cc <__adddf3>
 800c812:	4622      	mov	r2, r4
 800c814:	462b      	mov	r3, r5
 800c816:	f7f3 ff0f 	bl	8000638 <__aeabi_dmul>
 800c81a:	4602      	mov	r2, r0
 800c81c:	460b      	mov	r3, r1
 800c81e:	4640      	mov	r0, r8
 800c820:	4649      	mov	r1, r9
 800c822:	f7f3 fd51 	bl	80002c8 <__aeabi_dsub>
 800c826:	4604      	mov	r4, r0
 800c828:	460d      	mov	r5, r1
 800c82a:	4602      	mov	r2, r0
 800c82c:	460b      	mov	r3, r1
 800c82e:	4640      	mov	r0, r8
 800c830:	4649      	mov	r1, r9
 800c832:	f7f3 ff01 	bl	8000638 <__aeabi_dmul>
 800c836:	2200      	movs	r2, #0
 800c838:	ec41 0b19 	vmov	d9, r0, r1
 800c83c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c840:	4620      	mov	r0, r4
 800c842:	4629      	mov	r1, r5
 800c844:	f7f3 fd40 	bl	80002c8 <__aeabi_dsub>
 800c848:	4602      	mov	r2, r0
 800c84a:	460b      	mov	r3, r1
 800c84c:	ec51 0b19 	vmov	r0, r1, d9
 800c850:	f7f4 f81c 	bl	800088c <__aeabi_ddiv>
 800c854:	4632      	mov	r2, r6
 800c856:	4604      	mov	r4, r0
 800c858:	460d      	mov	r5, r1
 800c85a:	463b      	mov	r3, r7
 800c85c:	4640      	mov	r0, r8
 800c85e:	4649      	mov	r1, r9
 800c860:	f7f3 feea 	bl	8000638 <__aeabi_dmul>
 800c864:	4632      	mov	r2, r6
 800c866:	463b      	mov	r3, r7
 800c868:	f7f3 fd30 	bl	80002cc <__adddf3>
 800c86c:	4602      	mov	r2, r0
 800c86e:	460b      	mov	r3, r1
 800c870:	4620      	mov	r0, r4
 800c872:	4629      	mov	r1, r5
 800c874:	f7f3 fd28 	bl	80002c8 <__aeabi_dsub>
 800c878:	4642      	mov	r2, r8
 800c87a:	464b      	mov	r3, r9
 800c87c:	f7f3 fd24 	bl	80002c8 <__aeabi_dsub>
 800c880:	460b      	mov	r3, r1
 800c882:	4602      	mov	r2, r0
 800c884:	493a      	ldr	r1, [pc, #232]	; (800c970 <__ieee754_pow+0xa48>)
 800c886:	2000      	movs	r0, #0
 800c888:	f7f3 fd1e 	bl	80002c8 <__aeabi_dsub>
 800c88c:	ec41 0b10 	vmov	d0, r0, r1
 800c890:	ee10 3a90 	vmov	r3, s1
 800c894:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800c898:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c89c:	da2b      	bge.n	800c8f6 <__ieee754_pow+0x9ce>
 800c89e:	4650      	mov	r0, sl
 800c8a0:	f000 f966 	bl	800cb70 <scalbn>
 800c8a4:	ec51 0b10 	vmov	r0, r1, d0
 800c8a8:	ec53 2b18 	vmov	r2, r3, d8
 800c8ac:	f7ff bbed 	b.w	800c08a <__ieee754_pow+0x162>
 800c8b0:	4b30      	ldr	r3, [pc, #192]	; (800c974 <__ieee754_pow+0xa4c>)
 800c8b2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c8b6:	429e      	cmp	r6, r3
 800c8b8:	f77f af0c 	ble.w	800c6d4 <__ieee754_pow+0x7ac>
 800c8bc:	4b2e      	ldr	r3, [pc, #184]	; (800c978 <__ieee754_pow+0xa50>)
 800c8be:	440b      	add	r3, r1
 800c8c0:	4303      	orrs	r3, r0
 800c8c2:	d009      	beq.n	800c8d8 <__ieee754_pow+0x9b0>
 800c8c4:	ec51 0b18 	vmov	r0, r1, d8
 800c8c8:	2200      	movs	r2, #0
 800c8ca:	2300      	movs	r3, #0
 800c8cc:	f7f4 f926 	bl	8000b1c <__aeabi_dcmplt>
 800c8d0:	3800      	subs	r0, #0
 800c8d2:	bf18      	it	ne
 800c8d4:	2001      	movne	r0, #1
 800c8d6:	e447      	b.n	800c168 <__ieee754_pow+0x240>
 800c8d8:	4622      	mov	r2, r4
 800c8da:	462b      	mov	r3, r5
 800c8dc:	f7f3 fcf4 	bl	80002c8 <__aeabi_dsub>
 800c8e0:	4642      	mov	r2, r8
 800c8e2:	464b      	mov	r3, r9
 800c8e4:	f7f4 f92e 	bl	8000b44 <__aeabi_dcmpge>
 800c8e8:	2800      	cmp	r0, #0
 800c8ea:	f43f aef3 	beq.w	800c6d4 <__ieee754_pow+0x7ac>
 800c8ee:	e7e9      	b.n	800c8c4 <__ieee754_pow+0x99c>
 800c8f0:	f04f 0a00 	mov.w	sl, #0
 800c8f4:	e71a      	b.n	800c72c <__ieee754_pow+0x804>
 800c8f6:	ec51 0b10 	vmov	r0, r1, d0
 800c8fa:	4619      	mov	r1, r3
 800c8fc:	e7d4      	b.n	800c8a8 <__ieee754_pow+0x980>
 800c8fe:	491c      	ldr	r1, [pc, #112]	; (800c970 <__ieee754_pow+0xa48>)
 800c900:	2000      	movs	r0, #0
 800c902:	f7ff bb30 	b.w	800bf66 <__ieee754_pow+0x3e>
 800c906:	2000      	movs	r0, #0
 800c908:	2100      	movs	r1, #0
 800c90a:	f7ff bb2c 	b.w	800bf66 <__ieee754_pow+0x3e>
 800c90e:	4630      	mov	r0, r6
 800c910:	4639      	mov	r1, r7
 800c912:	f7ff bb28 	b.w	800bf66 <__ieee754_pow+0x3e>
 800c916:	9204      	str	r2, [sp, #16]
 800c918:	f7ff bb7a 	b.w	800c010 <__ieee754_pow+0xe8>
 800c91c:	2300      	movs	r3, #0
 800c91e:	f7ff bb64 	b.w	800bfea <__ieee754_pow+0xc2>
 800c922:	bf00      	nop
 800c924:	f3af 8000 	nop.w
 800c928:	00000000 	.word	0x00000000
 800c92c:	3fe62e43 	.word	0x3fe62e43
 800c930:	fefa39ef 	.word	0xfefa39ef
 800c934:	3fe62e42 	.word	0x3fe62e42
 800c938:	0ca86c39 	.word	0x0ca86c39
 800c93c:	be205c61 	.word	0xbe205c61
 800c940:	72bea4d0 	.word	0x72bea4d0
 800c944:	3e663769 	.word	0x3e663769
 800c948:	c5d26bf1 	.word	0xc5d26bf1
 800c94c:	3ebbbd41 	.word	0x3ebbbd41
 800c950:	af25de2c 	.word	0xaf25de2c
 800c954:	3f11566a 	.word	0x3f11566a
 800c958:	16bebd93 	.word	0x16bebd93
 800c95c:	3f66c16c 	.word	0x3f66c16c
 800c960:	5555553e 	.word	0x5555553e
 800c964:	3fc55555 	.word	0x3fc55555
 800c968:	3fe00000 	.word	0x3fe00000
 800c96c:	000fffff 	.word	0x000fffff
 800c970:	3ff00000 	.word	0x3ff00000
 800c974:	4090cbff 	.word	0x4090cbff
 800c978:	3f6f3400 	.word	0x3f6f3400
 800c97c:	652b82fe 	.word	0x652b82fe
 800c980:	3c971547 	.word	0x3c971547

0800c984 <__ieee754_sqrt>:
 800c984:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c988:	ec55 4b10 	vmov	r4, r5, d0
 800c98c:	4e55      	ldr	r6, [pc, #340]	; (800cae4 <__ieee754_sqrt+0x160>)
 800c98e:	43ae      	bics	r6, r5
 800c990:	ee10 0a10 	vmov	r0, s0
 800c994:	ee10 3a10 	vmov	r3, s0
 800c998:	462a      	mov	r2, r5
 800c99a:	4629      	mov	r1, r5
 800c99c:	d110      	bne.n	800c9c0 <__ieee754_sqrt+0x3c>
 800c99e:	ee10 2a10 	vmov	r2, s0
 800c9a2:	462b      	mov	r3, r5
 800c9a4:	f7f3 fe48 	bl	8000638 <__aeabi_dmul>
 800c9a8:	4602      	mov	r2, r0
 800c9aa:	460b      	mov	r3, r1
 800c9ac:	4620      	mov	r0, r4
 800c9ae:	4629      	mov	r1, r5
 800c9b0:	f7f3 fc8c 	bl	80002cc <__adddf3>
 800c9b4:	4604      	mov	r4, r0
 800c9b6:	460d      	mov	r5, r1
 800c9b8:	ec45 4b10 	vmov	d0, r4, r5
 800c9bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9c0:	2d00      	cmp	r5, #0
 800c9c2:	dc10      	bgt.n	800c9e6 <__ieee754_sqrt+0x62>
 800c9c4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c9c8:	4330      	orrs	r0, r6
 800c9ca:	d0f5      	beq.n	800c9b8 <__ieee754_sqrt+0x34>
 800c9cc:	b15d      	cbz	r5, 800c9e6 <__ieee754_sqrt+0x62>
 800c9ce:	ee10 2a10 	vmov	r2, s0
 800c9d2:	462b      	mov	r3, r5
 800c9d4:	ee10 0a10 	vmov	r0, s0
 800c9d8:	f7f3 fc76 	bl	80002c8 <__aeabi_dsub>
 800c9dc:	4602      	mov	r2, r0
 800c9de:	460b      	mov	r3, r1
 800c9e0:	f7f3 ff54 	bl	800088c <__aeabi_ddiv>
 800c9e4:	e7e6      	b.n	800c9b4 <__ieee754_sqrt+0x30>
 800c9e6:	1512      	asrs	r2, r2, #20
 800c9e8:	d074      	beq.n	800cad4 <__ieee754_sqrt+0x150>
 800c9ea:	07d4      	lsls	r4, r2, #31
 800c9ec:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800c9f0:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800c9f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800c9f8:	bf5e      	ittt	pl
 800c9fa:	0fda      	lsrpl	r2, r3, #31
 800c9fc:	005b      	lslpl	r3, r3, #1
 800c9fe:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800ca02:	2400      	movs	r4, #0
 800ca04:	0fda      	lsrs	r2, r3, #31
 800ca06:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800ca0a:	107f      	asrs	r7, r7, #1
 800ca0c:	005b      	lsls	r3, r3, #1
 800ca0e:	2516      	movs	r5, #22
 800ca10:	4620      	mov	r0, r4
 800ca12:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800ca16:	1886      	adds	r6, r0, r2
 800ca18:	428e      	cmp	r6, r1
 800ca1a:	bfde      	ittt	le
 800ca1c:	1b89      	suble	r1, r1, r6
 800ca1e:	18b0      	addle	r0, r6, r2
 800ca20:	18a4      	addle	r4, r4, r2
 800ca22:	0049      	lsls	r1, r1, #1
 800ca24:	3d01      	subs	r5, #1
 800ca26:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800ca2a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800ca2e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ca32:	d1f0      	bne.n	800ca16 <__ieee754_sqrt+0x92>
 800ca34:	462a      	mov	r2, r5
 800ca36:	f04f 0e20 	mov.w	lr, #32
 800ca3a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800ca3e:	4281      	cmp	r1, r0
 800ca40:	eb06 0c05 	add.w	ip, r6, r5
 800ca44:	dc02      	bgt.n	800ca4c <__ieee754_sqrt+0xc8>
 800ca46:	d113      	bne.n	800ca70 <__ieee754_sqrt+0xec>
 800ca48:	459c      	cmp	ip, r3
 800ca4a:	d811      	bhi.n	800ca70 <__ieee754_sqrt+0xec>
 800ca4c:	f1bc 0f00 	cmp.w	ip, #0
 800ca50:	eb0c 0506 	add.w	r5, ip, r6
 800ca54:	da43      	bge.n	800cade <__ieee754_sqrt+0x15a>
 800ca56:	2d00      	cmp	r5, #0
 800ca58:	db41      	blt.n	800cade <__ieee754_sqrt+0x15a>
 800ca5a:	f100 0801 	add.w	r8, r0, #1
 800ca5e:	1a09      	subs	r1, r1, r0
 800ca60:	459c      	cmp	ip, r3
 800ca62:	bf88      	it	hi
 800ca64:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800ca68:	eba3 030c 	sub.w	r3, r3, ip
 800ca6c:	4432      	add	r2, r6
 800ca6e:	4640      	mov	r0, r8
 800ca70:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800ca74:	f1be 0e01 	subs.w	lr, lr, #1
 800ca78:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800ca7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ca80:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800ca84:	d1db      	bne.n	800ca3e <__ieee754_sqrt+0xba>
 800ca86:	430b      	orrs	r3, r1
 800ca88:	d006      	beq.n	800ca98 <__ieee754_sqrt+0x114>
 800ca8a:	1c50      	adds	r0, r2, #1
 800ca8c:	bf13      	iteet	ne
 800ca8e:	3201      	addne	r2, #1
 800ca90:	3401      	addeq	r4, #1
 800ca92:	4672      	moveq	r2, lr
 800ca94:	f022 0201 	bicne.w	r2, r2, #1
 800ca98:	1063      	asrs	r3, r4, #1
 800ca9a:	0852      	lsrs	r2, r2, #1
 800ca9c:	07e1      	lsls	r1, r4, #31
 800ca9e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800caa2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800caa6:	bf48      	it	mi
 800caa8:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800caac:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800cab0:	4614      	mov	r4, r2
 800cab2:	e781      	b.n	800c9b8 <__ieee754_sqrt+0x34>
 800cab4:	0ad9      	lsrs	r1, r3, #11
 800cab6:	3815      	subs	r0, #21
 800cab8:	055b      	lsls	r3, r3, #21
 800caba:	2900      	cmp	r1, #0
 800cabc:	d0fa      	beq.n	800cab4 <__ieee754_sqrt+0x130>
 800cabe:	02cd      	lsls	r5, r1, #11
 800cac0:	d50a      	bpl.n	800cad8 <__ieee754_sqrt+0x154>
 800cac2:	f1c2 0420 	rsb	r4, r2, #32
 800cac6:	fa23 f404 	lsr.w	r4, r3, r4
 800caca:	1e55      	subs	r5, r2, #1
 800cacc:	4093      	lsls	r3, r2
 800cace:	4321      	orrs	r1, r4
 800cad0:	1b42      	subs	r2, r0, r5
 800cad2:	e78a      	b.n	800c9ea <__ieee754_sqrt+0x66>
 800cad4:	4610      	mov	r0, r2
 800cad6:	e7f0      	b.n	800caba <__ieee754_sqrt+0x136>
 800cad8:	0049      	lsls	r1, r1, #1
 800cada:	3201      	adds	r2, #1
 800cadc:	e7ef      	b.n	800cabe <__ieee754_sqrt+0x13a>
 800cade:	4680      	mov	r8, r0
 800cae0:	e7bd      	b.n	800ca5e <__ieee754_sqrt+0xda>
 800cae2:	bf00      	nop
 800cae4:	7ff00000 	.word	0x7ff00000

0800cae8 <with_errno>:
 800cae8:	b570      	push	{r4, r5, r6, lr}
 800caea:	4604      	mov	r4, r0
 800caec:	460d      	mov	r5, r1
 800caee:	4616      	mov	r6, r2
 800caf0:	f7fc fd6e 	bl	80095d0 <__errno>
 800caf4:	4629      	mov	r1, r5
 800caf6:	6006      	str	r6, [r0, #0]
 800caf8:	4620      	mov	r0, r4
 800cafa:	bd70      	pop	{r4, r5, r6, pc}

0800cafc <xflow>:
 800cafc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cafe:	4614      	mov	r4, r2
 800cb00:	461d      	mov	r5, r3
 800cb02:	b108      	cbz	r0, 800cb08 <xflow+0xc>
 800cb04:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800cb08:	e9cd 2300 	strd	r2, r3, [sp]
 800cb0c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb10:	4620      	mov	r0, r4
 800cb12:	4629      	mov	r1, r5
 800cb14:	f7f3 fd90 	bl	8000638 <__aeabi_dmul>
 800cb18:	2222      	movs	r2, #34	; 0x22
 800cb1a:	b003      	add	sp, #12
 800cb1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cb20:	f7ff bfe2 	b.w	800cae8 <with_errno>

0800cb24 <__math_uflow>:
 800cb24:	b508      	push	{r3, lr}
 800cb26:	2200      	movs	r2, #0
 800cb28:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800cb2c:	f7ff ffe6 	bl	800cafc <xflow>
 800cb30:	ec41 0b10 	vmov	d0, r0, r1
 800cb34:	bd08      	pop	{r3, pc}

0800cb36 <__math_oflow>:
 800cb36:	b508      	push	{r3, lr}
 800cb38:	2200      	movs	r2, #0
 800cb3a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800cb3e:	f7ff ffdd 	bl	800cafc <xflow>
 800cb42:	ec41 0b10 	vmov	d0, r0, r1
 800cb46:	bd08      	pop	{r3, pc}

0800cb48 <fabs>:
 800cb48:	ec51 0b10 	vmov	r0, r1, d0
 800cb4c:	ee10 2a10 	vmov	r2, s0
 800cb50:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cb54:	ec43 2b10 	vmov	d0, r2, r3
 800cb58:	4770      	bx	lr

0800cb5a <finite>:
 800cb5a:	b082      	sub	sp, #8
 800cb5c:	ed8d 0b00 	vstr	d0, [sp]
 800cb60:	9801      	ldr	r0, [sp, #4]
 800cb62:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800cb66:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800cb6a:	0fc0      	lsrs	r0, r0, #31
 800cb6c:	b002      	add	sp, #8
 800cb6e:	4770      	bx	lr

0800cb70 <scalbn>:
 800cb70:	b570      	push	{r4, r5, r6, lr}
 800cb72:	ec55 4b10 	vmov	r4, r5, d0
 800cb76:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800cb7a:	4606      	mov	r6, r0
 800cb7c:	462b      	mov	r3, r5
 800cb7e:	b99a      	cbnz	r2, 800cba8 <scalbn+0x38>
 800cb80:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800cb84:	4323      	orrs	r3, r4
 800cb86:	d036      	beq.n	800cbf6 <scalbn+0x86>
 800cb88:	4b39      	ldr	r3, [pc, #228]	; (800cc70 <scalbn+0x100>)
 800cb8a:	4629      	mov	r1, r5
 800cb8c:	ee10 0a10 	vmov	r0, s0
 800cb90:	2200      	movs	r2, #0
 800cb92:	f7f3 fd51 	bl	8000638 <__aeabi_dmul>
 800cb96:	4b37      	ldr	r3, [pc, #220]	; (800cc74 <scalbn+0x104>)
 800cb98:	429e      	cmp	r6, r3
 800cb9a:	4604      	mov	r4, r0
 800cb9c:	460d      	mov	r5, r1
 800cb9e:	da10      	bge.n	800cbc2 <scalbn+0x52>
 800cba0:	a32b      	add	r3, pc, #172	; (adr r3, 800cc50 <scalbn+0xe0>)
 800cba2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cba6:	e03a      	b.n	800cc1e <scalbn+0xae>
 800cba8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800cbac:	428a      	cmp	r2, r1
 800cbae:	d10c      	bne.n	800cbca <scalbn+0x5a>
 800cbb0:	ee10 2a10 	vmov	r2, s0
 800cbb4:	4620      	mov	r0, r4
 800cbb6:	4629      	mov	r1, r5
 800cbb8:	f7f3 fb88 	bl	80002cc <__adddf3>
 800cbbc:	4604      	mov	r4, r0
 800cbbe:	460d      	mov	r5, r1
 800cbc0:	e019      	b.n	800cbf6 <scalbn+0x86>
 800cbc2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800cbc6:	460b      	mov	r3, r1
 800cbc8:	3a36      	subs	r2, #54	; 0x36
 800cbca:	4432      	add	r2, r6
 800cbcc:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800cbd0:	428a      	cmp	r2, r1
 800cbd2:	dd08      	ble.n	800cbe6 <scalbn+0x76>
 800cbd4:	2d00      	cmp	r5, #0
 800cbd6:	a120      	add	r1, pc, #128	; (adr r1, 800cc58 <scalbn+0xe8>)
 800cbd8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cbdc:	da1c      	bge.n	800cc18 <scalbn+0xa8>
 800cbde:	a120      	add	r1, pc, #128	; (adr r1, 800cc60 <scalbn+0xf0>)
 800cbe0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cbe4:	e018      	b.n	800cc18 <scalbn+0xa8>
 800cbe6:	2a00      	cmp	r2, #0
 800cbe8:	dd08      	ble.n	800cbfc <scalbn+0x8c>
 800cbea:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cbee:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cbf2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cbf6:	ec45 4b10 	vmov	d0, r4, r5
 800cbfa:	bd70      	pop	{r4, r5, r6, pc}
 800cbfc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800cc00:	da19      	bge.n	800cc36 <scalbn+0xc6>
 800cc02:	f24c 3350 	movw	r3, #50000	; 0xc350
 800cc06:	429e      	cmp	r6, r3
 800cc08:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800cc0c:	dd0a      	ble.n	800cc24 <scalbn+0xb4>
 800cc0e:	a112      	add	r1, pc, #72	; (adr r1, 800cc58 <scalbn+0xe8>)
 800cc10:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc14:	2b00      	cmp	r3, #0
 800cc16:	d1e2      	bne.n	800cbde <scalbn+0x6e>
 800cc18:	a30f      	add	r3, pc, #60	; (adr r3, 800cc58 <scalbn+0xe8>)
 800cc1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc1e:	f7f3 fd0b 	bl	8000638 <__aeabi_dmul>
 800cc22:	e7cb      	b.n	800cbbc <scalbn+0x4c>
 800cc24:	a10a      	add	r1, pc, #40	; (adr r1, 800cc50 <scalbn+0xe0>)
 800cc26:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc2a:	2b00      	cmp	r3, #0
 800cc2c:	d0b8      	beq.n	800cba0 <scalbn+0x30>
 800cc2e:	a10e      	add	r1, pc, #56	; (adr r1, 800cc68 <scalbn+0xf8>)
 800cc30:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cc34:	e7b4      	b.n	800cba0 <scalbn+0x30>
 800cc36:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cc3a:	3236      	adds	r2, #54	; 0x36
 800cc3c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cc40:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800cc44:	4620      	mov	r0, r4
 800cc46:	4b0c      	ldr	r3, [pc, #48]	; (800cc78 <scalbn+0x108>)
 800cc48:	2200      	movs	r2, #0
 800cc4a:	e7e8      	b.n	800cc1e <scalbn+0xae>
 800cc4c:	f3af 8000 	nop.w
 800cc50:	c2f8f359 	.word	0xc2f8f359
 800cc54:	01a56e1f 	.word	0x01a56e1f
 800cc58:	8800759c 	.word	0x8800759c
 800cc5c:	7e37e43c 	.word	0x7e37e43c
 800cc60:	8800759c 	.word	0x8800759c
 800cc64:	fe37e43c 	.word	0xfe37e43c
 800cc68:	c2f8f359 	.word	0xc2f8f359
 800cc6c:	81a56e1f 	.word	0x81a56e1f
 800cc70:	43500000 	.word	0x43500000
 800cc74:	ffff3cb0 	.word	0xffff3cb0
 800cc78:	3c900000 	.word	0x3c900000

0800cc7c <_init>:
 800cc7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc7e:	bf00      	nop
 800cc80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc82:	bc08      	pop	{r3}
 800cc84:	469e      	mov	lr, r3
 800cc86:	4770      	bx	lr

0800cc88 <_fini>:
 800cc88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc8a:	bf00      	nop
 800cc8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc8e:	bc08      	pop	{r3}
 800cc90:	469e      	mov	lr, r3
 800cc92:	4770      	bx	lr
