// Seed: 2145403155
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    input wor id_2,
    output wor id_3,
    input wand id_4,
    id_6,
    id_7
);
  assign id_3 = 1 - id_1;
  assign module_1.id_2 = 0;
  assign id_3 = 1;
  wand id_8, id_9 = id_4, id_10;
  logic [7:0] id_11;
  wire id_12;
  assign id_11[1'd0 : (1)] = {1'h0, 1};
  assign id_10.id_8 = -1;
  assign id_9 = 1;
  always id_7 = 1;
  wand id_13 = id_9 == id_7;
  tri  id_14 = id_10;
  wire id_15, id_16;
  wire id_17;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    input wire id_3,
    output wire id_4,
    output supply1 id_5,
    id_7
);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_3,
      id_0,
      id_3
  );
endmodule
