Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 23 15:00:04 2025
| Host         : Suriya running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     256         
LUTAR-1    Warning           LUT drives async reset alert    88          
TIMING-18  Warning           Missing input or output delay   2           
TIMING-20  Warning           Non-clocked latch               49          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (390)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (565)
5. checking no_input_delay (3)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (390)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: btn0 (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: btn1 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Save_data_reg[9]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: clk_div_u3/clkout_r_reg/Q (HIGH)

 There are 165 register/latch pins with no clock driven by root clock pin: clk_div_u4/clkout_r_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk_div_u5/clkout_r_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: datach0_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: datach0_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: datach0_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach0_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: datach1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach1_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: datach1_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: datach1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: datach1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: drv_mcp3202_u0/Data_Receive_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: drv_mcp3202_u0/ap_vaild_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: drv_uart_u0/ap_vaild_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: hl_sel_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (565)
--------------------------------------------------
 There are 565 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.567        0.000                      0                   37        0.174        0.000                      0                   37       41.160        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.567        0.000                      0                   37        0.174        0.000                      0                   37       41.160        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.567ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 1.090ns (23.008%)  route 3.648ns (76.992%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.553     5.097    clk_div_u5/CLK
    SLICE_X43Y29         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.419     5.516 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.960     6.476    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.299     6.775 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           1.019     7.794    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.918 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.575     8.493    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.617 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          1.094     9.710    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X43Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.834 r  clk_div_u5/cnter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.834    clk_div_u5/cnter[18]
    SLICE_X43Y33         FDCE                                         r  clk_div_u5/cnter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.440    88.135    clk_div_u5/CLK
    SLICE_X43Y33         FDCE                                         r  clk_div_u5/cnter_reg[18]/C
                         clock pessimism              0.273    88.408    
                         clock uncertainty           -0.035    88.373    
    SLICE_X43Y33         FDCE (Setup_fdce_C_D)        0.029    88.402    clk_div_u5/cnter_reg[18]
  -------------------------------------------------------------------
                         required time                         88.402    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                 78.567    

Slack (MET) :             78.571ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.736ns  (logic 1.090ns (23.018%)  route 3.646ns (76.982%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.553     5.097    clk_div_u5/CLK
    SLICE_X43Y29         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.419     5.516 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.960     6.476    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.299     6.775 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           1.019     7.794    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.918 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.575     8.493    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.617 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          1.092     9.708    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X43Y33         LUT2 (Prop_lut2_I0_O)        0.124     9.832 r  clk_div_u5/cnter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.832    clk_div_u5/cnter[19]
    SLICE_X43Y33         FDCE                                         r  clk_div_u5/cnter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.440    88.135    clk_div_u5/CLK
    SLICE_X43Y33         FDCE                                         r  clk_div_u5/cnter_reg[19]/C
                         clock pessimism              0.273    88.408    
                         clock uncertainty           -0.035    88.373    
    SLICE_X43Y33         FDCE (Setup_fdce_C_D)        0.031    88.404    clk_div_u5/cnter_reg[19]
  -------------------------------------------------------------------
                         required time                         88.404    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                 78.571    

Slack (MET) :             78.587ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 1.116ns (23.428%)  route 3.648ns (76.572%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.553     5.097    clk_div_u5/CLK
    SLICE_X43Y29         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.419     5.516 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.960     6.476    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.299     6.775 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           1.019     7.794    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.918 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.575     8.493    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.617 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          1.094     9.710    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X43Y33         LUT2 (Prop_lut2_I0_O)        0.150     9.860 r  clk_div_u5/cnter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.860    clk_div_u5/cnter[21]
    SLICE_X43Y33         FDCE                                         r  clk_div_u5/cnter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.440    88.135    clk_div_u5/CLK
    SLICE_X43Y33         FDCE                                         r  clk_div_u5/cnter_reg[21]/C
                         clock pessimism              0.273    88.408    
                         clock uncertainty           -0.035    88.373    
    SLICE_X43Y33         FDCE (Setup_fdce_C_D)        0.075    88.448    clk_div_u5/cnter_reg[21]
  -------------------------------------------------------------------
                         required time                         88.448    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                 78.587    

Slack (MET) :             78.589ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.116ns (23.438%)  route 3.646ns (76.562%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.553     5.097    clk_div_u5/CLK
    SLICE_X43Y29         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.419     5.516 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.960     6.476    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.299     6.775 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           1.019     7.794    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.918 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.575     8.493    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.617 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          1.092     9.708    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X43Y33         LUT2 (Prop_lut2_I0_O)        0.150     9.858 r  clk_div_u5/cnter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.858    clk_div_u5/cnter[20]
    SLICE_X43Y33         FDCE                                         r  clk_div_u5/cnter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.440    88.135    clk_div_u5/CLK
    SLICE_X43Y33         FDCE                                         r  clk_div_u5/cnter_reg[20]/C
                         clock pessimism              0.273    88.408    
                         clock uncertainty           -0.035    88.373    
    SLICE_X43Y33         FDCE (Setup_fdce_C_D)        0.075    88.448    clk_div_u5/cnter_reg[20]
  -------------------------------------------------------------------
                         required time                         88.448    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                 78.589    

Slack (MET) :             78.716ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 1.090ns (23.761%)  route 3.497ns (76.239%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 88.134 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.553     5.097    clk_div_u5/CLK
    SLICE_X43Y29         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.419     5.516 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.960     6.476    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.299     6.775 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           1.019     7.794    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.918 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.575     8.493    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.617 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          0.944     9.560    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.684 r  clk_div_u5/cnter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.684    clk_div_u5/cnter[14]
    SLICE_X43Y32         FDCE                                         r  clk_div_u5/cnter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.439    88.134    clk_div_u5/CLK
    SLICE_X43Y32         FDCE                                         r  clk_div_u5/cnter_reg[14]/C
                         clock pessimism              0.273    88.407    
                         clock uncertainty           -0.035    88.372    
    SLICE_X43Y32         FDCE (Setup_fdce_C_D)        0.029    88.401    clk_div_u5/cnter_reg[14]
  -------------------------------------------------------------------
                         required time                         88.401    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 78.716    

Slack (MET) :             78.720ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 1.090ns (23.771%)  route 3.495ns (76.229%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 88.134 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.553     5.097    clk_div_u5/CLK
    SLICE_X43Y29         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.419     5.516 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.960     6.476    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.299     6.775 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           1.019     7.794    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.918 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.575     8.493    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.617 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          0.942     9.558    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.124     9.682 r  clk_div_u5/cnter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.682    clk_div_u5/cnter[15]
    SLICE_X43Y32         FDCE                                         r  clk_div_u5/cnter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.439    88.134    clk_div_u5/CLK
    SLICE_X43Y32         FDCE                                         r  clk_div_u5/cnter_reg[15]/C
                         clock pessimism              0.273    88.407    
                         clock uncertainty           -0.035    88.372    
    SLICE_X43Y32         FDCE (Setup_fdce_C_D)        0.031    88.403    clk_div_u5/cnter_reg[15]
  -------------------------------------------------------------------
                         required time                         88.403    
                         arrival time                          -9.682    
  -------------------------------------------------------------------
                         slack                                 78.720    

Slack (MET) :             78.736ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.613ns  (logic 1.116ns (24.190%)  route 3.497ns (75.810%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 88.134 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.553     5.097    clk_div_u5/CLK
    SLICE_X43Y29         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.419     5.516 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.960     6.476    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.299     6.775 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           1.019     7.794    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.918 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.575     8.493    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.617 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          0.944     9.560    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.150     9.710 r  clk_div_u5/cnter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.710    clk_div_u5/cnter[17]
    SLICE_X43Y32         FDCE                                         r  clk_div_u5/cnter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.439    88.134    clk_div_u5/CLK
    SLICE_X43Y32         FDCE                                         r  clk_div_u5/cnter_reg[17]/C
                         clock pessimism              0.273    88.407    
                         clock uncertainty           -0.035    88.372    
    SLICE_X43Y32         FDCE (Setup_fdce_C_D)        0.075    88.447    clk_div_u5/cnter_reg[17]
  -------------------------------------------------------------------
                         required time                         88.447    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                 78.736    

Slack (MET) :             78.738ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.611ns  (logic 1.116ns (24.201%)  route 3.495ns (75.799%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 88.134 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.553     5.097    clk_div_u5/CLK
    SLICE_X43Y29         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.419     5.516 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.960     6.476    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.299     6.775 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           1.019     7.794    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.918 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.575     8.493    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.617 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          0.942     9.558    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X43Y32         LUT2 (Prop_lut2_I0_O)        0.150     9.708 r  clk_div_u5/cnter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.708    clk_div_u5/cnter[16]
    SLICE_X43Y32         FDCE                                         r  clk_div_u5/cnter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.439    88.134    clk_div_u5/CLK
    SLICE_X43Y32         FDCE                                         r  clk_div_u5/cnter_reg[16]/C
                         clock pessimism              0.273    88.407    
                         clock uncertainty           -0.035    88.372    
    SLICE_X43Y32         FDCE (Setup_fdce_C_D)        0.075    88.447    clk_div_u5/cnter_reg[16]
  -------------------------------------------------------------------
                         required time                         88.447    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                 78.738    

Slack (MET) :             78.808ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 1.090ns (24.263%)  route 3.403ns (75.737%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 88.131 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.553     5.097    clk_div_u5/CLK
    SLICE_X43Y29         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.419     5.516 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.960     6.476    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.299     6.775 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           1.019     7.794    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.918 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.575     8.493    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.617 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          0.849     9.465    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.589 r  clk_div_u5/cnter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     9.589    clk_div_u5/cnter[6]
    SLICE_X43Y30         FDCE                                         r  clk_div_u5/cnter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.436    88.131    clk_div_u5/CLK
    SLICE_X43Y30         FDCE                                         r  clk_div_u5/cnter_reg[6]/C
                         clock pessimism              0.273    88.404    
                         clock uncertainty           -0.035    88.369    
    SLICE_X43Y30         FDCE (Setup_fdce_C_D)        0.029    88.398    clk_div_u5/cnter_reg[6]
  -------------------------------------------------------------------
                         required time                         88.398    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                 78.808    

Slack (MET) :             78.811ns  (required time - arrival time)
  Source:                 clk_div_u5/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u5/cnter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.492ns  (logic 1.090ns (24.268%)  route 3.402ns (75.732%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns = ( 88.131 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.553     5.097    clk_div_u5/CLK
    SLICE_X43Y29         FDCE                                         r  clk_div_u5/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDCE (Prop_fdce_C_Q)         0.419     5.516 f  clk_div_u5/cnter_reg[1]/Q
                         net (fo=2, routed)           0.960     6.476    clk_div_u5/cnter_reg_n_0_[1]
    SLICE_X43Y33         LUT6 (Prop_lut6_I4_O)        0.299     6.775 r  clk_div_u5/cnter[21]_i_6/O
                         net (fo=1, routed)           1.019     7.794    clk_div_u5/cnter[21]_i_6_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.918 r  clk_div_u5/cnter[21]_i_3/O
                         net (fo=1, routed)           0.575     8.493    clk_div_u5/cnter[21]_i_3_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.617 r  clk_div_u5/cnter[21]_i_2/O
                         net (fo=22, routed)          0.848     9.464    clk_div_u5/cnter[21]_i_2_n_0
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.124     9.588 r  clk_div_u5/cnter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     9.588    clk_div_u5/cnter[7]
    SLICE_X43Y30         FDCE                                         r  clk_div_u5/cnter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.436    88.131    clk_div_u5/CLK
    SLICE_X43Y30         FDCE                                         r  clk_div_u5/cnter_reg[7]/C
                         clock pessimism              0.273    88.404    
                         clock uncertainty           -0.035    88.369    
    SLICE_X43Y30         FDCE (Setup_fdce_C_D)        0.031    88.400    clk_div_u5/cnter_reg[7]
  -------------------------------------------------------------------
                         required time                         88.400    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                 78.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (67.005%)  route 0.092ns (32.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.468    clk_div_u4/CLK
    SLICE_X33Y48         FDCE                                         r  clk_div_u4/cnter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  clk_div_u4/cnter_reg[0]/Q
                         net (fo=7, routed)           0.092     1.700    clk_div_u4/cnter_reg_n_0_[0]
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.745 r  clk_div_u4/cnter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.745    clk_div_u4/cnter[4]
    SLICE_X32Y48         FDCE                                         r  clk_div_u4/cnter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X32Y48         FDCE                                         r  clk_div_u4/cnter_reg[4]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X32Y48         FDCE (Hold_fdce_C_D)         0.091     1.572    clk_div_u4/cnter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 clk_div_u3/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u3/cnter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.563     1.467    clk_div_u3/CLK
    SLICE_X36Y44         FDCE                                         r  clk_div_u3/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.128     1.595 f  clk_div_u3/cnter_reg[1]/Q
                         net (fo=3, routed)           0.075     1.670    clk_div_u3/cnter[1]
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.099     1.769 r  clk_div_u3/cnter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.769    clk_div_u3/cnter[0]_i_1__1_n_0
    SLICE_X36Y44         FDCE                                         r  clk_div_u3/cnter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.832     1.981    clk_div_u3/CLK
    SLICE_X36Y44         FDCE                                         r  clk_div_u3/cnter_reg[0]/C
                         clock pessimism             -0.514     1.467    
    SLICE_X36Y44         FDCE (Hold_fdce_C_D)         0.092     1.559    clk_div_u3/cnter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.209ns (61.528%)  route 0.131ns (38.472%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.563     1.467    clk_div_u4/CLK
    SLICE_X34Y48         FDCE                                         r  clk_div_u4/cnter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.164     1.631 f  clk_div_u4/cnter_reg[9]/Q
                         net (fo=3, routed)           0.131     1.761    clk_div_u4/cnter_reg_n_0_[9]
    SLICE_X33Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.806 r  clk_div_u4/cnter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.806    clk_div_u4/cnter[0]
    SLICE_X33Y48         FDCE                                         r  clk_div_u4/cnter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X33Y48         FDCE                                         r  clk_div_u4/cnter_reg[0]/C
                         clock pessimism             -0.479     1.503    
    SLICE_X33Y48         FDCE (Hold_fdce_C_D)         0.092     1.595    clk_div_u4/cnter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.243%)  route 0.157ns (45.757%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.468    clk_div_u4/CLK
    SLICE_X32Y48         FDCE                                         r  clk_div_u4/cnter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  clk_div_u4/cnter_reg[4]/Q
                         net (fo=6, routed)           0.157     1.766    clk_div_u4/cnter_reg_n_0_[4]
    SLICE_X32Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.811 r  clk_div_u4/cnter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.811    clk_div_u4/cnter[7]
    SLICE_X32Y48         FDCE                                         r  clk_div_u4/cnter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X32Y48         FDCE                                         r  clk_div_u4/cnter_reg[7]/C
                         clock pessimism             -0.514     1.468    
    SLICE_X32Y48         FDCE (Hold_fdce_C_D)         0.092     1.560    clk_div_u4/cnter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.563     1.467    clk_div_u4/CLK
    SLICE_X34Y48         FDCE                                         r  clk_div_u4/cnter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  clk_div_u4/cnter_reg[9]/Q
                         net (fo=3, routed)           0.175     1.806    clk_div_u4/cnter_reg_n_0_[9]
    SLICE_X34Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.851 r  clk_div_u4/cnter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.851    clk_div_u4/cnter[9]
    SLICE_X34Y48         FDCE                                         r  clk_div_u4/cnter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.832     1.981    clk_div_u4/CLK
    SLICE_X34Y48         FDCE                                         r  clk_div_u4/cnter_reg[9]/C
                         clock pessimism             -0.514     1.467    
    SLICE_X34Y48         FDCE (Hold_fdce_C_D)         0.120     1.587    clk_div_u4/cnter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_u4/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/clkout_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.563     1.467    clk_div_u4/CLK
    SLICE_X34Y47         FDCE                                         r  clk_div_u4/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  clk_div_u4/clkout_r_reg/Q
                         net (fo=2, routed)           0.175     1.806    clk_div_u4/CLK_UART
    SLICE_X34Y47         LUT2 (Prop_lut2_I1_O)        0.045     1.851 r  clk_div_u4/clkout_r_i_1__0/O
                         net (fo=1, routed)           0.000     1.851    clk_div_u4/clkout_r_i_1__0_n_0
    SLICE_X34Y47         FDCE                                         r  clk_div_u4/clkout_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.832     1.981    clk_div_u4/CLK
    SLICE_X34Y47         FDCE                                         r  clk_div_u4/clkout_r_reg/C
                         clock pessimism             -0.514     1.467    
    SLICE_X34Y47         FDCE (Hold_fdce_C_D)         0.120     1.587    clk_div_u4/clkout_r_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.139%)  route 0.189ns (50.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.468    clk_div_u4/CLK
    SLICE_X33Y48         FDCE                                         r  clk_div_u4/cnter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  clk_div_u4/cnter_reg[2]/Q
                         net (fo=5, routed)           0.189     1.798    clk_div_u4/cnter_reg_n_0_[2]
    SLICE_X33Y48         LUT5 (Prop_lut5_I4_O)        0.042     1.840 r  clk_div_u4/cnter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.840    clk_div_u4/cnter[3]
    SLICE_X33Y48         FDCE                                         r  clk_div_u4/cnter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X33Y48         FDCE                                         r  clk_div_u4/cnter_reg[3]/C
                         clock pessimism             -0.514     1.468    
    SLICE_X33Y48         FDCE (Hold_fdce_C_D)         0.107     1.575    clk_div_u4/cnter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 clk_div_u4/cnter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u4/cnter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.545%)  route 0.189ns (50.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.564     1.468    clk_div_u4/CLK
    SLICE_X33Y48         FDCE                                         r  clk_div_u4/cnter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  clk_div_u4/cnter_reg[2]/Q
                         net (fo=5, routed)           0.189     1.798    clk_div_u4/cnter_reg_n_0_[2]
    SLICE_X33Y48         LUT4 (Prop_lut4_I1_O)        0.045     1.843 r  clk_div_u4/cnter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.843    clk_div_u4/cnter[2]
    SLICE_X33Y48         FDCE                                         r  clk_div_u4/cnter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X33Y48         FDCE                                         r  clk_div_u4/cnter_reg[2]/C
                         clock pessimism             -0.514     1.468    
    SLICE_X33Y48         FDCE (Hold_fdce_C_D)         0.091     1.559    clk_div_u4/cnter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 clk_div_u3/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u3/clkout_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.291%)  route 0.199ns (51.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.563     1.467    clk_div_u3/CLK
    SLICE_X36Y44         FDCE                                         r  clk_div_u3/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  clk_div_u3/clkout_r_reg/Q
                         net (fo=3, routed)           0.199     1.807    clk_div_u3/CLK_ADC
    SLICE_X36Y44         LUT3 (Prop_lut3_I2_O)        0.045     1.852 r  clk_div_u3/clkout_r_i_1/O
                         net (fo=1, routed)           0.000     1.852    clk_div_u3/clkout_r_i_1_n_0
    SLICE_X36Y44         FDCE                                         r  clk_div_u3/clkout_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.832     1.981    clk_div_u3/CLK
    SLICE_X36Y44         FDCE                                         r  clk_div_u3/clkout_r_reg/C
                         clock pessimism             -0.514     1.467    
    SLICE_X36Y44         FDCE (Hold_fdce_C_D)         0.091     1.558    clk_div_u3/clkout_r_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 clk_div_u3/cnter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            clk_div_u3/cnter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.230ns (56.819%)  route 0.175ns (43.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.563     1.467    clk_div_u3/CLK
    SLICE_X36Y44         FDCE                                         r  clk_div_u3/cnter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.128     1.595 f  clk_div_u3/cnter_reg[1]/Q
                         net (fo=3, routed)           0.175     1.769    clk_div_u3/cnter[1]
    SLICE_X36Y44         LUT2 (Prop_lut2_I0_O)        0.102     1.871 r  clk_div_u3/cnter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.871    clk_div_u3/cnter[1]_i_1_n_0
    SLICE_X36Y44         FDCE                                         r  clk_div_u3/cnter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.832     1.981    clk_div_u3/CLK
    SLICE_X36Y44         FDCE                                         r  clk_div_u3/cnter_reg[1]/C
                         clock pessimism             -0.514     1.467    
    SLICE_X36Y44         FDCE (Hold_fdce_C_D)         0.107     1.574    clk_div_u3/cnter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.298    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y2  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X36Y44   clk_div_u3/clkout_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X36Y44   clk_div_u3/cnter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X36Y44   clk_div_u3/cnter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X34Y47   clk_div_u4/clkout_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X33Y48   clk_div_u4/cnter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X33Y48   clk_div_u4/cnter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X33Y48   clk_div_u4/cnter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X33Y48   clk_div_u4/cnter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X32Y48   clk_div_u4/cnter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X36Y44   clk_div_u3/clkout_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X36Y44   clk_div_u3/clkout_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X36Y44   clk_div_u3/cnter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X36Y44   clk_div_u3/cnter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X36Y44   clk_div_u3/cnter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X36Y44   clk_div_u3/cnter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X34Y47   clk_div_u4/clkout_r_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X34Y47   clk_div_u4/clkout_r_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X33Y48   clk_div_u4/cnter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X33Y48   clk_div_u4/cnter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X36Y44   clk_div_u3/clkout_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X36Y44   clk_div_u3/clkout_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X36Y44   clk_div_u3/cnter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X36Y44   clk_div_u3/cnter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X36Y44   clk_div_u3/cnter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X36Y44   clk_div_u3/cnter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X34Y47   clk_div_u4/clkout_r_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X34Y47   clk_div_u4/clkout_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X33Y48   clk_div_u4/cnter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X33Y48   clk_div_u4/cnter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           570 Endpoints
Min Delay           570 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 chua_rng_data/v1_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chua_rng_data/v1_reg[5]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.841ns  (logic 13.255ns (44.418%)  route 16.586ns (55.582%))
  Logic Levels:           29  (CARRY4=16 DSP48E1=1 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         LDCE                         0.000     0.000 r  chua_rng_data/v1_reg[7]_LDC/G
    SLICE_X36Y11         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chua_rng_data/v1_reg[7]_LDC/Q
                         net (fo=21, routed)          2.533     3.294    chua_rng_data/v1_reg[7]_LDC_n_0
    SLICE_X44Y17         LUT3 (Prop_lut3_I1_O)        0.124     3.418 r  chua_rng_data/rnd[7]_i_1/O
                         net (fo=7, routed)           1.598     5.017    chua_rng_data/rnd[7]_i_1_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.421 r  chua_rng_data/nonlinear1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.421    chua_rng_data/nonlinear1_inferred__0/i__carry__0_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.744 r  chua_rng_data/nonlinear1_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.742     6.485    chua_rng_data/nonlinear1_inferred__0/i__carry__1_n_6
    SLICE_X40Y17         LUT2 (Prop_lut2_I0_O)        0.306     6.791 r  chua_rng_data/i___111_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.791    chua_rng_data/i___111_carry__0_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.192 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.192    chua_rng_data/nonlinear1_inferred__0/i___111_carry__0_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.526 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__1/O[1]
                         net (fo=2, routed)           1.117     8.643    chua_rng_data/nonlinear1_inferred__0/i___111_carry__1_n_6
    SLICE_X44Y17         LUT5 (Prop_lut5_I0_O)        0.303     8.946 r  chua_rng_data/i___169_carry__2_i_4/O
                         net (fo=2, routed)           0.814     9.761    chua_rng_data/i___169_carry__2_i_4_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  chua_rng_data/i___169_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.885    chua_rng_data/i___169_carry__2_i_8_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.417 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.417    chua_rng_data/nonlinear1_inferred__0/i___169_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.639 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__3/O[0]
                         net (fo=1, routed)           0.658    11.297    chua_rng_data/nonlinear1_inferred__0/i___169_carry__3_n_7
    SLICE_X42Y18         LUT5 (Prop_lut5_I1_O)        0.299    11.596 r  chua_rng_data/v15_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.596    chua_rng_data/v15_carry__1_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.976 r  chua_rng_data/v15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.976    chua_rng_data/v15_carry__1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.299 r  chua_rng_data/v15_carry__2/O[1]
                         net (fo=13, routed)          1.414    13.713    chua_rng_data/v15[13]
    SLICE_X43Y24         LUT2 (Prop_lut2_I1_O)        0.306    14.019 r  chua_rng_data/v14__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.019    chua_rng_data/v14__33_carry__2_i_3_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.659 r  chua_rng_data/v14__33_carry__2/O[3]
                         net (fo=3, routed)           0.831    15.490    chua_rng_data/v14__33_carry__2_n_4
    SLICE_X44Y24         LUT4 (Prop_lut4_I2_O)        0.306    15.796 r  chua_rng_data/v14__175_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.796    chua_rng_data/v14__175_carry__2_i_4_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.197 r  chua_rng_data/v14__175_carry__2/CO[3]
                         net (fo=1, routed)           0.009    16.206    chua_rng_data/v14__175_carry__2_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.428 r  chua_rng_data/v14__175_carry__3/O[0]
                         net (fo=3, routed)           0.861    17.289    chua_rng_data/v14__175_carry__3_n_7
    SLICE_X52Y25         LUT3 (Prop_lut3_I1_O)        0.299    17.588 r  chua_rng_data/v14__248_carry__1_i_12/O
                         net (fo=2, routed)           1.487    19.075    chua_rng_data/v14__248_carry__1_i_12_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I1_O)        0.149    19.224 r  chua_rng_data/v14__248_carry__2_i_4/O
                         net (fo=2, routed)           0.838    20.063    chua_rng_data/v14__248_carry__2_i_4_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.332    20.395 r  chua_rng_data/v14__248_carry__2_i_8/O
                         net (fo=1, routed)           0.000    20.395    chua_rng_data/v14__248_carry__2_i_8_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.908 r  chua_rng_data/v14__248_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.908    chua_rng_data/v14__248_carry__2_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.025 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.025    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.340 r  chua_rng_data/v14__248_carry__4/O[3]
                         net (fo=3, routed)           0.760    22.099    chua_rng_data/v130
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[17]_P[17])
                                                      3.839    25.938 r  chua_rng_data/v12/P[17]
                         net (fo=1, routed)           1.493    27.431    chua_rng_data/v12_n_88
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.124    27.555 r  chua_rng_data/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    27.555    chua_rng_data/i__carry_i_7__1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.088 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.088    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.411 r  chua_rng_data/v10_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           1.430    29.841    chua_rng_data/v10_inferred__1/i__carry__0_n_6
    SLICE_X37Y17         FDPE                                         r  chua_rng_data/v1_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chua_rng_data/v1_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.773ns  (logic 13.255ns (44.521%)  route 16.518ns (55.479%))
  Logic Levels:           29  (CARRY4=16 DSP48E1=1 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         LDCE                         0.000     0.000 r  chua_rng_data/v1_reg[7]_LDC/G
    SLICE_X36Y11         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chua_rng_data/v1_reg[7]_LDC/Q
                         net (fo=21, routed)          2.533     3.294    chua_rng_data/v1_reg[7]_LDC_n_0
    SLICE_X44Y17         LUT3 (Prop_lut3_I1_O)        0.124     3.418 r  chua_rng_data/rnd[7]_i_1/O
                         net (fo=7, routed)           1.598     5.017    chua_rng_data/rnd[7]_i_1_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.421 r  chua_rng_data/nonlinear1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.421    chua_rng_data/nonlinear1_inferred__0/i__carry__0_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.744 r  chua_rng_data/nonlinear1_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.742     6.485    chua_rng_data/nonlinear1_inferred__0/i__carry__1_n_6
    SLICE_X40Y17         LUT2 (Prop_lut2_I0_O)        0.306     6.791 r  chua_rng_data/i___111_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.791    chua_rng_data/i___111_carry__0_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.192 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.192    chua_rng_data/nonlinear1_inferred__0/i___111_carry__0_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.526 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__1/O[1]
                         net (fo=2, routed)           1.117     8.643    chua_rng_data/nonlinear1_inferred__0/i___111_carry__1_n_6
    SLICE_X44Y17         LUT5 (Prop_lut5_I0_O)        0.303     8.946 r  chua_rng_data/i___169_carry__2_i_4/O
                         net (fo=2, routed)           0.814     9.761    chua_rng_data/i___169_carry__2_i_4_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  chua_rng_data/i___169_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.885    chua_rng_data/i___169_carry__2_i_8_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.417 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.417    chua_rng_data/nonlinear1_inferred__0/i___169_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.639 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__3/O[0]
                         net (fo=1, routed)           0.658    11.297    chua_rng_data/nonlinear1_inferred__0/i___169_carry__3_n_7
    SLICE_X42Y18         LUT5 (Prop_lut5_I1_O)        0.299    11.596 r  chua_rng_data/v15_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.596    chua_rng_data/v15_carry__1_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.976 r  chua_rng_data/v15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.976    chua_rng_data/v15_carry__1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.299 r  chua_rng_data/v15_carry__2/O[1]
                         net (fo=13, routed)          1.414    13.713    chua_rng_data/v15[13]
    SLICE_X43Y24         LUT2 (Prop_lut2_I1_O)        0.306    14.019 r  chua_rng_data/v14__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.019    chua_rng_data/v14__33_carry__2_i_3_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.659 r  chua_rng_data/v14__33_carry__2/O[3]
                         net (fo=3, routed)           0.831    15.490    chua_rng_data/v14__33_carry__2_n_4
    SLICE_X44Y24         LUT4 (Prop_lut4_I2_O)        0.306    15.796 r  chua_rng_data/v14__175_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.796    chua_rng_data/v14__175_carry__2_i_4_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.197 r  chua_rng_data/v14__175_carry__2/CO[3]
                         net (fo=1, routed)           0.009    16.206    chua_rng_data/v14__175_carry__2_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.428 r  chua_rng_data/v14__175_carry__3/O[0]
                         net (fo=3, routed)           0.861    17.289    chua_rng_data/v14__175_carry__3_n_7
    SLICE_X52Y25         LUT3 (Prop_lut3_I1_O)        0.299    17.588 r  chua_rng_data/v14__248_carry__1_i_12/O
                         net (fo=2, routed)           1.487    19.075    chua_rng_data/v14__248_carry__1_i_12_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I1_O)        0.149    19.224 r  chua_rng_data/v14__248_carry__2_i_4/O
                         net (fo=2, routed)           0.838    20.063    chua_rng_data/v14__248_carry__2_i_4_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.332    20.395 r  chua_rng_data/v14__248_carry__2_i_8/O
                         net (fo=1, routed)           0.000    20.395    chua_rng_data/v14__248_carry__2_i_8_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.908 r  chua_rng_data/v14__248_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.908    chua_rng_data/v14__248_carry__2_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.025 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.025    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.340 r  chua_rng_data/v14__248_carry__4/O[3]
                         net (fo=3, routed)           0.760    22.099    chua_rng_data/v130
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[17]_P[17])
                                                      3.839    25.938 r  chua_rng_data/v12/P[17]
                         net (fo=1, routed)           1.493    27.431    chua_rng_data/v12_n_88
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.124    27.555 r  chua_rng_data/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    27.555    chua_rng_data/i__carry_i_7__1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.088 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.088    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    28.411 r  chua_rng_data/v10_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           1.361    29.773    chua_rng_data/v10_inferred__1/i__carry__0_n_6
    SLICE_X37Y16         FDCE                                         r  chua_rng_data/v1_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chua_rng_data/v1_reg[7]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.539ns  (logic 13.247ns (44.846%)  route 16.292ns (55.154%))
  Logic Levels:           29  (CARRY4=16 DSP48E1=1 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         LDCE                         0.000     0.000 r  chua_rng_data/v1_reg[7]_LDC/G
    SLICE_X36Y11         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chua_rng_data/v1_reg[7]_LDC/Q
                         net (fo=21, routed)          2.533     3.294    chua_rng_data/v1_reg[7]_LDC_n_0
    SLICE_X44Y17         LUT3 (Prop_lut3_I1_O)        0.124     3.418 r  chua_rng_data/rnd[7]_i_1/O
                         net (fo=7, routed)           1.598     5.017    chua_rng_data/rnd[7]_i_1_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.421 r  chua_rng_data/nonlinear1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.421    chua_rng_data/nonlinear1_inferred__0/i__carry__0_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.744 r  chua_rng_data/nonlinear1_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.742     6.485    chua_rng_data/nonlinear1_inferred__0/i__carry__1_n_6
    SLICE_X40Y17         LUT2 (Prop_lut2_I0_O)        0.306     6.791 r  chua_rng_data/i___111_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.791    chua_rng_data/i___111_carry__0_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.192 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.192    chua_rng_data/nonlinear1_inferred__0/i___111_carry__0_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.526 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__1/O[1]
                         net (fo=2, routed)           1.117     8.643    chua_rng_data/nonlinear1_inferred__0/i___111_carry__1_n_6
    SLICE_X44Y17         LUT5 (Prop_lut5_I0_O)        0.303     8.946 r  chua_rng_data/i___169_carry__2_i_4/O
                         net (fo=2, routed)           0.814     9.761    chua_rng_data/i___169_carry__2_i_4_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  chua_rng_data/i___169_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.885    chua_rng_data/i___169_carry__2_i_8_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.417 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.417    chua_rng_data/nonlinear1_inferred__0/i___169_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.639 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__3/O[0]
                         net (fo=1, routed)           0.658    11.297    chua_rng_data/nonlinear1_inferred__0/i___169_carry__3_n_7
    SLICE_X42Y18         LUT5 (Prop_lut5_I1_O)        0.299    11.596 r  chua_rng_data/v15_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.596    chua_rng_data/v15_carry__1_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.976 r  chua_rng_data/v15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.976    chua_rng_data/v15_carry__1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.299 r  chua_rng_data/v15_carry__2/O[1]
                         net (fo=13, routed)          1.414    13.713    chua_rng_data/v15[13]
    SLICE_X43Y24         LUT2 (Prop_lut2_I1_O)        0.306    14.019 r  chua_rng_data/v14__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.019    chua_rng_data/v14__33_carry__2_i_3_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.659 r  chua_rng_data/v14__33_carry__2/O[3]
                         net (fo=3, routed)           0.831    15.490    chua_rng_data/v14__33_carry__2_n_4
    SLICE_X44Y24         LUT4 (Prop_lut4_I2_O)        0.306    15.796 r  chua_rng_data/v14__175_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.796    chua_rng_data/v14__175_carry__2_i_4_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.197 r  chua_rng_data/v14__175_carry__2/CO[3]
                         net (fo=1, routed)           0.009    16.206    chua_rng_data/v14__175_carry__2_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.428 r  chua_rng_data/v14__175_carry__3/O[0]
                         net (fo=3, routed)           0.861    17.289    chua_rng_data/v14__175_carry__3_n_7
    SLICE_X52Y25         LUT3 (Prop_lut3_I1_O)        0.299    17.588 r  chua_rng_data/v14__248_carry__1_i_12/O
                         net (fo=2, routed)           1.487    19.075    chua_rng_data/v14__248_carry__1_i_12_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I1_O)        0.149    19.224 r  chua_rng_data/v14__248_carry__2_i_4/O
                         net (fo=2, routed)           0.838    20.063    chua_rng_data/v14__248_carry__2_i_4_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.332    20.395 r  chua_rng_data/v14__248_carry__2_i_8/O
                         net (fo=1, routed)           0.000    20.395    chua_rng_data/v14__248_carry__2_i_8_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.908 r  chua_rng_data/v14__248_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.908    chua_rng_data/v14__248_carry__2_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.025 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.025    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.340 r  chua_rng_data/v14__248_carry__4/O[3]
                         net (fo=3, routed)           0.760    22.099    chua_rng_data/v130
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[17]_P[17])
                                                      3.839    25.938 r  chua_rng_data/v12/P[17]
                         net (fo=1, routed)           1.493    27.431    chua_rng_data/v12_n_88
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.124    27.555 r  chua_rng_data/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    27.555    chua_rng_data/i__carry_i_7__1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.088 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.088    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.403 r  chua_rng_data/v10_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           1.135    29.539    chua_rng_data/v10_inferred__1/i__carry__0_n_4
    SLICE_X38Y11         FDCE                                         r  chua_rng_data/v1_reg[7]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chua_rng_data/v1_reg[7]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.409ns  (logic 13.247ns (45.045%)  route 16.162ns (54.955%))
  Logic Levels:           29  (CARRY4=16 DSP48E1=1 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         LDCE                         0.000     0.000 r  chua_rng_data/v1_reg[7]_LDC/G
    SLICE_X36Y11         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chua_rng_data/v1_reg[7]_LDC/Q
                         net (fo=21, routed)          2.533     3.294    chua_rng_data/v1_reg[7]_LDC_n_0
    SLICE_X44Y17         LUT3 (Prop_lut3_I1_O)        0.124     3.418 r  chua_rng_data/rnd[7]_i_1/O
                         net (fo=7, routed)           1.598     5.017    chua_rng_data/rnd[7]_i_1_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.421 r  chua_rng_data/nonlinear1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.421    chua_rng_data/nonlinear1_inferred__0/i__carry__0_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.744 r  chua_rng_data/nonlinear1_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.742     6.485    chua_rng_data/nonlinear1_inferred__0/i__carry__1_n_6
    SLICE_X40Y17         LUT2 (Prop_lut2_I0_O)        0.306     6.791 r  chua_rng_data/i___111_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.791    chua_rng_data/i___111_carry__0_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.192 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.192    chua_rng_data/nonlinear1_inferred__0/i___111_carry__0_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.526 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__1/O[1]
                         net (fo=2, routed)           1.117     8.643    chua_rng_data/nonlinear1_inferred__0/i___111_carry__1_n_6
    SLICE_X44Y17         LUT5 (Prop_lut5_I0_O)        0.303     8.946 r  chua_rng_data/i___169_carry__2_i_4/O
                         net (fo=2, routed)           0.814     9.761    chua_rng_data/i___169_carry__2_i_4_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  chua_rng_data/i___169_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.885    chua_rng_data/i___169_carry__2_i_8_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.417 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.417    chua_rng_data/nonlinear1_inferred__0/i___169_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.639 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__3/O[0]
                         net (fo=1, routed)           0.658    11.297    chua_rng_data/nonlinear1_inferred__0/i___169_carry__3_n_7
    SLICE_X42Y18         LUT5 (Prop_lut5_I1_O)        0.299    11.596 r  chua_rng_data/v15_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.596    chua_rng_data/v15_carry__1_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.976 r  chua_rng_data/v15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.976    chua_rng_data/v15_carry__1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.299 r  chua_rng_data/v15_carry__2/O[1]
                         net (fo=13, routed)          1.414    13.713    chua_rng_data/v15[13]
    SLICE_X43Y24         LUT2 (Prop_lut2_I1_O)        0.306    14.019 r  chua_rng_data/v14__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.019    chua_rng_data/v14__33_carry__2_i_3_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.659 r  chua_rng_data/v14__33_carry__2/O[3]
                         net (fo=3, routed)           0.831    15.490    chua_rng_data/v14__33_carry__2_n_4
    SLICE_X44Y24         LUT4 (Prop_lut4_I2_O)        0.306    15.796 r  chua_rng_data/v14__175_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.796    chua_rng_data/v14__175_carry__2_i_4_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.197 r  chua_rng_data/v14__175_carry__2/CO[3]
                         net (fo=1, routed)           0.009    16.206    chua_rng_data/v14__175_carry__2_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.428 r  chua_rng_data/v14__175_carry__3/O[0]
                         net (fo=3, routed)           0.861    17.289    chua_rng_data/v14__175_carry__3_n_7
    SLICE_X52Y25         LUT3 (Prop_lut3_I1_O)        0.299    17.588 r  chua_rng_data/v14__248_carry__1_i_12/O
                         net (fo=2, routed)           1.487    19.075    chua_rng_data/v14__248_carry__1_i_12_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I1_O)        0.149    19.224 r  chua_rng_data/v14__248_carry__2_i_4/O
                         net (fo=2, routed)           0.838    20.063    chua_rng_data/v14__248_carry__2_i_4_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.332    20.395 r  chua_rng_data/v14__248_carry__2_i_8/O
                         net (fo=1, routed)           0.000    20.395    chua_rng_data/v14__248_carry__2_i_8_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.908 r  chua_rng_data/v14__248_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.908    chua_rng_data/v14__248_carry__2_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.025 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.025    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.340 r  chua_rng_data/v14__248_carry__4/O[3]
                         net (fo=3, routed)           0.760    22.099    chua_rng_data/v130
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[17]_P[17])
                                                      3.839    25.938 r  chua_rng_data/v12/P[17]
                         net (fo=1, routed)           1.493    27.431    chua_rng_data/v12_n_88
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.124    27.555 r  chua_rng_data/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    27.555    chua_rng_data/i__carry_i_7__1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.088 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.088    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.403 r  chua_rng_data/v10_inferred__1/i__carry__0/O[3]
                         net (fo=2, routed)           1.005    29.409    chua_rng_data/v10_inferred__1/i__carry__0_n_4
    SLICE_X37Y11         FDPE                                         r  chua_rng_data/v1_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chua_rng_data/v1_reg[10]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.407ns  (logic 13.288ns (45.187%)  route 16.119ns (54.813%))
  Logic Levels:           30  (CARRY4=17 DSP48E1=1 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         LDCE                         0.000     0.000 r  chua_rng_data/v1_reg[7]_LDC/G
    SLICE_X36Y11         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chua_rng_data/v1_reg[7]_LDC/Q
                         net (fo=21, routed)          2.533     3.294    chua_rng_data/v1_reg[7]_LDC_n_0
    SLICE_X44Y17         LUT3 (Prop_lut3_I1_O)        0.124     3.418 r  chua_rng_data/rnd[7]_i_1/O
                         net (fo=7, routed)           1.598     5.017    chua_rng_data/rnd[7]_i_1_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.421 r  chua_rng_data/nonlinear1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.421    chua_rng_data/nonlinear1_inferred__0/i__carry__0_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.744 r  chua_rng_data/nonlinear1_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.742     6.485    chua_rng_data/nonlinear1_inferred__0/i__carry__1_n_6
    SLICE_X40Y17         LUT2 (Prop_lut2_I0_O)        0.306     6.791 r  chua_rng_data/i___111_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.791    chua_rng_data/i___111_carry__0_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.192 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.192    chua_rng_data/nonlinear1_inferred__0/i___111_carry__0_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.526 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__1/O[1]
                         net (fo=2, routed)           1.117     8.643    chua_rng_data/nonlinear1_inferred__0/i___111_carry__1_n_6
    SLICE_X44Y17         LUT5 (Prop_lut5_I0_O)        0.303     8.946 r  chua_rng_data/i___169_carry__2_i_4/O
                         net (fo=2, routed)           0.814     9.761    chua_rng_data/i___169_carry__2_i_4_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  chua_rng_data/i___169_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.885    chua_rng_data/i___169_carry__2_i_8_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.417 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.417    chua_rng_data/nonlinear1_inferred__0/i___169_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.639 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__3/O[0]
                         net (fo=1, routed)           0.658    11.297    chua_rng_data/nonlinear1_inferred__0/i___169_carry__3_n_7
    SLICE_X42Y18         LUT5 (Prop_lut5_I1_O)        0.299    11.596 r  chua_rng_data/v15_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.596    chua_rng_data/v15_carry__1_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.976 r  chua_rng_data/v15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.976    chua_rng_data/v15_carry__1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.299 r  chua_rng_data/v15_carry__2/O[1]
                         net (fo=13, routed)          1.414    13.713    chua_rng_data/v15[13]
    SLICE_X43Y24         LUT2 (Prop_lut2_I1_O)        0.306    14.019 r  chua_rng_data/v14__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.019    chua_rng_data/v14__33_carry__2_i_3_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.659 r  chua_rng_data/v14__33_carry__2/O[3]
                         net (fo=3, routed)           0.831    15.490    chua_rng_data/v14__33_carry__2_n_4
    SLICE_X44Y24         LUT4 (Prop_lut4_I2_O)        0.306    15.796 r  chua_rng_data/v14__175_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.796    chua_rng_data/v14__175_carry__2_i_4_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.197 r  chua_rng_data/v14__175_carry__2/CO[3]
                         net (fo=1, routed)           0.009    16.206    chua_rng_data/v14__175_carry__2_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.428 r  chua_rng_data/v14__175_carry__3/O[0]
                         net (fo=3, routed)           0.861    17.289    chua_rng_data/v14__175_carry__3_n_7
    SLICE_X52Y25         LUT3 (Prop_lut3_I1_O)        0.299    17.588 r  chua_rng_data/v14__248_carry__1_i_12/O
                         net (fo=2, routed)           1.487    19.075    chua_rng_data/v14__248_carry__1_i_12_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I1_O)        0.149    19.224 r  chua_rng_data/v14__248_carry__2_i_4/O
                         net (fo=2, routed)           0.838    20.063    chua_rng_data/v14__248_carry__2_i_4_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.332    20.395 r  chua_rng_data/v14__248_carry__2_i_8/O
                         net (fo=1, routed)           0.000    20.395    chua_rng_data/v14__248_carry__2_i_8_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.908 r  chua_rng_data/v14__248_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.908    chua_rng_data/v14__248_carry__2_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.025 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.025    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.340 r  chua_rng_data/v14__248_carry__4/O[3]
                         net (fo=3, routed)           0.760    22.099    chua_rng_data/v130
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[17]_P[17])
                                                      3.839    25.938 r  chua_rng_data/v12/P[17]
                         net (fo=1, routed)           1.493    27.431    chua_rng_data/v12_n_88
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.124    27.555 r  chua_rng_data/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    27.555    chua_rng_data/i__carry_i_7__1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.088 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.088    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.205 r  chua_rng_data/v10_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.205    chua_rng_data/v10_inferred__1/i__carry__0_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.444 r  chua_rng_data/v10_inferred__1/i__carry__1/O[2]
                         net (fo=2, routed)           0.963    29.407    chua_rng_data/v10_inferred__1/i__carry__1_n_5
    SLICE_X43Y19         FDPE                                         r  chua_rng_data/v1_reg[10]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chua_rng_data/v1_reg[8]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.396ns  (logic 13.281ns (45.180%)  route 16.115ns (54.820%))
  Logic Levels:           30  (CARRY4=17 DSP48E1=1 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         LDCE                         0.000     0.000 r  chua_rng_data/v1_reg[7]_LDC/G
    SLICE_X36Y11         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chua_rng_data/v1_reg[7]_LDC/Q
                         net (fo=21, routed)          2.533     3.294    chua_rng_data/v1_reg[7]_LDC_n_0
    SLICE_X44Y17         LUT3 (Prop_lut3_I1_O)        0.124     3.418 r  chua_rng_data/rnd[7]_i_1/O
                         net (fo=7, routed)           1.598     5.017    chua_rng_data/rnd[7]_i_1_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.421 r  chua_rng_data/nonlinear1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.421    chua_rng_data/nonlinear1_inferred__0/i__carry__0_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.744 r  chua_rng_data/nonlinear1_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.742     6.485    chua_rng_data/nonlinear1_inferred__0/i__carry__1_n_6
    SLICE_X40Y17         LUT2 (Prop_lut2_I0_O)        0.306     6.791 r  chua_rng_data/i___111_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.791    chua_rng_data/i___111_carry__0_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.192 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.192    chua_rng_data/nonlinear1_inferred__0/i___111_carry__0_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.526 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__1/O[1]
                         net (fo=2, routed)           1.117     8.643    chua_rng_data/nonlinear1_inferred__0/i___111_carry__1_n_6
    SLICE_X44Y17         LUT5 (Prop_lut5_I0_O)        0.303     8.946 r  chua_rng_data/i___169_carry__2_i_4/O
                         net (fo=2, routed)           0.814     9.761    chua_rng_data/i___169_carry__2_i_4_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  chua_rng_data/i___169_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.885    chua_rng_data/i___169_carry__2_i_8_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.417 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.417    chua_rng_data/nonlinear1_inferred__0/i___169_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.639 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__3/O[0]
                         net (fo=1, routed)           0.658    11.297    chua_rng_data/nonlinear1_inferred__0/i___169_carry__3_n_7
    SLICE_X42Y18         LUT5 (Prop_lut5_I1_O)        0.299    11.596 r  chua_rng_data/v15_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.596    chua_rng_data/v15_carry__1_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.976 r  chua_rng_data/v15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.976    chua_rng_data/v15_carry__1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.299 r  chua_rng_data/v15_carry__2/O[1]
                         net (fo=13, routed)          1.414    13.713    chua_rng_data/v15[13]
    SLICE_X43Y24         LUT2 (Prop_lut2_I1_O)        0.306    14.019 r  chua_rng_data/v14__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.019    chua_rng_data/v14__33_carry__2_i_3_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.659 r  chua_rng_data/v14__33_carry__2/O[3]
                         net (fo=3, routed)           0.831    15.490    chua_rng_data/v14__33_carry__2_n_4
    SLICE_X44Y24         LUT4 (Prop_lut4_I2_O)        0.306    15.796 r  chua_rng_data/v14__175_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.796    chua_rng_data/v14__175_carry__2_i_4_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.197 r  chua_rng_data/v14__175_carry__2/CO[3]
                         net (fo=1, routed)           0.009    16.206    chua_rng_data/v14__175_carry__2_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.428 r  chua_rng_data/v14__175_carry__3/O[0]
                         net (fo=3, routed)           0.861    17.289    chua_rng_data/v14__175_carry__3_n_7
    SLICE_X52Y25         LUT3 (Prop_lut3_I1_O)        0.299    17.588 r  chua_rng_data/v14__248_carry__1_i_12/O
                         net (fo=2, routed)           1.487    19.075    chua_rng_data/v14__248_carry__1_i_12_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I1_O)        0.149    19.224 r  chua_rng_data/v14__248_carry__2_i_4/O
                         net (fo=2, routed)           0.838    20.063    chua_rng_data/v14__248_carry__2_i_4_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.332    20.395 r  chua_rng_data/v14__248_carry__2_i_8/O
                         net (fo=1, routed)           0.000    20.395    chua_rng_data/v14__248_carry__2_i_8_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.908 r  chua_rng_data/v14__248_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.908    chua_rng_data/v14__248_carry__2_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.025 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.025    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.340 r  chua_rng_data/v14__248_carry__4/O[3]
                         net (fo=3, routed)           0.760    22.099    chua_rng_data/v130
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[17]_P[17])
                                                      3.839    25.938 r  chua_rng_data/v12/P[17]
                         net (fo=1, routed)           1.493    27.431    chua_rng_data/v12_n_88
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.124    27.555 r  chua_rng_data/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    27.555    chua_rng_data/i__carry_i_7__1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.088 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.088    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.205 r  chua_rng_data/v10_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.205    chua_rng_data/v10_inferred__1/i__carry__0_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    28.437 r  chua_rng_data/v10_inferred__1/i__carry__1/O[0]
                         net (fo=2, routed)           0.959    29.396    chua_rng_data/v10_inferred__1/i__carry__1_n_7
    SLICE_X43Y21         FDPE                                         r  chua_rng_data/v1_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chua_rng_data/v1_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.384ns  (logic 13.042ns (44.385%)  route 16.342ns (55.615%))
  Logic Levels:           28  (CARRY4=15 DSP48E1=1 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         LDCE                         0.000     0.000 r  chua_rng_data/v1_reg[7]_LDC/G
    SLICE_X36Y11         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chua_rng_data/v1_reg[7]_LDC/Q
                         net (fo=21, routed)          2.533     3.294    chua_rng_data/v1_reg[7]_LDC_n_0
    SLICE_X44Y17         LUT3 (Prop_lut3_I1_O)        0.124     3.418 r  chua_rng_data/rnd[7]_i_1/O
                         net (fo=7, routed)           1.598     5.017    chua_rng_data/rnd[7]_i_1_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.421 r  chua_rng_data/nonlinear1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.421    chua_rng_data/nonlinear1_inferred__0/i__carry__0_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.744 r  chua_rng_data/nonlinear1_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.742     6.485    chua_rng_data/nonlinear1_inferred__0/i__carry__1_n_6
    SLICE_X40Y17         LUT2 (Prop_lut2_I0_O)        0.306     6.791 r  chua_rng_data/i___111_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.791    chua_rng_data/i___111_carry__0_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.192 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.192    chua_rng_data/nonlinear1_inferred__0/i___111_carry__0_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.526 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__1/O[1]
                         net (fo=2, routed)           1.117     8.643    chua_rng_data/nonlinear1_inferred__0/i___111_carry__1_n_6
    SLICE_X44Y17         LUT5 (Prop_lut5_I0_O)        0.303     8.946 r  chua_rng_data/i___169_carry__2_i_4/O
                         net (fo=2, routed)           0.814     9.761    chua_rng_data/i___169_carry__2_i_4_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  chua_rng_data/i___169_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.885    chua_rng_data/i___169_carry__2_i_8_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.417 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.417    chua_rng_data/nonlinear1_inferred__0/i___169_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.639 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__3/O[0]
                         net (fo=1, routed)           0.658    11.297    chua_rng_data/nonlinear1_inferred__0/i___169_carry__3_n_7
    SLICE_X42Y18         LUT5 (Prop_lut5_I1_O)        0.299    11.596 r  chua_rng_data/v15_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.596    chua_rng_data/v15_carry__1_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.976 r  chua_rng_data/v15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.976    chua_rng_data/v15_carry__1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.299 r  chua_rng_data/v15_carry__2/O[1]
                         net (fo=13, routed)          1.414    13.713    chua_rng_data/v15[13]
    SLICE_X43Y24         LUT2 (Prop_lut2_I1_O)        0.306    14.019 r  chua_rng_data/v14__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.019    chua_rng_data/v14__33_carry__2_i_3_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.659 r  chua_rng_data/v14__33_carry__2/O[3]
                         net (fo=3, routed)           0.831    15.490    chua_rng_data/v14__33_carry__2_n_4
    SLICE_X44Y24         LUT4 (Prop_lut4_I2_O)        0.306    15.796 r  chua_rng_data/v14__175_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.796    chua_rng_data/v14__175_carry__2_i_4_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.197 r  chua_rng_data/v14__175_carry__2/CO[3]
                         net (fo=1, routed)           0.009    16.206    chua_rng_data/v14__175_carry__2_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.428 r  chua_rng_data/v14__175_carry__3/O[0]
                         net (fo=3, routed)           0.861    17.289    chua_rng_data/v14__175_carry__3_n_7
    SLICE_X52Y25         LUT3 (Prop_lut3_I1_O)        0.299    17.588 r  chua_rng_data/v14__248_carry__1_i_12/O
                         net (fo=2, routed)           1.487    19.075    chua_rng_data/v14__248_carry__1_i_12_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I1_O)        0.149    19.224 r  chua_rng_data/v14__248_carry__2_i_4/O
                         net (fo=2, routed)           0.838    20.063    chua_rng_data/v14__248_carry__2_i_4_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.332    20.395 r  chua_rng_data/v14__248_carry__2_i_8/O
                         net (fo=1, routed)           0.000    20.395    chua_rng_data/v14__248_carry__2_i_8_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.908 r  chua_rng_data/v14__248_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.908    chua_rng_data/v14__248_carry__2_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.025 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.025    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.340 r  chua_rng_data/v14__248_carry__4/O[3]
                         net (fo=3, routed)           0.760    22.099    chua_rng_data/v130
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[17]_P[17])
                                                      3.839    25.938 r  chua_rng_data/v12/P[17]
                         net (fo=1, routed)           1.493    27.431    chua_rng_data/v12_n_88
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.124    27.555 r  chua_rng_data/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    27.555    chua_rng_data/i__carry_i_7__1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    28.198 r  chua_rng_data/v10_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           1.186    29.384    chua_rng_data/v10_inferred__1/i__carry_n_4
    SLICE_X39Y10         FDPE                                         r  chua_rng_data/v1_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chua_rng_data/v1_reg[10]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.365ns  (logic 13.288ns (45.252%)  route 16.077ns (54.748%))
  Logic Levels:           30  (CARRY4=17 DSP48E1=1 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         LDCE                         0.000     0.000 r  chua_rng_data/v1_reg[7]_LDC/G
    SLICE_X36Y11         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chua_rng_data/v1_reg[7]_LDC/Q
                         net (fo=21, routed)          2.533     3.294    chua_rng_data/v1_reg[7]_LDC_n_0
    SLICE_X44Y17         LUT3 (Prop_lut3_I1_O)        0.124     3.418 r  chua_rng_data/rnd[7]_i_1/O
                         net (fo=7, routed)           1.598     5.017    chua_rng_data/rnd[7]_i_1_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.421 r  chua_rng_data/nonlinear1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.421    chua_rng_data/nonlinear1_inferred__0/i__carry__0_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.744 r  chua_rng_data/nonlinear1_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.742     6.485    chua_rng_data/nonlinear1_inferred__0/i__carry__1_n_6
    SLICE_X40Y17         LUT2 (Prop_lut2_I0_O)        0.306     6.791 r  chua_rng_data/i___111_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.791    chua_rng_data/i___111_carry__0_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.192 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.192    chua_rng_data/nonlinear1_inferred__0/i___111_carry__0_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.526 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__1/O[1]
                         net (fo=2, routed)           1.117     8.643    chua_rng_data/nonlinear1_inferred__0/i___111_carry__1_n_6
    SLICE_X44Y17         LUT5 (Prop_lut5_I0_O)        0.303     8.946 r  chua_rng_data/i___169_carry__2_i_4/O
                         net (fo=2, routed)           0.814     9.761    chua_rng_data/i___169_carry__2_i_4_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  chua_rng_data/i___169_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.885    chua_rng_data/i___169_carry__2_i_8_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.417 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.417    chua_rng_data/nonlinear1_inferred__0/i___169_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.639 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__3/O[0]
                         net (fo=1, routed)           0.658    11.297    chua_rng_data/nonlinear1_inferred__0/i___169_carry__3_n_7
    SLICE_X42Y18         LUT5 (Prop_lut5_I1_O)        0.299    11.596 r  chua_rng_data/v15_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.596    chua_rng_data/v15_carry__1_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.976 r  chua_rng_data/v15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.976    chua_rng_data/v15_carry__1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.299 r  chua_rng_data/v15_carry__2/O[1]
                         net (fo=13, routed)          1.414    13.713    chua_rng_data/v15[13]
    SLICE_X43Y24         LUT2 (Prop_lut2_I1_O)        0.306    14.019 r  chua_rng_data/v14__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.019    chua_rng_data/v14__33_carry__2_i_3_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.659 r  chua_rng_data/v14__33_carry__2/O[3]
                         net (fo=3, routed)           0.831    15.490    chua_rng_data/v14__33_carry__2_n_4
    SLICE_X44Y24         LUT4 (Prop_lut4_I2_O)        0.306    15.796 r  chua_rng_data/v14__175_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.796    chua_rng_data/v14__175_carry__2_i_4_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.197 r  chua_rng_data/v14__175_carry__2/CO[3]
                         net (fo=1, routed)           0.009    16.206    chua_rng_data/v14__175_carry__2_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.428 r  chua_rng_data/v14__175_carry__3/O[0]
                         net (fo=3, routed)           0.861    17.289    chua_rng_data/v14__175_carry__3_n_7
    SLICE_X52Y25         LUT3 (Prop_lut3_I1_O)        0.299    17.588 r  chua_rng_data/v14__248_carry__1_i_12/O
                         net (fo=2, routed)           1.487    19.075    chua_rng_data/v14__248_carry__1_i_12_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I1_O)        0.149    19.224 r  chua_rng_data/v14__248_carry__2_i_4/O
                         net (fo=2, routed)           0.838    20.063    chua_rng_data/v14__248_carry__2_i_4_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.332    20.395 r  chua_rng_data/v14__248_carry__2_i_8/O
                         net (fo=1, routed)           0.000    20.395    chua_rng_data/v14__248_carry__2_i_8_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.908 r  chua_rng_data/v14__248_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.908    chua_rng_data/v14__248_carry__2_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.025 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.025    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.340 r  chua_rng_data/v14__248_carry__4/O[3]
                         net (fo=3, routed)           0.760    22.099    chua_rng_data/v130
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[17]_P[17])
                                                      3.839    25.938 r  chua_rng_data/v12/P[17]
                         net (fo=1, routed)           1.493    27.431    chua_rng_data/v12_n_88
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.124    27.555 r  chua_rng_data/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    27.555    chua_rng_data/i__carry_i_7__1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.088 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.088    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.205 r  chua_rng_data/v10_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.205    chua_rng_data/v10_inferred__1/i__carry__0_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.444 r  chua_rng_data/v10_inferred__1/i__carry__1/O[2]
                         net (fo=2, routed)           0.920    29.365    chua_rng_data/v10_inferred__1/i__carry__1_n_5
    SLICE_X42Y19         FDCE                                         r  chua_rng_data/v1_reg[10]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chua_rng_data/v1_reg[4]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.258ns  (logic 13.164ns (44.992%)  route 16.094ns (55.008%))
  Logic Levels:           29  (CARRY4=16 DSP48E1=1 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         LDCE                         0.000     0.000 r  chua_rng_data/v1_reg[7]_LDC/G
    SLICE_X36Y11         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chua_rng_data/v1_reg[7]_LDC/Q
                         net (fo=21, routed)          2.533     3.294    chua_rng_data/v1_reg[7]_LDC_n_0
    SLICE_X44Y17         LUT3 (Prop_lut3_I1_O)        0.124     3.418 r  chua_rng_data/rnd[7]_i_1/O
                         net (fo=7, routed)           1.598     5.017    chua_rng_data/rnd[7]_i_1_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.421 r  chua_rng_data/nonlinear1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.421    chua_rng_data/nonlinear1_inferred__0/i__carry__0_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.744 r  chua_rng_data/nonlinear1_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.742     6.485    chua_rng_data/nonlinear1_inferred__0/i__carry__1_n_6
    SLICE_X40Y17         LUT2 (Prop_lut2_I0_O)        0.306     6.791 r  chua_rng_data/i___111_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.791    chua_rng_data/i___111_carry__0_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.192 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.192    chua_rng_data/nonlinear1_inferred__0/i___111_carry__0_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.526 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__1/O[1]
                         net (fo=2, routed)           1.117     8.643    chua_rng_data/nonlinear1_inferred__0/i___111_carry__1_n_6
    SLICE_X44Y17         LUT5 (Prop_lut5_I0_O)        0.303     8.946 r  chua_rng_data/i___169_carry__2_i_4/O
                         net (fo=2, routed)           0.814     9.761    chua_rng_data/i___169_carry__2_i_4_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  chua_rng_data/i___169_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.885    chua_rng_data/i___169_carry__2_i_8_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.417 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.417    chua_rng_data/nonlinear1_inferred__0/i___169_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.639 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__3/O[0]
                         net (fo=1, routed)           0.658    11.297    chua_rng_data/nonlinear1_inferred__0/i___169_carry__3_n_7
    SLICE_X42Y18         LUT5 (Prop_lut5_I1_O)        0.299    11.596 r  chua_rng_data/v15_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.596    chua_rng_data/v15_carry__1_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.976 r  chua_rng_data/v15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.976    chua_rng_data/v15_carry__1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.299 r  chua_rng_data/v15_carry__2/O[1]
                         net (fo=13, routed)          1.414    13.713    chua_rng_data/v15[13]
    SLICE_X43Y24         LUT2 (Prop_lut2_I1_O)        0.306    14.019 r  chua_rng_data/v14__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.019    chua_rng_data/v14__33_carry__2_i_3_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.659 r  chua_rng_data/v14__33_carry__2/O[3]
                         net (fo=3, routed)           0.831    15.490    chua_rng_data/v14__33_carry__2_n_4
    SLICE_X44Y24         LUT4 (Prop_lut4_I2_O)        0.306    15.796 r  chua_rng_data/v14__175_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.796    chua_rng_data/v14__175_carry__2_i_4_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.197 r  chua_rng_data/v14__175_carry__2/CO[3]
                         net (fo=1, routed)           0.009    16.206    chua_rng_data/v14__175_carry__2_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.428 r  chua_rng_data/v14__175_carry__3/O[0]
                         net (fo=3, routed)           0.861    17.289    chua_rng_data/v14__175_carry__3_n_7
    SLICE_X52Y25         LUT3 (Prop_lut3_I1_O)        0.299    17.588 r  chua_rng_data/v14__248_carry__1_i_12/O
                         net (fo=2, routed)           1.487    19.075    chua_rng_data/v14__248_carry__1_i_12_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I1_O)        0.149    19.224 r  chua_rng_data/v14__248_carry__2_i_4/O
                         net (fo=2, routed)           0.838    20.063    chua_rng_data/v14__248_carry__2_i_4_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.332    20.395 r  chua_rng_data/v14__248_carry__2_i_8/O
                         net (fo=1, routed)           0.000    20.395    chua_rng_data/v14__248_carry__2_i_8_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.908 r  chua_rng_data/v14__248_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.908    chua_rng_data/v14__248_carry__2_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.025 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.025    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.340 r  chua_rng_data/v14__248_carry__4/O[3]
                         net (fo=3, routed)           0.760    22.099    chua_rng_data/v130
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[17]_P[17])
                                                      3.839    25.938 r  chua_rng_data/v12/P[17]
                         net (fo=1, routed)           1.493    27.431    chua_rng_data/v12_n_88
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.124    27.555 r  chua_rng_data/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    27.555    chua_rng_data/i__carry_i_7__1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.088 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.088    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    28.320 r  chua_rng_data/v10_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.938    29.258    chua_rng_data/v10_inferred__1/i__carry__0_n_7
    SLICE_X40Y18         FDPE                                         r  chua_rng_data/v1_reg[4]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/v1_reg[7]_LDC/G
                            (positive level-sensitive latch)
  Destination:            chua_rng_data/v1_reg[11]_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.241ns  (logic 13.364ns (45.702%)  route 15.877ns (54.297%))
  Logic Levels:           30  (CARRY4=17 DSP48E1=1 LDCE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         LDCE                         0.000     0.000 r  chua_rng_data/v1_reg[7]_LDC/G
    SLICE_X36Y11         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  chua_rng_data/v1_reg[7]_LDC/Q
                         net (fo=21, routed)          2.533     3.294    chua_rng_data/v1_reg[7]_LDC_n_0
    SLICE_X44Y17         LUT3 (Prop_lut3_I1_O)        0.124     3.418 r  chua_rng_data/rnd[7]_i_1/O
                         net (fo=7, routed)           1.598     5.017    chua_rng_data/rnd[7]_i_1_n_0
    SLICE_X38Y18         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.421 r  chua_rng_data/nonlinear1_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.421    chua_rng_data/nonlinear1_inferred__0/i__carry__0_n_0
    SLICE_X38Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.744 r  chua_rng_data/nonlinear1_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.742     6.485    chua_rng_data/nonlinear1_inferred__0/i__carry__1_n_6
    SLICE_X40Y17         LUT2 (Prop_lut2_I0_O)        0.306     6.791 r  chua_rng_data/i___111_carry__0_i_1/O
                         net (fo=1, routed)           0.000     6.791    chua_rng_data/i___111_carry__0_i_1_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.192 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.192    chua_rng_data/nonlinear1_inferred__0/i___111_carry__0_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.526 r  chua_rng_data/nonlinear1_inferred__0/i___111_carry__1/O[1]
                         net (fo=2, routed)           1.117     8.643    chua_rng_data/nonlinear1_inferred__0/i___111_carry__1_n_6
    SLICE_X44Y17         LUT5 (Prop_lut5_I0_O)        0.303     8.946 r  chua_rng_data/i___169_carry__2_i_4/O
                         net (fo=2, routed)           0.814     9.761    chua_rng_data/i___169_carry__2_i_4_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.885 r  chua_rng_data/i___169_carry__2_i_8/O
                         net (fo=1, routed)           0.000     9.885    chua_rng_data/i___169_carry__2_i_8_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.417 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__2/CO[3]
                         net (fo=1, routed)           0.000    10.417    chua_rng_data/nonlinear1_inferred__0/i___169_carry__2_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.639 r  chua_rng_data/nonlinear1_inferred__0/i___169_carry__3/O[0]
                         net (fo=1, routed)           0.658    11.297    chua_rng_data/nonlinear1_inferred__0/i___169_carry__3_n_7
    SLICE_X42Y18         LUT5 (Prop_lut5_I1_O)        0.299    11.596 r  chua_rng_data/v15_carry__1_i_2/O
                         net (fo=1, routed)           0.000    11.596    chua_rng_data/v15_carry__1_i_2_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.976 r  chua_rng_data/v15_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.976    chua_rng_data/v15_carry__1_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.299 r  chua_rng_data/v15_carry__2/O[1]
                         net (fo=13, routed)          1.414    13.713    chua_rng_data/v15[13]
    SLICE_X43Y24         LUT2 (Prop_lut2_I1_O)        0.306    14.019 r  chua_rng_data/v14__33_carry__2_i_3/O
                         net (fo=1, routed)           0.000    14.019    chua_rng_data/v14__33_carry__2_i_3_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.659 r  chua_rng_data/v14__33_carry__2/O[3]
                         net (fo=3, routed)           0.831    15.490    chua_rng_data/v14__33_carry__2_n_4
    SLICE_X44Y24         LUT4 (Prop_lut4_I2_O)        0.306    15.796 r  chua_rng_data/v14__175_carry__2_i_4/O
                         net (fo=1, routed)           0.000    15.796    chua_rng_data/v14__175_carry__2_i_4_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.197 r  chua_rng_data/v14__175_carry__2/CO[3]
                         net (fo=1, routed)           0.009    16.206    chua_rng_data/v14__175_carry__2_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.428 r  chua_rng_data/v14__175_carry__3/O[0]
                         net (fo=3, routed)           0.861    17.289    chua_rng_data/v14__175_carry__3_n_7
    SLICE_X52Y25         LUT3 (Prop_lut3_I1_O)        0.299    17.588 r  chua_rng_data/v14__248_carry__1_i_12/O
                         net (fo=2, routed)           1.487    19.075    chua_rng_data/v14__248_carry__1_i_12_n_0
    SLICE_X55Y21         LUT5 (Prop_lut5_I1_O)        0.149    19.224 r  chua_rng_data/v14__248_carry__2_i_4/O
                         net (fo=2, routed)           0.838    20.063    chua_rng_data/v14__248_carry__2_i_4_n_0
    SLICE_X52Y22         LUT6 (Prop_lut6_I0_O)        0.332    20.395 r  chua_rng_data/v14__248_carry__2_i_8/O
                         net (fo=1, routed)           0.000    20.395    chua_rng_data/v14__248_carry__2_i_8_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.908 r  chua_rng_data/v14__248_carry__2/CO[3]
                         net (fo=1, routed)           0.000    20.908    chua_rng_data/v14__248_carry__2_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.025 r  chua_rng_data/v14__248_carry__3/CO[3]
                         net (fo=1, routed)           0.000    21.025    chua_rng_data/v14__248_carry__3_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.340 r  chua_rng_data/v14__248_carry__4/O[3]
                         net (fo=3, routed)           0.760    22.099    chua_rng_data/v130
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_B[17]_P[17])
                                                      3.839    25.938 r  chua_rng_data/v12/P[17]
                         net (fo=1, routed)           1.493    27.431    chua_rng_data/v12_n_88
    SLICE_X46Y18         LUT4 (Prop_lut4_I3_O)        0.124    27.555 r  chua_rng_data/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    27.555    chua_rng_data/i__carry_i_7__1_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.088 r  chua_rng_data/v10_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.088    chua_rng_data/v10_inferred__1/i__carry_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.205 r  chua_rng_data/v10_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.205    chua_rng_data/v10_inferred__1/i__carry__0_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.520 r  chua_rng_data/v10_inferred__1/i__carry__1/O[3]
                         net (fo=2, routed)           0.721    29.241    chua_rng_data/v10_inferred__1/i__carry__1_n_4
    SLICE_X47Y20         FDPE                                         r  chua_rng_data/v1_reg[11]_P/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Save_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.159%)  route 0.140ns (49.841%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y11         FDCE                         0.000     0.000 r  chua_rng_data/rnd_reg[2]/C
    SLICE_X43Y11         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  chua_rng_data/rnd_reg[2]/Q
                         net (fo=1, routed)           0.140     0.281    Send_data[2]
    SLICE_X42Y11         FDCE                                         r  Save_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Segment_data_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y12         FDPE                         0.000     0.000 r  Segment_data_reg[0]_P/C
    SLICE_X33Y12         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Segment_data_reg[0]_P/Q
                         net (fo=1, routed)           0.097     0.238    Segment_data_reg[0]_P_n_0
    SLICE_X32Y12         LUT3 (Prop_lut3_I0_O)        0.045     0.283 r  datach0[0]_i_1/O
                         net (fo=4, routed)           0.000     0.283    datach0[0]_i_1_n_0
    SLICE_X32Y12         FDCE                                         r  Segment_data_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[11]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Segment_data_reg[11]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.203ns (70.320%)  route 0.086ns (29.680%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y27         LDCE                         0.000     0.000 r  Segment_data_reg[11]_LDC/G
    SLICE_X44Y27         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Segment_data_reg[11]_LDC/Q
                         net (fo=1, routed)           0.086     0.244    Segment_data_reg[11]_LDC_n_0
    SLICE_X45Y27         LUT3 (Prop_lut3_I1_O)        0.045     0.289 r  datach0[11]_i_1/O
                         net (fo=3, routed)           0.000     0.289    datach0[11]_i_1_n_0
    SLICE_X45Y27         FDCE                                         r  Segment_data_reg[11]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_data_reg[2]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uart_data_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.203ns (70.320%)  route 0.086ns (29.680%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          LDCE                         0.000     0.000 r  uart_data_reg[2]_LDC/G
    SLICE_X40Y6          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_data_reg[2]_LDC/Q
                         net (fo=1, routed)           0.086     0.244    drv_uart_u0/uart_data_reg[2]_C_0
    SLICE_X41Y6          LUT3 (Prop_lut3_I1_O)        0.045     0.289 r  drv_uart_u0/uart_data[2]_C_i_1/O
                         net (fo=4, routed)           0.000     0.289    uart_data[2]
    SLICE_X41Y6          FDPE                                         r  uart_data_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_data_reg[6]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uart_data_reg[6]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.203ns (70.320%)  route 0.086ns (29.680%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          LDCE                         0.000     0.000 r  uart_data_reg[6]_LDC/G
    SLICE_X36Y7          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_data_reg[6]_LDC/Q
                         net (fo=1, routed)           0.086     0.244    drv_uart_u0/uart_data_reg[6]_C_0
    SLICE_X37Y7          LUT3 (Prop_lut3_I1_O)        0.045     0.289 r  drv_uart_u0/uart_data[6]_C_i_1/O
                         net (fo=4, routed)           0.000     0.289    uart_data[6]
    SLICE_X37Y7          FDPE                                         r  uart_data_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Segment_data_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            Segment_data_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.203ns (69.975%)  route 0.087ns (30.025%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         LDCE                         0.000     0.000 r  Segment_data_reg[5]_LDC/G
    SLICE_X31Y14         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Segment_data_reg[5]_LDC/Q
                         net (fo=1, routed)           0.087     0.245    Segment_data_reg[5]_LDC_n_0
    SLICE_X30Y14         LUT3 (Prop_lut3_I1_O)        0.045     0.290 r  datach0[5]_i_1/O
                         net (fo=4, routed)           0.000     0.290    datach0[5]_i_1_n_0
    SLICE_X30Y14         FDCE                                         r  Segment_data_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ready_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            drv_mcp3202_u0/FSM_sequential_fsm_statu_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDCE                         0.000     0.000 r  adc_ready_reg/C
    SLICE_X36Y26         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  adc_ready_reg/Q
                         net (fo=3, routed)           0.110     0.251    drv_mcp3202_u0/adc_ready
    SLICE_X37Y26         LUT6 (Prop_lut6_I4_O)        0.045     0.296 r  drv_mcp3202_u0/FSM_sequential_fsm_statu[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.296    drv_mcp3202_u0/FSM_sequential_fsm_statu[1]_i_1__0_n_0
    SLICE_X37Y26         FDCE                                         r  drv_mcp3202_u0/FSM_sequential_fsm_statu_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Save_data_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.141ns (47.058%)  route 0.159ns (52.942%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y12         FDCE                         0.000     0.000 r  chua_rng_data/rnd_reg[15]/C
    SLICE_X44Y12         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  chua_rng_data/rnd_reg[15]/Q
                         net (fo=1, routed)           0.159     0.300    Send_data[15]
    SLICE_X44Y11         FDCE                                         r  Save_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_data_reg[5]_LDC/G
                            (positive level-sensitive latch)
  Destination:            uart_data_reg[5]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.203ns (67.697%)  route 0.097ns (32.303%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          LDCE                         0.000     0.000 r  uart_data_reg[5]_LDC/G
    SLICE_X41Y5          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_data_reg[5]_LDC/Q
                         net (fo=1, routed)           0.097     0.255    drv_uart_u0/uart_data_reg[5]_C_0
    SLICE_X40Y5          LUT3 (Prop_lut3_I1_O)        0.045     0.300 r  drv_uart_u0/uart_data[5]_C_i_1/O
                         net (fo=4, routed)           0.000     0.300    uart_data[5]
    SLICE_X40Y5          FDCE                                         r  uart_data_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 chua_rng_data/rnd_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Save_data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE                         0.000     0.000 r  chua_rng_data/rnd_reg[12]/C
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  chua_rng_data/rnd_reg[12]/Q
                         net (fo=1, routed)           0.170     0.311    Send_data[12]
    SLICE_X46Y7          FDCE                                         r  Save_data_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_u3/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.468ns  (logic 4.104ns (54.953%)  route 3.364ns (45.047%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.565     5.109    clk_div_u3/CLK
    SLICE_X36Y44         FDCE                                         r  clk_div_u3/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.456     5.565 r  clk_div_u3/clkout_r_reg/Q
                         net (fo=3, routed)           0.650     6.214    clk_div_u3/CLK_ADC
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.338 r  clk_div_u3/adc_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.715     9.053    adc_clk_OBUF
    J19                  OBUF (Prop_obuf_I_O)         3.524    12.577 r  adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000    12.577    adc_clk
    J19                                                               r  adc_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_u3/clkout_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            adc_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.411ns (56.076%)  route 1.105ns (43.924%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.563     1.467    clk_div_u3/CLK
    SLICE_X36Y44         FDCE                                         r  clk_div_u3/clkout_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  clk_div_u3/clkout_r_reg/Q
                         net (fo=3, routed)           0.266     1.873    clk_div_u3/CLK_ADC
    SLICE_X36Y39         LUT2 (Prop_lut2_I0_O)        0.045     1.918 r  clk_div_u3/adc_clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.840     2.758    adc_clk_OBUF
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.983 r  adc_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.983    adc_clk
    J19                                                               r  adc_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u5/clkout_r_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.026ns  (logic 1.463ns (20.823%)  route 5.563ns (79.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=134, routed)         5.563     7.026    clk_div_u5/btn0_IBUF
    SLICE_X43Y29         FDCE                                         f  clk_div_u5/clkout_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.436     4.801    clk_div_u5/CLK
    SLICE_X43Y29         FDCE                                         r  clk_div_u5/clkout_r_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u5/cnter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.026ns  (logic 1.463ns (20.823%)  route 5.563ns (79.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=134, routed)         5.563     7.026    clk_div_u5/btn0_IBUF
    SLICE_X43Y29         FDCE                                         f  clk_div_u5/cnter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.436     4.801    clk_div_u5/CLK
    SLICE_X43Y29         FDCE                                         r  clk_div_u5/cnter_reg[1]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u5/cnter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.026ns  (logic 1.463ns (20.823%)  route 5.563ns (79.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=134, routed)         5.563     7.026    clk_div_u5/btn0_IBUF
    SLICE_X43Y29         FDCE                                         f  clk_div_u5/cnter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.436     4.801    clk_div_u5/CLK
    SLICE_X43Y29         FDCE                                         r  clk_div_u5/cnter_reg[2]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u5/cnter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.026ns  (logic 1.463ns (20.823%)  route 5.563ns (79.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=134, routed)         5.563     7.026    clk_div_u5/btn0_IBUF
    SLICE_X43Y29         FDCE                                         f  clk_div_u5/cnter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.436     4.801    clk_div_u5/CLK
    SLICE_X43Y29         FDCE                                         r  clk_div_u5/cnter_reg[3]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u5/cnter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.026ns  (logic 1.463ns (20.823%)  route 5.563ns (79.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=134, routed)         5.563     7.026    clk_div_u5/btn0_IBUF
    SLICE_X43Y29         FDCE                                         f  clk_div_u5/cnter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.436     4.801    clk_div_u5/CLK
    SLICE_X43Y29         FDCE                                         r  clk_div_u5/cnter_reg[4]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u5/cnter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.026ns  (logic 1.463ns (20.823%)  route 5.563ns (79.177%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=134, routed)         5.563     7.026    clk_div_u5/btn0_IBUF
    SLICE_X43Y29         FDCE                                         f  clk_div_u5/cnter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.436     4.801    clk_div_u5/CLK
    SLICE_X43Y29         FDCE                                         r  clk_div_u5/cnter_reg[5]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u5/cnter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.875ns  (logic 1.463ns (21.280%)  route 5.412ns (78.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=134, routed)         5.412     6.875    clk_div_u5/btn0_IBUF
    SLICE_X43Y30         FDCE                                         f  clk_div_u5/cnter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.436     4.801    clk_div_u5/CLK
    SLICE_X43Y30         FDCE                                         r  clk_div_u5/cnter_reg[0]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u5/cnter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.875ns  (logic 1.463ns (21.280%)  route 5.412ns (78.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=134, routed)         5.412     6.875    clk_div_u5/btn0_IBUF
    SLICE_X43Y30         FDCE                                         f  clk_div_u5/cnter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.436     4.801    clk_div_u5/CLK
    SLICE_X43Y30         FDCE                                         r  clk_div_u5/cnter_reg[6]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u5/cnter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.875ns  (logic 1.463ns (21.280%)  route 5.412ns (78.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=134, routed)         5.412     6.875    clk_div_u5/btn0_IBUF
    SLICE_X43Y30         FDCE                                         f  clk_div_u5/cnter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.436     4.801    clk_div_u5/CLK
    SLICE_X43Y30         FDCE                                         r  clk_div_u5/cnter_reg[7]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u5/cnter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.875ns  (logic 1.463ns (21.280%)  route 5.412ns (78.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=134, routed)         5.412     6.875    clk_div_u5/btn0_IBUF
    SLICE_X43Y30         FDCE                                         f  clk_div_u5/cnter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.436     4.801    clk_div_u5/CLK
    SLICE_X43Y30         FDCE                                         r  clk_div_u5/cnter_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u4/cnter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.819ns  (logic 0.231ns (12.701%)  route 1.588ns (87.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=134, routed)         1.588     1.819    clk_div_u4/btn0_IBUF
    SLICE_X33Y48         FDCE                                         f  clk_div_u4/cnter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X33Y48         FDCE                                         r  clk_div_u4/cnter_reg[0]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u4/cnter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.819ns  (logic 0.231ns (12.701%)  route 1.588ns (87.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=134, routed)         1.588     1.819    clk_div_u4/btn0_IBUF
    SLICE_X33Y48         FDCE                                         f  clk_div_u4/cnter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X33Y48         FDCE                                         r  clk_div_u4/cnter_reg[1]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u4/cnter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.819ns  (logic 0.231ns (12.701%)  route 1.588ns (87.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=134, routed)         1.588     1.819    clk_div_u4/btn0_IBUF
    SLICE_X33Y48         FDCE                                         f  clk_div_u4/cnter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X33Y48         FDCE                                         r  clk_div_u4/cnter_reg[2]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u4/cnter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.819ns  (logic 0.231ns (12.701%)  route 1.588ns (87.299%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=134, routed)         1.588     1.819    clk_div_u4/btn0_IBUF
    SLICE_X33Y48         FDCE                                         f  clk_div_u4/cnter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X33Y48         FDCE                                         r  clk_div_u4/cnter_reg[3]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u4/cnter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.231ns (12.670%)  route 1.592ns (87.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=134, routed)         1.592     1.823    clk_div_u4/btn0_IBUF
    SLICE_X32Y48         FDCE                                         f  clk_div_u4/cnter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X32Y48         FDCE                                         r  clk_div_u4/cnter_reg[4]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u4/cnter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.231ns (12.670%)  route 1.592ns (87.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=134, routed)         1.592     1.823    clk_div_u4/btn0_IBUF
    SLICE_X32Y48         FDCE                                         f  clk_div_u4/cnter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X32Y48         FDCE                                         r  clk_div_u4/cnter_reg[5]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u4/cnter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.231ns (12.670%)  route 1.592ns (87.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=134, routed)         1.592     1.823    clk_div_u4/btn0_IBUF
    SLICE_X32Y48         FDCE                                         f  clk_div_u4/cnter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X32Y48         FDCE                                         r  clk_div_u4/cnter_reg[6]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u4/cnter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.823ns  (logic 0.231ns (12.670%)  route 1.592ns (87.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=134, routed)         1.592     1.823    clk_div_u4/btn0_IBUF
    SLICE_X32Y48         FDCE                                         f  clk_div_u4/cnter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.833     1.982    clk_div_u4/CLK
    SLICE_X32Y48         FDCE                                         r  clk_div_u4/cnter_reg[7]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u4/clkout_r_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.859ns  (logic 0.231ns (12.425%)  route 1.628ns (87.575%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=134, routed)         1.628     1.859    clk_div_u4/btn0_IBUF
    SLICE_X34Y47         FDCE                                         f  clk_div_u4/clkout_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.832     1.981    clk_div_u4/CLK
    SLICE_X34Y47         FDCE                                         r  clk_div_u4/clkout_r_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            clk_div_u4/cnter_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.943ns  (logic 0.231ns (11.888%)  route 1.712ns (88.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=134, routed)         1.712     1.943    clk_div_u4/btn0_IBUF
    SLICE_X34Y48         FDCE                                         f  clk_div_u4/cnter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.832     1.981    clk_div_u4/CLK
    SLICE_X34Y48         FDCE                                         r  clk_div_u4/cnter_reg[8]/C





