$date
	Thu Mar  9 13:25:51 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module FPC_TEST $end
$var wire 5 ! Phases [4:0] $end
$var reg 1 " CLK $end
$var reg 1 # RST $end
$scope module dut $end
$var wire 1 " CLK $end
$var wire 1 # RST $end
$var wire 3 $ ns [2:0] $end
$var wire 5 % Phases [4:0] $end
$var reg 3 & ps [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
bx $
1#
0"
bx !
$end
#10
0#
1"
#20
0"
#30
b100 $
1#
b1 !
b1 %
b0 &
1"
#40
0"
#50
b110 $
b10 !
b10 %
b100 &
1"
#60
0"
#70
b111 $
b100 !
b100 %
b110 &
1"
#80
0"
#90
b11 $
b1000 !
b1000 %
b111 &
1"
#100
0"
#110
b0 $
b10000 !
b10000 %
b11 &
1"
#120
0"
#130
b100 $
b1 !
b1 %
b0 &
1"
#140
0"
#150
b110 $
b10 !
b10 %
b100 &
1"
#160
0"
#170
b111 $
b100 !
b100 %
b110 &
1"
#180
0"
#190
b11 $
b1000 !
b1000 %
b111 &
1"
#200
0"
#210
b0 $
b10000 !
b10000 %
b11 &
1"
#220
0"
#230
b100 $
b1 !
b1 %
b0 &
1"
#240
0"
#250
b110 $
b10 !
b10 %
b100 &
1"
#260
0"
#270
b111 $
b100 !
b100 %
b110 &
1"
#280
0"
#290
b11 $
b1000 !
b1000 %
b111 &
1"
#300
0"
#310
b0 $
b10000 !
b10000 %
b11 &
1"
#320
0"
#330
b100 $
b1 !
b1 %
b0 &
1"
#340
0"
#350
b110 $
b10 !
b10 %
b100 &
1"
#360
0"
#370
b111 $
b100 !
b100 %
b110 &
1"
#380
0"
#390
b11 $
b1000 !
b1000 %
b111 &
1"
#400
0"
#410
b0 $
b10000 !
b10000 %
b11 &
1"
#420
0"
#430
b100 $
b1 !
b1 %
b0 &
1"
#440
0"
#450
b110 $
b10 !
b10 %
b100 &
1"
#460
0"
#470
b111 $
b100 !
b100 %
b110 &
1"
#480
0"
#490
b11 $
b1000 !
b1000 %
b111 &
1"
#500
0"
#510
b0 $
b10000 !
b10000 %
b11 &
1"
#520
0"
#530
b100 $
b1 !
b1 %
b0 &
1"
#540
0"
#550
