

================================================================
== Vivado HLS Report for 'single_conv_calculat'
================================================================
* Date:           Sun Dec  6 11:50:16 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab2_fpga_lql
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   43|   43|   43|   43|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   42|   42|        14|          -|          -|     3|    no    |
        | + Loop 1.1  |   12|   12|         4|          -|          -|     3|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      3|      0|   126|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|    65|    -|
|Register         |        -|      -|    147|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      3|    147|   191|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|      7|   ~0  |     2|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |mul_ln35_fu_143_p2   |     *    |      3|  0|  21|          32|          32|
    |add_ln35_fu_132_p2   |     +    |      0|  0|  15|           5|           5|
    |ans_fu_147_p2        |     +    |      0|  0|  39|          32|          32|
    |i_fu_88_p2           |     +    |      0|  0|  10|           2|           1|
    |j_fu_122_p2          |     +    |      0|  0|  10|           2|           1|
    |sub_ln35_fu_110_p2   |     -    |      0|  0|  15|           5|           5|
    |icmp_ln31_fu_82_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln33_fu_116_p2  |   icmp   |      0|  0|   8|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      3|  0| 126|          82|          80|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ans_1_fu_22  |   9|          2|   32|         64|
    |ap_NS_fsm    |  38|          7|    1|          7|
    |i_0_reg_52   |   9|          2|    2|          4|
    |j_0_reg_63   |   9|          2|    2|          4|
    +-------------+----+-----------+-----+-----------+
    |Total        |  65|         13|   37|         79|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ans_1_fu_22            |  32|   0|   32|          0|
    |ap_CS_fsm              |   6|   0|    6|          0|
    |cal_conv_load_reg_195  |  32|   0|   32|          0|
    |i_0_reg_52             |   2|   0|    2|          0|
    |i_reg_167              |   2|   0|    2|          0|
    |j_0_reg_63             |   2|   0|    2|          0|
    |j_reg_180              |   2|   0|    2|          0|
    |kernel_load_reg_200    |  32|   0|   32|          0|
    |mul_ln35_reg_205       |  32|   0|   32|          0|
    |sub_ln35_reg_172       |   5|   0|    5|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 147|   0|  147|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_start           |  in |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_done            | out |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_idle            | out |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_ready           | out |    1| ap_ctrl_hs | single_conv_calculat | return value |
|ap_return          | out |   32| ap_ctrl_hs | single_conv_calculat | return value |
|cal_conv_address0  | out |    4|  ap_memory |       cal_conv       |     array    |
|cal_conv_ce0       | out |    1|  ap_memory |       cal_conv       |     array    |
|cal_conv_q0        |  in |   32|  ap_memory |       cal_conv       |     array    |
|kernel_address0    | out |    4|  ap_memory |        kernel        |     array    |
|kernel_ce0         | out |    1|  ap_memory |        kernel        |     array    |
|kernel_q0          |  in |   32|  ap_memory |        kernel        |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

