vendor_name = ModelSim
source_file = 1, C:/intelFPGA_lite/17.1/project/pll_test/pll_test.v
source_file = 1, C:/intelFPGA_lite/17.1/project/pll_test/pcore/pll.qip
source_file = 1, C:/intelFPGA_lite/17.1/project/pll_test/pcore/pll.v
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/intelFPGA_lite/17.1/project/pll_test/db/pll_altpll.v
design_name = pll_test
instance = comp, \clk1~output , clk1~output, pll_test, 1
instance = comp, \clk2~output , clk2~output, pll_test, 1
instance = comp, \clk3~output , clk3~output, pll_test, 1
instance = comp, \clk4~output , clk4~output, pll_test, 1
instance = comp, \rst_n~input , rst_n~input, pll_test, 1
instance = comp, \clk~input , clk~input, pll_test, 1
instance = comp, \p1|altpll_component|auto_generated|pll1 , p1|altpll_component|auto_generated|pll1, pll_test, 1
instance = comp, \p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clk1 , p1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_clk1, pll_test, 1
instance = comp, \p1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , p1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, pll_test, 1
instance = comp, \p1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl , p1|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, pll_test, 1
instance = comp, \p1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl , p1|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl, pll_test, 1
