#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5a9572468e80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5a957246bcd0 .scope module, "tb_asic_top" "tb_asic_top" 3 3;
 .timescale -9 -12;
v0x5a95724e3c50_0 .net "busy", 0 0, v0x5a95724e1df0_0;  1 drivers
v0x5a95724e3d40_0 .net "chunk_index", 4 0, L_0x5a95724afce0;  1 drivers
v0x5a95724e3e10_0 .net "chunk_request", 0 0, v0x5a95724e2070_0;  1 drivers
v0x5a95724e3f10_0 .var "clk", 0 0;
v0x5a95724e3fb0_0 .net "done", 0 0, v0x5a95724e2b40_0;  1 drivers
v0x5a95724e40a0_0 .var "in_state", 511 0;
v0x5a95724e4190_0 .net "out_state", 511 0, v0x5a95724dd8a0_0;  1 drivers
v0x5a95724e4280_0 .var/i "pass_count", 31 0;
v0x5a95724e4320_0 .net "request_type", 1 0, v0x5a95724e3040_0;  1 drivers
v0x5a95724e43e0_0 .var "rst_n", 0 0;
v0x5a95724e4480_0 .var "start", 0 0;
v0x5a95724e4520_0 .var "tb_chunk_data", 31 0;
v0x5a95724e45f0_0 .var "tb_chunk_type", 1 0;
v0x5a95724e46c0_0 .var "tb_chunk_valid", 0 0;
v0x5a95724e4790_0 .var/i "test_id", 31 0;
v0x5a95724e4830_0 .var "use_streamed_counter", 0 0;
v0x5a95724e4900_0 .var "use_streamed_key", 0 0;
v0x5a95724e49d0_0 .var "use_streamed_nonce", 0 0;
E_0x5a9572416710 .event anyedge, v0x5a95724e2b40_0;
S_0x5a9572496580 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 132, 3 132 0, S_0x5a957246bcd0;
 .timescale -9 -12;
v0x5a957249eae0_0 .var/i "i", 31 0;
E_0x5a9572412da0 .event anyedge, v0x5a95724e2070_0, v0x5a95724e3040_0;
S_0x5a95724d2fa0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 167, 3 167 0, S_0x5a957246bcd0;
 .timescale -9 -12;
v0x5a9572493360_0 .var/i "i", 31 0;
S_0x5a95724d3190 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 177, 3 177 0, S_0x5a957246bcd0;
 .timescale -9 -12;
v0x5a9572493460_0 .var/i "i", 31 0;
S_0x5a95724d3360 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 3 212, 3 212 0, S_0x5a957246bcd0;
 .timescale -9 -12;
v0x5a95724b3d60_0 .var/i "i", 31 0;
S_0x5a95724d3550 .scope begin, "$ivl_for_loop6" "$ivl_for_loop6" 3 222, 3 222 0, S_0x5a957246bcd0;
 .timescale -9 -12;
v0x5a95724b24e0_0 .var/i "i", 31 0;
S_0x5a95724d3740 .scope module, "U_ASIC_TOP" "asic_top" 3 40, 4 1 0, S_0x5a957246bcd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "busy";
    .port_info 4 /OUTPUT 1 "done";
    .port_info 5 /INPUT 512 "in_state";
    .port_info 6 /OUTPUT 512 "out_state";
    .port_info 7 /INPUT 1 "use_streamed_key";
    .port_info 8 /INPUT 1 "use_streamed_nonce";
    .port_info 9 /INPUT 1 "use_streamed_counter";
    .port_info 10 /INPUT 2 "chunk_type";
    .port_info 11 /INPUT 1 "chunk_valid";
    .port_info 12 /INPUT 32 "chunk";
    .port_info 13 /OUTPUT 5 "chunk_index";
    .port_info 14 /OUTPUT 1 "chunk_request";
    .port_info 15 /OUTPUT 2 "request_type";
P_0x5a95724a46c0 .param/l "ACQUIRE" 1 4 28, C4<001>;
P_0x5a95724a4700 .param/l "COMPLETE" 1 4 31, C4<100>;
P_0x5a95724a4740 .param/l "CORE" 1 4 29, C4<010>;
P_0x5a95724a4780 .param/l "COUNTER" 1 4 47, C4<10>;
P_0x5a95724a47c0 .param/l "IDLE" 1 4 27, C4<000>;
P_0x5a95724a4800 .param/l "KEY" 1 4 45, C4<00>;
P_0x5a95724a4840 .param/l "NONCE" 1 4 46, C4<01>;
P_0x5a95724a4880 .param/l "WAIT" 1 4 30, C4<011>;
L_0x5a95724afce0 .functor BUFZ 5, v0x5a95724e2860_0, C4<00000>, C4<00000>, C4<00000>;
L_0x5a957249e920 .functor AND 1, L_0x5a95724e4ad0, v0x5a95724e4900_0, C4<1>, C4<1>;
L_0x5a9572493200 .functor AND 1, L_0x5a95724e4cc0, v0x5a95724e49d0_0, C4<1>, C4<1>;
L_0x5a95724afc70 .functor AND 1, L_0x5a95724e4ea0, v0x5a95724e4830_0, C4<1>, C4<1>;
L_0x5a95724afae0 .functor AND 1, L_0x5a95724e54e0, v0x5a95724e4900_0, C4<1>, C4<1>;
L_0x5a95724a9ab0 .functor AND 1, L_0x5a95724e5660, v0x5a95724e49d0_0, C4<1>, C4<1>;
L_0x5a95724a9920 .functor OR 1, L_0x5a95724afae0, L_0x5a95724a9ab0, C4<0>, C4<0>;
L_0x5a95724e59c0 .functor AND 1, L_0x5a95724e58d0, v0x5a95724e4830_0, C4<1>, C4<1>;
L_0x5a95724e5ad0 .functor OR 1, L_0x5a95724a9920, L_0x5a95724e59c0, C4<0>, C4<0>;
L_0x5a95724e5d30 .functor AND 1, v0x5a95724e46c0_0, L_0x5a95724e5be0, C4<1>, C4<1>;
v0x5a95724e0ab0_0 .net *"_ivl_10", 0 0, L_0x5a95724e4cc0;  1 drivers
v0x5a95724e0b90_0 .net *"_ivl_13", 0 0, L_0x5a9572493200;  1 drivers
L_0x7a44df66e0a8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5a95724e0c50_0 .net/2u *"_ivl_14", 1 0, L_0x7a44df66e0a8;  1 drivers
v0x5a95724e0d10_0 .net *"_ivl_16", 0 0, L_0x5a95724e4ea0;  1 drivers
v0x5a95724e0dd0_0 .net *"_ivl_19", 0 0, L_0x5a95724afc70;  1 drivers
L_0x7a44df66e018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a95724e0ee0_0 .net/2u *"_ivl_2", 1 0, L_0x7a44df66e018;  1 drivers
v0x5a95724e0fc0_0 .net *"_ivl_20", 31 0, L_0x5a95724e5060;  1 drivers
v0x5a95724e10a0_0 .net *"_ivl_22", 31 0, L_0x5a95724e5220;  1 drivers
L_0x7a44df66e0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a95724e1180_0 .net/2u *"_ivl_26", 1 0, L_0x7a44df66e0f0;  1 drivers
v0x5a95724e12f0_0 .net *"_ivl_28", 0 0, L_0x5a95724e54e0;  1 drivers
v0x5a95724e13b0_0 .net *"_ivl_31", 0 0, L_0x5a95724afae0;  1 drivers
L_0x7a44df66e138 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5a95724e1470_0 .net/2u *"_ivl_32", 1 0, L_0x7a44df66e138;  1 drivers
v0x5a95724e1550_0 .net *"_ivl_34", 0 0, L_0x5a95724e5660;  1 drivers
v0x5a95724e1610_0 .net *"_ivl_37", 0 0, L_0x5a95724a9ab0;  1 drivers
v0x5a95724e16d0_0 .net *"_ivl_39", 0 0, L_0x5a95724a9920;  1 drivers
v0x5a95724e1790_0 .net *"_ivl_4", 0 0, L_0x5a95724e4ad0;  1 drivers
L_0x7a44df66e180 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5a95724e1850_0 .net/2u *"_ivl_40", 1 0, L_0x7a44df66e180;  1 drivers
v0x5a95724e1930_0 .net *"_ivl_42", 0 0, L_0x5a95724e58d0;  1 drivers
v0x5a95724e19f0_0 .net *"_ivl_45", 0 0, L_0x5a95724e59c0;  1 drivers
v0x5a95724e1ab0_0 .net *"_ivl_48", 0 0, L_0x5a95724e5be0;  1 drivers
v0x5a95724e1b70_0 .net *"_ivl_7", 0 0, L_0x5a957249e920;  1 drivers
L_0x7a44df66e060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5a95724e1c30_0 .net/2u *"_ivl_8", 1 0, L_0x7a44df66e060;  1 drivers
v0x5a95724e1d10_0 .var "acquire_sub_state", 1 0;
v0x5a95724e1df0_0 .var "busy", 0 0;
v0x5a95724e1eb0_0 .net "chunk", 31 0, v0x5a95724e4520_0;  1 drivers
v0x5a95724e1f90_0 .net "chunk_index", 4 0, L_0x5a95724afce0;  alias, 1 drivers
v0x5a95724e2070_0 .var "chunk_request", 0 0;
v0x5a95724e2130_0 .net "chunk_type", 1 0, v0x5a95724e45f0_0;  1 drivers
v0x5a95724e2210_0 .net "chunk_valid", 0 0, v0x5a95724e46c0_0;  1 drivers
v0x5a95724e22d0_0 .net "clk", 0 0, v0x5a95724e3f10_0;  1 drivers
v0x5a95724e2370_0 .net "core_busy", 0 0, v0x5a95724dd7c0_0;  1 drivers
v0x5a95724e2410_0 .net "core_done", 0 0, v0x5a95724df870_0;  1 drivers
v0x5a95724e24b0_0 .var "core_start", 0 0;
v0x5a95724e2790_0 .var "counter", 31 0;
v0x5a95724e2860_0 .var "current_chunk_id", 4 0;
v0x5a95724e2900_0 .net "data_is_from_stream", 0 0, L_0x5a95724e5ad0;  1 drivers
v0x5a95724e29a0_0 .net "data_source_is_ready", 0 0, L_0x5a95724e5e50;  1 drivers
v0x5a95724e2a60_0 .net "data_to_accumulate", 31 0, L_0x5a95724e5360;  1 drivers
v0x5a95724e2b40_0 .var "done", 0 0;
v0x5a95724e2c00_0 .var "fsm_state", 2 0;
v0x5a95724e2ce0_0 .net "in_state", 511 0, v0x5a95724e40a0_0;  1 drivers
v0x5a95724e2dd0_0 .var "key", 255 0;
v0x5a95724e2ea0_0 .var "nonce", 95 0;
v0x5a95724e2f70_0 .net "out_state", 511 0, v0x5a95724dd8a0_0;  alias, 1 drivers
v0x5a95724e3040_0 .var "request_type", 1 0;
v0x5a95724e3100_0 .net "rst_n", 0 0, v0x5a95724e43e0_0;  1 drivers
v0x5a95724e31f0_0 .net "start", 0 0, v0x5a95724e4480_0;  1 drivers
v0x5a95724e32b0_0 .net "stream_data_is_valid", 0 0, L_0x5a95724e5d30;  1 drivers
v0x5a95724e3370_0 .var "temp_counter", 31 0;
v0x5a95724e3450_0 .var "temp_key", 255 0;
v0x5a95724e3530_0 .var "temp_nonce", 95 0;
v0x5a95724e3610_0 .net "trng_data", 31 0, v0x5a95724e0720_0;  1 drivers
v0x5a95724e36d0_0 .net "trng_ready", 0 0, v0x5a95724e07f0_0;  1 drivers
v0x5a95724e37a0_0 .var "trng_request", 0 0;
v0x5a95724e3870_0 .net "use_streamed_counter", 0 0, v0x5a95724e4830_0;  1 drivers
v0x5a95724e3910_0 .net "use_streamed_key", 0 0, v0x5a95724e4900_0;  1 drivers
v0x5a95724e39b0_0 .net "use_streamed_nonce", 0 0, v0x5a95724e49d0_0;  1 drivers
L_0x5a95724e4ad0 .cmp/eq 2, v0x5a95724e1d10_0, L_0x7a44df66e018;
L_0x5a95724e4cc0 .cmp/eq 2, v0x5a95724e1d10_0, L_0x7a44df66e060;
L_0x5a95724e4ea0 .cmp/eq 2, v0x5a95724e1d10_0, L_0x7a44df66e0a8;
L_0x5a95724e5060 .functor MUXZ 32, v0x5a95724e0720_0, v0x5a95724e4520_0, L_0x5a95724afc70, C4<>;
L_0x5a95724e5220 .functor MUXZ 32, L_0x5a95724e5060, v0x5a95724e4520_0, L_0x5a9572493200, C4<>;
L_0x5a95724e5360 .functor MUXZ 32, L_0x5a95724e5220, v0x5a95724e4520_0, L_0x5a957249e920, C4<>;
L_0x5a95724e54e0 .cmp/eq 2, v0x5a95724e1d10_0, L_0x7a44df66e0f0;
L_0x5a95724e5660 .cmp/eq 2, v0x5a95724e1d10_0, L_0x7a44df66e138;
L_0x5a95724e58d0 .cmp/eq 2, v0x5a95724e1d10_0, L_0x7a44df66e180;
L_0x5a95724e5be0 .cmp/eq 2, v0x5a95724e45f0_0, v0x5a95724e1d10_0;
L_0x5a95724e5e50 .functor MUXZ 1, v0x5a95724e07f0_0, L_0x5a95724e5d30, L_0x5a95724e5ad0, C4<>;
S_0x5a95724d3e50 .scope module, "chacha_unit" "ChaCha20" 4 69, 5 1 0, S_0x5a95724d3740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 256 "key";
    .port_info 4 /INPUT 96 "nonce";
    .port_info 5 /INPUT 32 "counter";
    .port_info 6 /INPUT 512 "plaintext";
    .port_info 7 /OUTPUT 512 "ciphertext";
    .port_info 8 /OUTPUT 1 "done";
    .port_info 9 /OUTPUT 1 "busy";
P_0x5a95724d4030 .param/l "C0" 1 5 15, C4<01100001011100000111100001100101>;
P_0x5a95724d4070 .param/l "C1" 1 5 16, C4<00110011001000000110010001101110>;
P_0x5a95724d40b0 .param/l "C2" 1 5 17, C4<01111001011000100010110100110010>;
P_0x5a95724d40f0 .param/l "C3" 1 5 18, C4<01101011001000000110010101110100>;
P_0x5a95724d4130 .param/l "COMPLETE" 1 5 33, C4<100>;
P_0x5a95724d4170 .param/l "IDLE" 1 5 29, C4<000>;
P_0x5a95724d41b0 .param/l "INIT" 1 5 30, C4<001>;
P_0x5a95724d41f0 .param/l "OUTPUT" 1 5 32, C4<011>;
P_0x5a95724d4230 .param/l "ROUND" 1 5 31, C4<010>;
v0x5a95724dd7c0_0 .var "busy", 0 0;
v0x5a95724dd8a0_0 .var "ciphertext", 511 0;
v0x5a95724dd980_0 .net "clk", 0 0, v0x5a95724e3f10_0;  alias, 1 drivers
v0x5a95724dda20_0 .net "col_out_s0", 31 0, v0x5a95724d5880_0;  1 drivers
v0x5a95724ddae0_0 .net "col_out_s1", 31 0, v0x5a95724d69f0_0;  1 drivers
v0x5a95724ddc40_0 .net "col_out_s10", 31 0, v0x5a95724d7d90_0;  1 drivers
v0x5a95724ddd50_0 .net "col_out_s11", 31 0, v0x5a95724d8f40_0;  1 drivers
v0x5a95724dde60_0 .net "col_out_s12", 31 0, v0x5a95724d5b70_0;  1 drivers
v0x5a95724ddf70_0 .net "col_out_s13", 31 0, v0x5a95724d6ce0_0;  1 drivers
v0x5a95724de0c0_0 .net "col_out_s14", 31 0, v0x5a95724d7e70_0;  1 drivers
v0x5a95724de1d0_0 .net "col_out_s15", 31 0, v0x5a95724d9020_0;  1 drivers
v0x5a95724de2e0_0 .net "col_out_s2", 31 0, v0x5a95724d7b80_0;  1 drivers
v0x5a95724de3f0_0 .net "col_out_s3", 31 0, v0x5a95724d8d30_0;  1 drivers
v0x5a95724de500_0 .net "col_out_s4", 31 0, v0x5a95724d59b0_0;  1 drivers
v0x5a95724de610_0 .net "col_out_s5", 31 0, v0x5a95724d6b20_0;  1 drivers
v0x5a95724de720_0 .net "col_out_s6", 31 0, v0x5a95724d7cb0_0;  1 drivers
v0x5a95724de830_0 .net "col_out_s7", 31 0, v0x5a95724d8e60_0;  1 drivers
v0x5a95724de940_0 .net "col_out_s8", 31 0, v0x5a95724d5a90_0;  1 drivers
v0x5a95724dea50_0 .net "col_out_s9", 31 0, v0x5a95724d6c00_0;  1 drivers
v0x5a95724deb60_0 .net "counter", 31 0, v0x5a95724e2790_0;  1 drivers
v0x5a95724dec40_0 .net "diag_out_s0", 31 0, v0x5a95724d9ee0_0;  1 drivers
v0x5a95724ded00_0 .net "diag_out_s1", 31 0, v0x5a95724db050_0;  1 drivers
v0x5a95724deda0_0 .net "diag_out_s10", 31 0, v0x5a95724da0b0_0;  1 drivers
v0x5a95724dee40_0 .net "diag_out_s11", 31 0, v0x5a95724db220_0;  1 drivers
v0x5a95724deee0_0 .net "diag_out_s12", 31 0, v0x5a95724db300_0;  1 drivers
v0x5a95724def80_0 .net "diag_out_s13", 31 0, v0x5a95724dc420_0;  1 drivers
v0x5a95724df020_0 .net "diag_out_s14", 31 0, v0x5a95724dd590_0;  1 drivers
v0x5a95724df0c0_0 .net "diag_out_s15", 31 0, v0x5a95724da190_0;  1 drivers
v0x5a95724df160_0 .net "diag_out_s2", 31 0, v0x5a95724dc170_0;  1 drivers
v0x5a95724df200_0 .net "diag_out_s3", 31 0, v0x5a95724dd2e0_0;  1 drivers
v0x5a95724df2a0_0 .net "diag_out_s4", 31 0, v0x5a95724dd3d0_0;  1 drivers
v0x5a95724df340_0 .net "diag_out_s5", 31 0, v0x5a95724d9fd0_0;  1 drivers
v0x5a95724df3e0_0 .net "diag_out_s6", 31 0, v0x5a95724db140_0;  1 drivers
v0x5a95724df690_0 .net "diag_out_s7", 31 0, v0x5a95724dc260_0;  1 drivers
v0x5a95724df730_0 .net "diag_out_s8", 31 0, v0x5a95724dc340_0;  1 drivers
v0x5a95724df7d0_0 .net "diag_out_s9", 31 0, v0x5a95724dd4b0_0;  1 drivers
v0x5a95724df870_0 .var "done", 0 0;
v0x5a95724df910_0 .var "fsm_state", 2 0;
v0x5a95724df9f0_0 .net "key", 255 0, v0x5a95724e2dd0_0;  1 drivers
v0x5a95724dfad0_0 .net "nonce", 95 0, v0x5a95724e2ea0_0;  1 drivers
v0x5a95724dfbb0 .array "original", 15 0, 31 0;
v0x5a95724dfc70_0 .net "plaintext", 511 0, v0x5a95724e40a0_0;  alias, 1 drivers
v0x5a95724dfd50_0 .var "round_count", 4 0;
v0x5a95724dfe30_0 .net "rst_n", 0 0, v0x5a95724e43e0_0;  alias, 1 drivers
v0x5a95724dfef0_0 .net "start", 0 0, v0x5a95724e24b0_0;  1 drivers
v0x5a95724dffb0 .array "state", 15 0, 31 0;
E_0x5a9572412ff0/0 .event negedge, v0x5a95724dfe30_0;
E_0x5a9572412ff0/1 .event posedge, v0x5a95724dd980_0;
E_0x5a9572412ff0 .event/or E_0x5a9572412ff0/0, E_0x5a9572412ff0/1;
S_0x5a95724d4730 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 69, 5 69 0, S_0x5a95724d3e50;
 .timescale 0 0;
v0x5a95724add30_0 .var/2s "i", 31 0;
S_0x5a95724d4990 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 109, 5 109 0, S_0x5a95724d3e50;
 .timescale 0 0;
v0x5a95724ab2f0_0 .var/2s "i", 31 0;
S_0x5a95724d4bd0 .scope module, "U_QR_COL_0" "QR" 5 49, 6 3 0, S_0x5a95724d3e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x5a95724dffb0_0 .array/port v0x5a95724dffb0, 0;
v0x5a95724d54d0_0 .net "in_a", 31 0, v0x5a95724dffb0_0;  1 drivers
v0x5a95724dffb0_4 .array/port v0x5a95724dffb0, 4;
v0x5a95724d55d0_0 .net "in_b", 31 0, v0x5a95724dffb0_4;  1 drivers
v0x5a95724dffb0_8 .array/port v0x5a95724dffb0, 8;
v0x5a95724d56b0_0 .net "in_c", 31 0, v0x5a95724dffb0_8;  1 drivers
v0x5a95724dffb0_12 .array/port v0x5a95724dffb0, 12;
v0x5a95724d57a0_0 .net "in_d", 31 0, v0x5a95724dffb0_12;  1 drivers
v0x5a95724d5880_0 .var "out_a", 31 0;
v0x5a95724d59b0_0 .var "out_b", 31 0;
v0x5a95724d5a90_0 .var "out_c", 31 0;
v0x5a95724d5b70_0 .var "out_d", 31 0;
E_0x5a9572415f30/0 .event anyedge, v0x5a95724d54d0_0, v0x5a95724d55d0_0, v0x5a95724d56b0_0, v0x5a95724d57a0_0;
E_0x5a9572415f30/1 .event anyedge, v0x5a95724d5120_0, v0x5a95724d5220_0, v0x5a95724d53f0_0, v0x5a95724d5300_0;
E_0x5a9572415f30 .event/or E_0x5a9572415f30/0, E_0x5a9572415f30/1;
S_0x5a95724d4f20 .scope begin, "$unm_blk_36" "$unm_blk_36" 6 14, 6 14 0, S_0x5a95724d4bd0;
 .timescale 0 0;
v0x5a95724d5120_0 .var "a", 31 0;
v0x5a95724d5220_0 .var "b", 31 0;
v0x5a95724d5300_0 .var "c", 31 0;
v0x5a95724d53f0_0 .var "d", 31 0;
S_0x5a95724d5da0 .scope module, "U_QR_COL_1" "QR" 5 50, 6 3 0, S_0x5a95724d3e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x5a95724dffb0_1 .array/port v0x5a95724dffb0, 1;
v0x5a95724d6640_0 .net "in_a", 31 0, v0x5a95724dffb0_1;  1 drivers
v0x5a95724dffb0_5 .array/port v0x5a95724dffb0, 5;
v0x5a95724d6740_0 .net "in_b", 31 0, v0x5a95724dffb0_5;  1 drivers
v0x5a95724dffb0_9 .array/port v0x5a95724dffb0, 9;
v0x5a95724d6820_0 .net "in_c", 31 0, v0x5a95724dffb0_9;  1 drivers
v0x5a95724dffb0_13 .array/port v0x5a95724dffb0, 13;
v0x5a95724d6910_0 .net "in_d", 31 0, v0x5a95724dffb0_13;  1 drivers
v0x5a95724d69f0_0 .var "out_a", 31 0;
v0x5a95724d6b20_0 .var "out_b", 31 0;
v0x5a95724d6c00_0 .var "out_c", 31 0;
v0x5a95724d6ce0_0 .var "out_d", 31 0;
E_0x5a95723e4800/0 .event anyedge, v0x5a95724d6640_0, v0x5a95724d6740_0, v0x5a95724d6820_0, v0x5a95724d6910_0;
E_0x5a95723e4800/1 .event anyedge, v0x5a95724d62c0_0, v0x5a95724d63c0_0, v0x5a95724d6560_0, v0x5a95724d64a0_0;
E_0x5a95723e4800 .event/or E_0x5a95723e4800/0, E_0x5a95723e4800/1;
S_0x5a95724d60c0 .scope begin, "$unm_blk_36" "$unm_blk_36" 6 14, 6 14 0, S_0x5a95724d5da0;
 .timescale 0 0;
v0x5a95724d62c0_0 .var "a", 31 0;
v0x5a95724d63c0_0 .var "b", 31 0;
v0x5a95724d64a0_0 .var "c", 31 0;
v0x5a95724d6560_0 .var "d", 31 0;
S_0x5a95724d6f10 .scope module, "U_QR_COL_2" "QR" 5 51, 6 3 0, S_0x5a95724d3e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x5a95724dffb0_2 .array/port v0x5a95724dffb0, 2;
v0x5a95724d7800_0 .net "in_a", 31 0, v0x5a95724dffb0_2;  1 drivers
v0x5a95724dffb0_6 .array/port v0x5a95724dffb0, 6;
v0x5a95724d7900_0 .net "in_b", 31 0, v0x5a95724dffb0_6;  1 drivers
v0x5a95724dffb0_10 .array/port v0x5a95724dffb0, 10;
v0x5a95724d79e0_0 .net "in_c", 31 0, v0x5a95724dffb0_10;  1 drivers
v0x5a95724dffb0_14 .array/port v0x5a95724dffb0, 14;
v0x5a95724d7aa0_0 .net "in_d", 31 0, v0x5a95724dffb0_14;  1 drivers
v0x5a95724d7b80_0 .var "out_a", 31 0;
v0x5a95724d7cb0_0 .var "out_b", 31 0;
v0x5a95724d7d90_0 .var "out_c", 31 0;
v0x5a95724d7e70_0 .var "out_d", 31 0;
E_0x5a95724ba1b0/0 .event anyedge, v0x5a95724d7800_0, v0x5a95724d7900_0, v0x5a95724d79e0_0, v0x5a95724d7aa0_0;
E_0x5a95724ba1b0/1 .event anyedge, v0x5a95724d7480_0, v0x5a95724d7580_0, v0x5a95724d7720_0, v0x5a95724d7660_0;
E_0x5a95724ba1b0 .event/or E_0x5a95724ba1b0/0, E_0x5a95724ba1b0/1;
S_0x5a95724d7280 .scope begin, "$unm_blk_36" "$unm_blk_36" 6 14, 6 14 0, S_0x5a95724d6f10;
 .timescale 0 0;
v0x5a95724d7480_0 .var "a", 31 0;
v0x5a95724d7580_0 .var "b", 31 0;
v0x5a95724d7660_0 .var "c", 31 0;
v0x5a95724d7720_0 .var "d", 31 0;
S_0x5a95724d80a0 .scope module, "U_QR_COL_3" "QR" 5 52, 6 3 0, S_0x5a95724d3e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x5a95724dffb0_3 .array/port v0x5a95724dffb0, 3;
v0x5a95724d8980_0 .net "in_a", 31 0, v0x5a95724dffb0_3;  1 drivers
v0x5a95724dffb0_7 .array/port v0x5a95724dffb0, 7;
v0x5a95724d8a80_0 .net "in_b", 31 0, v0x5a95724dffb0_7;  1 drivers
v0x5a95724dffb0_11 .array/port v0x5a95724dffb0, 11;
v0x5a95724d8b60_0 .net "in_c", 31 0, v0x5a95724dffb0_11;  1 drivers
v0x5a95724dffb0_15 .array/port v0x5a95724dffb0, 15;
v0x5a95724d8c50_0 .net "in_d", 31 0, v0x5a95724dffb0_15;  1 drivers
v0x5a95724d8d30_0 .var "out_a", 31 0;
v0x5a95724d8e60_0 .var "out_b", 31 0;
v0x5a95724d8f40_0 .var "out_c", 31 0;
v0x5a95724d9020_0 .var "out_d", 31 0;
E_0x5a95724d8350/0 .event anyedge, v0x5a95724d8980_0, v0x5a95724d8a80_0, v0x5a95724d8b60_0, v0x5a95724d8c50_0;
E_0x5a95724d8350/1 .event anyedge, v0x5a95724d8600_0, v0x5a95724d8700_0, v0x5a95724d88a0_0, v0x5a95724d87e0_0;
E_0x5a95724d8350 .event/or E_0x5a95724d8350/0, E_0x5a95724d8350/1;
S_0x5a95724d8400 .scope begin, "$unm_blk_36" "$unm_blk_36" 6 14, 6 14 0, S_0x5a95724d80a0;
 .timescale 0 0;
v0x5a95724d8600_0 .var "a", 31 0;
v0x5a95724d8700_0 .var "b", 31 0;
v0x5a95724d87e0_0 .var "c", 31 0;
v0x5a95724d88a0_0 .var "d", 31 0;
S_0x5a95724d9250 .scope module, "U_QR_DIAG_0" "QR" 5 55, 6 3 0, S_0x5a95724d3e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x5a95724d9b30_0 .net "in_a", 31 0, v0x5a95724d5880_0;  alias, 1 drivers
v0x5a95724d9c40_0 .net "in_b", 31 0, v0x5a95724d6b20_0;  alias, 1 drivers
v0x5a95724d9d10_0 .net "in_c", 31 0, v0x5a95724d7d90_0;  alias, 1 drivers
v0x5a95724d9e10_0 .net "in_d", 31 0, v0x5a95724d9020_0;  alias, 1 drivers
v0x5a95724d9ee0_0 .var "out_a", 31 0;
v0x5a95724d9fd0_0 .var "out_b", 31 0;
v0x5a95724da0b0_0 .var "out_c", 31 0;
v0x5a95724da190_0 .var "out_d", 31 0;
E_0x5a95724d9500/0 .event anyedge, v0x5a95724d5880_0, v0x5a95724d6b20_0, v0x5a95724d7d90_0, v0x5a95724d9020_0;
E_0x5a95724d9500/1 .event anyedge, v0x5a95724d97b0_0, v0x5a95724d98b0_0, v0x5a95724d9a50_0, v0x5a95724d9990_0;
E_0x5a95724d9500 .event/or E_0x5a95724d9500/0, E_0x5a95724d9500/1;
S_0x5a95724d95b0 .scope begin, "$unm_blk_36" "$unm_blk_36" 6 14, 6 14 0, S_0x5a95724d9250;
 .timescale 0 0;
v0x5a95724d97b0_0 .var "a", 31 0;
v0x5a95724d98b0_0 .var "b", 31 0;
v0x5a95724d9990_0 .var "c", 31 0;
v0x5a95724d9a50_0 .var "d", 31 0;
S_0x5a95724da3c0 .scope module, "U_QR_DIAG_1" "QR" 5 56, 6 3 0, S_0x5a95724d3e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x5a95724daca0_0 .net "in_a", 31 0, v0x5a95724d69f0_0;  alias, 1 drivers
v0x5a95724dadb0_0 .net "in_b", 31 0, v0x5a95724d7cb0_0;  alias, 1 drivers
v0x5a95724dae80_0 .net "in_c", 31 0, v0x5a95724d8f40_0;  alias, 1 drivers
v0x5a95724daf80_0 .net "in_d", 31 0, v0x5a95724d5b70_0;  alias, 1 drivers
v0x5a95724db050_0 .var "out_a", 31 0;
v0x5a95724db140_0 .var "out_b", 31 0;
v0x5a95724db220_0 .var "out_c", 31 0;
v0x5a95724db300_0 .var "out_d", 31 0;
E_0x5a95724da670/0 .event anyedge, v0x5a95724d69f0_0, v0x5a95724d7cb0_0, v0x5a95724d8f40_0, v0x5a95724d5b70_0;
E_0x5a95724da670/1 .event anyedge, v0x5a95724da920_0, v0x5a95724daa20_0, v0x5a95724dabc0_0, v0x5a95724dab00_0;
E_0x5a95724da670 .event/or E_0x5a95724da670/0, E_0x5a95724da670/1;
S_0x5a95724da720 .scope begin, "$unm_blk_36" "$unm_blk_36" 6 14, 6 14 0, S_0x5a95724da3c0;
 .timescale 0 0;
v0x5a95724da920_0 .var "a", 31 0;
v0x5a95724daa20_0 .var "b", 31 0;
v0x5a95724dab00_0 .var "c", 31 0;
v0x5a95724dabc0_0 .var "d", 31 0;
S_0x5a95724db530 .scope module, "U_QR_DIAG_2" "QR" 5 57, 6 3 0, S_0x5a95724d3e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x5a95724dbdc0_0 .net "in_a", 31 0, v0x5a95724d7b80_0;  alias, 1 drivers
v0x5a95724dbed0_0 .net "in_b", 31 0, v0x5a95724d8e60_0;  alias, 1 drivers
v0x5a95724dbfa0_0 .net "in_c", 31 0, v0x5a95724d5a90_0;  alias, 1 drivers
v0x5a95724dc0a0_0 .net "in_d", 31 0, v0x5a95724d6ce0_0;  alias, 1 drivers
v0x5a95724dc170_0 .var "out_a", 31 0;
v0x5a95724dc260_0 .var "out_b", 31 0;
v0x5a95724dc340_0 .var "out_c", 31 0;
v0x5a95724dc420_0 .var "out_d", 31 0;
E_0x5a95724db790/0 .event anyedge, v0x5a95724d7b80_0, v0x5a95724d8e60_0, v0x5a95724d5a90_0, v0x5a95724d6ce0_0;
E_0x5a95724db790/1 .event anyedge, v0x5a95724dba40_0, v0x5a95724dbb40_0, v0x5a95724dbce0_0, v0x5a95724dbc20_0;
E_0x5a95724db790 .event/or E_0x5a95724db790/0, E_0x5a95724db790/1;
S_0x5a95724db840 .scope begin, "$unm_blk_36" "$unm_blk_36" 6 14, 6 14 0, S_0x5a95724db530;
 .timescale 0 0;
v0x5a95724dba40_0 .var "a", 31 0;
v0x5a95724dbb40_0 .var "b", 31 0;
v0x5a95724dbc20_0 .var "c", 31 0;
v0x5a95724dbce0_0 .var "d", 31 0;
S_0x5a95724dc650 .scope module, "U_QR_DIAG_3" "QR" 5 58, 6 3 0, S_0x5a95724d3e50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_a";
    .port_info 1 /INPUT 32 "in_b";
    .port_info 2 /INPUT 32 "in_c";
    .port_info 3 /INPUT 32 "in_d";
    .port_info 4 /OUTPUT 32 "out_a";
    .port_info 5 /OUTPUT 32 "out_b";
    .port_info 6 /OUTPUT 32 "out_c";
    .port_info 7 /OUTPUT 32 "out_d";
v0x5a95724dcf30_0 .net "in_a", 31 0, v0x5a95724d8d30_0;  alias, 1 drivers
v0x5a95724dd040_0 .net "in_b", 31 0, v0x5a95724d59b0_0;  alias, 1 drivers
v0x5a95724dd110_0 .net "in_c", 31 0, v0x5a95724d6c00_0;  alias, 1 drivers
v0x5a95724dd210_0 .net "in_d", 31 0, v0x5a95724d7e70_0;  alias, 1 drivers
v0x5a95724dd2e0_0 .var "out_a", 31 0;
v0x5a95724dd3d0_0 .var "out_b", 31 0;
v0x5a95724dd4b0_0 .var "out_c", 31 0;
v0x5a95724dd590_0 .var "out_d", 31 0;
E_0x5a95724dc900/0 .event anyedge, v0x5a95724d8d30_0, v0x5a95724d59b0_0, v0x5a95724d6c00_0, v0x5a95724d7e70_0;
E_0x5a95724dc900/1 .event anyedge, v0x5a95724dcbb0_0, v0x5a95724dccb0_0, v0x5a95724dce50_0, v0x5a95724dcd90_0;
E_0x5a95724dc900 .event/or E_0x5a95724dc900/0, E_0x5a95724dc900/1;
S_0x5a95724dc9b0 .scope begin, "$unm_blk_36" "$unm_blk_36" 6 14, 6 14 0, S_0x5a95724dc650;
 .timescale 0 0;
v0x5a95724dcbb0_0 .var "a", 31 0;
v0x5a95724dccb0_0 .var "b", 31 0;
v0x5a95724dcd90_0 .var "c", 31 0;
v0x5a95724dce50_0 .var "d", 31 0;
S_0x5a95724e03a0 .scope module, "trng_unit" "MockTRNGHardened" 4 85, 7 2 0, S_0x5a95724d3740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "trng_request";
    .port_info 3 /OUTPUT 32 "random_number";
    .port_info 4 /OUTPUT 1 "ready";
v0x5a95724e05b0_0 .net "clk", 0 0, v0x5a95724e3f10_0;  alias, 1 drivers
v0x5a95724e0680_0 .var "internal_counter", 31 0;
v0x5a95724e0720_0 .var "random_number", 31 0;
v0x5a95724e07f0_0 .var "ready", 0 0;
v0x5a95724e0890_0 .net "rst_n", 0 0, v0x5a95724e43e0_0;  alias, 1 drivers
v0x5a95724e0980_0 .net "trng_request", 0 0, v0x5a95724e37a0_0;  1 drivers
    .scope S_0x5a95724d4bd0;
T_0 ;
    %wait E_0x5a9572415f30;
    %fork t_1, S_0x5a95724d4f20;
    %jmp t_0;
    .scope S_0x5a95724d4f20;
t_1 ;
    %load/vec4 v0x5a95724d54d0_0;
    %store/vec4 v0x5a95724d5120_0, 0, 32;
    %load/vec4 v0x5a95724d55d0_0;
    %store/vec4 v0x5a95724d5220_0, 0, 32;
    %load/vec4 v0x5a95724d56b0_0;
    %store/vec4 v0x5a95724d5300_0, 0, 32;
    %load/vec4 v0x5a95724d57a0_0;
    %store/vec4 v0x5a95724d53f0_0, 0, 32;
    %load/vec4 v0x5a95724d5120_0;
    %load/vec4 v0x5a95724d5220_0;
    %add;
    %store/vec4 v0x5a95724d5120_0, 0, 32;
    %load/vec4 v0x5a95724d53f0_0;
    %load/vec4 v0x5a95724d5120_0;
    %xor;
    %store/vec4 v0x5a95724d53f0_0, 0, 32;
    %load/vec4 v0x5a95724d53f0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724d53f0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724d53f0_0, 0, 32;
    %load/vec4 v0x5a95724d5300_0;
    %load/vec4 v0x5a95724d53f0_0;
    %add;
    %store/vec4 v0x5a95724d5300_0, 0, 32;
    %load/vec4 v0x5a95724d5220_0;
    %load/vec4 v0x5a95724d5300_0;
    %xor;
    %store/vec4 v0x5a95724d5220_0, 0, 32;
    %load/vec4 v0x5a95724d5220_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724d5220_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724d5220_0, 0, 32;
    %load/vec4 v0x5a95724d5120_0;
    %load/vec4 v0x5a95724d5220_0;
    %add;
    %store/vec4 v0x5a95724d5120_0, 0, 32;
    %load/vec4 v0x5a95724d53f0_0;
    %load/vec4 v0x5a95724d5120_0;
    %xor;
    %store/vec4 v0x5a95724d53f0_0, 0, 32;
    %load/vec4 v0x5a95724d53f0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724d53f0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724d53f0_0, 0, 32;
    %load/vec4 v0x5a95724d5300_0;
    %load/vec4 v0x5a95724d53f0_0;
    %add;
    %store/vec4 v0x5a95724d5300_0, 0, 32;
    %load/vec4 v0x5a95724d5220_0;
    %load/vec4 v0x5a95724d5300_0;
    %xor;
    %store/vec4 v0x5a95724d5220_0, 0, 32;
    %load/vec4 v0x5a95724d5220_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724d5220_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724d5220_0, 0, 32;
    %load/vec4 v0x5a95724d5120_0;
    %store/vec4 v0x5a95724d5880_0, 0, 32;
    %load/vec4 v0x5a95724d5220_0;
    %store/vec4 v0x5a95724d59b0_0, 0, 32;
    %load/vec4 v0x5a95724d5300_0;
    %store/vec4 v0x5a95724d5a90_0, 0, 32;
    %load/vec4 v0x5a95724d53f0_0;
    %store/vec4 v0x5a95724d5b70_0, 0, 32;
    %end;
    .scope S_0x5a95724d4bd0;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5a95724d5da0;
T_1 ;
    %wait E_0x5a95723e4800;
    %fork t_3, S_0x5a95724d60c0;
    %jmp t_2;
    .scope S_0x5a95724d60c0;
t_3 ;
    %load/vec4 v0x5a95724d6640_0;
    %store/vec4 v0x5a95724d62c0_0, 0, 32;
    %load/vec4 v0x5a95724d6740_0;
    %store/vec4 v0x5a95724d63c0_0, 0, 32;
    %load/vec4 v0x5a95724d6820_0;
    %store/vec4 v0x5a95724d64a0_0, 0, 32;
    %load/vec4 v0x5a95724d6910_0;
    %store/vec4 v0x5a95724d6560_0, 0, 32;
    %load/vec4 v0x5a95724d62c0_0;
    %load/vec4 v0x5a95724d63c0_0;
    %add;
    %store/vec4 v0x5a95724d62c0_0, 0, 32;
    %load/vec4 v0x5a95724d6560_0;
    %load/vec4 v0x5a95724d62c0_0;
    %xor;
    %store/vec4 v0x5a95724d6560_0, 0, 32;
    %load/vec4 v0x5a95724d6560_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724d6560_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724d6560_0, 0, 32;
    %load/vec4 v0x5a95724d64a0_0;
    %load/vec4 v0x5a95724d6560_0;
    %add;
    %store/vec4 v0x5a95724d64a0_0, 0, 32;
    %load/vec4 v0x5a95724d63c0_0;
    %load/vec4 v0x5a95724d64a0_0;
    %xor;
    %store/vec4 v0x5a95724d63c0_0, 0, 32;
    %load/vec4 v0x5a95724d63c0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724d63c0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724d63c0_0, 0, 32;
    %load/vec4 v0x5a95724d62c0_0;
    %load/vec4 v0x5a95724d63c0_0;
    %add;
    %store/vec4 v0x5a95724d62c0_0, 0, 32;
    %load/vec4 v0x5a95724d6560_0;
    %load/vec4 v0x5a95724d62c0_0;
    %xor;
    %store/vec4 v0x5a95724d6560_0, 0, 32;
    %load/vec4 v0x5a95724d6560_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724d6560_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724d6560_0, 0, 32;
    %load/vec4 v0x5a95724d64a0_0;
    %load/vec4 v0x5a95724d6560_0;
    %add;
    %store/vec4 v0x5a95724d64a0_0, 0, 32;
    %load/vec4 v0x5a95724d63c0_0;
    %load/vec4 v0x5a95724d64a0_0;
    %xor;
    %store/vec4 v0x5a95724d63c0_0, 0, 32;
    %load/vec4 v0x5a95724d63c0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724d63c0_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724d63c0_0, 0, 32;
    %load/vec4 v0x5a95724d62c0_0;
    %store/vec4 v0x5a95724d69f0_0, 0, 32;
    %load/vec4 v0x5a95724d63c0_0;
    %store/vec4 v0x5a95724d6b20_0, 0, 32;
    %load/vec4 v0x5a95724d64a0_0;
    %store/vec4 v0x5a95724d6c00_0, 0, 32;
    %load/vec4 v0x5a95724d6560_0;
    %store/vec4 v0x5a95724d6ce0_0, 0, 32;
    %end;
    .scope S_0x5a95724d5da0;
t_2 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5a95724d6f10;
T_2 ;
    %wait E_0x5a95724ba1b0;
    %fork t_5, S_0x5a95724d7280;
    %jmp t_4;
    .scope S_0x5a95724d7280;
t_5 ;
    %load/vec4 v0x5a95724d7800_0;
    %store/vec4 v0x5a95724d7480_0, 0, 32;
    %load/vec4 v0x5a95724d7900_0;
    %store/vec4 v0x5a95724d7580_0, 0, 32;
    %load/vec4 v0x5a95724d79e0_0;
    %store/vec4 v0x5a95724d7660_0, 0, 32;
    %load/vec4 v0x5a95724d7aa0_0;
    %store/vec4 v0x5a95724d7720_0, 0, 32;
    %load/vec4 v0x5a95724d7480_0;
    %load/vec4 v0x5a95724d7580_0;
    %add;
    %store/vec4 v0x5a95724d7480_0, 0, 32;
    %load/vec4 v0x5a95724d7720_0;
    %load/vec4 v0x5a95724d7480_0;
    %xor;
    %store/vec4 v0x5a95724d7720_0, 0, 32;
    %load/vec4 v0x5a95724d7720_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724d7720_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724d7720_0, 0, 32;
    %load/vec4 v0x5a95724d7660_0;
    %load/vec4 v0x5a95724d7720_0;
    %add;
    %store/vec4 v0x5a95724d7660_0, 0, 32;
    %load/vec4 v0x5a95724d7580_0;
    %load/vec4 v0x5a95724d7660_0;
    %xor;
    %store/vec4 v0x5a95724d7580_0, 0, 32;
    %load/vec4 v0x5a95724d7580_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724d7580_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724d7580_0, 0, 32;
    %load/vec4 v0x5a95724d7480_0;
    %load/vec4 v0x5a95724d7580_0;
    %add;
    %store/vec4 v0x5a95724d7480_0, 0, 32;
    %load/vec4 v0x5a95724d7720_0;
    %load/vec4 v0x5a95724d7480_0;
    %xor;
    %store/vec4 v0x5a95724d7720_0, 0, 32;
    %load/vec4 v0x5a95724d7720_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724d7720_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724d7720_0, 0, 32;
    %load/vec4 v0x5a95724d7660_0;
    %load/vec4 v0x5a95724d7720_0;
    %add;
    %store/vec4 v0x5a95724d7660_0, 0, 32;
    %load/vec4 v0x5a95724d7580_0;
    %load/vec4 v0x5a95724d7660_0;
    %xor;
    %store/vec4 v0x5a95724d7580_0, 0, 32;
    %load/vec4 v0x5a95724d7580_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724d7580_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724d7580_0, 0, 32;
    %load/vec4 v0x5a95724d7480_0;
    %store/vec4 v0x5a95724d7b80_0, 0, 32;
    %load/vec4 v0x5a95724d7580_0;
    %store/vec4 v0x5a95724d7cb0_0, 0, 32;
    %load/vec4 v0x5a95724d7660_0;
    %store/vec4 v0x5a95724d7d90_0, 0, 32;
    %load/vec4 v0x5a95724d7720_0;
    %store/vec4 v0x5a95724d7e70_0, 0, 32;
    %end;
    .scope S_0x5a95724d6f10;
t_4 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5a95724d80a0;
T_3 ;
    %wait E_0x5a95724d8350;
    %fork t_7, S_0x5a95724d8400;
    %jmp t_6;
    .scope S_0x5a95724d8400;
t_7 ;
    %load/vec4 v0x5a95724d8980_0;
    %store/vec4 v0x5a95724d8600_0, 0, 32;
    %load/vec4 v0x5a95724d8a80_0;
    %store/vec4 v0x5a95724d8700_0, 0, 32;
    %load/vec4 v0x5a95724d8b60_0;
    %store/vec4 v0x5a95724d87e0_0, 0, 32;
    %load/vec4 v0x5a95724d8c50_0;
    %store/vec4 v0x5a95724d88a0_0, 0, 32;
    %load/vec4 v0x5a95724d8600_0;
    %load/vec4 v0x5a95724d8700_0;
    %add;
    %store/vec4 v0x5a95724d8600_0, 0, 32;
    %load/vec4 v0x5a95724d88a0_0;
    %load/vec4 v0x5a95724d8600_0;
    %xor;
    %store/vec4 v0x5a95724d88a0_0, 0, 32;
    %load/vec4 v0x5a95724d88a0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724d88a0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724d88a0_0, 0, 32;
    %load/vec4 v0x5a95724d87e0_0;
    %load/vec4 v0x5a95724d88a0_0;
    %add;
    %store/vec4 v0x5a95724d87e0_0, 0, 32;
    %load/vec4 v0x5a95724d8700_0;
    %load/vec4 v0x5a95724d87e0_0;
    %xor;
    %store/vec4 v0x5a95724d8700_0, 0, 32;
    %load/vec4 v0x5a95724d8700_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724d8700_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724d8700_0, 0, 32;
    %load/vec4 v0x5a95724d8600_0;
    %load/vec4 v0x5a95724d8700_0;
    %add;
    %store/vec4 v0x5a95724d8600_0, 0, 32;
    %load/vec4 v0x5a95724d88a0_0;
    %load/vec4 v0x5a95724d8600_0;
    %xor;
    %store/vec4 v0x5a95724d88a0_0, 0, 32;
    %load/vec4 v0x5a95724d88a0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724d88a0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724d88a0_0, 0, 32;
    %load/vec4 v0x5a95724d87e0_0;
    %load/vec4 v0x5a95724d88a0_0;
    %add;
    %store/vec4 v0x5a95724d87e0_0, 0, 32;
    %load/vec4 v0x5a95724d8700_0;
    %load/vec4 v0x5a95724d87e0_0;
    %xor;
    %store/vec4 v0x5a95724d8700_0, 0, 32;
    %load/vec4 v0x5a95724d8700_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724d8700_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724d8700_0, 0, 32;
    %load/vec4 v0x5a95724d8600_0;
    %store/vec4 v0x5a95724d8d30_0, 0, 32;
    %load/vec4 v0x5a95724d8700_0;
    %store/vec4 v0x5a95724d8e60_0, 0, 32;
    %load/vec4 v0x5a95724d87e0_0;
    %store/vec4 v0x5a95724d8f40_0, 0, 32;
    %load/vec4 v0x5a95724d88a0_0;
    %store/vec4 v0x5a95724d9020_0, 0, 32;
    %end;
    .scope S_0x5a95724d80a0;
t_6 %join;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5a95724d9250;
T_4 ;
    %wait E_0x5a95724d9500;
    %fork t_9, S_0x5a95724d95b0;
    %jmp t_8;
    .scope S_0x5a95724d95b0;
t_9 ;
    %load/vec4 v0x5a95724d9b30_0;
    %store/vec4 v0x5a95724d97b0_0, 0, 32;
    %load/vec4 v0x5a95724d9c40_0;
    %store/vec4 v0x5a95724d98b0_0, 0, 32;
    %load/vec4 v0x5a95724d9d10_0;
    %store/vec4 v0x5a95724d9990_0, 0, 32;
    %load/vec4 v0x5a95724d9e10_0;
    %store/vec4 v0x5a95724d9a50_0, 0, 32;
    %load/vec4 v0x5a95724d97b0_0;
    %load/vec4 v0x5a95724d98b0_0;
    %add;
    %store/vec4 v0x5a95724d97b0_0, 0, 32;
    %load/vec4 v0x5a95724d9a50_0;
    %load/vec4 v0x5a95724d97b0_0;
    %xor;
    %store/vec4 v0x5a95724d9a50_0, 0, 32;
    %load/vec4 v0x5a95724d9a50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724d9a50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724d9a50_0, 0, 32;
    %load/vec4 v0x5a95724d9990_0;
    %load/vec4 v0x5a95724d9a50_0;
    %add;
    %store/vec4 v0x5a95724d9990_0, 0, 32;
    %load/vec4 v0x5a95724d98b0_0;
    %load/vec4 v0x5a95724d9990_0;
    %xor;
    %store/vec4 v0x5a95724d98b0_0, 0, 32;
    %load/vec4 v0x5a95724d98b0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724d98b0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724d98b0_0, 0, 32;
    %load/vec4 v0x5a95724d97b0_0;
    %load/vec4 v0x5a95724d98b0_0;
    %add;
    %store/vec4 v0x5a95724d97b0_0, 0, 32;
    %load/vec4 v0x5a95724d9a50_0;
    %load/vec4 v0x5a95724d97b0_0;
    %xor;
    %store/vec4 v0x5a95724d9a50_0, 0, 32;
    %load/vec4 v0x5a95724d9a50_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724d9a50_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724d9a50_0, 0, 32;
    %load/vec4 v0x5a95724d9990_0;
    %load/vec4 v0x5a95724d9a50_0;
    %add;
    %store/vec4 v0x5a95724d9990_0, 0, 32;
    %load/vec4 v0x5a95724d98b0_0;
    %load/vec4 v0x5a95724d9990_0;
    %xor;
    %store/vec4 v0x5a95724d98b0_0, 0, 32;
    %load/vec4 v0x5a95724d98b0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724d98b0_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724d98b0_0, 0, 32;
    %load/vec4 v0x5a95724d97b0_0;
    %store/vec4 v0x5a95724d9ee0_0, 0, 32;
    %load/vec4 v0x5a95724d98b0_0;
    %store/vec4 v0x5a95724d9fd0_0, 0, 32;
    %load/vec4 v0x5a95724d9990_0;
    %store/vec4 v0x5a95724da0b0_0, 0, 32;
    %load/vec4 v0x5a95724d9a50_0;
    %store/vec4 v0x5a95724da190_0, 0, 32;
    %end;
    .scope S_0x5a95724d9250;
t_8 %join;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5a95724da3c0;
T_5 ;
    %wait E_0x5a95724da670;
    %fork t_11, S_0x5a95724da720;
    %jmp t_10;
    .scope S_0x5a95724da720;
t_11 ;
    %load/vec4 v0x5a95724daca0_0;
    %store/vec4 v0x5a95724da920_0, 0, 32;
    %load/vec4 v0x5a95724dadb0_0;
    %store/vec4 v0x5a95724daa20_0, 0, 32;
    %load/vec4 v0x5a95724dae80_0;
    %store/vec4 v0x5a95724dab00_0, 0, 32;
    %load/vec4 v0x5a95724daf80_0;
    %store/vec4 v0x5a95724dabc0_0, 0, 32;
    %load/vec4 v0x5a95724da920_0;
    %load/vec4 v0x5a95724daa20_0;
    %add;
    %store/vec4 v0x5a95724da920_0, 0, 32;
    %load/vec4 v0x5a95724dabc0_0;
    %load/vec4 v0x5a95724da920_0;
    %xor;
    %store/vec4 v0x5a95724dabc0_0, 0, 32;
    %load/vec4 v0x5a95724dabc0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724dabc0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724dabc0_0, 0, 32;
    %load/vec4 v0x5a95724dab00_0;
    %load/vec4 v0x5a95724dabc0_0;
    %add;
    %store/vec4 v0x5a95724dab00_0, 0, 32;
    %load/vec4 v0x5a95724daa20_0;
    %load/vec4 v0x5a95724dab00_0;
    %xor;
    %store/vec4 v0x5a95724daa20_0, 0, 32;
    %load/vec4 v0x5a95724daa20_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724daa20_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724daa20_0, 0, 32;
    %load/vec4 v0x5a95724da920_0;
    %load/vec4 v0x5a95724daa20_0;
    %add;
    %store/vec4 v0x5a95724da920_0, 0, 32;
    %load/vec4 v0x5a95724dabc0_0;
    %load/vec4 v0x5a95724da920_0;
    %xor;
    %store/vec4 v0x5a95724dabc0_0, 0, 32;
    %load/vec4 v0x5a95724dabc0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724dabc0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724dabc0_0, 0, 32;
    %load/vec4 v0x5a95724dab00_0;
    %load/vec4 v0x5a95724dabc0_0;
    %add;
    %store/vec4 v0x5a95724dab00_0, 0, 32;
    %load/vec4 v0x5a95724daa20_0;
    %load/vec4 v0x5a95724dab00_0;
    %xor;
    %store/vec4 v0x5a95724daa20_0, 0, 32;
    %load/vec4 v0x5a95724daa20_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724daa20_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724daa20_0, 0, 32;
    %load/vec4 v0x5a95724da920_0;
    %store/vec4 v0x5a95724db050_0, 0, 32;
    %load/vec4 v0x5a95724daa20_0;
    %store/vec4 v0x5a95724db140_0, 0, 32;
    %load/vec4 v0x5a95724dab00_0;
    %store/vec4 v0x5a95724db220_0, 0, 32;
    %load/vec4 v0x5a95724dabc0_0;
    %store/vec4 v0x5a95724db300_0, 0, 32;
    %end;
    .scope S_0x5a95724da3c0;
t_10 %join;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5a95724db530;
T_6 ;
    %wait E_0x5a95724db790;
    %fork t_13, S_0x5a95724db840;
    %jmp t_12;
    .scope S_0x5a95724db840;
t_13 ;
    %load/vec4 v0x5a95724dbdc0_0;
    %store/vec4 v0x5a95724dba40_0, 0, 32;
    %load/vec4 v0x5a95724dbed0_0;
    %store/vec4 v0x5a95724dbb40_0, 0, 32;
    %load/vec4 v0x5a95724dbfa0_0;
    %store/vec4 v0x5a95724dbc20_0, 0, 32;
    %load/vec4 v0x5a95724dc0a0_0;
    %store/vec4 v0x5a95724dbce0_0, 0, 32;
    %load/vec4 v0x5a95724dba40_0;
    %load/vec4 v0x5a95724dbb40_0;
    %add;
    %store/vec4 v0x5a95724dba40_0, 0, 32;
    %load/vec4 v0x5a95724dbce0_0;
    %load/vec4 v0x5a95724dba40_0;
    %xor;
    %store/vec4 v0x5a95724dbce0_0, 0, 32;
    %load/vec4 v0x5a95724dbce0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724dbce0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724dbce0_0, 0, 32;
    %load/vec4 v0x5a95724dbc20_0;
    %load/vec4 v0x5a95724dbce0_0;
    %add;
    %store/vec4 v0x5a95724dbc20_0, 0, 32;
    %load/vec4 v0x5a95724dbb40_0;
    %load/vec4 v0x5a95724dbc20_0;
    %xor;
    %store/vec4 v0x5a95724dbb40_0, 0, 32;
    %load/vec4 v0x5a95724dbb40_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724dbb40_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724dbb40_0, 0, 32;
    %load/vec4 v0x5a95724dba40_0;
    %load/vec4 v0x5a95724dbb40_0;
    %add;
    %store/vec4 v0x5a95724dba40_0, 0, 32;
    %load/vec4 v0x5a95724dbce0_0;
    %load/vec4 v0x5a95724dba40_0;
    %xor;
    %store/vec4 v0x5a95724dbce0_0, 0, 32;
    %load/vec4 v0x5a95724dbce0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724dbce0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724dbce0_0, 0, 32;
    %load/vec4 v0x5a95724dbc20_0;
    %load/vec4 v0x5a95724dbce0_0;
    %add;
    %store/vec4 v0x5a95724dbc20_0, 0, 32;
    %load/vec4 v0x5a95724dbb40_0;
    %load/vec4 v0x5a95724dbc20_0;
    %xor;
    %store/vec4 v0x5a95724dbb40_0, 0, 32;
    %load/vec4 v0x5a95724dbb40_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724dbb40_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724dbb40_0, 0, 32;
    %load/vec4 v0x5a95724dba40_0;
    %store/vec4 v0x5a95724dc170_0, 0, 32;
    %load/vec4 v0x5a95724dbb40_0;
    %store/vec4 v0x5a95724dc260_0, 0, 32;
    %load/vec4 v0x5a95724dbc20_0;
    %store/vec4 v0x5a95724dc340_0, 0, 32;
    %load/vec4 v0x5a95724dbce0_0;
    %store/vec4 v0x5a95724dc420_0, 0, 32;
    %end;
    .scope S_0x5a95724db530;
t_12 %join;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5a95724dc650;
T_7 ;
    %wait E_0x5a95724dc900;
    %fork t_15, S_0x5a95724dc9b0;
    %jmp t_14;
    .scope S_0x5a95724dc9b0;
t_15 ;
    %load/vec4 v0x5a95724dcf30_0;
    %store/vec4 v0x5a95724dcbb0_0, 0, 32;
    %load/vec4 v0x5a95724dd040_0;
    %store/vec4 v0x5a95724dccb0_0, 0, 32;
    %load/vec4 v0x5a95724dd110_0;
    %store/vec4 v0x5a95724dcd90_0, 0, 32;
    %load/vec4 v0x5a95724dd210_0;
    %store/vec4 v0x5a95724dce50_0, 0, 32;
    %load/vec4 v0x5a95724dcbb0_0;
    %load/vec4 v0x5a95724dccb0_0;
    %add;
    %store/vec4 v0x5a95724dcbb0_0, 0, 32;
    %load/vec4 v0x5a95724dce50_0;
    %load/vec4 v0x5a95724dcbb0_0;
    %xor;
    %store/vec4 v0x5a95724dce50_0, 0, 32;
    %load/vec4 v0x5a95724dce50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724dce50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724dce50_0, 0, 32;
    %load/vec4 v0x5a95724dcd90_0;
    %load/vec4 v0x5a95724dce50_0;
    %add;
    %store/vec4 v0x5a95724dcd90_0, 0, 32;
    %load/vec4 v0x5a95724dccb0_0;
    %load/vec4 v0x5a95724dcd90_0;
    %xor;
    %store/vec4 v0x5a95724dccb0_0, 0, 32;
    %load/vec4 v0x5a95724dccb0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724dccb0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724dccb0_0, 0, 32;
    %load/vec4 v0x5a95724dcbb0_0;
    %load/vec4 v0x5a95724dccb0_0;
    %add;
    %store/vec4 v0x5a95724dcbb0_0, 0, 32;
    %load/vec4 v0x5a95724dce50_0;
    %load/vec4 v0x5a95724dcbb0_0;
    %xor;
    %store/vec4 v0x5a95724dce50_0, 0, 32;
    %load/vec4 v0x5a95724dce50_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724dce50_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724dce50_0, 0, 32;
    %load/vec4 v0x5a95724dcd90_0;
    %load/vec4 v0x5a95724dce50_0;
    %add;
    %store/vec4 v0x5a95724dcd90_0, 0, 32;
    %load/vec4 v0x5a95724dccb0_0;
    %load/vec4 v0x5a95724dcd90_0;
    %xor;
    %store/vec4 v0x5a95724dccb0_0, 0, 32;
    %load/vec4 v0x5a95724dccb0_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5a95724dccb0_0;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %or;
    %store/vec4 v0x5a95724dccb0_0, 0, 32;
    %load/vec4 v0x5a95724dcbb0_0;
    %store/vec4 v0x5a95724dd2e0_0, 0, 32;
    %load/vec4 v0x5a95724dccb0_0;
    %store/vec4 v0x5a95724dd3d0_0, 0, 32;
    %load/vec4 v0x5a95724dcd90_0;
    %store/vec4 v0x5a95724dd4b0_0, 0, 32;
    %load/vec4 v0x5a95724dce50_0;
    %store/vec4 v0x5a95724dd590_0, 0, 32;
    %end;
    .scope S_0x5a95724dc650;
t_14 %join;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5a95724d3e50;
T_8 ;
    %wait E_0x5a9572412ff0;
    %load/vec4 v0x5a95724dfe30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a95724df910_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a95724dfd50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a95724df870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a95724dd7c0_0, 0;
    %pushi/vec4 0, 0, 512;
    %assign/vec4 v0x5a95724dd8a0_0, 0;
    %fork t_17, S_0x5a95724d4730;
    %jmp t_16;
    .scope S_0x5a95724d4730;
t_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a95724add30_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x5a95724add30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5a95724add30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5a95724add30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dfbb0, 0, 4;
    %load/vec4 v0x5a95724add30_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5a95724add30_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %end;
    .scope S_0x5a95724d3e50;
t_16 %join;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5a95724df910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a95724df910_0, 0;
    %jmp T_8.10;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a95724df870_0, 0;
    %load/vec4 v0x5a95724dfef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a95724dd7c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5a95724df910_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a95724dfd50_0, 0;
    %pushi/vec4 1634760805, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %pushi/vec4 857760878, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %pushi/vec4 2036477234, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %pushi/vec4 1797285236, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724df9f0_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724df9f0_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724df9f0_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724df9f0_0;
    %parti/s 32, 96, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724df9f0_0;
    %parti/s 32, 128, 9;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724df9f0_0;
    %parti/s 32, 160, 9;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724df9f0_0;
    %parti/s 32, 192, 9;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724df9f0_0;
    %parti/s 32, 224, 9;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724deb60_0;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724dfad0_0;
    %parti/s 32, 0, 2;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724dfad0_0;
    %parti/s 32, 32, 7;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724dfad0_0;
    %parti/s 32, 64, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a95724dd7c0_0, 0;
T_8.12 ;
    %jmp T_8.10;
T_8.5 ;
    %fork t_19, S_0x5a95724d4990;
    %jmp t_18;
    .scope S_0x5a95724d4990;
t_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a95724ab2f0_0, 0, 32;
T_8.13 ;
    %load/vec4 v0x5a95724ab2f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.14, 5;
    %ix/getv/s 4, v0x5a95724ab2f0_0;
    %load/vec4a v0x5a95724dffb0, 4;
    %ix/getv/s 3, v0x5a95724ab2f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dfbb0, 0, 4;
    %load/vec4 v0x5a95724ab2f0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x5a95724ab2f0_0, 0, 32;
    %jmp T_8.13;
T_8.14 ;
    %end;
    .scope S_0x5a95724d3e50;
t_18 %join;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5a95724df910_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x5a95724dfd50_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_8.15, 5;
    %load/vec4 v0x5a95724dec40_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724ded00_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724df160_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724df200_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724df2a0_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724df340_0;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724df3e0_0;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724df690_0;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724df730_0;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724df7d0_0;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724deda0_0;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724dee40_0;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724deee0_0;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724def80_0;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724df020_0;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724df0c0_0;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a95724dffb0, 0, 4;
    %load/vec4 v0x5a95724dfd50_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5a95724dfd50_0, 0;
    %jmp T_8.16;
T_8.15 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5a95724df910_0, 0;
T_8.16 ;
    %jmp T_8.10;
T_8.7 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dffb0, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dfbb0, 4;
    %add;
    %load/vec4 v0x5a95724dfc70_0;
    %parti/s 32, 480, 10;
    %xor;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dffb0, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dfbb0, 4;
    %add;
    %load/vec4 v0x5a95724dfc70_0;
    %parti/s 32, 448, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dffb0, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dfbb0, 4;
    %add;
    %load/vec4 v0x5a95724dfc70_0;
    %parti/s 32, 416, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dffb0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dfbb0, 4;
    %add;
    %load/vec4 v0x5a95724dfc70_0;
    %parti/s 32, 384, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dffb0, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dfbb0, 4;
    %add;
    %load/vec4 v0x5a95724dfc70_0;
    %parti/s 32, 352, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dffb0, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dfbb0, 4;
    %add;
    %load/vec4 v0x5a95724dfc70_0;
    %parti/s 32, 320, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dffb0, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dfbb0, 4;
    %add;
    %load/vec4 v0x5a95724dfc70_0;
    %parti/s 32, 288, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dffb0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dfbb0, 4;
    %add;
    %load/vec4 v0x5a95724dfc70_0;
    %parti/s 32, 256, 10;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dffb0, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dfbb0, 4;
    %add;
    %load/vec4 v0x5a95724dfc70_0;
    %parti/s 32, 224, 9;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dffb0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dfbb0, 4;
    %add;
    %load/vec4 v0x5a95724dfc70_0;
    %parti/s 32, 192, 9;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dffb0, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dfbb0, 4;
    %add;
    %load/vec4 v0x5a95724dfc70_0;
    %parti/s 32, 160, 9;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dffb0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dfbb0, 4;
    %add;
    %load/vec4 v0x5a95724dfc70_0;
    %parti/s 32, 128, 9;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dffb0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dfbb0, 4;
    %add;
    %load/vec4 v0x5a95724dfc70_0;
    %parti/s 32, 96, 8;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dffb0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dfbb0, 4;
    %add;
    %load/vec4 v0x5a95724dfc70_0;
    %parti/s 32, 64, 8;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dffb0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dfbb0, 4;
    %add;
    %load/vec4 v0x5a95724dfc70_0;
    %parti/s 32, 32, 7;
    %xor;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dffb0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5a95724dfbb0, 4;
    %add;
    %load/vec4 v0x5a95724dfc70_0;
    %parti/s 32, 0, 2;
    %xor;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5a95724dd8a0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5a95724df910_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a95724df870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a95724dd7c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a95724df910_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5a95724e03a0;
T_9 ;
    %wait E_0x5a9572412ff0;
    %load/vec4 v0x5a95724e0890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a95724e0680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a95724e0720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a95724e07f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a95724e07f0_0, 0;
    %load/vec4 v0x5a95724e0980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5a95724e0680_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5a95724e0680_0, 0;
    %load/vec4 v0x5a95724e0680_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5a95724e0720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a95724e07f0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5a95724d3740;
T_10 ;
    %wait E_0x5a9572412ff0;
    %load/vec4 v0x5a95724e3100_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a95724e2c00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a95724e1df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a95724e2b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a95724e2070_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a95724e3040_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a95724e2860_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5a95724e2dd0_0, 0;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v0x5a95724e2ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a95724e2790_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5a95724e3450_0, 0;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v0x5a95724e3530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a95724e3370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a95724e24b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a95724e37a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a95724e24b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a95724e2070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a95724e37a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a95724e2b40_0, 0;
    %load/vec4 v0x5a95724e2c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a95724e2c00_0, 0;
    %jmp T_10.8;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a95724e2b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a95724e1df0_0, 0;
    %load/vec4 v0x5a95724e31f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a95724e1df0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5a95724e2c00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5a95724e1d10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a95724e2860_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5a95724e3450_0, 0;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v0x5a95724e3530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a95724e3370_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x5a95724e2dd0_0, 0;
    %pushi/vec4 0, 0, 96;
    %assign/vec4 v0x5a95724e2ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a95724e2790_0, 0;
T_10.9 ;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v0x5a95724e29a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.11, 8;
    %load/vec4 v0x5a95724e1d10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %jmp T_10.16;
T_10.13 ;
    %load/vec4 v0x5a95724e2860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_10.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_10.24, 6;
    %jmp T_10.25;
T_10.17 ;
    %load/vec4 v0x5a95724e2a60_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5a95724e3450_0, 4, 5;
    %jmp T_10.25;
T_10.18 ;
    %load/vec4 v0x5a95724e2a60_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5a95724e3450_0, 4, 5;
    %jmp T_10.25;
T_10.19 ;
    %load/vec4 v0x5a95724e2a60_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5a95724e3450_0, 4, 5;
    %jmp T_10.25;
T_10.20 ;
    %load/vec4 v0x5a95724e2a60_0;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5a95724e3450_0, 4, 5;
    %jmp T_10.25;
T_10.21 ;
    %load/vec4 v0x5a95724e2a60_0;
    %ix/load 4, 128, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5a95724e3450_0, 4, 5;
    %jmp T_10.25;
T_10.22 ;
    %load/vec4 v0x5a95724e2a60_0;
    %ix/load 4, 160, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5a95724e3450_0, 4, 5;
    %jmp T_10.25;
T_10.23 ;
    %load/vec4 v0x5a95724e2a60_0;
    %ix/load 4, 192, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5a95724e3450_0, 4, 5;
    %jmp T_10.25;
T_10.24 ;
    %load/vec4 v0x5a95724e2a60_0;
    %ix/load 4, 224, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5a95724e3450_0, 4, 5;
    %jmp T_10.25;
T_10.25 ;
    %pop/vec4 1;
    %load/vec4 v0x5a95724e2860_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_10.26, 5;
    %load/vec4 v0x5a95724e2860_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5a95724e2860_0, 0;
    %jmp T_10.27;
T_10.26 ;
    %load/vec4 v0x5a95724e3450_0;
    %assign/vec4 v0x5a95724e2dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a95724e2860_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5a95724e1d10_0, 0;
T_10.27 ;
    %jmp T_10.16;
T_10.14 ;
    %load/vec4 v0x5a95724e2860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_10.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_10.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_10.30, 6;
    %jmp T_10.31;
T_10.28 ;
    %load/vec4 v0x5a95724e2a60_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5a95724e3530_0, 4, 5;
    %jmp T_10.31;
T_10.29 ;
    %load/vec4 v0x5a95724e2a60_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5a95724e3530_0, 4, 5;
    %jmp T_10.31;
T_10.30 ;
    %load/vec4 v0x5a95724e2a60_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5a95724e3530_0, 4, 5;
    %jmp T_10.31;
T_10.31 ;
    %pop/vec4 1;
    %load/vec4 v0x5a95724e2860_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_10.32, 5;
    %load/vec4 v0x5a95724e2860_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5a95724e2860_0, 0;
    %jmp T_10.33;
T_10.32 ;
    %load/vec4 v0x5a95724e3530_0;
    %assign/vec4 v0x5a95724e2ea0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5a95724e2860_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5a95724e1d10_0, 0;
T_10.33 ;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0x5a95724e2a60_0;
    %assign/vec4 v0x5a95724e2790_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5a95724e2c00_0, 0;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %jmp T_10.12;
T_10.11 ;
    %load/vec4 v0x5a95724e2900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.34, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a95724e2070_0, 0;
    %load/vec4 v0x5a95724e1d10_0;
    %assign/vec4 v0x5a95724e3040_0, 0;
    %jmp T_10.35;
T_10.34 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a95724e37a0_0, 0;
T_10.35 ;
T_10.12 ;
    %jmp T_10.8;
T_10.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a95724e24b0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5a95724e2c00_0, 0;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0x5a95724e2410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.36, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x5a95724e2c00_0, 0;
T_10.36 ;
    %jmp T_10.8;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a95724e2b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a95724e1df0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a95724e2c00_0, 0;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5a957246bcd0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a95724e4790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a95724e4280_0, 0, 32;
    %end;
    .thread T_11, $init;
    .scope S_0x5a957246bcd0;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v0x5a95724e3f10_0;
    %inv;
    %store/vec4 v0x5a95724e3f10_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5a957246bcd0;
T_13 ;
    %vpi_call/w 3 71 "$dumpfile", "tb_asic_top.vcd" {0 0 0};
    %vpi_call/w 3 72 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5a957246bcd0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a95724e3f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a95724e43e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a95724e4480_0, 0, 1;
    %pushi/vec4 0, 0, 512;
    %store/vec4 v0x5a95724e40a0_0, 0, 512;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a95724e4900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a95724e49d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a95724e4830_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a95724e45f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a95724e46c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a95724e4520_0, 0, 32;
    %vpi_call/w 3 86 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 87 "$display", "  ASIC Top-Level ChaCha20 Testbench   " {0 0 0};
    %vpi_call/w 3 88 "$display", "========================================" {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a95724e43e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5a95724e4790_0, 0, 32;
    %vpi_call/w 3 96 "$display", "\012--- Test %0d: All Inputs TRNG-Generated ---", v0x5a95724e4790_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a95724e4900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a95724e49d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a95724e4830_0, 0, 1;
    %pushi/vec4 2864434397, 0, 32;
    %concati/vec4 4009689105, 0, 32;
    %concati/vec4 2295140693, 0, 34;
    %concati/vec4 2581471846, 0, 32;
    %concati/vec4 2867802999, 0, 32;
    %concati/vec4 3153854532, 0, 32;
    %concati/vec4 2295140693, 0, 32;
    %concati/vec4 2581471846, 0, 32;
    %concati/vec4 2867802999, 0, 32;
    %concati/vec4 3153854532, 0, 32;
    %concati/vec4 2295140693, 0, 32;
    %concati/vec4 2581471846, 0, 32;
    %concati/vec4 2867802999, 0, 32;
    %concati/vec4 3153854532, 0, 32;
    %concati/vec4 2295140693, 0, 32;
    %concati/vec4 645367961, 0, 30;
    %store/vec4 v0x5a95724e40a0_0, 0, 512;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a95724e4480_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a95724e4480_0, 0, 1;
T_13.0 ;
    %load/vec4 v0x5a95724e3fb0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.1, 6;
    %wait E_0x5a9572416710;
    %jmp T_13.0;
T_13.1 ;
    %delay 10000, 0;
    %vpi_call/w 3 109 "$display", "Test %0d Results:", v0x5a95724e4790_0 {0 0 0};
    %vpi_call/w 3 110 "$display", "  Busy: %b, Done: %b", v0x5a95724e3c50_0, v0x5a95724e3fb0_0 {0 0 0};
    %vpi_call/w 3 111 "$display", "  Ciphertext: %h", v0x5a95724e4190_0 {0 0 0};
    %load/vec4 v0x5a95724e3fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %vpi_call/w 3 114 "$display", "  PASS: All TRNG acquisition and core operation completed." {0 0 0};
    %load/vec4 v0x5a95724e4280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a95724e4280_0, 0, 32;
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 3 117 "$display", "  FAIL: All TRNG acquisition and core operation did not complete." {0 0 0};
T_13.3 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5a95724e4790_0, 0, 32;
    %vpi_call/w 3 122 "$display", "\012--- Test %0d: Streamed Key, TRNG Nonce/Counter ---", v0x5a95724e4790_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a95724e4900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a95724e49d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a95724e4830_0, 0, 1;
    %pushi/vec4 2299632162, 0, 35;
    %concati/vec4 2872294468, 0, 32;
    %concati/vec4 3355792862, 0, 32;
    %concati/vec4 3453939697, 0, 33;
    %concati/vec4 2434376234, 0, 35;
    %concati/vec4 3007038540, 0, 32;
    %concati/vec4 2153078246, 0, 32;
    %concati/vec4 3723427601, 0, 33;
    %concati/vec4 2295140693, 0, 34;
    %concati/vec4 2581471844, 0, 32;
    %concati/vec4 2864434397, 0, 38;
    %concati/vec4 4009693474, 0, 32;
    %concati/vec4 3440465305, 0, 34;
    %concati/vec4 3726795778, 0, 32;
    %concati/vec4 2867802999, 0, 32;
    %concati/vec4 12031, 0, 14;
    %store/vec4 v0x5a95724e40a0_0, 0, 512;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a95724e4480_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a95724e4480_0, 0, 1;
    %fork t_21, S_0x5a9572496580;
    %jmp t_20;
    .scope S_0x5a9572496580;
t_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a957249eae0_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x5a957249eae0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.5, 5;
T_13.6 ;
    %load/vec4 v0x5a95724e3e10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_13.8, 8;
    %load/vec4 v0x5a95724e4320_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.8;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.7, 6;
    %wait E_0x5a9572412da0;
    %jmp T_13.6;
T_13.7 ;
    %pushi/vec4 268435456, 0, 32;
    %load/vec4 v0x5a957249eae0_0;
    %add;
    %store/vec4 v0x5a95724e4520_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a95724e45f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a95724e46c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a95724e46c0_0, 0, 1;
    %load/vec4 v0x5a957249eae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a957249eae0_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %end;
    .scope S_0x5a957246bcd0;
t_20 %join;
T_13.9 ;
    %load/vec4 v0x5a95724e3fb0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.10, 6;
    %wait E_0x5a9572416710;
    %jmp T_13.9;
T_13.10 ;
    %delay 10000, 0;
    %vpi_call/w 3 145 "$display", "Test %0d Results:", v0x5a95724e4790_0 {0 0 0};
    %vpi_call/w 3 146 "$display", "  Busy: %b, Done: %b", v0x5a95724e3c50_0, v0x5a95724e3fb0_0 {0 0 0};
    %vpi_call/w 3 147 "$display", "  Ciphertext: %h", v0x5a95724e4190_0 {0 0 0};
    %load/vec4 v0x5a95724e3fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.11, 8;
    %vpi_call/w 3 149 "$display", "  PASS: Streamed Key, TRNG Nonce/Counter acquisition and core operation completed." {0 0 0};
    %load/vec4 v0x5a95724e4280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a95724e4280_0, 0, 32;
    %jmp T_13.12;
T_13.11 ;
    %vpi_call/w 3 152 "$display", "  FAIL: Streamed Key, TRNG Nonce/Counter acquisition and core operation did not complete." {0 0 0};
T_13.12 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5a95724e4790_0, 0, 32;
    %vpi_call/w 3 157 "$display", "\012--- Test %0d: Streamed Key/Nonce, TRNG Counter ---", v0x5a95724e4790_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a95724e4900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a95724e49d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a95724e4830_0, 0, 1;
    %pushi/vec4 2863315899, 0, 32;
    %concati/vec4 3435978205, 0, 32;
    %concati/vec4 4008640511, 0, 32;
    %concati/vec4 2290684177, 0, 51;
    %concati/vec4 2577015330, 0, 32;
    %concati/vec4 2863346483, 0, 32;
    %concati/vec4 3149677636, 0, 32;
    %concati/vec4 3436008789, 0, 32;
    %concati/vec4 3722339942, 0, 32;
    %concati/vec4 4008671095, 0, 32;
    %concati/vec4 4294443008, 0, 32;
    %concati/vec4 2290684177, 0, 32;
    %concati/vec4 2577015330, 0, 32;
    %concati/vec4 2863346483, 0, 32;
    %concati/vec4 3149677636, 0, 32;
    %concati/vec4 6553, 0, 13;
    %store/vec4 v0x5a95724e40a0_0, 0, 512;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a95724e4480_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a95724e4480_0, 0, 1;
    %fork t_23, S_0x5a95724d2fa0;
    %jmp t_22;
    .scope S_0x5a95724d2fa0;
t_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a9572493360_0, 0, 32;
T_13.13 ;
    %load/vec4 v0x5a9572493360_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.14, 5;
T_13.15 ;
    %load/vec4 v0x5a95724e3e10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_13.17, 8;
    %load/vec4 v0x5a95724e4320_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.17;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.16, 6;
    %wait E_0x5a9572412da0;
    %jmp T_13.15;
T_13.16 ;
    %pushi/vec4 536870912, 0, 32;
    %load/vec4 v0x5a9572493360_0;
    %add;
    %store/vec4 v0x5a95724e4520_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a95724e45f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a95724e46c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a95724e46c0_0, 0, 1;
    %load/vec4 v0x5a9572493360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a9572493360_0, 0, 32;
    %jmp T_13.13;
T_13.14 ;
    %end;
    .scope S_0x5a957246bcd0;
t_22 %join;
    %fork t_25, S_0x5a95724d3190;
    %jmp t_24;
    .scope S_0x5a95724d3190;
t_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a9572493460_0, 0, 32;
T_13.18 ;
    %load/vec4 v0x5a9572493460_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_13.19, 5;
T_13.20 ;
    %load/vec4 v0x5a95724e3e10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_13.22, 8;
    %load/vec4 v0x5a95724e4320_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.22;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.21, 6;
    %wait E_0x5a9572412da0;
    %jmp T_13.20;
T_13.21 ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x5a9572493460_0;
    %add;
    %store/vec4 v0x5a95724e4520_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5a95724e45f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a95724e46c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a95724e46c0_0, 0, 1;
    %load/vec4 v0x5a9572493460_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a9572493460_0, 0, 32;
    %jmp T_13.18;
T_13.19 ;
    %end;
    .scope S_0x5a957246bcd0;
t_24 %join;
T_13.23 ;
    %load/vec4 v0x5a95724e3fb0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.24, 6;
    %wait E_0x5a9572416710;
    %jmp T_13.23;
T_13.24 ;
    %delay 10000, 0;
    %vpi_call/w 3 190 "$display", "Test %0d Results:", v0x5a95724e4790_0 {0 0 0};
    %vpi_call/w 3 191 "$display", "  Busy: %b, Done: %b", v0x5a95724e3c50_0, v0x5a95724e3fb0_0 {0 0 0};
    %vpi_call/w 3 192 "$display", "  Ciphertext: %h", v0x5a95724e4190_0 {0 0 0};
    %load/vec4 v0x5a95724e3fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.25, 8;
    %vpi_call/w 3 194 "$display", "  PASS: Streamed Key/Nonce, TRNG Counter acquisition and core operation completed." {0 0 0};
    %load/vec4 v0x5a95724e4280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a95724e4280_0, 0, 32;
    %jmp T_13.26;
T_13.25 ;
    %vpi_call/w 3 197 "$display", "  FAIL: Streamed Key/Nonce, TRNG Counter acquisition and core operation did not complete." {0 0 0};
T_13.26 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x5a95724e4790_0, 0, 32;
    %vpi_call/w 3 202 "$display", "\012--- Test %0d: All Streamed Inputs ---", v0x5a95724e4790_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a95724e4900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a95724e49d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a95724e4830_0, 0, 1;
    %pushi/vec4 2290684177, 0, 51;
    %concati/vec4 2577015330, 0, 32;
    %concati/vec4 2863346483, 0, 32;
    %concati/vec4 3149677636, 0, 32;
    %concati/vec4 3436008789, 0, 32;
    %concati/vec4 3722339942, 0, 32;
    %concati/vec4 4008671095, 0, 32;
    %concati/vec4 4294443008, 0, 32;
    %concati/vec4 2290684177, 0, 32;
    %concati/vec4 2577015330, 0, 32;
    %concati/vec4 2863346483, 0, 32;
    %concati/vec4 3149677636, 0, 32;
    %concati/vec4 3436008789, 0, 32;
    %concati/vec4 3722339942, 0, 32;
    %concati/vec4 4008671095, 0, 32;
    %concati/vec4 8191, 0, 13;
    %store/vec4 v0x5a95724e40a0_0, 0, 512;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a95724e4480_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a95724e4480_0, 0, 1;
    %fork t_27, S_0x5a95724d3360;
    %jmp t_26;
    .scope S_0x5a95724d3360;
t_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a95724b3d60_0, 0, 32;
T_13.27 ;
    %load/vec4 v0x5a95724b3d60_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.28, 5;
T_13.29 ;
    %load/vec4 v0x5a95724e3e10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_13.31, 8;
    %load/vec4 v0x5a95724e4320_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.31;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.30, 6;
    %wait E_0x5a9572412da0;
    %jmp T_13.29;
T_13.30 ;
    %pushi/vec4 1073741824, 0, 32;
    %load/vec4 v0x5a95724b3d60_0;
    %add;
    %store/vec4 v0x5a95724e4520_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5a95724e45f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a95724e46c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a95724e46c0_0, 0, 1;
    %load/vec4 v0x5a95724b3d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a95724b3d60_0, 0, 32;
    %jmp T_13.27;
T_13.28 ;
    %end;
    .scope S_0x5a957246bcd0;
t_26 %join;
    %fork t_29, S_0x5a95724d3550;
    %jmp t_28;
    .scope S_0x5a95724d3550;
t_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a95724b24e0_0, 0, 32;
T_13.32 ;
    %load/vec4 v0x5a95724b24e0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_13.33, 5;
T_13.34 ;
    %load/vec4 v0x5a95724e3e10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_13.36, 8;
    %load/vec4 v0x5a95724e4320_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.36;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.35, 6;
    %wait E_0x5a9572412da0;
    %jmp T_13.34;
T_13.35 ;
    %pushi/vec4 1342177280, 0, 32;
    %load/vec4 v0x5a95724b24e0_0;
    %add;
    %store/vec4 v0x5a95724e4520_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5a95724e45f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a95724e46c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a95724e46c0_0, 0, 1;
    %load/vec4 v0x5a95724b24e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a95724b24e0_0, 0, 32;
    %jmp T_13.32;
T_13.33 ;
    %end;
    .scope S_0x5a957246bcd0;
t_28 %join;
T_13.37 ;
    %load/vec4 v0x5a95724e3e10_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_13.39, 8;
    %load/vec4 v0x5a95724e4320_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.39;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.38, 6;
    %wait E_0x5a9572412da0;
    %jmp T_13.37;
T_13.38 ;
    %pushi/vec4 1610612736, 0, 32;
    %store/vec4 v0x5a95724e4520_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5a95724e45f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a95724e46c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a95724e46c0_0, 0, 1;
T_13.40 ;
    %load/vec4 v0x5a95724e3fb0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.41, 6;
    %wait E_0x5a9572416710;
    %jmp T_13.40;
T_13.41 ;
    %delay 10000, 0;
    %vpi_call/w 3 243 "$display", "Test %0d Results:", v0x5a95724e4790_0 {0 0 0};
    %vpi_call/w 3 244 "$display", "  Busy: %b, Done: %b", v0x5a95724e3c50_0, v0x5a95724e3fb0_0 {0 0 0};
    %vpi_call/w 3 245 "$display", "  Ciphertext: %h", v0x5a95724e4190_0 {0 0 0};
    %load/vec4 v0x5a95724e3fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.42, 8;
    %vpi_call/w 3 247 "$display", "  PASS: All Streamed Inputs acquisition and core operation completed." {0 0 0};
    %load/vec4 v0x5a95724e4280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a95724e4280_0, 0, 32;
    %jmp T_13.43;
T_13.42 ;
    %vpi_call/w 3 250 "$display", "  FAIL: All Streamed Inputs acquisition and core operation did not complete." {0 0 0};
T_13.43 ;
    %vpi_call/w 3 254 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 3 255 "$display", "              Test Summary              " {0 0 0};
    %vpi_call/w 3 256 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 257 "$display", "Total Tests Run: %0d", v0x5a95724e4790_0 {0 0 0};
    %vpi_call/w 3 258 "$display", "Tests Passed:    %0d", v0x5a95724e4280_0 {0 0 0};
    %load/vec4 v0x5a95724e4790_0;
    %load/vec4 v0x5a95724e4280_0;
    %sub;
    %vpi_call/w 3 259 "$display", "Tests Failed:    %0d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x5a95724e4280_0;
    %load/vec4 v0x5a95724e4790_0;
    %cmp/e;
    %jmp/0xz  T_13.44, 4;
    %vpi_call/w 3 261 "$display", "*** ALL TESTS PASSED! ***" {0 0 0};
    %jmp T_13.45;
T_13.44 ;
    %vpi_call/w 3 263 "$display", "!!! SOME TESTS FAILED !!!" {0 0 0};
T_13.45 ;
    %vpi_call/w 3 265 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 267 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "main/tb/tb_asic_top.sv";
    "main/rtl/asic_top.v";
    "main/rtl/ChaCha20_core.v";
    "main/rtl/QR.v";
    "main/rtl/MockTRNGHardened.v";
