<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam0_common/include/cmsis/samr21/include/instance/port.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8a5890fbb7b122a90f356d448a51e7c5.html">sam0_common</a></li><li class="navelem"><a class="el" href="dir_88fcb9d0f54a094aff6c26b28e4b4de0.html">include</a></li><li class="navelem"><a class="el" href="dir_d70cd3d7f2d394ee3dc5252ded1ef40b.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_a16eefe5050975c4ef64b033435b8bdb.html">samr21</a></li><li class="navelem"><a class="el" href="dir_4a6467e0db24cdfe8ab5f48447a7f0aa.html">include</a></li><li class="navelem"><a class="el" href="dir_072811d6a81496172287ace473deaa67.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">port.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="samr21_2include_2instance_2port_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#ifndef _SAMR21_PORT_INSTANCE_</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define _SAMR21_PORT_INSTANCE_</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* ========== Register definition for PORT peripheral ========== */</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define REG_PORT_DIR0              (0x41004400U) </span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define REG_PORT_DIRCLR0           (0x41004404U) </span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define REG_PORT_DIRSET0           (0x41004408U) </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define REG_PORT_DIRTGL0           (0x4100440CU) </span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define REG_PORT_OUT0              (0x41004410U) </span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define REG_PORT_OUTCLR0           (0x41004414U) </span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define REG_PORT_OUTSET0           (0x41004418U) </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define REG_PORT_OUTTGL0           (0x4100441CU) </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define REG_PORT_IN0               (0x41004420U) </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define REG_PORT_CTRL0             (0x41004424U) </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define REG_PORT_WRCONFIG0         (0x41004428U) </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define REG_PORT_PMUX0             (0x41004430U) </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define REG_PORT_PINCFG0           (0x41004440U) </span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define REG_PORT_DIR1              (0x41004480U) </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define REG_PORT_DIRCLR1           (0x41004484U) </span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define REG_PORT_DIRSET1           (0x41004488U) </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define REG_PORT_DIRTGL1           (0x4100448CU) </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define REG_PORT_OUT1              (0x41004490U) </span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define REG_PORT_OUTCLR1           (0x41004494U) </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define REG_PORT_OUTSET1           (0x41004498U) </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define REG_PORT_OUTTGL1           (0x4100449CU) </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define REG_PORT_IN1               (0x410044A0U) </span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define REG_PORT_CTRL1             (0x410044A4U) </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define REG_PORT_WRCONFIG1         (0x410044A8U) </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define REG_PORT_PMUX1             (0x410044B0U) </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define REG_PORT_PINCFG1           (0x410044C0U) </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define REG_PORT_DIR2              (0x41004500U) </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define REG_PORT_DIRCLR2           (0x41004504U) </span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define REG_PORT_DIRSET2           (0x41004508U) </span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define REG_PORT_DIRTGL2           (0x4100450CU) </span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define REG_PORT_OUT2              (0x41004510U) </span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define REG_PORT_OUTCLR2           (0x41004514U) </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define REG_PORT_OUTSET2           (0x41004518U) </span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define REG_PORT_OUTTGL2           (0x4100451CU) </span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define REG_PORT_IN2               (0x41004520U) </span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define REG_PORT_CTRL2             (0x41004524U) </span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define REG_PORT_WRCONFIG2         (0x41004528U) </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define REG_PORT_PMUX2             (0x41004530U) </span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define REG_PORT_PINCFG2           (0x41004540U) </span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a97266c43309c6d9ae5e9b0b7fade9b88">   92</a></span>&#160;<span class="preprocessor">#define REG_PORT_DIR0              (*(RwReg  *)0x41004400U) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a202e7577e003ee206321199cc1425730">   93</a></span>&#160;<span class="preprocessor">#define REG_PORT_DIRCLR0           (*(RwReg  *)0x41004404U) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#adfceb6d4e4c262cf212b9be2109e989f">   94</a></span>&#160;<span class="preprocessor">#define REG_PORT_DIRSET0           (*(RwReg  *)0x41004408U) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a44d946752b1e9c699bd69918081579a4">   95</a></span>&#160;<span class="preprocessor">#define REG_PORT_DIRTGL0           (*(RwReg  *)0x4100440CU) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#ac0e9c345de1c1ea20a4634012545a4de">   96</a></span>&#160;<span class="preprocessor">#define REG_PORT_OUT0              (*(RwReg  *)0x41004410U) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#ad7a6aa55482c6e92ed66a6deeca0b0b5">   97</a></span>&#160;<span class="preprocessor">#define REG_PORT_OUTCLR0           (*(RwReg  *)0x41004414U) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a3481abedeb8460f687c1a19ec8433dd9">   98</a></span>&#160;<span class="preprocessor">#define REG_PORT_OUTSET0           (*(RwReg  *)0x41004418U) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a078c4860bbcb38bdc972ae229eeea08e">   99</a></span>&#160;<span class="preprocessor">#define REG_PORT_OUTTGL0           (*(RwReg  *)0x4100441CU) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a80079360b9d522773b1793da944d3f10">  100</a></span>&#160;<span class="preprocessor">#define REG_PORT_IN0               (*(RoReg  *)0x41004420U) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#af2078f225a38de014a88804d31e7c032">  101</a></span>&#160;<span class="preprocessor">#define REG_PORT_CTRL0             (*(RwReg  *)0x41004424U) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a91ac37967534f1755cdf49b6bb3bc559">  102</a></span>&#160;<span class="preprocessor">#define REG_PORT_WRCONFIG0         (*(WoReg  *)0x41004428U) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#aeb037cc9cda118676dff8ad7505ddc2f">  103</a></span>&#160;<span class="preprocessor">#define REG_PORT_PMUX0             (*(RwReg  *)0x41004430U) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a2e31b23171a494bff836994fa537f731">  104</a></span>&#160;<span class="preprocessor">#define REG_PORT_PINCFG0           (*(RwReg  *)0x41004440U) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#ac8dc6913719cf8cf84d5b902bb08b3e5">  105</a></span>&#160;<span class="preprocessor">#define REG_PORT_DIR1              (*(RwReg  *)0x41004480U) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a05a281f12c37a0d891edb87e4e3f44f0">  106</a></span>&#160;<span class="preprocessor">#define REG_PORT_DIRCLR1           (*(RwReg  *)0x41004484U) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#ad08b54a1cadc6153671bd02995e7fdf9">  107</a></span>&#160;<span class="preprocessor">#define REG_PORT_DIRSET1           (*(RwReg  *)0x41004488U) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a3f243c3e1324bf63fe615463fd7da9ec">  108</a></span>&#160;<span class="preprocessor">#define REG_PORT_DIRTGL1           (*(RwReg  *)0x4100448CU) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a675f28e419b3dad129f7d2866a37e957">  109</a></span>&#160;<span class="preprocessor">#define REG_PORT_OUT1              (*(RwReg  *)0x41004490U) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#aa231b8a484b2b2e25e024529ab0bdaa4">  110</a></span>&#160;<span class="preprocessor">#define REG_PORT_OUTCLR1           (*(RwReg  *)0x41004494U) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#accd4c6ca59c7375653168f8cd3f7695e">  111</a></span>&#160;<span class="preprocessor">#define REG_PORT_OUTSET1           (*(RwReg  *)0x41004498U) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a6ef8a41ab86b47ac05ed1de8cc0442f1">  112</a></span>&#160;<span class="preprocessor">#define REG_PORT_OUTTGL1           (*(RwReg  *)0x4100449CU) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a94288e15fe3ce4c8b1a968396de063ae">  113</a></span>&#160;<span class="preprocessor">#define REG_PORT_IN1               (*(RoReg  *)0x410044A0U) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#ada81fa07af25afdc8437a28f6835784a">  114</a></span>&#160;<span class="preprocessor">#define REG_PORT_CTRL1             (*(RwReg  *)0x410044A4U) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#adf1cf6e3d72650defd52025c13333f75">  115</a></span>&#160;<span class="preprocessor">#define REG_PORT_WRCONFIG1         (*(WoReg  *)0x410044A8U) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a7045d8c7fbb9ac73235016d1f4c8e4f4">  116</a></span>&#160;<span class="preprocessor">#define REG_PORT_PMUX1             (*(RwReg  *)0x410044B0U) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a66e44ef756e8a9b0af90efe44ba34987">  117</a></span>&#160;<span class="preprocessor">#define REG_PORT_PINCFG1           (*(RwReg  *)0x410044C0U) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a872afd5fcbef3b6ee9ee6fb44add7146">  118</a></span>&#160;<span class="preprocessor">#define REG_PORT_DIR2              (*(RwReg  *)0x41004500U) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#ad38fc174d5931ccec83836e2612de56c">  119</a></span>&#160;<span class="preprocessor">#define REG_PORT_DIRCLR2           (*(RwReg  *)0x41004504U) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#adce4f38c02a8477a5cb2f9c33f0b13d5">  120</a></span>&#160;<span class="preprocessor">#define REG_PORT_DIRSET2           (*(RwReg  *)0x41004508U) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a6ff43e4151c08f13eb157f2e66a40245">  121</a></span>&#160;<span class="preprocessor">#define REG_PORT_DIRTGL2           (*(RwReg  *)0x4100450CU) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a507d998c5cc641f434475cbcae20f5d0">  122</a></span>&#160;<span class="preprocessor">#define REG_PORT_OUT2              (*(RwReg  *)0x41004510U) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a4dbb89796636fd5c6dfb34c06cbb49b7">  123</a></span>&#160;<span class="preprocessor">#define REG_PORT_OUTCLR2           (*(RwReg  *)0x41004514U) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a2c956e8d7634fb454c1a84ea67634b88">  124</a></span>&#160;<span class="preprocessor">#define REG_PORT_OUTSET2           (*(RwReg  *)0x41004518U) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#aba863da2144fcdc3b7d8e123f4092277">  125</a></span>&#160;<span class="preprocessor">#define REG_PORT_OUTTGL2           (*(RwReg  *)0x4100451CU) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a76da99db4e2d836ad27f8803a0252ffc">  126</a></span>&#160;<span class="preprocessor">#define REG_PORT_IN2               (*(RoReg  *)0x41004520U) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#aa36d2fd0669cc9c6dc7999c6f67f0ea2">  127</a></span>&#160;<span class="preprocessor">#define REG_PORT_CTRL2             (*(RwReg  *)0x41004524U) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a8e146dee7a6dd42fa8a1e991fd949474">  128</a></span>&#160;<span class="preprocessor">#define REG_PORT_WRCONFIG2         (*(WoReg  *)0x41004528U) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a861b7f546ae0bb7f02905f5a30cd1c67">  129</a></span>&#160;<span class="preprocessor">#define REG_PORT_PMUX2             (*(RwReg  *)0x41004530U) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#ac17d95425b4880233144f4a9fda3f12b">  130</a></span>&#160;<span class="preprocessor">#define REG_PORT_PINCFG2           (*(RwReg  *)0x41004540U) </span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/* ========== Instance parameters for PORT peripheral ========== */</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a108355009766d90bac37c294fad39ca5">  134</a></span>&#160;<span class="preprocessor">#define PORT_BITS                   84       // Number of PORT pins</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#af35308b5676631ef93a605aadc6b8fa3">  135</a></span>&#160;<span class="preprocessor">#define PORT_DIR_DEFAULT_VAL        { 0x00000000, 0x00000000, 0x00000000 } // Default value for DIR of all pins</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#aed3571ae30bfd475f338a8e0405f44bf">  136</a></span>&#160;<span class="preprocessor">#define PORT_DIR_IMPLEMENTED        { 0xDBFFFFFF, 0xC0C3FFFF, 0x000FFFFF } // Implementation mask for DIR of all pins</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a0a9b97ea98e9ff54a57e515b471446bc">  137</a></span>&#160;<span class="preprocessor">#define PORT_DRVSTR                 1        // DRVSTR supported</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a0de17a59016df06f9eb2f30f81f9a1d2">  138</a></span>&#160;<span class="preprocessor">#define PORT_DRVSTR_DEFAULT_VAL     { 0xD8FFFFFF, 0xC0C3FFFF, 0x000FFFFF } // Default value for DRVSTR of all pins</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a29743b20fe94f722e725c573ad5291ee">  139</a></span>&#160;<span class="preprocessor">#define PORT_DRVSTR_IMPLEMENTED     { 0xD8FFFFFF, 0xC0C3FFFF, 0x000FFFFF } // Implementation mask for DRVSTR of all pins</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a5af913fc10c2af2a00eb1e9e8d663e93">  140</a></span>&#160;<span class="preprocessor">#define PORT_EVENT_IMPLEMENTED      { 0x00000000, 0x00000000, 0x00000000 }</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#abd4af8f89bda0b310c1126bd4b852932">  141</a></span>&#160;<span class="preprocessor">#define PORT_INEN_DEFAULT_VAL       { 0x00000000, 0x00000000, 0x00000000 } // Default value for INEN of all pins</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a01514846baea78c2bf128ac4e52920d9">  142</a></span>&#160;<span class="preprocessor">#define PORT_INEN_IMPLEMENTED       { 0xD8FFFFFF, 0xC0C3FFFF, 0x000FFFFF } // Implementation mask for INEN of all pins</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#af6f92c9535b0a11b9f68ad164d9b65b1">  143</a></span>&#160;<span class="preprocessor">#define PORT_ODRAIN                 0        // ODRAIN supported</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a1bad589458245b39eb99941949141dca">  144</a></span>&#160;<span class="preprocessor">#define PORT_ODRAIN_DEFAULT_VAL     { 0x00000000, 0x00000000, 0x00000000 } // Default value for ODRAIN of all pins</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a5c1a628312fae8b4b986c34bc9dbd1a4">  145</a></span>&#160;<span class="preprocessor">#define PORT_ODRAIN_IMPLEMENTED     { 0x00000000, 0x00000000, 0x00000000 } // Implementation mask for ODRAIN of all pins</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#acc57f650f9f7b0df5922cb8173fc2dc0">  146</a></span>&#160;<span class="preprocessor">#define PORT_OUT_DEFAULT_VAL        { 0x00000000, 0x00000000, 0x00000000 } // Default value for OUT of all pins</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a6fc15edfdf94c8abed0afaaff8dc7240">  147</a></span>&#160;<span class="preprocessor">#define PORT_OUT_IMPLEMENTED        { 0xDBFFFFFF, 0xC0C3FFFF, 0x000FFFFF } // Implementation mask for OUT of all pins</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a6260d5ab94402da0ee3ff84ec12fb776">  148</a></span>&#160;<span class="preprocessor">#define PORT_PIN_IMPLEMENTED        { 0xDBFFFFFF, 0xC0C3FFFF, 0x000FFFFF } // Implementation mask for all PORT pins</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a3249c95a7ea25926722286d8d9662b18">  149</a></span>&#160;<span class="preprocessor">#define PORT_PMUXBIT0_DEFAULT_VAL   { 0x00000000, 0x00000000, 0x00000000 } // Default value for PMUX[0] of all pins</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a67c615949f64d8133db323a81ce36a64">  150</a></span>&#160;<span class="preprocessor">#define PORT_PMUXBIT0_IMPLEMENTED   { 0xDBFFFFFF, 0xC0C3FFFF, 0x000D0000 } // Implementation mask for PMUX[0] of all pins</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#ad44e50d9c838ae9fb1653194bdac46ba">  151</a></span>&#160;<span class="preprocessor">#define PORT_PMUXBIT1_DEFAULT_VAL   { 0x40000000, 0x00000000, 0x00000000 } // Default value for PMUX[1] of all pins</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a4c07ddf5efcaaec18059806ffba9d645">  152</a></span>&#160;<span class="preprocessor">#define PORT_PMUXBIT1_IMPLEMENTED   { 0xDBFFFFF3, 0xC0C3FF0F, 0x00000000 } // Implementation mask for PMUX[1] of all pins</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a28183bf8a1f48c2ee9830c3984f41b91">  153</a></span>&#160;<span class="preprocessor">#define PORT_PMUXBIT2_DEFAULT_VAL   { 0x40000000, 0x00000000, 0x00000000 } // Default value for PMUX[2] of all pins</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a6fca565e25fee996160a96bed502f7f8">  154</a></span>&#160;<span class="preprocessor">#define PORT_PMUXBIT2_IMPLEMENTED   { 0xDBFFFFF3, 0xC0C3FF0F, 0x000D0000 } // Implementation mask for PMUX[2] of all pins</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a1f7c5d6003a98b0322a273ae35c4cf57">  155</a></span>&#160;<span class="preprocessor">#define PORT_PMUXBIT3_DEFAULT_VAL   { 0x00000000, 0x00000000, 0x00000000 } // Default value for PMUX[3] of all pins</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#ad47d79c51875355cabbe91b790be1ced">  156</a></span>&#160;<span class="preprocessor">#define PORT_PMUXBIT3_IMPLEMENTED   { 0x00000000, 0x00000000, 0x00000000 } // Implementation mask for PMUX[3] of all pins</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#af7ca878682ce9bcf7224ad35fbb3e207">  157</a></span>&#160;<span class="preprocessor">#define PORT_PMUXEN_DEFAULT_VAL     { 0x64000000, 0x3F3C0000, 0x00000000 } // Default value for PMUXEN of all pins</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a03807024b771aab5517f294c03428289">  158</a></span>&#160;<span class="preprocessor">#define PORT_PMUXEN_IMPLEMENTED     { 0xDBFFFFFF, 0xC0C3FFFF, 0x000F7FFE } // Implementation mask for PMUXEN of all pins</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a151ac8ec2dbf4c508720499d59c29c3f">  159</a></span>&#160;<span class="preprocessor">#define PORT_PULLEN_DEFAULT_VAL     { 0x00000000, 0x00000000, 0x00000000 } // Default value for PULLEN of all pins</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a847bb6c2eb088bd0ced3f6cc48f0ffd2">  160</a></span>&#160;<span class="preprocessor">#define PORT_PULLEN_IMPLEMENTED     { 0xDBFFFFFF, 0xC0C3FFFF, 0x000FFFFF } // Implementation mask for PULLEN of all pins</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#aa6127560cb5e14032802d7d9d5f7dfdf">  161</a></span>&#160;<span class="preprocessor">#define PORT_SLEWLIM                0        // SLEWLIM supported</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#a6fbe4c8f1489188aaeaf5d1c86c2d3a4">  162</a></span>&#160;<span class="preprocessor">#define PORT_SLEWLIM_DEFAULT_VAL    { 0x00000000, 0x00000000, 0x00000000 } // Default value for SLEWLIM of all pins</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="samr21_2include_2instance_2port_8h.html#ab345cb20e5b1b20e1926142fbe81ba85">  163</a></span>&#160;<span class="preprocessor">#define PORT_SLEWLIM_IMPLEMENTED    { 0x00000000, 0x00000000, 0x00000000 } // Implementation mask for SLEWLIM of all pins</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAMR21_PORT_INSTANCE_ */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:01 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
