-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Tue Mar 15 12:23:41 2022
-- Host        : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_dlconstant_gpio_2_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_2_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1168)
`protect data_block
hMy6U99VFGiq5DKwaUBOS9V4WNTu3EgJ/K2aO9zvwcR1s1+FpOGQU/dccO7+5sQCqY5BR0w+qwNl
7muyBgrhnoo29zWSx4xrwm0MXa7qAfsNAxQiC6Tt4aJUER+QHPYckhtqhtlrhfmR3+TRf2cKn9d1
CqGaIo/R/Pk8GBrxgYuvtknrLJkIZZXVBYtNRdx3iimRxjgjRG4ojTlHhobxL9wYV1AXfg70t7ym
f9E55mCpW2LYifOiAZkAphz+UfHiaM8vWjZqN76qPBsvSEjMKSDXjI+/WuJ7AG6zWTWPt3hgxYTr
39wsXzPGuJTHqzGrPCn+4czeGTwWNxQ0z+ony7qVAC1h4c1Af1DJfVTPJa1cLcI9IU63i5U2fXas
2Q0oJJoI2Okuvsq0tDj+YjU47nT9yk9wegDDDL6Oj+IlGIBKfAL48D+zBg3T49UkSk2ZIPy1qEmW
h9PFBIUfy2FixczH1enti2fglTch+kDoYl85Q1yW4MarMadBj+8SA4C7ltptrbpFi8DShvt7wZc/
OQIT66ydcB+skLMbL6BoTrbYq80+dTy9BW86L/2MGsyHFO1TjdnEWNeDj1ah048R7InPBcXllbwQ
JpHrkuG0eNO3T5fK1ljCxQS8+rtNJj5Nz3oMOMHwy1rK4d/fz7ORVOdDksMpVoBSKWw4C5VgCpQg
v1f2Tb9UMH9JEiaLVsaBLcMa+Mpy40oA9KFrM3p1ZqBlG7pOtUUJ6n/cKBL9e7tiRZRJ48dgOyJU
WpfY2cgbWiXniQ30JecTzIYFHpUVGf5MzBzR4zWW6MFWEFjdCOVl+8oABZrJOzujgHIbn6ppTPvi
ZsAwu7gjT1eNI19i+QwHxzEXDC5pYIYjXPfHhIerVHA7ifziZgZjTbA6rr5z89EMGMuUHO8ftAqa
18i5td27BljV2P60bEfhEc9gYyCzMngNRHMP+S0rP5c4g8zLiiSeLQwwT4mYZxywceQHn8+Cn8XK
3dw1JKS2/Eoc28LAJgBXVNrr6HXcUn5YWc4Ucx0c1l4tAu70zzNdOvqyzoT53bUZwJr1r3NurhHm
o+CRqRmt2Tb0nQsJTIvmdSXtiskoMqYdFXSp+Yt/6E/eYDc+4rzgGVe3gbe86lOapzW0P7LVK+rj
LlN04MNuePa75TdLmA25YQ4/FAp+8V/aZ8WdhjMy9XdPgEy3mQcH0fNkOvSK0FsJ8gPY3ytGRmjg
VLM2rE+01aAYPaJqyA+a7EjCkBwrqJUoSa783kW3reWI7fvmdpXwDvPaoLjqFNkMPfF1UMVR/TtM
LNmGDZ7Hky9Vo0tjhu4XouKLcbKW9cdcz3zrU4jRhxJyhn98rYZ1NzOeNIGZJobyb4kEUDewUrb3
nDtKH2yx0N9caqPmUi2GAPPlUCi0IQWlcoXWJzQkwfHb3zWh3WmFDilhxq67SuCUM0zY0Ny6YanX
ZQfF/mPr9ek4dozh/Lb1EWlvWQi52bB4H5cOfN7Cnnmffft98WpHRRBN8wa/LsRsHDTIVzsnuwX3
m4l+2SMbmyuEll4X1ueU0CxfmkpuSla+9p12ow==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_dlconstant_gpio_2_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "dlconstant,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
