

================================================================
== Vivado HLS Report for 'yuv_filter_yuv_scale'
================================================================
* Date:           Fri May 08 12:54:52 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        yuv_filter.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.38|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  40005|  2457605|  40005|  2457605|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |                                     |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        |              Loop Name              |  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +-------------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y  |  40003|  2457603|         5|          1|          1| 40000 ~ 2457600 |    yes   |
        +-------------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 7
* Pipeline: 1
  Pipeline-0: II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
* FSM state operations: 

 <State 1>: 6.38ns
ST_1: V_scale_read [1/1] 0.00ns
:0  %V_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %V_scale)

ST_1: U_scale_read [1/1] 0.00ns
:1  %U_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %U_scale)

ST_1: Y_scale_read [1/1] 0.00ns
:2  %Y_scale_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %Y_scale)

ST_1: in_height_read_2 [1/1] 0.00ns
:3  %in_height_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_height_read)

ST_1: in_width_read_2 [1/1] 0.00ns
:4  %in_width_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in_width_read)

ST_1: tmp_cast [1/1] 0.00ns
:5  %tmp_cast = zext i8 %Y_scale_read to i15

ST_1: tmp_cast_15 [1/1] 0.00ns
:6  %tmp_cast_15 = zext i8 %U_scale_read to i15

ST_1: tmp_28_cast [1/1] 0.00ns
:7  %tmp_28_cast = zext i8 %V_scale_read to i15

ST_1: cast [1/1] 0.00ns
:8  %cast = zext i16 %in_width_read_2 to i32

ST_1: cast1 [1/1] 0.00ns
:9  %cast1 = zext i16 %in_height_read_2 to i32

ST_1: bound [1/1] 6.38ns
:10  %bound = mul i32 %cast, %cast1

ST_1: stg_19 [1/1] 1.57ns
:11  br label %1


 <State 2>: 5.61ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i32 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_2: x [1/1] 0.00ns
:1  %x = phi i16 [ 0, %0 ], [ %x_mid2, %.reset ]

ST_2: y [1/1] 0.00ns
:2  %y = phi i16 [ 0, %0 ], [ %y_2, %.reset ]

ST_2: exitcond_flatten [1/1] 2.52ns
:3  %exitcond_flatten = icmp eq i32 %indvar_flatten, %bound

ST_2: indvar_flatten_next [1/1] 2.44ns
:4  %indvar_flatten_next = add i32 %indvar_flatten, 1

ST_2: stg_25 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %2, label %.reset

ST_2: exitcond [1/1] 2.28ns
.reset:2  %exitcond = icmp eq i16 %y, %in_height_read_2

ST_2: y_mid2 [1/1] 1.37ns
.reset:3  %y_mid2 = select i1 %exitcond, i16 0, i16 %y

ST_2: x_s [1/1] 1.96ns
.reset:4  %x_s = add i16 %x, 1

ST_2: x_mid2 [1/1] 1.37ns
.reset:5  %x_mid2 = select i1 %exitcond, i16 %x_s, i16 %x

ST_2: y_2 [1/1] 1.96ns
.reset:39  %y_2 = add i16 %y_mid2, 1


 <State 3>: 6.21ns
ST_3: tmp_21_trn_cast [1/1] 0.00ns
.reset:9  %tmp_21_trn_cast = zext i16 %y_mid2 to i27

ST_3: tmp [1/1] 0.00ns
.reset:10  %tmp = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %x_mid2, i10 0)

ST_3: p_shl_cast [1/1] 0.00ns
.reset:11  %p_shl_cast = zext i26 %tmp to i27

ST_3: tmp_5 [1/1] 0.00ns
.reset:12  %tmp_5 = call i24 @_ssdm_op_BitConcatenate.i24.i16.i8(i16 %x_mid2, i8 0)

ST_3: p_shl8_cast [1/1] 0.00ns
.reset:13  %p_shl8_cast = zext i24 %tmp_5 to i27

ST_3: p_addr [1/1] 1.91ns
.reset:14  %p_addr = add i27 %p_shl_cast, %p_shl8_cast

ST_3: p_addr1 [1/1] 1.91ns
.reset:15  %p_addr1 = add i27 %p_addr, %tmp_21_trn_cast

ST_3: tmp_6 [1/1] 0.00ns
.reset:16  %tmp_6 = zext i27 %p_addr1 to i64

ST_3: in_channels_ch1_addr [1/1] 0.00ns
.reset:17  %in_channels_ch1_addr = getelementptr [2457600 x i8]* %in_channels_ch1, i64 0, i64 %tmp_6

ST_3: Y [2/2] 2.39ns
.reset:18  %Y = load i8* %in_channels_ch1_addr, align 1

ST_3: in_channels_ch2_addr [1/1] 0.00ns
.reset:19  %in_channels_ch2_addr = getelementptr [2457600 x i8]* %in_channels_ch2, i64 0, i64 %tmp_6

ST_3: U [2/2] 2.39ns
.reset:20  %U = load i8* %in_channels_ch2_addr, align 1

ST_3: in_channels_ch3_addr [1/1] 0.00ns
.reset:21  %in_channels_ch3_addr = getelementptr [2457600 x i8]* %in_channels_ch3, i64 0, i64 %tmp_6

ST_3: V [2/2] 2.39ns
.reset:22  %V = load i8* %in_channels_ch3_addr, align 1


 <State 4>: 2.39ns
ST_4: Y [1/2] 2.39ns
.reset:18  %Y = load i8* %in_channels_ch1_addr, align 1

ST_4: U [1/2] 2.39ns
.reset:20  %U = load i8* %in_channels_ch2_addr, align 1

ST_4: V [1/2] 2.39ns
.reset:22  %V = load i8* %in_channels_ch3_addr, align 1


 <State 5>: 6.38ns
ST_5: tmp_31_cast [1/1] 0.00ns
.reset:23  %tmp_31_cast = zext i8 %Y to i15

ST_5: tmp_16 [1/1] 6.38ns
.reset:24  %tmp_16 = mul i15 %tmp_31_cast, %tmp_cast

ST_5: tmp_33_cast [1/1] 0.00ns
.reset:25  %tmp_33_cast = zext i8 %U to i15

ST_5: tmp_17 [1/1] 6.38ns
.reset:26  %tmp_17 = mul i15 %tmp_33_cast, %tmp_cast_15

ST_5: tmp_35_cast [1/1] 0.00ns
.reset:27  %tmp_35_cast = zext i8 %V to i15

ST_5: tmp_18 [1/1] 6.38ns
.reset:28  %tmp_18 = mul i15 %tmp_35_cast, %tmp_28_cast

ST_5: tmp_19 [1/1] 0.00ns
.reset:29  %tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %tmp_16, i32 7, i32 14)

ST_5: tmp_20 [1/1] 0.00ns
.reset:32  %tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %tmp_17, i32 7, i32 14)

ST_5: tmp_21 [1/1] 0.00ns
.reset:35  %tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i15.i32.i32(i15 %tmp_18, i32 7, i32 14)


 <State 6>: 2.39ns
ST_6: stg_57 [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @str2)

ST_6: stg_58 [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 2457600, i64 784400)

ST_6: stg_59 [1/1] 0.00ns
.reset:6  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str6) nounwind

ST_6: tmp_s [1/1] 0.00ns
.reset:7  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str6)

ST_6: stg_61 [1/1] 0.00ns
.reset:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_6: out_channels_ch1_addr [1/1] 0.00ns
.reset:30  %out_channels_ch1_addr = getelementptr [2457600 x i8]* %out_channels_ch1, i64 0, i64 %tmp_6

ST_6: stg_63 [1/1] 2.39ns
.reset:31  store i8 %tmp_19, i8* %out_channels_ch1_addr, align 1

ST_6: out_channels_ch2_addr [1/1] 0.00ns
.reset:33  %out_channels_ch2_addr = getelementptr [2457600 x i8]* %out_channels_ch2, i64 0, i64 %tmp_6

ST_6: stg_65 [1/1] 2.39ns
.reset:34  store i8 %tmp_20, i8* %out_channels_ch2_addr, align 1

ST_6: out_channels_ch3_addr [1/1] 0.00ns
.reset:36  %out_channels_ch3_addr = getelementptr [2457600 x i8]* %out_channels_ch3, i64 0, i64 %tmp_6

ST_6: stg_67 [1/1] 2.39ns
.reset:37  store i8 %tmp_21, i8* %out_channels_ch3_addr, align 1

ST_6: empty [1/1] 0.00ns
.reset:38  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str6, i32 %tmp_s)

ST_6: stg_69 [1/1] 0.00ns
.reset:40  br label %1


 <State 7>: 0.00ns
ST_7: mrv [1/1] 0.00ns
:0  %mrv = insertvalue { i16, i16 } undef, i16 %in_width_read_2, 0

ST_7: mrv_1 [1/1] 0.00ns
:1  %mrv_1 = insertvalue { i16, i16 } %mrv, i16 %in_height_read_2, 1

ST_7: stg_72 [1/1] 0.00ns
:2  ret { i16, i16 } %mrv_1



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
