{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637058607479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637058607499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 16 18:30:07 2021 " "Processing started: Tue Nov 16 18:30:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637058607499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637058607499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ly_2257_6 -c ly_2257_6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ly_2257_6 -c ly_2257_6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637058607500 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637058610650 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637058610650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ly_2257_6.v 1 1 " "Found 1 design units, including 1 entities, in source file ly_2257_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 ly_2257_6 " "Found entity 1: ly_2257_6" {  } { { "ly_2257_6.v" "" { Text "D:/intelFPGA_lite/ly_2257_6/ly_2257_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637058636136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637058636136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ly_2257_6_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ly_2257_6_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ly_2257_6_1 " "Found entity 1: ly_2257_6_1" {  } { { "ly_2257_6_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_6/ly_2257_6_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637058636147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637058636147 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ly_2257_6_2.v(19) " "Verilog HDL warning at ly_2257_6_2.v(19): extended using \"x\" or \"z\"" {  } { { "ly_2257_6_2.v" "" { Text "D:/intelFPGA_lite/ly_2257_6/ly_2257_6_2.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1637058636155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ly_2257_6_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ly_2257_6_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ly_2257_6_2 " "Found entity 1: ly_2257_6_2" {  } { { "ly_2257_6_2.v" "" { Text "D:/intelFPGA_lite/ly_2257_6/ly_2257_6_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637058636156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637058636156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_ly_2257_6.v 1 1 " "Found 1 design units, including 1 entities, in source file test_ly_2257_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_ly_2257_6 " "Found entity 1: test_ly_2257_6" {  } { { "test_ly_2257_6.v" "" { Text "D:/intelFPGA_lite/ly_2257_6/test_ly_2257_6.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637058636166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637058636166 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ly_2257_6 " "Elaborating entity \"ly_2257_6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637058636320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_6_1 ly_2257_6_1:ly6_1 " "Elaborating entity \"ly_2257_6_1\" for hierarchy \"ly_2257_6_1:ly6_1\"" {  } { { "ly_2257_6.v" "ly6_1" { Text "D:/intelFPGA_lite/ly_2257_6/ly_2257_6.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637058636325 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Anedge ly_2257_6_1.v(13) " "Verilog HDL or VHDL warning at ly_2257_6_1.v(13): object \"Anedge\" assigned a value but never read" {  } { { "ly_2257_6_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_6/ly_2257_6_1.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637058636329 "|ly_2257_6|ly_2257_6_1:ly6_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_reg1 ly_2257_6_1.v(22) " "Verilog HDL or VHDL warning at ly_2257_6_1.v(22): object \"B_reg1\" assigned a value but never read" {  } { { "ly_2257_6_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_6/ly_2257_6_1.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637058636329 "|ly_2257_6|ly_2257_6_1:ly6_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ly_2257_6_1.v(66) " "Verilog HDL assignment warning at ly_2257_6_1.v(66): truncated value with size 32 to match size of target (4)" {  } { { "ly_2257_6_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_6/ly_2257_6_1.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637058636329 "|ly_2257_6|ly_2257_6_1:ly6_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ly_2257_6_1.v(69) " "Verilog HDL assignment warning at ly_2257_6_1.v(69): truncated value with size 32 to match size of target (4)" {  } { { "ly_2257_6_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_6/ly_2257_6_1.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637058636329 "|ly_2257_6|ly_2257_6_1:ly6_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ly_2257_6_1.v(96) " "Verilog HDL assignment warning at ly_2257_6_1.v(96): truncated value with size 32 to match size of target (4)" {  } { { "ly_2257_6_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_6/ly_2257_6_1.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637058636329 "|ly_2257_6|ly_2257_6_1:ly6_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ly_2257_6_1.v(99) " "Verilog HDL assignment warning at ly_2257_6_1.v(99): truncated value with size 32 to match size of target (4)" {  } { { "ly_2257_6_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_6/ly_2257_6_1.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637058636330 "|ly_2257_6|ly_2257_6_1:ly6_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ly_2257_6_1.v(174) " "Verilog HDL assignment warning at ly_2257_6_1.v(174): truncated value with size 32 to match size of target (4)" {  } { { "ly_2257_6_1.v" "" { Text "D:/intelFPGA_lite/ly_2257_6/ly_2257_6_1.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637058636330 "|ly_2257_6|ly_2257_6_1:ly6_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ly_2257_6_2 ly_2257_6_2:ly6_2 " "Elaborating entity \"ly_2257_6_2\" for hierarchy \"ly_2257_6_2:ly6_2\"" {  } { { "ly_2257_6.v" "ly6_2" { Text "D:/intelFPGA_lite/ly_2257_6/ly_2257_6.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637058636332 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637058637467 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/ly_2257_6/output_files/ly_2257_6.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/ly_2257_6/output_files/ly_2257_6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637058638240 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637058638434 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637058638434 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637058638510 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637058638510 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637058638510 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637058638510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637058638550 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 16 18:30:38 2021 " "Processing ended: Tue Nov 16 18:30:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637058638550 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637058638550 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637058638550 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637058638550 ""}
