3:01:34 AM
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "lab2_140L_syn.prj" -log "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt/lab2_140L.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt/lab2_140L.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: WIN-0DBISICGSLO

# Wed May 01 03:02:20 2019

#Implementation: lab2_140L_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v" (library work)
@I::"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\buart.v" (library work)
@I::"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\Lab2_140L.v" (library work)
Verilog syntax check successful!
Selecting top level module latticehx1k
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":698:7:698:19|Synthesizing module SB_PLL40_CORE in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":178:7:178:11|Synthesizing module inpin in library work.

@W: CG781 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":183:33:183:35|Input LATCH_INPUT_VALUE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":183:33:183:35|Input CLOCK_ENABLE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":183:33:183:35|Input OUTPUT_CLK on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":183:33:183:35|Input OUTPUT_ENABLE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":183:33:183:35|Input D_OUT_1 on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":183:33:183:35|Input D_OUT_0 on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":184:21:184:23|An input port (port pin) is the target of an assignment - please check if this is intentional
@N: CG364 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\buart.v":60:7:60:14|Synthesizing module baudgen2 in library work.

@N: CG364 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\buart.v":130:7:130:12|Synthesizing module rxuart in library work.

@W: CL265 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\buart.v":183:2:183:7|Removing unused bit 2 of hh[2:0]. Either assign all bits or reduce the width of the signal.
@N: CG364 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\buart.v":40:7:40:13|Synthesizing module baudgen in library work.

@N: CG364 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\buart.v":89:7:89:10|Synthesizing module uart in library work.

@N: CG364 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\buart.v":197:7:197:11|Synthesizing module buart in library work.

@N: CG364 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":47:7:47:16|Synthesizing module decodeKeys in library work.

@N: CG364 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":103:7:103:12|Synthesizing module gl_fsm in library work.

@N: CG364 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":199:7:199:15|Synthesizing module Glue_Lab2 in library work.

@N: CG179 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":276:10:276:14|Removing redundant assignment.
@N: CG179 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":281:10:281:14|Removing redundant assignment.
@N: CG179 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":286:10:286:14|Removing redundant assignment.
@N: CG179 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":321:23:321:33|Removing redundant assignment.
@N: CG364 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\Lab2_140L.v":136:7:136:15|Synthesizing module fullAdder in library work.

@N: CG364 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\Lab2_140L.v":114:7:114:14|Synthesizing module sigDelay in library work.

@W: CL271 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\Lab2_140L.v":124:3:124:8|Pruning unused bits 15 to 5 of delayReg[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\Lab2_140L.v":20:7:20:15|Synthesizing module Lab2_140L in library work.

@W: CG133 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\Lab2_140L.v":42:11:42:13|Object neg is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":342:7:342:17|Synthesizing module latticehx1k in library work.

@W: CG781 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":409:15:409:15|Input EXTFEEDBACK on instance ice_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":410:16:410:16|Input DYNAMICDELAY on instance ice_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":413:19:413:19|Input LATCHINPUTVALUE on instance ice_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":415:7:415:7|Input SDI on instance ice_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":417:8:417:8|Input SCLK on instance ice_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":446:20:446:29|Removing wire bu_tx_busy, as there is no assignment to it.
@W: CL156 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":446:20:446:29|*Input bu_tx_busy to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL246 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\Lab2_140L.v":25:18:25:22|Input port bits 7 to 4 of Gl_r1[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\Lab2_140L.v":26:18:26:22|Input port bits 7 to 4 of Gl_r2[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":221:19:221:24|Input port bits 7 to 5 of L2_led[7:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":166:3:166:8|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL159 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":110:25:110:34|Input bu_tx_busy is unused.

At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 01 03:02:23 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":342:7:342:17|Selected library: work cell: latticehx1k view verilog as top level
@N: NF107 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":342:7:342:17|Selected library: work cell: latticehx1k view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 01 03:02:23 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 01 03:02:23 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":342:7:342:17|Selected library: work cell: latticehx1k view verilog as top level
@N: NF107 :"C:\ProgramData\UserDataFolders\S-1-5-21-141523554-631869027-879035804-1009\My Files\Home Folder\lab2-b2aguirr\latticehx1k.v":342:7:342:17|Selected library: work cell: latticehx1k view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 01 03:02:26 2019

###########################################################]
Pre-mapping Report

# Wed May 01 03:02:27 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: D:\PhotonUser\My Files\Home Folder\IceCube\lab2_140L\lab2_140L_Implmnt\lab2_140L_scck.rpt 
Printing clock  summary report in "D:\PhotonUser\My Files\Home Folder\IceCube\lab2_140L\lab2_140L_Implmnt\lab2_140L_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist latticehx1k

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                             Requested     Requested     Clock                                 Clock                     Clock
Clock                             Frequency     Period        Type                                  Group                     Load 
-----------------------------------------------------------------------------------------------------------------------------------
latticehx1k|clk_derived_clock     104.2 MHz     9.600         derived (from latticehx1k|clk_in)     Autoconstr_clkgroup_0     87   
latticehx1k|clk_in                26.0 MHz      38.400        inferred                              Autoconstr_clkgroup_0     0    
===================================================================================================================================


Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\PhotonUser\My Files\Home Folder\IceCube\lab2_140L\lab2_140L_Implmnt\lab2_140L.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine state[3:0] (in view: work.gl_fsm(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":166:3:166:8|There are no possible illegal states for state machine state[3:0] (in view: work.gl_fsm(verilog)); safe FSM implementation is not required.
@N: BN362 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":272:3:272:8|Removing sequential instance Gl_r1[4] (in view: work.Glue_Lab2(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":272:3:272:8|Removing sequential instance Gl_r1[5] (in view: work.Glue_Lab2(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":272:3:272:8|Removing sequential instance Gl_r1[6] (in view: work.Glue_Lab2(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":272:3:272:8|Removing sequential instance Gl_r1[7] (in view: work.Glue_Lab2(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":272:3:272:8|Removing sequential instance Gl_r2[4] (in view: work.Glue_Lab2(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":272:3:272:8|Removing sequential instance Gl_r2[5] (in view: work.Glue_Lab2(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":272:3:272:8|Removing sequential instance Gl_r2[6] (in view: work.Glue_Lab2(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":272:3:272:8|Removing sequential instance Gl_r2[7] (in view: work.Glue_Lab2(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Wed May 01 03:02:29 2019

###########################################################]
Map & Optimize Report

# Wed May 01 03:02:30 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\buart.v":183:2:183:7|User-specified initial value defined for instance buart._rx.hh[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\buart.v":183:2:183:7|Found counter in view:work.rxuart(verilog) instance bitcount[4:0] 
@N: BN362 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":272:3:272:8|Removing sequential instance Gl_r1[4] (in view: work.Glue_Lab2(verilog)) because it does not drive other instances.
@N: BN362 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":272:3:272:8|Removing sequential instance Gl_r1[5] (in view: work.Glue_Lab2(verilog)) because it does not drive other instances.
@N: BN362 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":272:3:272:8|Removing sequential instance Gl_r1[6] (in view: work.Glue_Lab2(verilog)) because it does not drive other instances.
@N: BN362 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":272:3:272:8|Removing sequential instance Gl_r1[7] (in view: work.Glue_Lab2(verilog)) because it does not drive other instances.
@N: BN362 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":272:3:272:8|Removing sequential instance Gl_r2[4] (in view: work.Glue_Lab2(verilog)) because it does not drive other instances.
@N: BN362 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":272:3:272:8|Removing sequential instance Gl_r2[5] (in view: work.Glue_Lab2(verilog)) because it does not drive other instances.
@N: BN362 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":272:3:272:8|Removing sequential instance Gl_r2[6] (in view: work.Glue_Lab2(verilog)) because it does not drive other instances.
@N: BN362 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":272:3:272:8|Removing sequential instance Gl_r2[7] (in view: work.Glue_Lab2(verilog)) because it does not drive other instances.
@N: MO231 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":306:3:306:8|Found counter in view:work.Glue_Lab2(verilog) instance reset_count[4:0] 
Encoding state machine state[3:0] (in view: work.gl_fsm(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":166:3:166:8|There are no possible illegal states for state machine state[3:0] (in view: work.gl_fsm(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":297:3:297:8|Removing sequential instance Glue_Lab2.Gl_tx_data[7] (in view: work.latticehx1k(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":272:3:272:8|Removing sequential instance Glue_Lab2.Gl_Op[4] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":272:3:272:8|Removing sequential instance Glue_Lab2.Gl_Op[6] (in view: work.latticehx1k(verilog)) because it does not drive other instances.
@N: BN362 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":272:3:272:8|Removing sequential instance Glue_Lab2.Gl_Op[7] (in view: work.latticehx1k(verilog)) because it does not drive other instances.

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		 131 /        72
   2		0h:00m:00s		    -2.54ns		 131 /        72
@N: FX271 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\buart.v":183:2:183:7|Replicating instance buart._rx.shifter[4] (in view: work.latticehx1k(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":272:3:272:8|Replicating instance Glue_Lab2.Gl_r2[2] (in view: work.latticehx1k(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\buart.v":183:2:183:7|Replicating instance buart._rx.shifter[5] (in view: work.latticehx1k(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":272:3:272:8|Replicating instance Glue_Lab2.Gl_r1[2] (in view: work.latticehx1k(verilog)) with 9 loads 1 time to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   3		0h:00m:01s		    -2.54ns		 159 /        76

@N: FX271 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":272:3:272:8|Replicating instance Glue_Lab2.Gl_r1[3] (in view: work.latticehx1k(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":272:3:272:8|Replicating instance Glue_Lab2.Gl_r2[3] (in view: work.latticehx1k(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":272:3:272:8|Replicating instance Glue_Lab2.Gl_r1[1] (in view: work.latticehx1k(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\programdata\userdatafolders\s-1-5-21-141523554-631869027-879035804-1009\my files\home folder\lab2-b2aguirr\latticehx1k.v":272:3:272:8|Replicating instance Glue_Lab2.Gl_r2[1] (in view: work.latticehx1k(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   4		0h:00m:01s		    -1.14ns		 165 /        80
@N: FX1017 :|SB_GB inserted on the net clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 142MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 81 clock pin(s) of sequential element(s)
0 instances converted, 81 sequential instances remain driven by gated/generated clocks

===================================================================================================== Gated/Generated Clocks =====================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance             Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       ice_pll_inst        SB_PLL40_CORE          81         Glue_Lab2.Gl_r2_fast[1]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:01s; Memory used current: 115MB peak: 142MB)

Writing Analyst data base D:\PhotonUser\My Files\Home Folder\IceCube\lab2_140L\lab2_140L_Implmnt\synwork\lab2_140L_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\PhotonUser\My Files\Home Folder\IceCube\lab2_140L\lab2_140L_Implmnt\lab2_140L.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 142MB)

@W: MT420 |Found inferred clock latticehx1k|clk_in with period 9.61ns. Please declare a user-defined clock on object "p:clk_in"
@N: MT615 |Found clock latticehx1k|clk_derived_clock with period 9.61ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Wed May 01 03:02:36 2019
#


Top view:               latticehx1k
Requested Frequency:    104.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.697

                                  Requested     Estimated     Requested     Estimated                 Clock                                 Clock                
Starting Clock                    Frequency     Frequency     Period        Period        Slack       Type                                  Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
latticehx1k|clk_derived_clock     104.0 MHz     88.4 MHz      9.614         11.311        -1.697      derived (from latticehx1k|clk_in)     Autoconstr_clkgroup_0
latticehx1k|clk_in                104.0 MHz     NA            9.614         NA            DCM/PLL     inferred                              Autoconstr_clkgroup_0
=================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                       Ending                         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
latticehx1k|clk_derived_clock  latticehx1k|clk_derived_clock  |  9.614       -1.697  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: latticehx1k|clk_derived_clock
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                                Arrival           
Instance                    Reference                         Type        Pin     Net               Time        Slack 
                            Clock                                                                                     
----------------------------------------------------------------------------------------------------------------------
Glue_Lab2.Gl_r1[0]          latticehx1k|clk_derived_clock     SB_DFFE     Q       Gl_r1[0]          0.540       -1.697
Glue_Lab2.Gl_r1[1]          latticehx1k|clk_derived_clock     SB_DFFE     Q       Gl_r1[1]          0.540       -1.648
Glue_Lab2.Gl_r2[0]          latticehx1k|clk_derived_clock     SB_DFFE     Q       Gl_r2[0]          0.540       -1.648
buart._rx.shifter[0]        latticehx1k|clk_derived_clock     SB_DFFE     Q       bu_rx_data[0]     0.540       -1.648
buart._rx.bitcount[0]       latticehx1k|clk_derived_clock     SB_DFF      Q       bitcount[0]       0.540       -1.613
Glue_Lab2.Gl_r2[1]          latticehx1k|clk_derived_clock     SB_DFFE     Q       Gl_r2[1]          0.540       -1.598
buart._rx.shifter[1]        latticehx1k|clk_derived_clock     SB_DFFE     Q       bu_rx_data[1]     0.540       -1.598
Glue_Lab2.Gl_r1_fast[2]     latticehx1k|clk_derived_clock     SB_DFFE     Q       Gl_r1_fast[2]     0.540       -1.577
buart._rx.bitcount[2]       latticehx1k|clk_derived_clock     SB_DFF      Q       bitcount[2]       0.540       -1.577
buart._rx.shifter[2]        latticehx1k|clk_derived_clock     SB_DFFE     Q       bu_rx_data[2]     0.540       -1.577
======================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                 Required           
Instance                      Reference                         Type       Pin     Net                 Time         Slack 
                              Clock                                                                                       
--------------------------------------------------------------------------------------------------------------------------
Glue_Lab2.Gl_tx_data[5]       latticehx1k|clk_derived_clock     SB_DFF     D       Gl_tx_data_2[5]     9.509        -1.697
Glue_Lab2.Gl_tx_data[1]       latticehx1k|clk_derived_clock     SB_DFF     D       Gl_tx_data_2[1]     9.509        -1.648
Glue_Lab2.Gl_tx_data[2]       latticehx1k|clk_derived_clock     SB_DFF     D       Gl_tx_data_2[2]     9.509        -1.648
Glue_Lab2.Gl_tx_data[6]       latticehx1k|clk_derived_clock     SB_DFF     D       Gl_tx_data_2[6]     9.509        -1.648
buart._rx.bitcount[0]         latticehx1k|clk_derived_clock     SB_DFF     D       bitcount_0          9.509        -1.613
buart._rx.bitcount[1]         latticehx1k|clk_derived_clock     SB_DFF     D       bitcount_1          9.509        -1.613
buart._rx.bitcount[2]         latticehx1k|clk_derived_clock     SB_DFF     D       bitcount_2          9.509        -1.613
buart._rx.bitcount[3]         latticehx1k|clk_derived_clock     SB_DFF     D       bitcount_3          9.509        -1.613
buart._rx.bitcount[4]         latticehx1k|clk_derived_clock     SB_DFF     D       bitcount_4          9.509        -1.613
Glue_Lab2.gl_fsm.state[0]     latticehx1k|clk_derived_clock     SB_DFF     D       state_nss[0]        9.509        -1.563
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.614
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.509

    - Propagation time:                      11.206
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.697

    Number of logic level(s):                5
    Starting point:                          Glue_Lab2.Gl_r1[0] / Q
    Ending point:                            Glue_Lab2.Gl_tx_data[5] / D
    The start point is clocked by            latticehx1k|clk_derived_clock [rising] on pin C
    The end   point is clocked by            latticehx1k|clk_derived_clock [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
Glue_Lab2.Gl_r1[0]                SB_DFFE     Q        Out     0.540     0.540       -         
Gl_r1[0]                          Net         -        -       1.599     -           6         
Lab_UT.S_1_c1                     SB_LUT4     I0       In      -         2.139       -         
Lab_UT.S_1_c1                     SB_LUT4     O        Out     0.449     2.588       -         
S_1_c1                            Net         -        -       1.371     -           3         
Lab_UT.S_1_c2_0_ns                SB_LUT4     I0       In      -         3.959       -         
Lab_UT.S_1_c2_0_ns                SB_LUT4     O        Out     0.449     4.408       -         
S_1_ac0_3                         Net         -        -       1.371     -           2         
Lab_UT.S_1_ac0_5_0                SB_LUT4     I2       In      -         5.779       -         
Lab_UT.S_1_ac0_5_0                SB_LUT4     O        Out     0.379     6.157       -         
C_out41                           Net         -        -       1.371     -           2         
Glue_Lab2.Gl_tx_data_RNO_0[5]     SB_LUT4     I1       In      -         7.528       -         
Glue_Lab2.Gl_tx_data_RNO_0[5]     SB_LUT4     O        Out     0.400     7.928       -         
Gl_tx_data_RNO_0[5]               Net         -        -       1.371     -           1         
Glue_Lab2.Gl_tx_data_RNO[5]       SB_LUT4     I1       In      -         9.299       -         
Glue_Lab2.Gl_tx_data_RNO[5]       SB_LUT4     O        Out     0.400     9.699       -         
Gl_tx_data_2[5]                   Net         -        -       1.507     -           1         
Glue_Lab2.Gl_tx_data[5]           SB_DFF      D        In      -         11.206      -         
===============================================================================================
Total path delay (propagation time + setup) of 11.311 is 2.721(24.1%) logic and 8.590(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.614
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.509

    - Propagation time:                      11.157
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.647

    Number of logic level(s):                5
    Starting point:                          Glue_Lab2.Gl_r1[1] / Q
    Ending point:                            Glue_Lab2.Gl_tx_data[5] / D
    The start point is clocked by            latticehx1k|clk_derived_clock [rising] on pin C
    The end   point is clocked by            latticehx1k|clk_derived_clock [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
Glue_Lab2.Gl_r1[1]                SB_DFFE     Q        Out     0.540     0.540       -         
Gl_r1[1]                          Net         -        -       1.599     -           7         
Lab_UT.S_1_c2_0_x0                SB_LUT4     I0       In      -         2.139       -         
Lab_UT.S_1_c2_0_x0                SB_LUT4     O        Out     0.449     2.588       -         
S_1_c2_0_x0                       Net         -        -       1.371     -           1         
Lab_UT.S_1_c2_0_ns                SB_LUT4     I1       In      -         3.959       -         
Lab_UT.S_1_c2_0_ns                SB_LUT4     O        Out     0.400     4.359       -         
S_1_ac0_3                         Net         -        -       1.371     -           2         
Lab_UT.S_1_ac0_5_0                SB_LUT4     I2       In      -         5.729       -         
Lab_UT.S_1_ac0_5_0                SB_LUT4     O        Out     0.379     6.108       -         
C_out41                           Net         -        -       1.371     -           2         
Glue_Lab2.Gl_tx_data_RNO_0[5]     SB_LUT4     I1       In      -         7.479       -         
Glue_Lab2.Gl_tx_data_RNO_0[5]     SB_LUT4     O        Out     0.400     7.879       -         
Gl_tx_data_RNO_0[5]               Net         -        -       1.371     -           1         
Glue_Lab2.Gl_tx_data_RNO[5]       SB_LUT4     I1       In      -         9.250       -         
Glue_Lab2.Gl_tx_data_RNO[5]       SB_LUT4     O        Out     0.400     9.650       -         
Gl_tx_data_2[5]                   Net         -        -       1.507     -           1         
Glue_Lab2.Gl_tx_data[5]           SB_DFF      D        In      -         11.157      -         
===============================================================================================
Total path delay (propagation time + setup) of 11.262 is 2.672(23.7%) logic and 8.590(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.614
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.509

    - Propagation time:                      11.157
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.647

    Number of logic level(s):                5
    Starting point:                          Glue_Lab2.Gl_r2[0] / Q
    Ending point:                            Glue_Lab2.Gl_tx_data[5] / D
    The start point is clocked by            latticehx1k|clk_derived_clock [rising] on pin C
    The end   point is clocked by            latticehx1k|clk_derived_clock [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
Glue_Lab2.Gl_r2[0]                SB_DFFE     Q        Out     0.540     0.540       -         
Gl_r2[0]                          Net         -        -       1.599     -           6         
Lab_UT.S_1_c1                     SB_LUT4     I1       In      -         2.139       -         
Lab_UT.S_1_c1                     SB_LUT4     O        Out     0.400     2.539       -         
S_1_c1                            Net         -        -       1.371     -           3         
Lab_UT.S_1_c2_0_ns                SB_LUT4     I0       In      -         3.910       -         
Lab_UT.S_1_c2_0_ns                SB_LUT4     O        Out     0.449     4.359       -         
S_1_ac0_3                         Net         -        -       1.371     -           2         
Lab_UT.S_1_ac0_5_0                SB_LUT4     I2       In      -         5.729       -         
Lab_UT.S_1_ac0_5_0                SB_LUT4     O        Out     0.379     6.108       -         
C_out41                           Net         -        -       1.371     -           2         
Glue_Lab2.Gl_tx_data_RNO_0[5]     SB_LUT4     I1       In      -         7.479       -         
Glue_Lab2.Gl_tx_data_RNO_0[5]     SB_LUT4     O        Out     0.400     7.879       -         
Gl_tx_data_RNO_0[5]               Net         -        -       1.371     -           1         
Glue_Lab2.Gl_tx_data_RNO[5]       SB_LUT4     I1       In      -         9.250       -         
Glue_Lab2.Gl_tx_data_RNO[5]       SB_LUT4     O        Out     0.400     9.650       -         
Gl_tx_data_2[5]                   Net         -        -       1.507     -           1         
Glue_Lab2.Gl_tx_data[5]           SB_DFF      D        In      -         11.157      -         
===============================================================================================
Total path delay (propagation time + setup) of 11.262 is 2.672(23.7%) logic and 8.590(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.614
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.509

    - Propagation time:                      11.157
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.647

    Number of logic level(s):                5
    Starting point:                          buart._rx.shifter[0] / Q
    Ending point:                            Glue_Lab2.Gl_tx_data[1] / D
    The start point is clocked by            latticehx1k|clk_derived_clock [rising] on pin C
    The end   point is clocked by            latticehx1k|clk_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
buart._rx.shifter[0]                  SB_DFFE     Q        Out     0.540     0.540       -         
bu_rx_data[0]                         Net         -        -       1.599     -           9         
Glue_Lab2.de0.un2_de_hexplus_3_x0     SB_LUT4     I0       In      -         2.139       -         
Glue_Lab2.de0.un2_de_hexplus_3_x0     SB_LUT4     O        Out     0.449     2.588       -         
un2_de_hexplus_3_x0                   Net         -        -       1.371     -           1         
Glue_Lab2.de0.un2_de_hexplus_3_ns     SB_LUT4     I1       In      -         3.959       -         
Glue_Lab2.de0.un2_de_hexplus_3_ns     SB_LUT4     O        Out     0.400     4.359       -         
un2_de_hexplus_3                      Net         -        -       1.371     -           2         
Glue_Lab2.de0.de_hexplus              SB_LUT4     I2       In      -         5.729       -         
Glue_Lab2.de0.de_hexplus              SB_LUT4     O        Out     0.379     6.108       -         
is_hexplus                            Net         -        -       1.371     -           13        
Glue_Lab2.Gl_tx_data_RNO_0[1]         SB_LUT4     I1       In      -         7.479       -         
Glue_Lab2.Gl_tx_data_RNO_0[1]         SB_LUT4     O        Out     0.400     7.879       -         
Gl_tx_data_RNO_0[1]                   Net         -        -       1.371     -           1         
Glue_Lab2.Gl_tx_data_RNO[1]           SB_LUT4     I1       In      -         9.250       -         
Glue_Lab2.Gl_tx_data_RNO[1]           SB_LUT4     O        Out     0.400     9.650       -         
Gl_tx_data_2[1]                       Net         -        -       1.507     -           1         
Glue_Lab2.Gl_tx_data[1]               SB_DFF      D        In      -         11.157      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.262 is 2.672(23.7%) logic and 8.590(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.614
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.509

    - Propagation time:                      11.157
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.647

    Number of logic level(s):                5
    Starting point:                          buart._rx.shifter[0] / Q
    Ending point:                            Glue_Lab2.Gl_tx_data[2] / D
    The start point is clocked by            latticehx1k|clk_derived_clock [rising] on pin C
    The end   point is clocked by            latticehx1k|clk_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
buart._rx.shifter[0]                  SB_DFFE     Q        Out     0.540     0.540       -         
bu_rx_data[0]                         Net         -        -       1.599     -           9         
Glue_Lab2.de0.un2_de_hexplus_3_x0     SB_LUT4     I0       In      -         2.139       -         
Glue_Lab2.de0.un2_de_hexplus_3_x0     SB_LUT4     O        Out     0.449     2.588       -         
un2_de_hexplus_3_x0                   Net         -        -       1.371     -           1         
Glue_Lab2.de0.un2_de_hexplus_3_ns     SB_LUT4     I1       In      -         3.959       -         
Glue_Lab2.de0.un2_de_hexplus_3_ns     SB_LUT4     O        Out     0.400     4.359       -         
un2_de_hexplus_3                      Net         -        -       1.371     -           2         
Glue_Lab2.de0.de_hexplus              SB_LUT4     I2       In      -         5.729       -         
Glue_Lab2.de0.de_hexplus              SB_LUT4     O        Out     0.379     6.108       -         
is_hexplus                            Net         -        -       1.371     -           13        
Glue_Lab2.Gl_tx_data_RNO_0[2]         SB_LUT4     I1       In      -         7.479       -         
Glue_Lab2.Gl_tx_data_RNO_0[2]         SB_LUT4     O        Out     0.400     7.879       -         
Gl_tx_data_RNO_0[2]                   Net         -        -       1.371     -           1         
Glue_Lab2.Gl_tx_data_RNO[2]           SB_LUT4     I1       In      -         9.250       -         
Glue_Lab2.Gl_tx_data_RNO[2]           SB_LUT4     O        Out     0.400     9.650       -         
Gl_tx_data_2[2]                       Net         -        -       1.507     -           1         
Glue_Lab2.Gl_tx_data[2]               SB_DFF      D        In      -         11.157      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.262 is 2.672(23.7%) logic and 8.590(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 142MB)

---------------------------------------
Resource Usage Report for latticehx1k 

Mapping to part: ice40hx1ktq144
Cell usage:
GND             11 uses
SB_CARRY        8 uses
SB_DFF          46 uses
SB_DFFE         34 uses
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             11 uses
SB_LUT4         167 uses

I/O ports: 13
I/O primitives: 13
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   80 (6%)
Total load per clock:
   latticehx1k|clk_in: 1
   latticehx1k|clk_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 167 (13%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 167 = 167 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:02s; Memory used current: 28MB peak: 142MB)

Process took 0h:00m:06s realtime, 0h:00m:02s cputime
# Wed May 01 03:02:37 2019

###########################################################]


Synthesis exit by 0.
Current Implementation lab2_140L_Implmnt its sbt path: D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 26 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt/lab2_140L.edf " "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\netlist" "-pTQ144" "-yC:/ProgramData/UserDataFolders/S-1-5-21-141523554-631869027-879035804-1009/My Files/Home Folder/lab2-b2aguirr/lab2.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt/lab2_140L.edf...
Parsing constraint file: C:/ProgramData/UserDataFolders/S-1-5-21-141523554-631869027-879035804-1009/My Files/Home Folder/lab2-b2aguirr/lab2.pcf ...
start to read sdc/scf file D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt/lab2_140L.scf
sdc_reader OK D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt/lab2_140L.scf
Stored edif netlist at D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\netlist\oadb-latticehx1k...
Warning: The terminal connectivity Z_rcxd._io:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000000
Warning: The terminal Z_rcxd._io:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity Z_rcxd._io:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000000
Warning: The terminal connectivity Z_rcxd._io:OUTPUTCLK is removed because the PIN_TYPE is configured as 000000

write Timing Constraint to D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: latticehx1k

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\netlist\oadb-latticehx1k" --outdir "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package TQ144 --deviceMarketName iCE40HX1K --sdc-file "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\netlist\oadb-latticehx1k --outdir D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package TQ144 --deviceMarketName iCE40HX1K --sdc-file D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - TQ144
Design database      - D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\netlist\oadb-latticehx1k
SDC file             - D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\netlist\oadb-latticehx1k/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	167
    Number of DFFs      	:	80
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	12
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	12
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	30
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at ice_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at ice_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	198
    Number of DFFs      	:	80
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	8

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	80
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	112
        CARRY Only       	:	2
        LUT with CARRY   	:	6
    LogicCells                  :	200/1280
    PLBs                        :	27/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	13/96
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.2 (sec)

Final Design Statistics
    Number of LUTs      	:	198
    Number of DFFs      	:	80
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	200/1280
    PLBs                        :	37/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	13/96
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: ice_pll_inst/PLLOUTCORE | Frequency: 138.72 MHz | Target: 416.23 MHz
Clock: ice_pll_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 416.23 MHz
Clock: latticehx1k|clk_in | Frequency: N/A | Target: 104.06 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\netlist\oadb-latticehx1k" --package TQ144 --outdir "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc" --dst_sdc_file "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 506
used logic cells: 200
Design Rule Checking Succeeded

DRC Checker run-time: 3 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\netlist\oadb-latticehx1k" --package TQ144 --outdir "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc" --dst_sdc_file "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 506
used logic cells: 200
Translating sdc file D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc...
Translated sdc file is D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc
Packer succeeded

Packer run-time: 7 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "D:\PhotonUser\My Files\Home Folder\IceCube\lab2_140L\lab2_140L_Implmnt\sbt\netlist\oadb-latticehx1k" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "D:\PhotonUser\My Files\Home Folder\IceCube\lab2_140L\lab2_140L_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --outdir "D:\PhotonUser\My Files\Home Folder\IceCube\lab2_140L\lab2_140L_Implmnt\sbt\outputs\router" --sdf_file "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev D:\PhotonUser\My Files\Home Folder\IceCube\lab2_140L\lab2_140L_Implmnt\sbt\netlist\oadb-latticehx1k C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib D:\PhotonUser\My Files\Home Folder\IceCube\lab2_140L\lab2_140L_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc --outdir D:\PhotonUser\My Files\Home Folder\IceCube\lab2_140L\lab2_140L_Implmnt\sbt\outputs\router --sdf_file D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design latticehx1k
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Info-1404: Inferred PLL generated clock at ice_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at ice_pll_inst/PLLOUTGLOBAL
Read device time: 3
I1209: Started routing
I1223: Total Nets : 223 
I1212: Iteration  1 :    48 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design latticehx1k
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 20 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.v" --vhdl "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt/sbt/outputs/simulation_netlist\latticehx1k_sbt.vhd" --lib "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\netlist\oadb-latticehx1k" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc" --out-sdc-file "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\outputs\netlister\latticehx1k_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.v
Writing D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt/sbt/outputs/simulation_netlist\latticehx1k_sbt.vhd
Netlister succeeded.

Netlister run-time: 147 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\netlist\oadb-latticehx1k" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\outputs\netlister\latticehx1k_sbt.sdc" --sdf-file "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf" --report-file "D:\PhotonUser\My Files\Home Folder\IceCube\lab2_140L\lab2_140L_Implmnt\sbt\outputs\timer\latticehx1k_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\netlist\oadb-latticehx1k --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\outputs\netlister\latticehx1k_sbt.sdc --sdf-file D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\outputs\simulation_netlist\latticehx1k_sbt.sdf --report-file D:\PhotonUser\My Files\Home Folder\IceCube\lab2_140L\lab2_140L_Implmnt\sbt\outputs\timer\latticehx1k_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at ice_pll_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at ice_pll_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_in_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 381 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\netlist\oadb-latticehx1k" --device_name iCE40HX1K --package TQ144 --outdir "D:/PhotonUser/My Files/Home Folder/IceCube/lab2_140L/lab2_140L_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 57 (sec)
bitmap succeed.
Unrecognizable name latticehx1k
4:06:17 AM
