VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN tt_um_felixfeierabend ;
UNITS DISTANCE MICRONS 2000 ;
DIEAREA ( 0 0 ) ( 320000 200000 ) ;
ROW ROW_0 GF018hv5v_mcu_sc7 6720 7840 N DO 273 BY 1 STEP 1120 0 ;
ROW ROW_1 GF018hv5v_mcu_sc7 6720 15680 FS DO 273 BY 1 STEP 1120 0 ;
ROW ROW_2 GF018hv5v_mcu_sc7 6720 23520 N DO 273 BY 1 STEP 1120 0 ;
ROW ROW_3 GF018hv5v_mcu_sc7 6720 31360 FS DO 273 BY 1 STEP 1120 0 ;
ROW ROW_4 GF018hv5v_mcu_sc7 6720 39200 N DO 273 BY 1 STEP 1120 0 ;
ROW ROW_5 GF018hv5v_mcu_sc7 6720 47040 FS DO 273 BY 1 STEP 1120 0 ;
ROW ROW_6 GF018hv5v_mcu_sc7 6720 54880 N DO 273 BY 1 STEP 1120 0 ;
ROW ROW_7 GF018hv5v_mcu_sc7 6720 62720 FS DO 273 BY 1 STEP 1120 0 ;
ROW ROW_8 GF018hv5v_mcu_sc7 6720 70560 N DO 273 BY 1 STEP 1120 0 ;
ROW ROW_9 GF018hv5v_mcu_sc7 6720 78400 FS DO 273 BY 1 STEP 1120 0 ;
ROW ROW_10 GF018hv5v_mcu_sc7 6720 86240 N DO 273 BY 1 STEP 1120 0 ;
ROW ROW_11 GF018hv5v_mcu_sc7 6720 94080 FS DO 273 BY 1 STEP 1120 0 ;
ROW ROW_12 GF018hv5v_mcu_sc7 6720 101920 N DO 273 BY 1 STEP 1120 0 ;
ROW ROW_13 GF018hv5v_mcu_sc7 6720 109760 FS DO 273 BY 1 STEP 1120 0 ;
ROW ROW_14 GF018hv5v_mcu_sc7 6720 117600 N DO 273 BY 1 STEP 1120 0 ;
ROW ROW_15 GF018hv5v_mcu_sc7 6720 125440 FS DO 273 BY 1 STEP 1120 0 ;
ROW ROW_16 GF018hv5v_mcu_sc7 6720 133280 N DO 273 BY 1 STEP 1120 0 ;
ROW ROW_17 GF018hv5v_mcu_sc7 6720 141120 FS DO 273 BY 1 STEP 1120 0 ;
ROW ROW_18 GF018hv5v_mcu_sc7 6720 148960 N DO 273 BY 1 STEP 1120 0 ;
ROW ROW_19 GF018hv5v_mcu_sc7 6720 156800 FS DO 273 BY 1 STEP 1120 0 ;
ROW ROW_20 GF018hv5v_mcu_sc7 6720 164640 N DO 273 BY 1 STEP 1120 0 ;
ROW ROW_21 GF018hv5v_mcu_sc7 6720 172480 FS DO 273 BY 1 STEP 1120 0 ;
ROW ROW_22 GF018hv5v_mcu_sc7 6720 180320 N DO 273 BY 1 STEP 1120 0 ;
TRACKS X 560 DO 286 STEP 1120 LAYER Metal1 ;
TRACKS Y 560 DO 178 STEP 1120 LAYER Metal1 ;
TRACKS X 560 DO 285 STEP 1120 LAYER Metal2 ;
TRACKS Y 560 DO 178 STEP 1120 LAYER Metal2 ;
TRACKS X 560 DO 285 STEP 1120 LAYER Metal3 ;
TRACKS Y 560 DO 178 STEP 1120 LAYER Metal3 ;
TRACKS X 560 DO 285 STEP 1120 LAYER Metal4 ;
TRACKS Y 560 DO 178 STEP 1120 LAYER Metal4 ;
TRACKS X 900 DO 178 STEP 1800 LAYER Metal5 ;
TRACKS Y 900 DO 111 STEP 1800 LAYER Metal5 ;
COMPONENTS 157 ;
    - PHY_EDGE_ROW_0_Left_23 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 6720 7840 ) N ;
    - PHY_EDGE_ROW_0_Right_0 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 310240 7840 ) FN ;
    - PHY_EDGE_ROW_10_Left_33 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 6720 86240 ) N ;
    - PHY_EDGE_ROW_10_Right_10 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 310240 86240 ) FN ;
    - PHY_EDGE_ROW_11_Left_34 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 6720 94080 ) FS ;
    - PHY_EDGE_ROW_11_Right_11 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 310240 94080 ) S ;
    - PHY_EDGE_ROW_12_Left_35 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 6720 101920 ) N ;
    - PHY_EDGE_ROW_12_Right_12 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 310240 101920 ) FN ;
    - PHY_EDGE_ROW_13_Left_36 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 6720 109760 ) FS ;
    - PHY_EDGE_ROW_13_Right_13 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 310240 109760 ) S ;
    - PHY_EDGE_ROW_14_Left_37 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 6720 117600 ) N ;
    - PHY_EDGE_ROW_14_Right_14 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 310240 117600 ) FN ;
    - PHY_EDGE_ROW_15_Left_38 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 6720 125440 ) FS ;
    - PHY_EDGE_ROW_15_Right_15 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 310240 125440 ) S ;
    - PHY_EDGE_ROW_16_Left_39 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 6720 133280 ) N ;
    - PHY_EDGE_ROW_16_Right_16 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 310240 133280 ) FN ;
    - PHY_EDGE_ROW_17_Left_40 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 6720 141120 ) FS ;
    - PHY_EDGE_ROW_17_Right_17 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 310240 141120 ) S ;
    - PHY_EDGE_ROW_18_Left_41 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 6720 148960 ) N ;
    - PHY_EDGE_ROW_18_Right_18 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 310240 148960 ) FN ;
    - PHY_EDGE_ROW_19_Left_42 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 6720 156800 ) FS ;
    - PHY_EDGE_ROW_19_Right_19 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 310240 156800 ) S ;
    - PHY_EDGE_ROW_1_Left_24 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 6720 15680 ) FS ;
    - PHY_EDGE_ROW_1_Right_1 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 310240 15680 ) S ;
    - PHY_EDGE_ROW_20_Left_43 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 6720 164640 ) N ;
    - PHY_EDGE_ROW_20_Right_20 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 310240 164640 ) FN ;
    - PHY_EDGE_ROW_21_Left_44 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 6720 172480 ) FS ;
    - PHY_EDGE_ROW_21_Right_21 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 310240 172480 ) S ;
    - PHY_EDGE_ROW_22_Left_45 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 6720 180320 ) N ;
    - PHY_EDGE_ROW_22_Right_22 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 310240 180320 ) FN ;
    - PHY_EDGE_ROW_2_Left_25 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 6720 23520 ) N ;
    - PHY_EDGE_ROW_2_Right_2 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 310240 23520 ) FN ;
    - PHY_EDGE_ROW_3_Left_26 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 6720 31360 ) FS ;
    - PHY_EDGE_ROW_3_Right_3 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 310240 31360 ) S ;
    - PHY_EDGE_ROW_4_Left_27 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 6720 39200 ) N ;
    - PHY_EDGE_ROW_4_Right_4 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 310240 39200 ) FN ;
    - PHY_EDGE_ROW_5_Left_28 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 6720 47040 ) FS ;
    - PHY_EDGE_ROW_5_Right_5 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 310240 47040 ) S ;
    - PHY_EDGE_ROW_6_Left_29 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 6720 54880 ) N ;
    - PHY_EDGE_ROW_6_Right_6 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 310240 54880 ) FN ;
    - PHY_EDGE_ROW_7_Left_30 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 6720 62720 ) FS ;
    - PHY_EDGE_ROW_7_Right_7 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 310240 62720 ) S ;
    - PHY_EDGE_ROW_8_Left_31 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 6720 70560 ) N ;
    - PHY_EDGE_ROW_8_Right_8 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 310240 70560 ) FN ;
    - PHY_EDGE_ROW_9_Left_32 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 6720 78400 ) FS ;
    - PHY_EDGE_ROW_9_Right_9 gf180mcu_fd_sc_mcu7t5v0__endcap + SOURCE DIST + FIXED ( 310240 78400 ) S ;
    - TAP_TAPCELL_ROW_0_46 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 44800 7840 ) N ;
    - TAP_TAPCELL_ROW_0_47 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 82880 7840 ) N ;
    - TAP_TAPCELL_ROW_0_48 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 120960 7840 ) N ;
    - TAP_TAPCELL_ROW_0_49 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 159040 7840 ) N ;
    - TAP_TAPCELL_ROW_0_50 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 197120 7840 ) N ;
    - TAP_TAPCELL_ROW_0_51 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 235200 7840 ) N ;
    - TAP_TAPCELL_ROW_0_52 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 273280 7840 ) N ;
    - TAP_TAPCELL_ROW_10_84 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 45920 86240 ) N ;
    - TAP_TAPCELL_ROW_10_85 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 124320 86240 ) N ;
    - TAP_TAPCELL_ROW_10_86 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 202720 86240 ) N ;
    - TAP_TAPCELL_ROW_10_87 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 281120 86240 ) N ;
    - TAP_TAPCELL_ROW_11_88 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 85120 94080 ) FS ;
    - TAP_TAPCELL_ROW_11_89 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 163520 94080 ) FS ;
    - TAP_TAPCELL_ROW_11_90 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 241920 94080 ) FS ;
    - TAP_TAPCELL_ROW_12_91 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 45920 101920 ) N ;
    - TAP_TAPCELL_ROW_12_92 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 124320 101920 ) N ;
    - TAP_TAPCELL_ROW_12_93 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 202720 101920 ) N ;
    - TAP_TAPCELL_ROW_12_94 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 281120 101920 ) N ;
    - TAP_TAPCELL_ROW_13_95 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 85120 109760 ) FS ;
    - TAP_TAPCELL_ROW_13_96 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 163520 109760 ) FS ;
    - TAP_TAPCELL_ROW_13_97 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 241920 109760 ) FS ;
    - TAP_TAPCELL_ROW_14_100 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 202720 117600 ) N ;
    - TAP_TAPCELL_ROW_14_101 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 281120 117600 ) N ;
    - TAP_TAPCELL_ROW_14_98 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 45920 117600 ) N ;
    - TAP_TAPCELL_ROW_14_99 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 124320 117600 ) N ;
    - TAP_TAPCELL_ROW_15_102 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 85120 125440 ) FS ;
    - TAP_TAPCELL_ROW_15_103 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 163520 125440 ) FS ;
    - TAP_TAPCELL_ROW_15_104 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 241920 125440 ) FS ;
    - TAP_TAPCELL_ROW_16_105 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 45920 133280 ) N ;
    - TAP_TAPCELL_ROW_16_106 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 124320 133280 ) N ;
    - TAP_TAPCELL_ROW_16_107 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 202720 133280 ) N ;
    - TAP_TAPCELL_ROW_16_108 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 281120 133280 ) N ;
    - TAP_TAPCELL_ROW_17_109 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 85120 141120 ) FS ;
    - TAP_TAPCELL_ROW_17_110 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 163520 141120 ) FS ;
    - TAP_TAPCELL_ROW_17_111 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 241920 141120 ) FS ;
    - TAP_TAPCELL_ROW_18_112 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 45920 148960 ) N ;
    - TAP_TAPCELL_ROW_18_113 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 124320 148960 ) N ;
    - TAP_TAPCELL_ROW_18_114 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 202720 148960 ) N ;
    - TAP_TAPCELL_ROW_18_115 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 281120 148960 ) N ;
    - TAP_TAPCELL_ROW_19_116 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 85120 156800 ) FS ;
    - TAP_TAPCELL_ROW_19_117 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 163520 156800 ) FS ;
    - TAP_TAPCELL_ROW_19_118 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 241920 156800 ) FS ;
    - TAP_TAPCELL_ROW_1_53 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 85120 15680 ) FS ;
    - TAP_TAPCELL_ROW_1_54 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 163520 15680 ) FS ;
    - TAP_TAPCELL_ROW_1_55 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 241920 15680 ) FS ;
    - TAP_TAPCELL_ROW_20_119 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 45920 164640 ) N ;
    - TAP_TAPCELL_ROW_20_120 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 124320 164640 ) N ;
    - TAP_TAPCELL_ROW_20_121 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 202720 164640 ) N ;
    - TAP_TAPCELL_ROW_20_122 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 281120 164640 ) N ;
    - TAP_TAPCELL_ROW_21_123 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 85120 172480 ) FS ;
    - TAP_TAPCELL_ROW_21_124 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 163520 172480 ) FS ;
    - TAP_TAPCELL_ROW_21_125 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 241920 172480 ) FS ;
    - TAP_TAPCELL_ROW_22_126 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 44800 180320 ) N ;
    - TAP_TAPCELL_ROW_22_127 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 82880 180320 ) N ;
    - TAP_TAPCELL_ROW_22_128 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 120960 180320 ) N ;
    - TAP_TAPCELL_ROW_22_129 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 159040 180320 ) N ;
    - TAP_TAPCELL_ROW_22_130 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 197120 180320 ) N ;
    - TAP_TAPCELL_ROW_22_131 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 235200 180320 ) N ;
    - TAP_TAPCELL_ROW_22_132 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 273280 180320 ) N ;
    - TAP_TAPCELL_ROW_2_56 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 45920 23520 ) N ;
    - TAP_TAPCELL_ROW_2_57 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 124320 23520 ) N ;
    - TAP_TAPCELL_ROW_2_58 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 202720 23520 ) N ;
    - TAP_TAPCELL_ROW_2_59 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 281120 23520 ) N ;
    - TAP_TAPCELL_ROW_3_60 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 85120 31360 ) FS ;
    - TAP_TAPCELL_ROW_3_61 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 163520 31360 ) FS ;
    - TAP_TAPCELL_ROW_3_62 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 241920 31360 ) FS ;
    - TAP_TAPCELL_ROW_4_63 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 45920 39200 ) N ;
    - TAP_TAPCELL_ROW_4_64 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 124320 39200 ) N ;
    - TAP_TAPCELL_ROW_4_65 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 202720 39200 ) N ;
    - TAP_TAPCELL_ROW_4_66 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 281120 39200 ) N ;
    - TAP_TAPCELL_ROW_5_67 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 85120 47040 ) FS ;
    - TAP_TAPCELL_ROW_5_68 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 163520 47040 ) FS ;
    - TAP_TAPCELL_ROW_5_69 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 241920 47040 ) FS ;
    - TAP_TAPCELL_ROW_6_70 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 45920 54880 ) N ;
    - TAP_TAPCELL_ROW_6_71 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 124320 54880 ) N ;
    - TAP_TAPCELL_ROW_6_72 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 202720 54880 ) N ;
    - TAP_TAPCELL_ROW_6_73 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 281120 54880 ) N ;
    - TAP_TAPCELL_ROW_7_74 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 85120 62720 ) FS ;
    - TAP_TAPCELL_ROW_7_75 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 163520 62720 ) FS ;
    - TAP_TAPCELL_ROW_7_76 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 241920 62720 ) FS ;
    - TAP_TAPCELL_ROW_8_77 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 45920 70560 ) N ;
    - TAP_TAPCELL_ROW_8_78 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 124320 70560 ) N ;
    - TAP_TAPCELL_ROW_8_79 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 202720 70560 ) N ;
    - TAP_TAPCELL_ROW_8_80 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 281120 70560 ) N ;
    - TAP_TAPCELL_ROW_9_81 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 85120 78400 ) FS ;
    - TAP_TAPCELL_ROW_9_82 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 163520 78400 ) FS ;
    - TAP_TAPCELL_ROW_9_83 gf180mcu_fd_sc_mcu7t5v0__filltie + SOURCE DIST + FIXED ( 241920 78400 ) FS ;
    - _00_ gf180mcu_fd_sc_mcu7t5v0__tieh ;
    - _01_ gf180mcu_fd_sc_mcu7t5v0__tieh ;
    - _02_ gf180mcu_fd_sc_mcu7t5v0__tieh ;
    - _03_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _04_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _05_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _06_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _07_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _08_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _09_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _10_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _11_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _12_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _13_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _14_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _15_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _16_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _17_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _18_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _19_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _20_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _21_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _22_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
    - _23_ gf180mcu_fd_sc_mcu7t5v0__tiel ;
END COMPONENTS
PINS 43 ;
    - clk + NET clk + DIRECTION INPUT + USE SIGNAL ;
    - ena + NET ena + DIRECTION INPUT + USE SIGNAL ;
    - rst_n + NET rst_n + DIRECTION INPUT + USE SIGNAL ;
    - ui_in[0] + NET ui_in[0] + DIRECTION INPUT + USE SIGNAL ;
    - ui_in[1] + NET ui_in[1] + DIRECTION INPUT + USE SIGNAL ;
    - ui_in[2] + NET ui_in[2] + DIRECTION INPUT + USE SIGNAL ;
    - ui_in[3] + NET ui_in[3] + DIRECTION INPUT + USE SIGNAL ;
    - ui_in[4] + NET ui_in[4] + DIRECTION INPUT + USE SIGNAL ;
    - ui_in[5] + NET ui_in[5] + DIRECTION INPUT + USE SIGNAL ;
    - ui_in[6] + NET ui_in[6] + DIRECTION INPUT + USE SIGNAL ;
    - ui_in[7] + NET ui_in[7] + DIRECTION INPUT + USE SIGNAL ;
    - uio_in[0] + NET uio_in[0] + DIRECTION INPUT + USE SIGNAL ;
    - uio_in[1] + NET uio_in[1] + DIRECTION INPUT + USE SIGNAL ;
    - uio_in[2] + NET uio_in[2] + DIRECTION INPUT + USE SIGNAL ;
    - uio_in[3] + NET uio_in[3] + DIRECTION INPUT + USE SIGNAL ;
    - uio_in[4] + NET uio_in[4] + DIRECTION INPUT + USE SIGNAL ;
    - uio_in[5] + NET uio_in[5] + DIRECTION INPUT + USE SIGNAL ;
    - uio_in[6] + NET uio_in[6] + DIRECTION INPUT + USE SIGNAL ;
    - uio_in[7] + NET uio_in[7] + DIRECTION INPUT + USE SIGNAL ;
    - uio_oe[0] + NET uio_oe[0] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_oe[1] + NET uio_oe[1] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_oe[2] + NET uio_oe[2] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_oe[3] + NET uio_oe[3] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_oe[4] + NET uio_oe[4] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_oe[5] + NET uio_oe[5] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_oe[6] + NET uio_oe[6] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_oe[7] + NET uio_oe[7] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_out[0] + NET uio_out[0] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_out[1] + NET uio_out[1] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_out[2] + NET uio_out[2] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_out[3] + NET uio_out[3] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_out[4] + NET uio_out[4] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_out[5] + NET uio_out[5] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_out[6] + NET uio_out[6] + DIRECTION OUTPUT + USE SIGNAL ;
    - uio_out[7] + NET uio_out[7] + DIRECTION OUTPUT + USE SIGNAL ;
    - uo_out[0] + NET uo_out[0] + DIRECTION OUTPUT + USE SIGNAL ;
    - uo_out[1] + NET uo_out[1] + DIRECTION OUTPUT + USE SIGNAL ;
    - uo_out[2] + NET uo_out[2] + DIRECTION OUTPUT + USE SIGNAL ;
    - uo_out[3] + NET uo_out[3] + DIRECTION OUTPUT + USE SIGNAL ;
    - uo_out[4] + NET uo_out[4] + DIRECTION OUTPUT + USE SIGNAL ;
    - uo_out[5] + NET uo_out[5] + DIRECTION OUTPUT + USE SIGNAL ;
    - uo_out[6] + NET uo_out[6] + DIRECTION OUTPUT + USE SIGNAL ;
    - uo_out[7] + NET uo_out[7] + DIRECTION OUTPUT + USE SIGNAL ;
END PINS
SPECIALNETS 2 ;
    - VDD ( TAP_TAPCELL_ROW_22_132 VDD ) ( TAP_TAPCELL_ROW_22_131 VDD ) ( TAP_TAPCELL_ROW_22_130 VDD ) ( TAP_TAPCELL_ROW_22_129 VDD ) ( TAP_TAPCELL_ROW_22_128 VDD ) ( TAP_TAPCELL_ROW_22_127 VDD ) ( TAP_TAPCELL_ROW_22_126 VDD )
      ( TAP_TAPCELL_ROW_21_125 VDD ) ( TAP_TAPCELL_ROW_21_124 VDD ) ( TAP_TAPCELL_ROW_21_123 VDD ) ( TAP_TAPCELL_ROW_20_122 VDD ) ( TAP_TAPCELL_ROW_20_121 VDD ) ( TAP_TAPCELL_ROW_20_120 VDD ) ( TAP_TAPCELL_ROW_20_119 VDD ) ( TAP_TAPCELL_ROW_19_118 VDD )
      ( TAP_TAPCELL_ROW_19_117 VDD ) ( TAP_TAPCELL_ROW_19_116 VDD ) ( TAP_TAPCELL_ROW_18_115 VDD ) ( TAP_TAPCELL_ROW_18_114 VDD ) ( TAP_TAPCELL_ROW_18_113 VDD ) ( TAP_TAPCELL_ROW_18_112 VDD ) ( TAP_TAPCELL_ROW_17_111 VDD ) ( TAP_TAPCELL_ROW_17_110 VDD )
      ( TAP_TAPCELL_ROW_17_109 VDD ) ( TAP_TAPCELL_ROW_16_108 VDD ) ( TAP_TAPCELL_ROW_16_107 VDD ) ( TAP_TAPCELL_ROW_16_106 VDD ) ( TAP_TAPCELL_ROW_16_105 VDD ) ( TAP_TAPCELL_ROW_15_104 VDD ) ( TAP_TAPCELL_ROW_15_103 VDD ) ( TAP_TAPCELL_ROW_15_102 VDD )
      ( TAP_TAPCELL_ROW_14_101 VDD ) ( TAP_TAPCELL_ROW_14_100 VDD ) ( TAP_TAPCELL_ROW_14_99 VDD ) ( TAP_TAPCELL_ROW_14_98 VDD ) ( TAP_TAPCELL_ROW_13_97 VDD ) ( TAP_TAPCELL_ROW_13_96 VDD ) ( TAP_TAPCELL_ROW_13_95 VDD ) ( TAP_TAPCELL_ROW_12_94 VDD )
      ( TAP_TAPCELL_ROW_12_93 VDD ) ( TAP_TAPCELL_ROW_12_92 VDD ) ( TAP_TAPCELL_ROW_12_91 VDD ) ( TAP_TAPCELL_ROW_11_90 VDD ) ( TAP_TAPCELL_ROW_11_89 VDD ) ( TAP_TAPCELL_ROW_11_88 VDD ) ( TAP_TAPCELL_ROW_10_87 VDD ) ( TAP_TAPCELL_ROW_10_86 VDD )
      ( TAP_TAPCELL_ROW_10_85 VDD ) ( TAP_TAPCELL_ROW_10_84 VDD ) ( TAP_TAPCELL_ROW_9_83 VDD ) ( TAP_TAPCELL_ROW_9_82 VDD ) ( TAP_TAPCELL_ROW_9_81 VDD ) ( TAP_TAPCELL_ROW_8_80 VDD ) ( TAP_TAPCELL_ROW_8_79 VDD ) ( TAP_TAPCELL_ROW_8_78 VDD )
      ( TAP_TAPCELL_ROW_8_77 VDD ) ( TAP_TAPCELL_ROW_7_76 VDD ) ( TAP_TAPCELL_ROW_7_75 VDD ) ( TAP_TAPCELL_ROW_7_74 VDD ) ( TAP_TAPCELL_ROW_6_73 VDD ) ( TAP_TAPCELL_ROW_6_72 VDD ) ( TAP_TAPCELL_ROW_6_71 VDD ) ( TAP_TAPCELL_ROW_6_70 VDD )
      ( TAP_TAPCELL_ROW_5_69 VDD ) ( TAP_TAPCELL_ROW_5_68 VDD ) ( TAP_TAPCELL_ROW_5_67 VDD ) ( TAP_TAPCELL_ROW_4_66 VDD ) ( TAP_TAPCELL_ROW_4_65 VDD ) ( TAP_TAPCELL_ROW_4_64 VDD ) ( TAP_TAPCELL_ROW_4_63 VDD ) ( TAP_TAPCELL_ROW_3_62 VDD )
      ( TAP_TAPCELL_ROW_3_61 VDD ) ( TAP_TAPCELL_ROW_3_60 VDD ) ( TAP_TAPCELL_ROW_2_59 VDD ) ( TAP_TAPCELL_ROW_2_58 VDD ) ( TAP_TAPCELL_ROW_2_57 VDD ) ( TAP_TAPCELL_ROW_2_56 VDD ) ( TAP_TAPCELL_ROW_1_55 VDD ) ( TAP_TAPCELL_ROW_1_54 VDD )
      ( TAP_TAPCELL_ROW_1_53 VDD ) ( TAP_TAPCELL_ROW_0_52 VDD ) ( TAP_TAPCELL_ROW_0_51 VDD ) ( TAP_TAPCELL_ROW_0_50 VDD ) ( TAP_TAPCELL_ROW_0_49 VDD ) ( TAP_TAPCELL_ROW_0_48 VDD ) ( TAP_TAPCELL_ROW_0_47 VDD ) ( TAP_TAPCELL_ROW_0_46 VDD )
      ( PHY_EDGE_ROW_22_Left_45 VDD ) ( PHY_EDGE_ROW_21_Left_44 VDD ) ( PHY_EDGE_ROW_20_Left_43 VDD ) ( PHY_EDGE_ROW_19_Left_42 VDD ) ( PHY_EDGE_ROW_18_Left_41 VDD ) ( PHY_EDGE_ROW_17_Left_40 VDD ) ( PHY_EDGE_ROW_16_Left_39 VDD ) ( PHY_EDGE_ROW_15_Left_38 VDD )
      ( PHY_EDGE_ROW_14_Left_37 VDD ) ( PHY_EDGE_ROW_13_Left_36 VDD ) ( PHY_EDGE_ROW_12_Left_35 VDD ) ( PHY_EDGE_ROW_11_Left_34 VDD ) ( PHY_EDGE_ROW_10_Left_33 VDD ) ( PHY_EDGE_ROW_9_Left_32 VDD ) ( PHY_EDGE_ROW_8_Left_31 VDD ) ( PHY_EDGE_ROW_7_Left_30 VDD )
      ( PHY_EDGE_ROW_6_Left_29 VDD ) ( PHY_EDGE_ROW_5_Left_28 VDD ) ( PHY_EDGE_ROW_4_Left_27 VDD ) ( PHY_EDGE_ROW_3_Left_26 VDD ) ( PHY_EDGE_ROW_2_Left_25 VDD ) ( PHY_EDGE_ROW_1_Left_24 VDD ) ( PHY_EDGE_ROW_0_Left_23 VDD ) ( PHY_EDGE_ROW_22_Right_22 VDD )
      ( PHY_EDGE_ROW_21_Right_21 VDD ) ( PHY_EDGE_ROW_20_Right_20 VDD ) ( PHY_EDGE_ROW_19_Right_19 VDD ) ( PHY_EDGE_ROW_18_Right_18 VDD ) ( PHY_EDGE_ROW_17_Right_17 VDD ) ( PHY_EDGE_ROW_16_Right_16 VDD ) ( PHY_EDGE_ROW_15_Right_15 VDD ) ( PHY_EDGE_ROW_14_Right_14 VDD )
      ( PHY_EDGE_ROW_13_Right_13 VDD ) ( PHY_EDGE_ROW_12_Right_12 VDD ) ( PHY_EDGE_ROW_11_Right_11 VDD ) ( PHY_EDGE_ROW_10_Right_10 VDD ) ( PHY_EDGE_ROW_9_Right_9 VDD ) ( PHY_EDGE_ROW_8_Right_8 VDD ) ( PHY_EDGE_ROW_7_Right_7 VDD ) ( PHY_EDGE_ROW_6_Right_6 VDD )
      ( PHY_EDGE_ROW_5_Right_5 VDD ) ( PHY_EDGE_ROW_4_Right_4 VDD ) ( PHY_EDGE_ROW_3_Right_3 VDD ) ( PHY_EDGE_ROW_2_Right_2 VDD ) ( PHY_EDGE_ROW_1_Right_1 VDD ) ( PHY_EDGE_ROW_0_Right_0 VDD ) ( _23_ VNW ) ( _22_ VNW )
      ( _21_ VNW ) ( _20_ VNW ) ( _19_ VNW ) ( _18_ VNW ) ( _17_ VNW ) ( _16_ VNW ) ( _15_ VNW ) ( _14_ VNW )
      ( _13_ VNW ) ( _12_ VNW ) ( _11_ VNW ) ( _10_ VNW ) ( _09_ VNW ) ( _08_ VNW ) ( _07_ VNW ) ( _06_ VNW )
      ( _05_ VNW ) ( _04_ VNW ) ( _03_ VNW ) ( _02_ VNW ) ( _01_ VNW ) ( _00_ VNW ) ( _23_ VDD ) ( _22_ VDD )
      ( _21_ VDD ) ( _20_ VDD ) ( _19_ VDD ) ( _18_ VDD ) ( _17_ VDD ) ( _16_ VDD ) ( _15_ VDD ) ( _14_ VDD )
      ( _13_ VDD ) ( _12_ VDD ) ( _11_ VDD ) ( _10_ VDD ) ( _09_ VDD ) ( _08_ VDD ) ( _07_ VDD ) ( _06_ VDD )
      ( _05_ VDD ) ( _04_ VDD ) ( _03_ VDD ) ( _02_ VDD ) ( _01_ VDD ) ( _00_ VDD ) + USE POWER ;
    - VSS ( TAP_TAPCELL_ROW_22_132 VSS ) ( TAP_TAPCELL_ROW_22_131 VSS ) ( TAP_TAPCELL_ROW_22_130 VSS ) ( TAP_TAPCELL_ROW_22_129 VSS ) ( TAP_TAPCELL_ROW_22_128 VSS ) ( TAP_TAPCELL_ROW_22_127 VSS ) ( TAP_TAPCELL_ROW_22_126 VSS )
      ( TAP_TAPCELL_ROW_21_125 VSS ) ( TAP_TAPCELL_ROW_21_124 VSS ) ( TAP_TAPCELL_ROW_21_123 VSS ) ( TAP_TAPCELL_ROW_20_122 VSS ) ( TAP_TAPCELL_ROW_20_121 VSS ) ( TAP_TAPCELL_ROW_20_120 VSS ) ( TAP_TAPCELL_ROW_20_119 VSS ) ( TAP_TAPCELL_ROW_19_118 VSS )
      ( TAP_TAPCELL_ROW_19_117 VSS ) ( TAP_TAPCELL_ROW_19_116 VSS ) ( TAP_TAPCELL_ROW_18_115 VSS ) ( TAP_TAPCELL_ROW_18_114 VSS ) ( TAP_TAPCELL_ROW_18_113 VSS ) ( TAP_TAPCELL_ROW_18_112 VSS ) ( TAP_TAPCELL_ROW_17_111 VSS ) ( TAP_TAPCELL_ROW_17_110 VSS )
      ( TAP_TAPCELL_ROW_17_109 VSS ) ( TAP_TAPCELL_ROW_16_108 VSS ) ( TAP_TAPCELL_ROW_16_107 VSS ) ( TAP_TAPCELL_ROW_16_106 VSS ) ( TAP_TAPCELL_ROW_16_105 VSS ) ( TAP_TAPCELL_ROW_15_104 VSS ) ( TAP_TAPCELL_ROW_15_103 VSS ) ( TAP_TAPCELL_ROW_15_102 VSS )
      ( TAP_TAPCELL_ROW_14_101 VSS ) ( TAP_TAPCELL_ROW_14_100 VSS ) ( TAP_TAPCELL_ROW_14_99 VSS ) ( TAP_TAPCELL_ROW_14_98 VSS ) ( TAP_TAPCELL_ROW_13_97 VSS ) ( TAP_TAPCELL_ROW_13_96 VSS ) ( TAP_TAPCELL_ROW_13_95 VSS ) ( TAP_TAPCELL_ROW_12_94 VSS )
      ( TAP_TAPCELL_ROW_12_93 VSS ) ( TAP_TAPCELL_ROW_12_92 VSS ) ( TAP_TAPCELL_ROW_12_91 VSS ) ( TAP_TAPCELL_ROW_11_90 VSS ) ( TAP_TAPCELL_ROW_11_89 VSS ) ( TAP_TAPCELL_ROW_11_88 VSS ) ( TAP_TAPCELL_ROW_10_87 VSS ) ( TAP_TAPCELL_ROW_10_86 VSS )
      ( TAP_TAPCELL_ROW_10_85 VSS ) ( TAP_TAPCELL_ROW_10_84 VSS ) ( TAP_TAPCELL_ROW_9_83 VSS ) ( TAP_TAPCELL_ROW_9_82 VSS ) ( TAP_TAPCELL_ROW_9_81 VSS ) ( TAP_TAPCELL_ROW_8_80 VSS ) ( TAP_TAPCELL_ROW_8_79 VSS ) ( TAP_TAPCELL_ROW_8_78 VSS )
      ( TAP_TAPCELL_ROW_8_77 VSS ) ( TAP_TAPCELL_ROW_7_76 VSS ) ( TAP_TAPCELL_ROW_7_75 VSS ) ( TAP_TAPCELL_ROW_7_74 VSS ) ( TAP_TAPCELL_ROW_6_73 VSS ) ( TAP_TAPCELL_ROW_6_72 VSS ) ( TAP_TAPCELL_ROW_6_71 VSS ) ( TAP_TAPCELL_ROW_6_70 VSS )
      ( TAP_TAPCELL_ROW_5_69 VSS ) ( TAP_TAPCELL_ROW_5_68 VSS ) ( TAP_TAPCELL_ROW_5_67 VSS ) ( TAP_TAPCELL_ROW_4_66 VSS ) ( TAP_TAPCELL_ROW_4_65 VSS ) ( TAP_TAPCELL_ROW_4_64 VSS ) ( TAP_TAPCELL_ROW_4_63 VSS ) ( TAP_TAPCELL_ROW_3_62 VSS )
      ( TAP_TAPCELL_ROW_3_61 VSS ) ( TAP_TAPCELL_ROW_3_60 VSS ) ( TAP_TAPCELL_ROW_2_59 VSS ) ( TAP_TAPCELL_ROW_2_58 VSS ) ( TAP_TAPCELL_ROW_2_57 VSS ) ( TAP_TAPCELL_ROW_2_56 VSS ) ( TAP_TAPCELL_ROW_1_55 VSS ) ( TAP_TAPCELL_ROW_1_54 VSS )
      ( TAP_TAPCELL_ROW_1_53 VSS ) ( TAP_TAPCELL_ROW_0_52 VSS ) ( TAP_TAPCELL_ROW_0_51 VSS ) ( TAP_TAPCELL_ROW_0_50 VSS ) ( TAP_TAPCELL_ROW_0_49 VSS ) ( TAP_TAPCELL_ROW_0_48 VSS ) ( TAP_TAPCELL_ROW_0_47 VSS ) ( TAP_TAPCELL_ROW_0_46 VSS )
      ( PHY_EDGE_ROW_22_Left_45 VSS ) ( PHY_EDGE_ROW_21_Left_44 VSS ) ( PHY_EDGE_ROW_20_Left_43 VSS ) ( PHY_EDGE_ROW_19_Left_42 VSS ) ( PHY_EDGE_ROW_18_Left_41 VSS ) ( PHY_EDGE_ROW_17_Left_40 VSS ) ( PHY_EDGE_ROW_16_Left_39 VSS ) ( PHY_EDGE_ROW_15_Left_38 VSS )
      ( PHY_EDGE_ROW_14_Left_37 VSS ) ( PHY_EDGE_ROW_13_Left_36 VSS ) ( PHY_EDGE_ROW_12_Left_35 VSS ) ( PHY_EDGE_ROW_11_Left_34 VSS ) ( PHY_EDGE_ROW_10_Left_33 VSS ) ( PHY_EDGE_ROW_9_Left_32 VSS ) ( PHY_EDGE_ROW_8_Left_31 VSS ) ( PHY_EDGE_ROW_7_Left_30 VSS )
      ( PHY_EDGE_ROW_6_Left_29 VSS ) ( PHY_EDGE_ROW_5_Left_28 VSS ) ( PHY_EDGE_ROW_4_Left_27 VSS ) ( PHY_EDGE_ROW_3_Left_26 VSS ) ( PHY_EDGE_ROW_2_Left_25 VSS ) ( PHY_EDGE_ROW_1_Left_24 VSS ) ( PHY_EDGE_ROW_0_Left_23 VSS ) ( PHY_EDGE_ROW_22_Right_22 VSS )
      ( PHY_EDGE_ROW_21_Right_21 VSS ) ( PHY_EDGE_ROW_20_Right_20 VSS ) ( PHY_EDGE_ROW_19_Right_19 VSS ) ( PHY_EDGE_ROW_18_Right_18 VSS ) ( PHY_EDGE_ROW_17_Right_17 VSS ) ( PHY_EDGE_ROW_16_Right_16 VSS ) ( PHY_EDGE_ROW_15_Right_15 VSS ) ( PHY_EDGE_ROW_14_Right_14 VSS )
      ( PHY_EDGE_ROW_13_Right_13 VSS ) ( PHY_EDGE_ROW_12_Right_12 VSS ) ( PHY_EDGE_ROW_11_Right_11 VSS ) ( PHY_EDGE_ROW_10_Right_10 VSS ) ( PHY_EDGE_ROW_9_Right_9 VSS ) ( PHY_EDGE_ROW_8_Right_8 VSS ) ( PHY_EDGE_ROW_7_Right_7 VSS ) ( PHY_EDGE_ROW_6_Right_6 VSS )
      ( PHY_EDGE_ROW_5_Right_5 VSS ) ( PHY_EDGE_ROW_4_Right_4 VSS ) ( PHY_EDGE_ROW_3_Right_3 VSS ) ( PHY_EDGE_ROW_2_Right_2 VSS ) ( PHY_EDGE_ROW_1_Right_1 VSS ) ( PHY_EDGE_ROW_0_Right_0 VSS ) ( _23_ VPW ) ( _22_ VPW )
      ( _21_ VPW ) ( _20_ VPW ) ( _19_ VPW ) ( _18_ VPW ) ( _17_ VPW ) ( _16_ VPW ) ( _15_ VPW ) ( _14_ VPW )
      ( _13_ VPW ) ( _12_ VPW ) ( _11_ VPW ) ( _10_ VPW ) ( _09_ VPW ) ( _08_ VPW ) ( _07_ VPW ) ( _06_ VPW )
      ( _05_ VPW ) ( _04_ VPW ) ( _03_ VPW ) ( _02_ VPW ) ( _01_ VPW ) ( _00_ VPW ) ( _23_ VSS ) ( _22_ VSS )
      ( _21_ VSS ) ( _20_ VSS ) ( _19_ VSS ) ( _18_ VSS ) ( _17_ VSS ) ( _16_ VSS ) ( _15_ VSS ) ( _14_ VSS )
      ( _13_ VSS ) ( _12_ VSS ) ( _11_ VSS ) ( _10_ VSS ) ( _09_ VSS ) ( _08_ VSS ) ( _07_ VSS ) ( _06_ VSS )
      ( _05_ VSS ) ( _04_ VSS ) ( _03_ VSS ) ( _02_ VSS ) ( _01_ VSS ) ( _00_ VSS ) + USE GROUND ;
END SPECIALNETS
NETS 43 ;
    - clk ( PIN clk ) + USE SIGNAL ;
    - ena ( PIN ena ) + USE SIGNAL ;
    - rst_n ( PIN rst_n ) + USE SIGNAL ;
    - ui_in[0] ( PIN ui_in[0] ) + USE SIGNAL ;
    - ui_in[1] ( PIN ui_in[1] ) + USE SIGNAL ;
    - ui_in[2] ( PIN ui_in[2] ) + USE SIGNAL ;
    - ui_in[3] ( PIN ui_in[3] ) + USE SIGNAL ;
    - ui_in[4] ( PIN ui_in[4] ) + USE SIGNAL ;
    - ui_in[5] ( PIN ui_in[5] ) + USE SIGNAL ;
    - ui_in[6] ( PIN ui_in[6] ) + USE SIGNAL ;
    - ui_in[7] ( PIN ui_in[7] ) + USE SIGNAL ;
    - uio_in[0] ( PIN uio_in[0] ) + USE SIGNAL ;
    - uio_in[1] ( PIN uio_in[1] ) + USE SIGNAL ;
    - uio_in[2] ( PIN uio_in[2] ) + USE SIGNAL ;
    - uio_in[3] ( PIN uio_in[3] ) + USE SIGNAL ;
    - uio_in[4] ( PIN uio_in[4] ) + USE SIGNAL ;
    - uio_in[5] ( PIN uio_in[5] ) + USE SIGNAL ;
    - uio_in[6] ( PIN uio_in[6] ) + USE SIGNAL ;
    - uio_in[7] ( PIN uio_in[7] ) + USE SIGNAL ;
    - uio_oe[0] ( PIN uio_oe[0] ) ( _00_ Z ) + USE SIGNAL ;
    - uio_oe[1] ( PIN uio_oe[1] ) ( _01_ Z ) + USE SIGNAL ;
    - uio_oe[2] ( PIN uio_oe[2] ) ( _02_ Z ) + USE SIGNAL ;
    - uio_oe[3] ( PIN uio_oe[3] ) ( _03_ ZN ) + USE SIGNAL ;
    - uio_oe[4] ( PIN uio_oe[4] ) ( _04_ ZN ) + USE SIGNAL ;
    - uio_oe[5] ( PIN uio_oe[5] ) ( _05_ ZN ) + USE SIGNAL ;
    - uio_oe[6] ( PIN uio_oe[6] ) ( _06_ ZN ) + USE SIGNAL ;
    - uio_oe[7] ( PIN uio_oe[7] ) ( _07_ ZN ) + USE SIGNAL ;
    - uio_out[0] ( PIN uio_out[0] ) ( _08_ ZN ) + USE SIGNAL ;
    - uio_out[1] ( PIN uio_out[1] ) ( _09_ ZN ) + USE SIGNAL ;
    - uio_out[2] ( PIN uio_out[2] ) ( _10_ ZN ) + USE SIGNAL ;
    - uio_out[3] ( PIN uio_out[3] ) ( _11_ ZN ) + USE SIGNAL ;
    - uio_out[4] ( PIN uio_out[4] ) ( _12_ ZN ) + USE SIGNAL ;
    - uio_out[5] ( PIN uio_out[5] ) ( _13_ ZN ) + USE SIGNAL ;
    - uio_out[6] ( PIN uio_out[6] ) ( _14_ ZN ) + USE SIGNAL ;
    - uio_out[7] ( PIN uio_out[7] ) ( _15_ ZN ) + USE SIGNAL ;
    - uo_out[0] ( PIN uo_out[0] ) ( _16_ ZN ) + USE SIGNAL ;
    - uo_out[1] ( PIN uo_out[1] ) ( _17_ ZN ) + USE SIGNAL ;
    - uo_out[2] ( PIN uo_out[2] ) ( _18_ ZN ) + USE SIGNAL ;
    - uo_out[3] ( PIN uo_out[3] ) ( _19_ ZN ) + USE SIGNAL ;
    - uo_out[4] ( PIN uo_out[4] ) ( _20_ ZN ) + USE SIGNAL ;
    - uo_out[5] ( PIN uo_out[5] ) ( _21_ ZN ) + USE SIGNAL ;
    - uo_out[6] ( PIN uo_out[6] ) ( _22_ ZN ) + USE SIGNAL ;
    - uo_out[7] ( PIN uo_out[7] ) ( _23_ ZN ) + USE SIGNAL ;
END NETS
END DESIGN
