module module_0 (
    output id_1,
    input [id_1 : id_1] id_2,
    input logic id_3,
    output logic [1 : id_3] id_4,
    output logic [id_1 : id_3] id_5,
    output logic id_6,
    input logic id_7,
    output logic id_8,
    input logic id_9,
    input id_10,
    output id_11,
    input id_12,
    input [id_5 : id_2] id_13,
    input id_14,
    output logic [id_12 : id_13] id_15,
    id_16,
    input logic id_17,
    output id_18,
    output id_19,
    input logic id_20,
    inout [~  id_19 : id_18] id_21,
    input id_22,
    input [id_15 : id_6] id_23,
    output logic [id_6 : id_14] id_24,
    input id_25,
    output [id_24 : id_10] id_26,
    id_27,
    output [id_27 : id_2] id_28,
    output id_29,
    output logic id_30,
    output id_31,
    input [id_24 : id_20] id_32,
    input [id_24 : 1] id_33,
    input id_34,
    output id_35,
    output logic id_36,
    id_37,
    input id_38
);
  id_39 id_40 (
      .id_36(id_36),
      .id_10(id_34),
      .id_37(id_23),
      .id_29(id_35)
  );
  assign id_4 = 1;
  id_41 id_42 (
      .id_38(1),
      .id_18(id_22)
  );
endmodule
