/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Jun 16 14:47:12 2016
 *                 Full Compile MD5 Checksum  098033a88f172abd8fa618ee2737bdb7
 *                     (minus title and desc)
 *                 MD5 Checksum               d174f8c92909befa902ff630df348d55
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1009
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_BVNF_INTR2_18_H__
#define BCHP_BVNF_INTR2_18_H__

/***************************************************************************
 *BVNF_INTR2_18 - BVN Front Interrupt Controller 18 (RDC Triggers _95_64_ to RAAGA) Registers
 ***************************************************************************/
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS         0x20607200 /* [RO] RAAGA0 interrupt Status Register */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET            0x20607204 /* [WO] RAAGA0 interrupt Set Register */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR          0x20607208 /* [WO] RAAGA0 interrupt Clear Register */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS    0x2060720c /* [RO] RAAGA0 interrupt Mask Status Register */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET       0x20607210 /* [WO] RAAGA0 interrupt Mask Set Register */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR     0x20607214 /* [WO] RAAGA0 interrupt Mask Clear Register */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS         0x20607218 /* [RO] RAAGA1 interrupt Status Register */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET            0x2060721c /* [WO] RAAGA1 interrupt Set Register */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR          0x20607220 /* [WO] RAAGA1 interrupt Clear Register */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS    0x20607224 /* [RO] RAAGA1 interrupt Mask Status Register */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET       0x20607228 /* [WO] RAAGA1 interrupt Mask Set Register */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR     0x2060722c /* [WO] RAAGA1 interrupt Mask Clear Register */

/***************************************************************************
 *RAAGA0_STATUS - RAAGA0 interrupt Status Register
 ***************************************************************************/
/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_95_INTR [31:31] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_95_INTR_MASK     0x80000000
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_95_INTR_SHIFT    31
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_95_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_94_INTR [30:30] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_94_INTR_MASK     0x40000000
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_94_INTR_SHIFT    30
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_94_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_93_INTR [29:29] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_93_INTR_MASK     0x20000000
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_93_INTR_SHIFT    29
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_93_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_92_INTR [28:28] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_92_INTR_MASK     0x10000000
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_92_INTR_SHIFT    28
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_92_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_91_INTR [27:27] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_91_INTR_MASK     0x08000000
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_91_INTR_SHIFT    27
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_91_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_90_INTR [26:26] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_90_INTR_MASK     0x04000000
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_90_INTR_SHIFT    26
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_90_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_89_INTR [25:25] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_89_INTR_MASK     0x02000000
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_89_INTR_SHIFT    25
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_89_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_88_INTR [24:24] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_88_INTR_MASK     0x01000000
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_88_INTR_SHIFT    24
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_88_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_87_INTR [23:23] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_87_INTR_MASK     0x00800000
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_87_INTR_SHIFT    23
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_87_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_86_INTR [22:22] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_86_INTR_MASK     0x00400000
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_86_INTR_SHIFT    22
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_86_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_85_INTR [21:21] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_85_INTR_MASK     0x00200000
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_85_INTR_SHIFT    21
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_85_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_84_INTR [20:20] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_84_INTR_MASK     0x00100000
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_84_INTR_SHIFT    20
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_84_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_83_INTR [19:19] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_83_INTR_MASK     0x00080000
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_83_INTR_SHIFT    19
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_83_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_82_INTR [18:18] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_82_INTR_MASK     0x00040000
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_82_INTR_SHIFT    18
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_82_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_81_INTR [17:17] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_81_INTR_MASK     0x00020000
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_81_INTR_SHIFT    17
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_81_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_80_INTR [16:16] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_80_INTR_MASK     0x00010000
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_80_INTR_SHIFT    16
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_80_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_79_INTR [15:15] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_79_INTR_MASK     0x00008000
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_79_INTR_SHIFT    15
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_79_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_78_INTR [14:14] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_78_INTR_MASK     0x00004000
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_78_INTR_SHIFT    14
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_78_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_77_INTR [13:13] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_77_INTR_MASK     0x00002000
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_77_INTR_SHIFT    13
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_77_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_76_INTR [12:12] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_76_INTR_MASK     0x00001000
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_76_INTR_SHIFT    12
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_76_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_75_INTR [11:11] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_75_INTR_MASK     0x00000800
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_75_INTR_SHIFT    11
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_75_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_74_INTR [10:10] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_74_INTR_MASK     0x00000400
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_74_INTR_SHIFT    10
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_74_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_73_INTR [09:09] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_73_INTR_MASK     0x00000200
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_73_INTR_SHIFT    9
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_73_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_72_INTR [08:08] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_72_INTR_MASK     0x00000100
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_72_INTR_SHIFT    8
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_72_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_71_INTR [07:07] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_71_INTR_MASK     0x00000080
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_71_INTR_SHIFT    7
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_71_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_70_INTR [06:06] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_70_INTR_MASK     0x00000040
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_70_INTR_SHIFT    6
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_70_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_69_INTR [05:05] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_69_INTR_MASK     0x00000020
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_69_INTR_SHIFT    5
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_69_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_68_INTR [04:04] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_68_INTR_MASK     0x00000010
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_68_INTR_SHIFT    4
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_68_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_67_INTR [03:03] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_67_INTR_MASK     0x00000008
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_67_INTR_SHIFT    3
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_67_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_66_INTR [02:02] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_66_INTR_MASK     0x00000004
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_66_INTR_SHIFT    2
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_66_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_65_INTR [01:01] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_65_INTR_MASK     0x00000002
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_65_INTR_SHIFT    1
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_65_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA0_STATUS :: RDC_TRIG_64_INTR [00:00] */
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_64_INTR_MASK     0x00000001
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_64_INTR_SHIFT    0
#define BCHP_BVNF_INTR2_18_RAAGA0_STATUS_RDC_TRIG_64_INTR_DEFAULT  0x00000000

/***************************************************************************
 *RAAGA0_SET - RAAGA0 interrupt Set Register
 ***************************************************************************/
/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_95_INTR [31:31] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_95_INTR_MASK        0x80000000
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_95_INTR_SHIFT       31
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_95_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_94_INTR [30:30] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_94_INTR_MASK        0x40000000
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_94_INTR_SHIFT       30
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_94_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_93_INTR [29:29] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_93_INTR_MASK        0x20000000
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_93_INTR_SHIFT       29
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_93_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_92_INTR [28:28] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_92_INTR_MASK        0x10000000
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_92_INTR_SHIFT       28
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_92_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_91_INTR [27:27] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_91_INTR_MASK        0x08000000
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_91_INTR_SHIFT       27
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_91_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_90_INTR [26:26] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_90_INTR_MASK        0x04000000
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_90_INTR_SHIFT       26
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_90_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_89_INTR [25:25] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_89_INTR_MASK        0x02000000
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_89_INTR_SHIFT       25
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_89_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_88_INTR [24:24] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_88_INTR_MASK        0x01000000
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_88_INTR_SHIFT       24
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_88_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_87_INTR [23:23] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_87_INTR_MASK        0x00800000
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_87_INTR_SHIFT       23
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_87_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_86_INTR [22:22] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_86_INTR_MASK        0x00400000
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_86_INTR_SHIFT       22
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_86_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_85_INTR [21:21] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_85_INTR_MASK        0x00200000
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_85_INTR_SHIFT       21
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_85_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_84_INTR [20:20] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_84_INTR_MASK        0x00100000
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_84_INTR_SHIFT       20
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_84_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_83_INTR [19:19] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_83_INTR_MASK        0x00080000
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_83_INTR_SHIFT       19
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_83_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_82_INTR [18:18] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_82_INTR_MASK        0x00040000
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_82_INTR_SHIFT       18
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_82_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_81_INTR [17:17] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_81_INTR_MASK        0x00020000
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_81_INTR_SHIFT       17
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_81_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_80_INTR [16:16] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_80_INTR_MASK        0x00010000
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_80_INTR_SHIFT       16
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_80_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_79_INTR [15:15] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_79_INTR_MASK        0x00008000
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_79_INTR_SHIFT       15
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_79_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_78_INTR [14:14] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_78_INTR_MASK        0x00004000
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_78_INTR_SHIFT       14
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_78_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_77_INTR [13:13] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_77_INTR_MASK        0x00002000
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_77_INTR_SHIFT       13
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_77_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_76_INTR [12:12] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_76_INTR_MASK        0x00001000
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_76_INTR_SHIFT       12
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_76_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_75_INTR [11:11] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_75_INTR_MASK        0x00000800
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_75_INTR_SHIFT       11
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_75_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_74_INTR [10:10] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_74_INTR_MASK        0x00000400
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_74_INTR_SHIFT       10
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_74_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_73_INTR [09:09] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_73_INTR_MASK        0x00000200
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_73_INTR_SHIFT       9
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_73_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_72_INTR [08:08] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_72_INTR_MASK        0x00000100
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_72_INTR_SHIFT       8
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_72_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_71_INTR [07:07] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_71_INTR_MASK        0x00000080
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_71_INTR_SHIFT       7
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_71_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_70_INTR [06:06] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_70_INTR_MASK        0x00000040
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_70_INTR_SHIFT       6
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_70_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_69_INTR [05:05] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_69_INTR_MASK        0x00000020
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_69_INTR_SHIFT       5
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_69_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_68_INTR [04:04] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_68_INTR_MASK        0x00000010
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_68_INTR_SHIFT       4
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_68_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_67_INTR [03:03] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_67_INTR_MASK        0x00000008
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_67_INTR_SHIFT       3
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_67_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_66_INTR [02:02] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_66_INTR_MASK        0x00000004
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_66_INTR_SHIFT       2
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_66_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_65_INTR [01:01] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_65_INTR_MASK        0x00000002
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_65_INTR_SHIFT       1
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_65_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA0_SET :: RDC_TRIG_64_INTR [00:00] */
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_64_INTR_MASK        0x00000001
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_64_INTR_SHIFT       0
#define BCHP_BVNF_INTR2_18_RAAGA0_SET_RDC_TRIG_64_INTR_DEFAULT     0x00000000

/***************************************************************************
 *RAAGA0_CLEAR - RAAGA0 interrupt Clear Register
 ***************************************************************************/
/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_95_INTR [31:31] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_95_INTR_MASK      0x80000000
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_95_INTR_SHIFT     31
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_95_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_94_INTR [30:30] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_94_INTR_MASK      0x40000000
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_94_INTR_SHIFT     30
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_94_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_93_INTR [29:29] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_93_INTR_MASK      0x20000000
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_93_INTR_SHIFT     29
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_93_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_92_INTR [28:28] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_92_INTR_MASK      0x10000000
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_92_INTR_SHIFT     28
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_92_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_91_INTR [27:27] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_91_INTR_MASK      0x08000000
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_91_INTR_SHIFT     27
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_91_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_90_INTR [26:26] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_90_INTR_MASK      0x04000000
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_90_INTR_SHIFT     26
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_90_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_89_INTR [25:25] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_89_INTR_MASK      0x02000000
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_89_INTR_SHIFT     25
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_89_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_88_INTR [24:24] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_88_INTR_MASK      0x01000000
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_88_INTR_SHIFT     24
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_88_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_87_INTR [23:23] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_87_INTR_MASK      0x00800000
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_87_INTR_SHIFT     23
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_87_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_86_INTR [22:22] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_86_INTR_MASK      0x00400000
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_86_INTR_SHIFT     22
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_86_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_85_INTR [21:21] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_85_INTR_MASK      0x00200000
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_85_INTR_SHIFT     21
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_85_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_84_INTR [20:20] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_84_INTR_MASK      0x00100000
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_84_INTR_SHIFT     20
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_84_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_83_INTR [19:19] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_83_INTR_MASK      0x00080000
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_83_INTR_SHIFT     19
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_83_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_82_INTR [18:18] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_82_INTR_MASK      0x00040000
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_82_INTR_SHIFT     18
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_82_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_81_INTR [17:17] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_81_INTR_MASK      0x00020000
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_81_INTR_SHIFT     17
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_81_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_80_INTR [16:16] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_80_INTR_MASK      0x00010000
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_80_INTR_SHIFT     16
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_80_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_79_INTR [15:15] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_79_INTR_MASK      0x00008000
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_79_INTR_SHIFT     15
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_79_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_78_INTR [14:14] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_78_INTR_MASK      0x00004000
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_78_INTR_SHIFT     14
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_78_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_77_INTR [13:13] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_77_INTR_MASK      0x00002000
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_77_INTR_SHIFT     13
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_77_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_76_INTR [12:12] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_76_INTR_MASK      0x00001000
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_76_INTR_SHIFT     12
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_76_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_75_INTR [11:11] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_75_INTR_MASK      0x00000800
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_75_INTR_SHIFT     11
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_75_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_74_INTR [10:10] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_74_INTR_MASK      0x00000400
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_74_INTR_SHIFT     10
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_74_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_73_INTR [09:09] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_73_INTR_MASK      0x00000200
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_73_INTR_SHIFT     9
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_73_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_72_INTR [08:08] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_72_INTR_MASK      0x00000100
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_72_INTR_SHIFT     8
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_72_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_71_INTR [07:07] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_71_INTR_MASK      0x00000080
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_71_INTR_SHIFT     7
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_71_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_70_INTR [06:06] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_70_INTR_MASK      0x00000040
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_70_INTR_SHIFT     6
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_70_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_69_INTR [05:05] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_69_INTR_MASK      0x00000020
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_69_INTR_SHIFT     5
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_69_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_68_INTR [04:04] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_68_INTR_MASK      0x00000010
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_68_INTR_SHIFT     4
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_68_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_67_INTR [03:03] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_67_INTR_MASK      0x00000008
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_67_INTR_SHIFT     3
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_67_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_66_INTR [02:02] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_66_INTR_MASK      0x00000004
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_66_INTR_SHIFT     2
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_66_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_65_INTR [01:01] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_65_INTR_MASK      0x00000002
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_65_INTR_SHIFT     1
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_65_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA0_CLEAR :: RDC_TRIG_64_INTR [00:00] */
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_64_INTR_MASK      0x00000001
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_64_INTR_SHIFT     0
#define BCHP_BVNF_INTR2_18_RAAGA0_CLEAR_RDC_TRIG_64_INTR_DEFAULT   0x00000000

/***************************************************************************
 *RAAGA0_MASK_STATUS - RAAGA0 interrupt Mask Status Register
 ***************************************************************************/
/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_95_INTR [31:31] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_95_INTR_MASK 0x80000000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_95_INTR_SHIFT 31
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_95_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_94_INTR [30:30] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_94_INTR_MASK 0x40000000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_94_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_94_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_93_INTR [29:29] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_93_INTR_MASK 0x20000000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_93_INTR_SHIFT 29
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_93_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_92_INTR [28:28] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_92_INTR_MASK 0x10000000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_92_INTR_SHIFT 28
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_92_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_91_INTR [27:27] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_91_INTR_MASK 0x08000000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_91_INTR_SHIFT 27
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_91_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_90_INTR [26:26] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_90_INTR_MASK 0x04000000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_90_INTR_SHIFT 26
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_90_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_89_INTR [25:25] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_89_INTR_MASK 0x02000000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_89_INTR_SHIFT 25
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_89_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_88_INTR [24:24] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_88_INTR_MASK 0x01000000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_88_INTR_SHIFT 24
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_88_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_87_INTR [23:23] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_87_INTR_MASK 0x00800000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_87_INTR_SHIFT 23
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_87_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_86_INTR [22:22] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_86_INTR_MASK 0x00400000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_86_INTR_SHIFT 22
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_86_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_85_INTR [21:21] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_85_INTR_MASK 0x00200000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_85_INTR_SHIFT 21
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_85_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_84_INTR [20:20] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_84_INTR_MASK 0x00100000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_84_INTR_SHIFT 20
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_84_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_83_INTR [19:19] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_83_INTR_MASK 0x00080000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_83_INTR_SHIFT 19
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_83_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_82_INTR [18:18] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_82_INTR_MASK 0x00040000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_82_INTR_SHIFT 18
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_82_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_81_INTR [17:17] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_81_INTR_MASK 0x00020000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_81_INTR_SHIFT 17
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_81_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_80_INTR [16:16] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_80_INTR_MASK 0x00010000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_80_INTR_SHIFT 16
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_80_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_79_INTR [15:15] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_79_INTR_MASK 0x00008000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_79_INTR_SHIFT 15
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_79_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_78_INTR [14:14] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_78_INTR_MASK 0x00004000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_78_INTR_SHIFT 14
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_78_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_77_INTR [13:13] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_77_INTR_MASK 0x00002000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_77_INTR_SHIFT 13
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_77_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_76_INTR [12:12] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_76_INTR_MASK 0x00001000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_76_INTR_SHIFT 12
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_76_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_75_INTR [11:11] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_75_INTR_MASK 0x00000800
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_75_INTR_SHIFT 11
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_75_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_74_INTR [10:10] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_74_INTR_MASK 0x00000400
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_74_INTR_SHIFT 10
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_74_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_73_INTR [09:09] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_73_INTR_MASK 0x00000200
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_73_INTR_SHIFT 9
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_73_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_72_INTR [08:08] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_72_INTR_MASK 0x00000100
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_72_INTR_SHIFT 8
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_72_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_71_INTR [07:07] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_71_INTR_MASK 0x00000080
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_71_INTR_SHIFT 7
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_71_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_70_INTR [06:06] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_70_INTR_MASK 0x00000040
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_70_INTR_SHIFT 6
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_70_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_69_INTR [05:05] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_69_INTR_MASK 0x00000020
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_69_INTR_SHIFT 5
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_69_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_68_INTR [04:04] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_68_INTR_MASK 0x00000010
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_68_INTR_SHIFT 4
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_68_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_67_INTR [03:03] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_67_INTR_MASK 0x00000008
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_67_INTR_SHIFT 3
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_67_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_66_INTR [02:02] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_66_INTR_MASK 0x00000004
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_66_INTR_SHIFT 2
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_66_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_65_INTR [01:01] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_65_INTR_MASK 0x00000002
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_65_INTR_SHIFT 1
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_65_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_STATUS :: RDC_TRIG_64_INTR [00:00] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_64_INTR_MASK 0x00000001
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_64_INTR_SHIFT 0
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_STATUS_RDC_TRIG_64_INTR_DEFAULT 0x00000001

/***************************************************************************
 *RAAGA0_MASK_SET - RAAGA0 interrupt Mask Set Register
 ***************************************************************************/
/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_95_INTR [31:31] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_95_INTR_MASK   0x80000000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_95_INTR_SHIFT  31
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_95_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_94_INTR [30:30] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_94_INTR_MASK   0x40000000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_94_INTR_SHIFT  30
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_94_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_93_INTR [29:29] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_93_INTR_MASK   0x20000000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_93_INTR_SHIFT  29
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_93_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_92_INTR [28:28] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_92_INTR_MASK   0x10000000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_92_INTR_SHIFT  28
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_92_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_91_INTR [27:27] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_91_INTR_MASK   0x08000000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_91_INTR_SHIFT  27
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_91_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_90_INTR [26:26] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_90_INTR_MASK   0x04000000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_90_INTR_SHIFT  26
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_90_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_89_INTR [25:25] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_89_INTR_MASK   0x02000000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_89_INTR_SHIFT  25
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_89_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_88_INTR [24:24] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_88_INTR_MASK   0x01000000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_88_INTR_SHIFT  24
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_88_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_87_INTR [23:23] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_87_INTR_MASK   0x00800000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_87_INTR_SHIFT  23
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_87_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_86_INTR [22:22] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_86_INTR_MASK   0x00400000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_86_INTR_SHIFT  22
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_86_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_85_INTR [21:21] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_85_INTR_MASK   0x00200000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_85_INTR_SHIFT  21
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_85_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_84_INTR [20:20] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_84_INTR_MASK   0x00100000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_84_INTR_SHIFT  20
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_84_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_83_INTR [19:19] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_83_INTR_MASK   0x00080000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_83_INTR_SHIFT  19
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_83_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_82_INTR [18:18] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_82_INTR_MASK   0x00040000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_82_INTR_SHIFT  18
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_82_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_81_INTR [17:17] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_81_INTR_MASK   0x00020000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_81_INTR_SHIFT  17
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_81_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_80_INTR [16:16] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_80_INTR_MASK   0x00010000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_80_INTR_SHIFT  16
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_80_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_79_INTR [15:15] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_79_INTR_MASK   0x00008000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_79_INTR_SHIFT  15
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_79_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_78_INTR [14:14] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_78_INTR_MASK   0x00004000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_78_INTR_SHIFT  14
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_78_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_77_INTR [13:13] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_77_INTR_MASK   0x00002000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_77_INTR_SHIFT  13
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_77_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_76_INTR [12:12] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_76_INTR_MASK   0x00001000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_76_INTR_SHIFT  12
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_76_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_75_INTR [11:11] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_75_INTR_MASK   0x00000800
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_75_INTR_SHIFT  11
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_75_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_74_INTR [10:10] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_74_INTR_MASK   0x00000400
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_74_INTR_SHIFT  10
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_74_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_73_INTR [09:09] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_73_INTR_MASK   0x00000200
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_73_INTR_SHIFT  9
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_73_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_72_INTR [08:08] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_72_INTR_MASK   0x00000100
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_72_INTR_SHIFT  8
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_72_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_71_INTR [07:07] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_71_INTR_MASK   0x00000080
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_71_INTR_SHIFT  7
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_71_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_70_INTR [06:06] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_70_INTR_MASK   0x00000040
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_70_INTR_SHIFT  6
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_70_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_69_INTR [05:05] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_69_INTR_MASK   0x00000020
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_69_INTR_SHIFT  5
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_69_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_68_INTR [04:04] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_68_INTR_MASK   0x00000010
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_68_INTR_SHIFT  4
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_68_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_67_INTR [03:03] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_67_INTR_MASK   0x00000008
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_67_INTR_SHIFT  3
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_67_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_66_INTR [02:02] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_66_INTR_MASK   0x00000004
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_66_INTR_SHIFT  2
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_66_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_65_INTR [01:01] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_65_INTR_MASK   0x00000002
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_65_INTR_SHIFT  1
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_65_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_SET :: RDC_TRIG_64_INTR [00:00] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_64_INTR_MASK   0x00000001
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_64_INTR_SHIFT  0
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_SET_RDC_TRIG_64_INTR_DEFAULT 0x00000001

/***************************************************************************
 *RAAGA0_MASK_CLEAR - RAAGA0 interrupt Mask Clear Register
 ***************************************************************************/
/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_95_INTR [31:31] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_95_INTR_MASK 0x80000000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_95_INTR_SHIFT 31
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_95_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_94_INTR [30:30] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_94_INTR_MASK 0x40000000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_94_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_94_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_93_INTR [29:29] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_93_INTR_MASK 0x20000000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_93_INTR_SHIFT 29
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_93_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_92_INTR [28:28] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_92_INTR_MASK 0x10000000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_92_INTR_SHIFT 28
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_92_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_91_INTR [27:27] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_91_INTR_MASK 0x08000000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_91_INTR_SHIFT 27
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_91_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_90_INTR [26:26] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_90_INTR_MASK 0x04000000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_90_INTR_SHIFT 26
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_90_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_89_INTR [25:25] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_89_INTR_MASK 0x02000000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_89_INTR_SHIFT 25
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_89_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_88_INTR [24:24] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_88_INTR_MASK 0x01000000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_88_INTR_SHIFT 24
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_88_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_87_INTR [23:23] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_87_INTR_MASK 0x00800000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_87_INTR_SHIFT 23
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_87_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_86_INTR [22:22] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_86_INTR_MASK 0x00400000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_86_INTR_SHIFT 22
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_86_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_85_INTR [21:21] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_85_INTR_MASK 0x00200000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_85_INTR_SHIFT 21
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_85_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_84_INTR [20:20] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_84_INTR_MASK 0x00100000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_84_INTR_SHIFT 20
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_84_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_83_INTR [19:19] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_83_INTR_MASK 0x00080000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_83_INTR_SHIFT 19
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_83_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_82_INTR [18:18] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_82_INTR_MASK 0x00040000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_82_INTR_SHIFT 18
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_82_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_81_INTR [17:17] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_81_INTR_MASK 0x00020000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_81_INTR_SHIFT 17
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_81_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_80_INTR [16:16] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_80_INTR_MASK 0x00010000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_80_INTR_SHIFT 16
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_80_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_79_INTR [15:15] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_79_INTR_MASK 0x00008000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_79_INTR_SHIFT 15
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_79_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_78_INTR [14:14] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_78_INTR_MASK 0x00004000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_78_INTR_SHIFT 14
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_78_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_77_INTR [13:13] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_77_INTR_MASK 0x00002000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_77_INTR_SHIFT 13
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_77_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_76_INTR [12:12] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_76_INTR_MASK 0x00001000
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_76_INTR_SHIFT 12
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_76_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_75_INTR [11:11] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_75_INTR_MASK 0x00000800
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_75_INTR_SHIFT 11
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_75_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_74_INTR [10:10] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_74_INTR_MASK 0x00000400
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_74_INTR_SHIFT 10
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_74_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_73_INTR [09:09] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_73_INTR_MASK 0x00000200
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_73_INTR_SHIFT 9
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_73_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_72_INTR [08:08] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_72_INTR_MASK 0x00000100
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_72_INTR_SHIFT 8
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_72_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_71_INTR [07:07] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_71_INTR_MASK 0x00000080
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_71_INTR_SHIFT 7
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_71_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_70_INTR [06:06] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_70_INTR_MASK 0x00000040
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_70_INTR_SHIFT 6
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_70_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_69_INTR [05:05] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_69_INTR_MASK 0x00000020
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_69_INTR_SHIFT 5
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_69_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_68_INTR [04:04] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_68_INTR_MASK 0x00000010
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_68_INTR_SHIFT 4
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_68_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_67_INTR [03:03] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_67_INTR_MASK 0x00000008
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_67_INTR_SHIFT 3
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_67_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_66_INTR [02:02] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_66_INTR_MASK 0x00000004
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_66_INTR_SHIFT 2
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_66_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_65_INTR [01:01] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_65_INTR_MASK 0x00000002
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_65_INTR_SHIFT 1
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_65_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA0_MASK_CLEAR :: RDC_TRIG_64_INTR [00:00] */
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_64_INTR_MASK 0x00000001
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_64_INTR_SHIFT 0
#define BCHP_BVNF_INTR2_18_RAAGA0_MASK_CLEAR_RDC_TRIG_64_INTR_DEFAULT 0x00000001

/***************************************************************************
 *RAAGA1_STATUS - RAAGA1 interrupt Status Register
 ***************************************************************************/
/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_95_INTR [31:31] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_95_INTR_MASK     0x80000000
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_95_INTR_SHIFT    31
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_95_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_94_INTR [30:30] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_94_INTR_MASK     0x40000000
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_94_INTR_SHIFT    30
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_94_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_93_INTR [29:29] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_93_INTR_MASK     0x20000000
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_93_INTR_SHIFT    29
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_93_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_92_INTR [28:28] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_92_INTR_MASK     0x10000000
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_92_INTR_SHIFT    28
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_92_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_91_INTR [27:27] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_91_INTR_MASK     0x08000000
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_91_INTR_SHIFT    27
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_91_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_90_INTR [26:26] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_90_INTR_MASK     0x04000000
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_90_INTR_SHIFT    26
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_90_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_89_INTR [25:25] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_89_INTR_MASK     0x02000000
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_89_INTR_SHIFT    25
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_89_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_88_INTR [24:24] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_88_INTR_MASK     0x01000000
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_88_INTR_SHIFT    24
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_88_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_87_INTR [23:23] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_87_INTR_MASK     0x00800000
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_87_INTR_SHIFT    23
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_87_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_86_INTR [22:22] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_86_INTR_MASK     0x00400000
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_86_INTR_SHIFT    22
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_86_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_85_INTR [21:21] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_85_INTR_MASK     0x00200000
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_85_INTR_SHIFT    21
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_85_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_84_INTR [20:20] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_84_INTR_MASK     0x00100000
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_84_INTR_SHIFT    20
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_84_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_83_INTR [19:19] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_83_INTR_MASK     0x00080000
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_83_INTR_SHIFT    19
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_83_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_82_INTR [18:18] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_82_INTR_MASK     0x00040000
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_82_INTR_SHIFT    18
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_82_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_81_INTR [17:17] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_81_INTR_MASK     0x00020000
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_81_INTR_SHIFT    17
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_81_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_80_INTR [16:16] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_80_INTR_MASK     0x00010000
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_80_INTR_SHIFT    16
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_80_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_79_INTR [15:15] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_79_INTR_MASK     0x00008000
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_79_INTR_SHIFT    15
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_79_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_78_INTR [14:14] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_78_INTR_MASK     0x00004000
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_78_INTR_SHIFT    14
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_78_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_77_INTR [13:13] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_77_INTR_MASK     0x00002000
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_77_INTR_SHIFT    13
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_77_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_76_INTR [12:12] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_76_INTR_MASK     0x00001000
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_76_INTR_SHIFT    12
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_76_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_75_INTR [11:11] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_75_INTR_MASK     0x00000800
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_75_INTR_SHIFT    11
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_75_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_74_INTR [10:10] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_74_INTR_MASK     0x00000400
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_74_INTR_SHIFT    10
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_74_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_73_INTR [09:09] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_73_INTR_MASK     0x00000200
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_73_INTR_SHIFT    9
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_73_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_72_INTR [08:08] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_72_INTR_MASK     0x00000100
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_72_INTR_SHIFT    8
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_72_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_71_INTR [07:07] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_71_INTR_MASK     0x00000080
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_71_INTR_SHIFT    7
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_71_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_70_INTR [06:06] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_70_INTR_MASK     0x00000040
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_70_INTR_SHIFT    6
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_70_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_69_INTR [05:05] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_69_INTR_MASK     0x00000020
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_69_INTR_SHIFT    5
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_69_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_68_INTR [04:04] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_68_INTR_MASK     0x00000010
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_68_INTR_SHIFT    4
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_68_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_67_INTR [03:03] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_67_INTR_MASK     0x00000008
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_67_INTR_SHIFT    3
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_67_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_66_INTR [02:02] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_66_INTR_MASK     0x00000004
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_66_INTR_SHIFT    2
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_66_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_65_INTR [01:01] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_65_INTR_MASK     0x00000002
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_65_INTR_SHIFT    1
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_65_INTR_DEFAULT  0x00000000

/* BVNF_INTR2_18 :: RAAGA1_STATUS :: RDC_TRIG_64_INTR [00:00] */
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_64_INTR_MASK     0x00000001
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_64_INTR_SHIFT    0
#define BCHP_BVNF_INTR2_18_RAAGA1_STATUS_RDC_TRIG_64_INTR_DEFAULT  0x00000000

/***************************************************************************
 *RAAGA1_SET - RAAGA1 interrupt Set Register
 ***************************************************************************/
/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_95_INTR [31:31] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_95_INTR_MASK        0x80000000
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_95_INTR_SHIFT       31
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_95_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_94_INTR [30:30] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_94_INTR_MASK        0x40000000
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_94_INTR_SHIFT       30
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_94_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_93_INTR [29:29] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_93_INTR_MASK        0x20000000
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_93_INTR_SHIFT       29
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_93_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_92_INTR [28:28] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_92_INTR_MASK        0x10000000
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_92_INTR_SHIFT       28
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_92_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_91_INTR [27:27] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_91_INTR_MASK        0x08000000
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_91_INTR_SHIFT       27
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_91_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_90_INTR [26:26] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_90_INTR_MASK        0x04000000
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_90_INTR_SHIFT       26
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_90_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_89_INTR [25:25] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_89_INTR_MASK        0x02000000
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_89_INTR_SHIFT       25
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_89_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_88_INTR [24:24] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_88_INTR_MASK        0x01000000
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_88_INTR_SHIFT       24
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_88_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_87_INTR [23:23] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_87_INTR_MASK        0x00800000
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_87_INTR_SHIFT       23
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_87_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_86_INTR [22:22] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_86_INTR_MASK        0x00400000
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_86_INTR_SHIFT       22
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_86_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_85_INTR [21:21] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_85_INTR_MASK        0x00200000
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_85_INTR_SHIFT       21
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_85_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_84_INTR [20:20] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_84_INTR_MASK        0x00100000
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_84_INTR_SHIFT       20
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_84_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_83_INTR [19:19] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_83_INTR_MASK        0x00080000
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_83_INTR_SHIFT       19
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_83_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_82_INTR [18:18] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_82_INTR_MASK        0x00040000
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_82_INTR_SHIFT       18
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_82_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_81_INTR [17:17] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_81_INTR_MASK        0x00020000
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_81_INTR_SHIFT       17
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_81_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_80_INTR [16:16] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_80_INTR_MASK        0x00010000
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_80_INTR_SHIFT       16
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_80_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_79_INTR [15:15] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_79_INTR_MASK        0x00008000
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_79_INTR_SHIFT       15
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_79_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_78_INTR [14:14] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_78_INTR_MASK        0x00004000
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_78_INTR_SHIFT       14
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_78_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_77_INTR [13:13] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_77_INTR_MASK        0x00002000
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_77_INTR_SHIFT       13
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_77_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_76_INTR [12:12] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_76_INTR_MASK        0x00001000
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_76_INTR_SHIFT       12
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_76_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_75_INTR [11:11] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_75_INTR_MASK        0x00000800
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_75_INTR_SHIFT       11
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_75_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_74_INTR [10:10] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_74_INTR_MASK        0x00000400
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_74_INTR_SHIFT       10
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_74_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_73_INTR [09:09] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_73_INTR_MASK        0x00000200
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_73_INTR_SHIFT       9
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_73_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_72_INTR [08:08] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_72_INTR_MASK        0x00000100
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_72_INTR_SHIFT       8
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_72_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_71_INTR [07:07] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_71_INTR_MASK        0x00000080
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_71_INTR_SHIFT       7
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_71_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_70_INTR [06:06] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_70_INTR_MASK        0x00000040
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_70_INTR_SHIFT       6
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_70_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_69_INTR [05:05] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_69_INTR_MASK        0x00000020
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_69_INTR_SHIFT       5
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_69_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_68_INTR [04:04] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_68_INTR_MASK        0x00000010
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_68_INTR_SHIFT       4
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_68_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_67_INTR [03:03] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_67_INTR_MASK        0x00000008
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_67_INTR_SHIFT       3
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_67_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_66_INTR [02:02] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_66_INTR_MASK        0x00000004
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_66_INTR_SHIFT       2
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_66_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_65_INTR [01:01] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_65_INTR_MASK        0x00000002
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_65_INTR_SHIFT       1
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_65_INTR_DEFAULT     0x00000000

/* BVNF_INTR2_18 :: RAAGA1_SET :: RDC_TRIG_64_INTR [00:00] */
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_64_INTR_MASK        0x00000001
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_64_INTR_SHIFT       0
#define BCHP_BVNF_INTR2_18_RAAGA1_SET_RDC_TRIG_64_INTR_DEFAULT     0x00000000

/***************************************************************************
 *RAAGA1_CLEAR - RAAGA1 interrupt Clear Register
 ***************************************************************************/
/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_95_INTR [31:31] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_95_INTR_MASK      0x80000000
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_95_INTR_SHIFT     31
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_95_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_94_INTR [30:30] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_94_INTR_MASK      0x40000000
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_94_INTR_SHIFT     30
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_94_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_93_INTR [29:29] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_93_INTR_MASK      0x20000000
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_93_INTR_SHIFT     29
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_93_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_92_INTR [28:28] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_92_INTR_MASK      0x10000000
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_92_INTR_SHIFT     28
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_92_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_91_INTR [27:27] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_91_INTR_MASK      0x08000000
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_91_INTR_SHIFT     27
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_91_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_90_INTR [26:26] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_90_INTR_MASK      0x04000000
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_90_INTR_SHIFT     26
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_90_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_89_INTR [25:25] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_89_INTR_MASK      0x02000000
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_89_INTR_SHIFT     25
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_89_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_88_INTR [24:24] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_88_INTR_MASK      0x01000000
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_88_INTR_SHIFT     24
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_88_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_87_INTR [23:23] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_87_INTR_MASK      0x00800000
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_87_INTR_SHIFT     23
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_87_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_86_INTR [22:22] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_86_INTR_MASK      0x00400000
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_86_INTR_SHIFT     22
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_86_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_85_INTR [21:21] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_85_INTR_MASK      0x00200000
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_85_INTR_SHIFT     21
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_85_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_84_INTR [20:20] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_84_INTR_MASK      0x00100000
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_84_INTR_SHIFT     20
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_84_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_83_INTR [19:19] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_83_INTR_MASK      0x00080000
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_83_INTR_SHIFT     19
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_83_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_82_INTR [18:18] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_82_INTR_MASK      0x00040000
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_82_INTR_SHIFT     18
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_82_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_81_INTR [17:17] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_81_INTR_MASK      0x00020000
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_81_INTR_SHIFT     17
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_81_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_80_INTR [16:16] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_80_INTR_MASK      0x00010000
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_80_INTR_SHIFT     16
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_80_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_79_INTR [15:15] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_79_INTR_MASK      0x00008000
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_79_INTR_SHIFT     15
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_79_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_78_INTR [14:14] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_78_INTR_MASK      0x00004000
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_78_INTR_SHIFT     14
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_78_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_77_INTR [13:13] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_77_INTR_MASK      0x00002000
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_77_INTR_SHIFT     13
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_77_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_76_INTR [12:12] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_76_INTR_MASK      0x00001000
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_76_INTR_SHIFT     12
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_76_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_75_INTR [11:11] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_75_INTR_MASK      0x00000800
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_75_INTR_SHIFT     11
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_75_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_74_INTR [10:10] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_74_INTR_MASK      0x00000400
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_74_INTR_SHIFT     10
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_74_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_73_INTR [09:09] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_73_INTR_MASK      0x00000200
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_73_INTR_SHIFT     9
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_73_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_72_INTR [08:08] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_72_INTR_MASK      0x00000100
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_72_INTR_SHIFT     8
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_72_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_71_INTR [07:07] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_71_INTR_MASK      0x00000080
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_71_INTR_SHIFT     7
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_71_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_70_INTR [06:06] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_70_INTR_MASK      0x00000040
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_70_INTR_SHIFT     6
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_70_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_69_INTR [05:05] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_69_INTR_MASK      0x00000020
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_69_INTR_SHIFT     5
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_69_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_68_INTR [04:04] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_68_INTR_MASK      0x00000010
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_68_INTR_SHIFT     4
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_68_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_67_INTR [03:03] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_67_INTR_MASK      0x00000008
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_67_INTR_SHIFT     3
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_67_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_66_INTR [02:02] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_66_INTR_MASK      0x00000004
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_66_INTR_SHIFT     2
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_66_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_65_INTR [01:01] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_65_INTR_MASK      0x00000002
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_65_INTR_SHIFT     1
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_65_INTR_DEFAULT   0x00000000

/* BVNF_INTR2_18 :: RAAGA1_CLEAR :: RDC_TRIG_64_INTR [00:00] */
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_64_INTR_MASK      0x00000001
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_64_INTR_SHIFT     0
#define BCHP_BVNF_INTR2_18_RAAGA1_CLEAR_RDC_TRIG_64_INTR_DEFAULT   0x00000000

/***************************************************************************
 *RAAGA1_MASK_STATUS - RAAGA1 interrupt Mask Status Register
 ***************************************************************************/
/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_95_INTR [31:31] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_95_INTR_MASK 0x80000000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_95_INTR_SHIFT 31
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_95_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_94_INTR [30:30] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_94_INTR_MASK 0x40000000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_94_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_94_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_93_INTR [29:29] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_93_INTR_MASK 0x20000000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_93_INTR_SHIFT 29
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_93_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_92_INTR [28:28] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_92_INTR_MASK 0x10000000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_92_INTR_SHIFT 28
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_92_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_91_INTR [27:27] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_91_INTR_MASK 0x08000000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_91_INTR_SHIFT 27
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_91_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_90_INTR [26:26] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_90_INTR_MASK 0x04000000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_90_INTR_SHIFT 26
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_90_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_89_INTR [25:25] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_89_INTR_MASK 0x02000000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_89_INTR_SHIFT 25
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_89_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_88_INTR [24:24] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_88_INTR_MASK 0x01000000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_88_INTR_SHIFT 24
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_88_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_87_INTR [23:23] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_87_INTR_MASK 0x00800000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_87_INTR_SHIFT 23
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_87_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_86_INTR [22:22] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_86_INTR_MASK 0x00400000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_86_INTR_SHIFT 22
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_86_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_85_INTR [21:21] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_85_INTR_MASK 0x00200000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_85_INTR_SHIFT 21
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_85_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_84_INTR [20:20] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_84_INTR_MASK 0x00100000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_84_INTR_SHIFT 20
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_84_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_83_INTR [19:19] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_83_INTR_MASK 0x00080000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_83_INTR_SHIFT 19
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_83_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_82_INTR [18:18] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_82_INTR_MASK 0x00040000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_82_INTR_SHIFT 18
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_82_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_81_INTR [17:17] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_81_INTR_MASK 0x00020000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_81_INTR_SHIFT 17
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_81_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_80_INTR [16:16] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_80_INTR_MASK 0x00010000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_80_INTR_SHIFT 16
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_80_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_79_INTR [15:15] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_79_INTR_MASK 0x00008000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_79_INTR_SHIFT 15
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_79_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_78_INTR [14:14] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_78_INTR_MASK 0x00004000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_78_INTR_SHIFT 14
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_78_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_77_INTR [13:13] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_77_INTR_MASK 0x00002000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_77_INTR_SHIFT 13
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_77_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_76_INTR [12:12] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_76_INTR_MASK 0x00001000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_76_INTR_SHIFT 12
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_76_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_75_INTR [11:11] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_75_INTR_MASK 0x00000800
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_75_INTR_SHIFT 11
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_75_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_74_INTR [10:10] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_74_INTR_MASK 0x00000400
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_74_INTR_SHIFT 10
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_74_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_73_INTR [09:09] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_73_INTR_MASK 0x00000200
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_73_INTR_SHIFT 9
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_73_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_72_INTR [08:08] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_72_INTR_MASK 0x00000100
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_72_INTR_SHIFT 8
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_72_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_71_INTR [07:07] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_71_INTR_MASK 0x00000080
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_71_INTR_SHIFT 7
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_71_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_70_INTR [06:06] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_70_INTR_MASK 0x00000040
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_70_INTR_SHIFT 6
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_70_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_69_INTR [05:05] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_69_INTR_MASK 0x00000020
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_69_INTR_SHIFT 5
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_69_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_68_INTR [04:04] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_68_INTR_MASK 0x00000010
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_68_INTR_SHIFT 4
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_68_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_67_INTR [03:03] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_67_INTR_MASK 0x00000008
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_67_INTR_SHIFT 3
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_67_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_66_INTR [02:02] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_66_INTR_MASK 0x00000004
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_66_INTR_SHIFT 2
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_66_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_65_INTR [01:01] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_65_INTR_MASK 0x00000002
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_65_INTR_SHIFT 1
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_65_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_STATUS :: RDC_TRIG_64_INTR [00:00] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_64_INTR_MASK 0x00000001
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_64_INTR_SHIFT 0
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_STATUS_RDC_TRIG_64_INTR_DEFAULT 0x00000001

/***************************************************************************
 *RAAGA1_MASK_SET - RAAGA1 interrupt Mask Set Register
 ***************************************************************************/
/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_95_INTR [31:31] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_95_INTR_MASK   0x80000000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_95_INTR_SHIFT  31
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_95_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_94_INTR [30:30] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_94_INTR_MASK   0x40000000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_94_INTR_SHIFT  30
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_94_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_93_INTR [29:29] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_93_INTR_MASK   0x20000000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_93_INTR_SHIFT  29
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_93_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_92_INTR [28:28] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_92_INTR_MASK   0x10000000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_92_INTR_SHIFT  28
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_92_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_91_INTR [27:27] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_91_INTR_MASK   0x08000000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_91_INTR_SHIFT  27
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_91_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_90_INTR [26:26] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_90_INTR_MASK   0x04000000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_90_INTR_SHIFT  26
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_90_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_89_INTR [25:25] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_89_INTR_MASK   0x02000000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_89_INTR_SHIFT  25
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_89_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_88_INTR [24:24] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_88_INTR_MASK   0x01000000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_88_INTR_SHIFT  24
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_88_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_87_INTR [23:23] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_87_INTR_MASK   0x00800000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_87_INTR_SHIFT  23
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_87_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_86_INTR [22:22] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_86_INTR_MASK   0x00400000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_86_INTR_SHIFT  22
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_86_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_85_INTR [21:21] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_85_INTR_MASK   0x00200000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_85_INTR_SHIFT  21
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_85_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_84_INTR [20:20] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_84_INTR_MASK   0x00100000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_84_INTR_SHIFT  20
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_84_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_83_INTR [19:19] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_83_INTR_MASK   0x00080000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_83_INTR_SHIFT  19
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_83_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_82_INTR [18:18] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_82_INTR_MASK   0x00040000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_82_INTR_SHIFT  18
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_82_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_81_INTR [17:17] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_81_INTR_MASK   0x00020000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_81_INTR_SHIFT  17
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_81_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_80_INTR [16:16] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_80_INTR_MASK   0x00010000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_80_INTR_SHIFT  16
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_80_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_79_INTR [15:15] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_79_INTR_MASK   0x00008000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_79_INTR_SHIFT  15
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_79_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_78_INTR [14:14] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_78_INTR_MASK   0x00004000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_78_INTR_SHIFT  14
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_78_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_77_INTR [13:13] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_77_INTR_MASK   0x00002000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_77_INTR_SHIFT  13
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_77_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_76_INTR [12:12] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_76_INTR_MASK   0x00001000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_76_INTR_SHIFT  12
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_76_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_75_INTR [11:11] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_75_INTR_MASK   0x00000800
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_75_INTR_SHIFT  11
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_75_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_74_INTR [10:10] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_74_INTR_MASK   0x00000400
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_74_INTR_SHIFT  10
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_74_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_73_INTR [09:09] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_73_INTR_MASK   0x00000200
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_73_INTR_SHIFT  9
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_73_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_72_INTR [08:08] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_72_INTR_MASK   0x00000100
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_72_INTR_SHIFT  8
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_72_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_71_INTR [07:07] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_71_INTR_MASK   0x00000080
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_71_INTR_SHIFT  7
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_71_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_70_INTR [06:06] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_70_INTR_MASK   0x00000040
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_70_INTR_SHIFT  6
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_70_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_69_INTR [05:05] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_69_INTR_MASK   0x00000020
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_69_INTR_SHIFT  5
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_69_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_68_INTR [04:04] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_68_INTR_MASK   0x00000010
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_68_INTR_SHIFT  4
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_68_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_67_INTR [03:03] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_67_INTR_MASK   0x00000008
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_67_INTR_SHIFT  3
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_67_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_66_INTR [02:02] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_66_INTR_MASK   0x00000004
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_66_INTR_SHIFT  2
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_66_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_65_INTR [01:01] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_65_INTR_MASK   0x00000002
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_65_INTR_SHIFT  1
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_65_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_SET :: RDC_TRIG_64_INTR [00:00] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_64_INTR_MASK   0x00000001
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_64_INTR_SHIFT  0
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_SET_RDC_TRIG_64_INTR_DEFAULT 0x00000001

/***************************************************************************
 *RAAGA1_MASK_CLEAR - RAAGA1 interrupt Mask Clear Register
 ***************************************************************************/
/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_95_INTR [31:31] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_95_INTR_MASK 0x80000000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_95_INTR_SHIFT 31
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_95_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_94_INTR [30:30] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_94_INTR_MASK 0x40000000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_94_INTR_SHIFT 30
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_94_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_93_INTR [29:29] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_93_INTR_MASK 0x20000000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_93_INTR_SHIFT 29
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_93_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_92_INTR [28:28] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_92_INTR_MASK 0x10000000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_92_INTR_SHIFT 28
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_92_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_91_INTR [27:27] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_91_INTR_MASK 0x08000000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_91_INTR_SHIFT 27
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_91_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_90_INTR [26:26] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_90_INTR_MASK 0x04000000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_90_INTR_SHIFT 26
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_90_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_89_INTR [25:25] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_89_INTR_MASK 0x02000000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_89_INTR_SHIFT 25
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_89_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_88_INTR [24:24] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_88_INTR_MASK 0x01000000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_88_INTR_SHIFT 24
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_88_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_87_INTR [23:23] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_87_INTR_MASK 0x00800000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_87_INTR_SHIFT 23
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_87_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_86_INTR [22:22] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_86_INTR_MASK 0x00400000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_86_INTR_SHIFT 22
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_86_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_85_INTR [21:21] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_85_INTR_MASK 0x00200000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_85_INTR_SHIFT 21
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_85_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_84_INTR [20:20] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_84_INTR_MASK 0x00100000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_84_INTR_SHIFT 20
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_84_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_83_INTR [19:19] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_83_INTR_MASK 0x00080000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_83_INTR_SHIFT 19
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_83_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_82_INTR [18:18] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_82_INTR_MASK 0x00040000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_82_INTR_SHIFT 18
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_82_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_81_INTR [17:17] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_81_INTR_MASK 0x00020000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_81_INTR_SHIFT 17
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_81_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_80_INTR [16:16] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_80_INTR_MASK 0x00010000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_80_INTR_SHIFT 16
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_80_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_79_INTR [15:15] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_79_INTR_MASK 0x00008000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_79_INTR_SHIFT 15
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_79_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_78_INTR [14:14] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_78_INTR_MASK 0x00004000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_78_INTR_SHIFT 14
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_78_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_77_INTR [13:13] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_77_INTR_MASK 0x00002000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_77_INTR_SHIFT 13
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_77_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_76_INTR [12:12] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_76_INTR_MASK 0x00001000
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_76_INTR_SHIFT 12
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_76_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_75_INTR [11:11] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_75_INTR_MASK 0x00000800
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_75_INTR_SHIFT 11
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_75_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_74_INTR [10:10] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_74_INTR_MASK 0x00000400
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_74_INTR_SHIFT 10
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_74_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_73_INTR [09:09] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_73_INTR_MASK 0x00000200
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_73_INTR_SHIFT 9
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_73_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_72_INTR [08:08] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_72_INTR_MASK 0x00000100
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_72_INTR_SHIFT 8
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_72_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_71_INTR [07:07] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_71_INTR_MASK 0x00000080
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_71_INTR_SHIFT 7
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_71_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_70_INTR [06:06] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_70_INTR_MASK 0x00000040
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_70_INTR_SHIFT 6
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_70_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_69_INTR [05:05] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_69_INTR_MASK 0x00000020
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_69_INTR_SHIFT 5
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_69_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_68_INTR [04:04] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_68_INTR_MASK 0x00000010
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_68_INTR_SHIFT 4
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_68_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_67_INTR [03:03] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_67_INTR_MASK 0x00000008
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_67_INTR_SHIFT 3
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_67_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_66_INTR [02:02] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_66_INTR_MASK 0x00000004
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_66_INTR_SHIFT 2
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_66_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_65_INTR [01:01] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_65_INTR_MASK 0x00000002
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_65_INTR_SHIFT 1
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_65_INTR_DEFAULT 0x00000001

/* BVNF_INTR2_18 :: RAAGA1_MASK_CLEAR :: RDC_TRIG_64_INTR [00:00] */
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_64_INTR_MASK 0x00000001
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_64_INTR_SHIFT 0
#define BCHP_BVNF_INTR2_18_RAAGA1_MASK_CLEAR_RDC_TRIG_64_INTR_DEFAULT 0x00000001

#endif /* #ifndef BCHP_BVNF_INTR2_18_H__ */

/* End of File */
