Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\ISE_Program\myRevCounter\Mux4to1b4_sch.vf" into library work
Parsing module <Mux4to1b4_sch>.
Analyzing Verilog file "E:\ISE_Program\myRevCounter\Mux4to1.vf" into library work
Parsing module <Mux4to1>.
Analyzing Verilog file "E:\ISE_Program\myRevCounter\MyMC14495.vf" into library work
Parsing module <MyMC14495>.
Analyzing Verilog file "E:\ISE_Program\myRevCounter\DisplatSync_sch.vf" into library work
Parsing module <D2_4E_HXILINX_DisplatSync_sch>.
Parsing module <DisplatSync_sch>.
Analyzing Verilog file "E:\ISE_Program\myRevCounter\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "E:\ISE_Program\myRevCounter\SSeg7_Dev_IO.v" into library work
Parsing module <SSeg7_Dev>.
Analyzing Verilog file "E:\ISE_Program\myRevCounter\RevCounter.v" into library work
Parsing module <RevCounter>.
Analyzing Verilog file "E:\ISE_Program\myRevCounter\LEDP2S_IO.v" into library work
Parsing module <LEDP2S>.
Analyzing Verilog file "E:\ISE_Program\myRevCounter\disp_num.vf" into library work
Parsing module <disp_num>.
Analyzing Verilog file "E:\ISE_Program\myRevCounter\clk_100ms.v" into library work
Parsing module <clk_100ms>.
Analyzing Verilog file "E:\ISE_Program\myRevCounter\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top>.

Elaborating module <clkdiv>.

Elaborating module <LEDP2S(DATA_BITS=16,DATA_COUNT_BITS=4,DIR=0)>.
WARNING:HDLCompiler:1499 - "E:\ISE_Program\myRevCounter\LEDP2S_IO.v" Line 21: Empty module <LEDP2S(DATA_BITS=16,DATA_COUNT_BITS=4,DIR=0)> remains a black box.

Elaborating module <SSeg7_Dev>.
WARNING:HDLCompiler:1499 - "E:\ISE_Program\myRevCounter\SSeg7_Dev_IO.v" Line 21: Empty module <SSeg7_Dev> remains a black box.

Elaborating module <RevCounter>.

Elaborating module <clk_100ms>.
WARNING:HDLCompiler:604 - "E:\ISE_Program\myRevCounter\Top.v" Line 53: Module instantiation should have an instance name

Elaborating module <disp_num>.

Elaborating module <DisplatSync_sch>.

Elaborating module <Mux4to1>.

Elaborating module <AND2>.

Elaborating module <OR4>.

Elaborating module <INV>.

Elaborating module <Mux4to1b4_sch>.

Elaborating module <D2_4E_HXILINX_DisplatSync_sch>.

Elaborating module <VCC>.

Elaborating module <MyMC14495>.

Elaborating module <AND4>.

Elaborating module <AND3>.

Elaborating module <OR3>.

Elaborating module <OR2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "E:\ISE_Program\myRevCounter\Top.v".
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "E:\ISE_Program\myRevCounter\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_2_o_add_0_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <RevCounter>.
    Related source file is "E:\ISE_Program\myRevCounter\RevCounter.v".
    Found 16-bit register for signal <cnt>.
    Found 16-bit subtractor for signal <cnt[15]_GND_5_o_sub_5_OUT> created at line 33.
    Found 16-bit adder for signal <cnt[15]_GND_5_o_add_3_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <RevCounter> synthesized.

Synthesizing Unit <clk_100ms>.
    Related source file is "E:\ISE_Program\myRevCounter\clk_100ms.v".
    Found 1-bit register for signal <clk_100ms>.
    Found 32-bit register for signal <cnt>.
    Found 32-bit adder for signal <cnt[31]_GND_6_o_add_2_OUT> created at line 29.
    Found 32-bit comparator greater for signal <cnt[31]_GND_6_o_LessThan_2_o> created at line 28
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clk_100ms> synthesized.

Synthesizing Unit <disp_num>.
    Related source file is "E:\ISE_Program\myRevCounter\disp_num.vf".
    Summary:
	no macro.
Unit <disp_num> synthesized.

Synthesizing Unit <DisplatSync_sch>.
    Related source file is "E:\ISE_Program\myRevCounter\DisplatSync_sch.vf".
    Set property "HU_SET = XLXI_5_0" for instance <XLXI_5>.
    Summary:
	no macro.
Unit <DisplatSync_sch> synthesized.

Synthesizing Unit <Mux4to1>.
    Related source file is "E:\ISE_Program\myRevCounter\Mux4to1.vf".
    Summary:
	no macro.
Unit <Mux4to1> synthesized.

Synthesizing Unit <Mux4to1b4_sch>.
    Related source file is "E:\ISE_Program\myRevCounter\Mux4to1b4_sch.vf".
    Summary:
	no macro.
Unit <Mux4to1b4_sch> synthesized.

Synthesizing Unit <D2_4E_HXILINX_DisplatSync_sch>.
    Related source file is "E:\ISE_Program\myRevCounter\DisplatSync_sch.vf".
    Summary:
	inferred   4 Multiplexer(s).
Unit <D2_4E_HXILINX_DisplatSync_sch> synthesized.

Synthesizing Unit <MyMC14495>.
    Related source file is "E:\ISE_Program\myRevCounter\MyMC14495.vf".
    Summary:
	no macro.
Unit <MyMC14495> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 16-bit addsub                                         : 1
 32-bit adder                                          : 3
# Registers                                            : 5
 1-bit register                                        : 1
 16-bit register                                       : 1
 32-bit register                                       : 3
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <LEDP2S.ngc>.
Reading core <SSeg7_Dev.ngc>.
Loading core <LEDP2S> for timing and area information for instance <U7>.
Loading core <SSeg7_Dev> for timing and area information for instance <m4>.

Synthesizing (advanced) Unit <RevCounter>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <RevCounter> synthesized (advanced).

Synthesizing (advanced) Unit <clk_100ms>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clk_100ms> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 4
 16-bit updown counter                                 : 1
 32-bit up counter                                     : 3
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <Top>, Counter <m3/clkdiv> <_i000002/XLXI_1/clkdiv> are equivalent, XST will keep only <m3/clkdiv>.
WARNING:Xst:2677 - Node <m3/clkdiv_21> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m3/clkdiv_22> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m3/clkdiv_23> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m3/clkdiv_24> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m3/clkdiv_25> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m3/clkdiv_26> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m3/clkdiv_27> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m3/clkdiv_28> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m3/clkdiv_29> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m3/clkdiv_30> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m3/clkdiv_31> of sequential type is unconnected in block <Top>.

Optimizing unit <DisplatSync_sch> ...

Optimizing unit <Mux4to1> ...

Optimizing unit <Mux4to1b4_sch> ...

Optimizing unit <MyMC14495> ...

Optimizing unit <Top> ...

Optimizing unit <D2_4E_HXILINX_DisplatSync_sch> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 70
 Flip-Flops                                            : 70

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 832
#      AND2                        : 45
#      AND3                        : 99
#      AND4                        : 81
#      GND                         : 1
#      INV                         : 59
#      LUT1                        : 50
#      LUT2                        : 33
#      LUT3                        : 73
#      LUT4                        : 7
#      LUT5                        : 11
#      LUT6                        : 97
#      MUXCY                       : 71
#      MUXF7                       : 1
#      OR2                         : 63
#      OR3                         : 27
#      OR4                         : 42
#      VCC                         : 3
#      XORCY                       : 69
# FlipFlops/Latches                : 165
#      FD                          : 122
#      FDC                         : 10
#      FDE                         : 1
#      FDR                         : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 37
#      IBUF                        : 9
#      OBUF                        : 28

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:             165  out of  202800     0%  
 Number of Slice LUTs:                  330  out of  101400     0%  
    Number used as Logic:               330  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    335
   Number with an unused Flip Flop:     170  out of    335    50%  
   Number with an unused LUT:             5  out of    335     1%  
   Number of fully used LUT-FF pairs:   160  out of    335    47%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          38
 Number of bonded IOBs:                  38  out of    400     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
m1/clk_100ms                       | NONE(m0/cnt_0)         | 16    |
clk                                | BUFGP                  | 149   |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.491ns (Maximum Frequency: 401.485MHz)
   Minimum input arrival time before clock: 2.367ns
   Maximum output required time after clock: 7.246ns
   Maximum combinational path delay: 1.963ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'm1/clk_100ms'
  Clock period: 1.764ns (frequency: 566.893MHz)
  Total number of paths / destination ports: 256 / 16
-------------------------------------------------------------------------
Delay:               1.764ns (Levels of Logic = 17)
  Source:            m0/cnt_0 (FF)
  Destination:       m0/cnt_15 (FF)
  Source Clock:      m1/clk_100ms rising
  Destination Clock: m1/clk_100ms rising

  Data Path: m0/cnt_0 to m0/cnt_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              18   0.282   0.597  m0/cnt_0 (m0/cnt_0)
     LUT2:I0->O            1   0.053   0.000  m0/Mcount_cnt_lut<0> (m0/Mcount_cnt_lut<0>)
     MUXCY:S->O            1   0.291   0.000  m0/Mcount_cnt_cy<0> (m0/Mcount_cnt_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<1> (m0/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<2> (m0/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<3> (m0/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<4> (m0/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<5> (m0/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<6> (m0/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<7> (m0/Mcount_cnt_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<8> (m0/Mcount_cnt_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<9> (m0/Mcount_cnt_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<10> (m0/Mcount_cnt_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<11> (m0/Mcount_cnt_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<12> (m0/Mcount_cnt_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<13> (m0/Mcount_cnt_cy<13>)
     MUXCY:CI->O           0   0.015   0.000  m0/Mcount_cnt_cy<14> (m0/Mcount_cnt_cy<14>)
     XORCY:CI->O           1   0.320   0.000  m0/Mcount_cnt_xor<15> (Result<15>1)
     FD:D                      0.011          m0/cnt_15
    ----------------------------------------
    Total                      1.764ns (1.167ns logic, 0.597ns route)
                                       (66.2% logic, 33.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.491ns (frequency: 401.485MHz)
  Total number of paths / destination ports: 3707 / 182
-------------------------------------------------------------------------
Delay:               2.491ns (Levels of Logic = 6)
  Source:            m1/cnt_8 (FF)
  Destination:       m1/cnt_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: m1/cnt_8 to m1/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.282   0.739  m1/cnt_8 (m1/cnt_8)
     LUT5:I0->O            1   0.053   0.000  m1/Mcompar_cnt[31]_GND_6_o_LessThan_2_o_lut<0> (m1/Mcompar_cnt[31]_GND_6_o_LessThan_2_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  m1/Mcompar_cnt[31]_GND_6_o_LessThan_2_o_cy<0> (m1/Mcompar_cnt[31]_GND_6_o_LessThan_2_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  m1/Mcompar_cnt[31]_GND_6_o_LessThan_2_o_cy<1> (m1/Mcompar_cnt[31]_GND_6_o_LessThan_2_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  m1/Mcompar_cnt[31]_GND_6_o_LessThan_2_o_cy<2> (m1/Mcompar_cnt[31]_GND_6_o_LessThan_2_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  m1/Mcompar_cnt[31]_GND_6_o_LessThan_2_o_cy<3> (m1/Mcompar_cnt[31]_GND_6_o_LessThan_2_o_cy<3>)
     MUXCY:CI->O          33   0.204   0.552  m1/Mcompar_cnt[31]_GND_6_o_LessThan_2_o_cy<4> (m1/Mcompar_cnt[31]_GND_6_o_LessThan_2_o_cy<4>)
     FDR:R                     0.325          m1/cnt_0
    ----------------------------------------
    Total                      2.491ns (1.200ns logic, 1.291ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm1/clk_100ms'
  Total number of paths / destination ports: 152 / 16
-------------------------------------------------------------------------
Offset:              1.546ns (Levels of Logic = 18)
  Source:            SW_UD (PAD)
  Destination:       m0/cnt_15 (FF)
  Destination Clock: m1/clk_100ms rising

  Data Path: SW_UD to m0/cnt_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.000   0.524  SW_UD_IBUF (SW_UD_IBUF)
     INV:I->O              1   0.067   0.399  SW_UD_inv2_INV_0 (SW_UD_inv)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<0> (m0/Mcount_cnt_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<1> (m0/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<2> (m0/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<3> (m0/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<4> (m0/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<5> (m0/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<6> (m0/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<7> (m0/Mcount_cnt_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<8> (m0/Mcount_cnt_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<9> (m0/Mcount_cnt_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<10> (m0/Mcount_cnt_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<11> (m0/Mcount_cnt_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<12> (m0/Mcount_cnt_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<13> (m0/Mcount_cnt_cy<13>)
     MUXCY:CI->O           0   0.015   0.000  m0/Mcount_cnt_cy<14> (m0/Mcount_cnt_cy<14>)
     XORCY:CI->O           1   0.320   0.000  m0/Mcount_cnt_xor<15> (Result<15>1)
     FD:D                      0.011          m0/cnt_15
    ----------------------------------------
    Total                      1.546ns (0.623ns logic, 0.923ns route)
                                       (40.3% logic, 59.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 73 / 72
-------------------------------------------------------------------------
Offset:              2.367ns (Levels of Logic = 5)
  Source:            SW_UD (PAD)
  Destination:       U7/Q_1 (FF)
  Destination Clock: clk rising

  Data Path: SW_UD to U7/Q_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.000   0.727  SW_UD_IBUF (SW_UD_IBUF)
     LUT6:I3->O            2   0.053   0.731  m0/s_cnt[15]_AND_17_o4 (m0/s_cnt[15]_AND_17_o)
     LUT5:I0->O            1   0.053   0.739  m0/Rc1 (NLED0)
     begin scope: 'U7:PData<0>'
     LUT6:I0->O            1   0.053   0.000  Q_1_rstpot (Q_1_rstpot)
     FD:D                      0.011          Q_1
    ----------------------------------------
    Total                      2.367ns (0.170ns logic, 2.197ns route)
                                       (7.2% logic, 92.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 798 / 18
-------------------------------------------------------------------------
Offset:              7.246ns (Levels of Logic = 9)
  Source:            m3/clkdiv_17 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      clk rising

  Data Path: m3/clkdiv_17 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.282   0.484  m3/clkdiv_17 (m3/clkdiv_17)
     INV:I->O              2   0.393   0.731  _i000002/XLXI_2/XLXI_3/XLXI_2 (_i000002/XLXI_2/XLXI_3/XLXN_6)
     AND2:I1->O            4   0.067   0.745  _i000002/XLXI_2/XLXI_3/XLXI_5 (_i000002/XLXI_2/XLXI_3/XLXN_58)
     AND2:I1->O            1   0.067   0.725  _i000002/XLXI_2/XLXI_3/XLXI_14 (_i000002/XLXI_2/XLXI_3/XLXN_17)
     OR4:I1->O            11   0.067   0.465  _i000002/XLXI_2/XLXI_3/XLXI_16 (_i000002/HEX<1>)
     INV:I->O              8   0.393   0.771  _i000002/XLXI_3/XLXI_2 (_i000002/XLXI_3/XLXN_24)
     AND4:I1->O            2   0.067   0.608  _i000002/XLXI_3/AD_18 (_i000002/XLXI_3/XLXN_44)
     OR4:I3->O             1   0.190   0.725  _i000002/XLXI_3/XLXI_48 (_i000002/XLXI_3/XLXN_78)
     OR2:I1->O             1   0.067   0.399  _i000002/XLXI_3/XLXI_56 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      7.246ns (1.593ns logic, 5.653ns route)
                                       (22.0% logic, 78.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm1/clk_100ms'
  Total number of paths / destination ports: 376 / 8
-------------------------------------------------------------------------
Offset:              5.657ns (Levels of Logic = 7)
  Source:            m0/cnt_13 (FF)
  Destination:       SEGMENT<3> (PAD)
  Source Clock:      m1/clk_100ms rising

  Data Path: m0/cnt_13 to SEGMENT<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              17   0.282   0.845  m0/cnt_13 (m0/cnt_13)
     AND2:I0->O            1   0.053   0.739  _i000002/XLXI_2/XLXI_3/XLXI_15 (_i000002/XLXI_2/XLXI_3/XLXN_18)
     OR4:I0->O            11   0.053   0.465  _i000002/XLXI_2/XLXI_3/XLXI_16 (_i000002/HEX<1>)
     INV:I->O              8   0.393   0.771  _i000002/XLXI_3/XLXI_2 (_i000002/XLXI_3/XLXN_24)
     AND4:I1->O            2   0.067   0.608  _i000002/XLXI_3/AD_18 (_i000002/XLXI_3/XLXN_44)
     OR4:I3->O             1   0.190   0.725  _i000002/XLXI_3/XLXI_48 (_i000002/XLXI_3/XLXN_78)
     OR2:I1->O             1   0.067   0.399  _i000002/XLXI_3/XLXI_56 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      5.657ns (1.105ns logic, 4.552ns route)
                                       (19.5% logic, 80.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 10 / 9
-------------------------------------------------------------------------
Delay:               1.963ns (Levels of Logic = 4)
  Source:            SW_UD (PAD)
  Destination:       LED<0> (PAD)

  Data Path: SW_UD to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   0.000   0.727  SW_UD_IBUF (SW_UD_IBUF)
     LUT6:I3->O            2   0.053   0.731  m0/s_cnt[15]_AND_17_o4 (m0/s_cnt[15]_AND_17_o)
     LUT5:I0->O            1   0.053   0.399  LED<0>1 (LED_0_OBUF)
     OBUF:I->O                 0.000          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      1.963ns (0.106ns logic, 1.857ns route)
                                       (5.4% logic, 94.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.491|         |         |         |
m1/clk_100ms   |    4.342|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m1/clk_100ms
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m1/clk_100ms   |    1.764|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.37 secs
 
--> 

Total memory usage is 4618864 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    2 (   0 filtered)

