<module name="PRUSS1_ECAP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PRUSS_ECAP_TSCNT" acronym="PRUSS_ECAP_TSCNT" offset="0x0" width="32" description="Time Stamp Counter Register">
    <bitfield id="TSCNT" width="32" begin="31" end="0" resetval="0x0" description="Active 32 bit-counter register that is used as the capture time-base" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_ECAP_CNTPHS" acronym="PRUSS_ECAP_CNTPHS" offset="0x4" width="32" description="Counter Phase Control Register">
    <bitfield id="CNTPHS" width="32" begin="31" end="0" resetval="0x0" description="Counter phase value register that can be programmed for phase lag/lead. This register shadows TSCNT and is loaded intoPRUSS_ECAP_TSCNT upon either a SYNCI event or S/W force via a control bit. Used to achieve phase control synchronization with respect to other eCAP and EPWM time-bases." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_ECAP_CAP1" acronym="PRUSS_ECAP_CAP1" offset="0x8" width="32" description="Capture-1 Register">
    <bitfield id="CAP1" width="32" begin="31" end="0" resetval="0x0" description="This register can be loaded (written) by the following. (a) Time-Stamp (that is, counter value) during a capture event. (b) Software may be useful for test purposes. (c) APRD active register when used in APWM mode." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_ECAP_CAP2" acronym="PRUSS_ECAP_CAP2" offset="0xC" width="32" description="Capture-2 Register">
    <bitfield id="CAP2" width="32" begin="31" end="0" resetval="0x0" description="This register can be loaded (written) by the following. (a) Time- Stamp (that is, counter value) during a capture event. (b) Software may be useful for test purposes. (c) APRD active register when used in APWM mode." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_ECAP_CAP3" acronym="PRUSS_ECAP_CAP3" offset="0x10" width="32" description="Capture-3 Register">
    <bitfield id="CAP3" width="32" begin="31" end="0" resetval="0x0" description="In CMP mode, this is a time-stamp capture register. In APWM mode, this is the period shadow (APRD) register. User software updates the PWM period value through this register. In this mode, CAP3 shadows CAP1." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_ECAP_CAP4" acronym="PRUSS_ECAP_CAP4" offset="0x14" width="32" description="Capture-4 Register">
    <bitfield id="CAP4" width="32" begin="31" end="0" resetval="0x0" description="In CMP mode, this is a time-stamp capture register. In APWM mode, this is the compare shadow (ACMP) register. User software updates the PWM compare value through this register. In this mode, CAP4 shadows CAP2." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_ECAP_ECCTL1" acronym="PRUSS_ECAP_ECCTL1" offset="0x28" width="16" description="ECAP Control Register1">
    <bitfield id="FREE_SOFT" width="2" begin="15" end="14" resetval="0x0" description="Emulation Control 0x0 = TSCNT counter stops immediately on emulation suspend. 0x1 = TSCNT counter runs until = 0. 0x2 = TSCNT counter is unaffected by emulation suspend (Run Free). 0x3 = TSCNT counter is unaffected by emulation suspend (Run Free)." range="" rwaccess="RW"/>
    <bitfield id="EVTFLTPS" width="5" begin="13" end="9" resetval="0x0" description="Event Filter prescale select: 0x0 = Divide by 1 (i.e,. no prescale, by-pass the prescaler) 0x1 = Divide by 2 0x2 = Divide by 4 0x3 = Divide by 6 0x4 = Divide by 8 0x5 = Divide by 10 0x1E = Divide by 60 0x1F = Divide by 62" range="" rwaccess="RW"/>
    <bitfield id="CAPLDEN" width="1" begin="8" end="8" resetval="0x0" description="Enable Loading ofPRUSS_ECAP_CAP1 to PRUSS_ECAP_CAP4 registers on a capture event 0x0 = Disable PRUSS_ECAP_CAP1-PRUSS_ECAP_CAP4 register loads at capture event time. 0x1 = Enable PRUSS_ECAP_CAP1-PRUSS_ECAP_CAP4 register loads at capture event time." range="" rwaccess="RW"/>
    <bitfield id="CTRRST4" width="1" begin="7" end="7" resetval="0x0" description="Counter Reset on Capture Event 4 0x0 = Do not reset counter on Capture Event 4 (absolute time stamp operation) 0x1 = Reset counter after Capture Event 4 time-stamp has been captured (used in difference mode operation)" range="" rwaccess="RW"/>
    <bitfield id="CAP4POL" width="1" begin="6" end="6" resetval="0x0" description="Capture Event 4 Polarity select 0x0 = Capture Event 4 triggered on a rising edge (RE) 0x1 = Capture Event 4 triggered on a falling edge (FE)" range="" rwaccess="RW"/>
    <bitfield id="CTRRST3" width="1" begin="5" end="5" resetval="0x0" description="Counter Reset on Capture Event 3 0x0 = Do not reset counter on Capture Event 3 (absolute time stamp) 0x1 = Reset counter after Event 3 time-stamp has been captured (used in difference mode operation)" range="" rwaccess="RW"/>
    <bitfield id="CAP3POL" width="1" begin="4" end="4" resetval="0x0" description="Capture Event 3 Polarity select 0x0 = Capture Event 3 triggered on a rising edge (RE) 0x1 = Capture Event 3 triggered on a falling edge (FE)" range="" rwaccess="RW"/>
    <bitfield id="CTRRST2" width="1" begin="3" end="3" resetval="0x0" description="Counter Reset on Capture Event 2 0x0 = Do not reset counter on Capture Event 2 (absolute time stamp) 0x1 = Reset counter after Event 2 time-stamp has been captured (used in difference mode operation)" range="" rwaccess="RW"/>
    <bitfield id="CAP2POL" width="1" begin="2" end="2" resetval="0x0" description="Capture Event 2 Polarity select 0x0 = Capture Event 2 triggered on a rising edge (RE) 0x1 = Capture Event 2 triggered on a falling edge (FE)" range="" rwaccess="RW"/>
    <bitfield id="CTRRST1" width="1" begin="1" end="1" resetval="0x0" description="Counter Reset on Capture Event 1 0x0 = Do not reset counter on Capture Event 1 (absolute time stamp) 0x1 = Reset counter after Event 1 time-stamp has been captured (used in difference mode operation)" range="" rwaccess="RW"/>
    <bitfield id="CAP1POL" width="1" begin="0" end="0" resetval="0x0" description="Capture Event 1 Polarity select 0x0 = Capture Event 1 triggered on a rising edge (RE) 0x1 = Capture Event 1 triggered on a falling edge (FE)" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_ECAP_ECCTL2" acronym="PRUSS_ECAP_ECCTL2" offset="0x2A" width="16" description="ECAP Control Register 2">
    <bitfield id="RESERVED" width="5" begin="15" end="11" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="APWMPOL" width="1" begin="10" end="10" resetval="0x0" description="APWM output polarity select. This is applicable only in APWM operating mode 0x0 = Output is active high (Compare value defines high time) 0x1 = Output is active low (Compare value defines low time)" range="" rwaccess="RW"/>
    <bitfield id="CAPAPWM" width="1" begin="9" end="9" resetval="0x0" description="CAP/APWM operating mode select 0x0 = ECAP module operates in capture mode. This mode forces the following configuration. 0x1 = ECAP module operates in APWM mode. This mode forces the following configuration." range="" rwaccess="RW"/>
    <bitfield id="SWSYNC" width="1" begin="8" end="8" resetval="0x0" description="Software-forced Counter (TSCNT) Synchronizing. This provides a convenient software method to synchronize some or all ECAP time bases. In APWM mode, the synchronizing can also be done via the CTR = PRD event. Note: Selection CTR = PRD is meaningful only in APWM mode. However, CAP mode can be set if it is of useful. 0x0 = Writing a zero has no effect. Reading always returns a zero 0x1 = Writing a one forces a TSCNT shadow load of current ECAP module and any ECAP modules down-stream providing the SYNCO_SEL bits are 1'b00. After writing a 1, this bit returns to a zero." range="" rwaccess="RW"/>
    <bitfield id="SYNCO_SEL" width="2" begin="7" end="6" resetval="0x0" description="Sync-Out Select 0x0 = Select sync-in event to be the sync-out signal (pass through) 0x1 = Select CTR = PRD event to be the sync-out signal 0x2 = Disable sync out signal 0x3 = Disable sync out signal" range="" rwaccess="RW"/>
    <bitfield id="SYNCI_EN" width="1" begin="5" end="5" resetval="0x0" description="Counter (TSCNT) Sync-In select mode 0x0 = Disable sync-in option 0x1 = Enable counter (TSCNT) to be loaded from" range="" rwaccess="RW"/>
    <bitfield id="TSCNTSTP" width="1" begin="4" end="4" resetval="0x0" description="Time Stamp (TSCNT) Counter Stop (freeze) Control 0x0 = TSCNT stopped 0x1 = TSCNT free-running" range="" rwaccess="RW"/>
    <bitfield id="REARMRESET" width="1" begin="3" end="3" resetval="0x0" description="One-Shot Re-Arming Control, that is, wait for stop trigger. Note: The re-arm function is valid in one shot or continuous mode. 0x0 = Has no effect (reading always returns a 0) 0x1 = Arms the one-shot sequence as follows: 1) Resets the Mod4 counter to zero. 2) Unfreezes the Mod4 counter. 3) Enables capture register loads." range="" rwaccess="RW"/>
    <bitfield id="STOPVALUE" width="2" begin="2" end="1" resetval="0x3" description="Stop value for one-shot mode. This is the number (between 1 and 4) of captures allowed to occur before the CAP (1 through 4) registers are frozen, that is, capture sequence is stopped. Wrap value for continuous mode. This is the number (between 1 and 4) of the capture register in which the circular buffer wraps around and starts again. Notes: STOPVALUE is compared to Mod4 counter and, when equal, the following two actions occur. (1) Mod4 counter is stopped (frozen). (2) Capture register loads are inhibited. In one-shot mode, further interrupt events are blocked until re-armed. 0x0 = Stop after Capture Event 1 in one-shot mode. Wrap after Capture Event 1 in continuous mode. 0x1 = Stop after Capture Event 2 in one-shot mode. Wrap after Capture Event 2 in continuous mode. 0x2 = Stop after Capture Event 3 in one-shot mode. Wrap after Capture Event 3 in continuous mode. 0x3 = Stop after Capture Event 4 in one-shot mode. Wrap after Capture Event 4 in continuous mode." range="" rwaccess="RW"/>
    <bitfield id="CONTONESHT" width="1" begin="0" end="0" resetval="0x0" description="Continuous or one-shot mode control (applicable only in capture mode) 0x0 = Operate in continuous mode 0x1 = Operate in one-shot mode" range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_ECAP_ECEINT" acronym="PRUSS_ECAP_ECEINT" offset="0x2C" width="16" description="ECAP Interrupt Enable Register">
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CMPEQ" width="1" begin="7" end="7" resetval="0x0" description="Counter Equal 0x0 = Disable Compare Equal as an Interrupt source. 0x1 = Enable Compare Equal as an Interrupt source." range="" rwaccess="RW"/>
    <bitfield id="PRDEQ" width="1" begin="6" end="6" resetval="0x0" description="Counter Equal 0x0 = Disable Period Equal as an Interrupt source. 0x1 = Enable Period Equal as an Interrupt source." range="" rwaccess="RW"/>
    <bitfield id="CNTOVF" width="1" begin="5" end="5" resetval="0x0" description="Counter Overflow Interrupt Enable. 0x0 = Disable counter Overflow as an Interrupt source. 0x1 = Enable counter Overflow as an Interrupt source." range="" rwaccess="RW"/>
    <bitfield id="CEVT4" width="1" begin="4" end="4" resetval="0x0" description="Capture Event 4 Interrupt Enable. 0x0 = Disable Capture Event 4 as an Interrupt source. 0x1 = Enable Capture Event 4 as an Interrupt source." range="" rwaccess="RW"/>
    <bitfield id="CEVT3" width="1" begin="3" end="3" resetval="0x0" description="Capture Event 3 Interrupt Enable. 0x0 = Disable Capture Event 3 as an Interrupt source. 0x1 = Enable Capture Event 3 as an Interrupt source." range="" rwaccess="RW"/>
    <bitfield id="CEVT2" width="1" begin="2" end="2" resetval="0x0" description="Capture Event 2 Interrupt Enable. 0x0 = Disable Capture Event 2 as an Interrupt source. 0x1 = Enable Capture Event 2 as an Interrupt source." range="" rwaccess="RW"/>
    <bitfield id="CEVT1" width="1" begin="1" end="1" resetval="0x0" description="Capture Event 1 Interrupt Enable. 0x0 = Disable Capture Event 1 as an Interrupt source. 0x1 = Enable Capture Event 1 as an Interrupt source." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_ECAP_ECFLG" acronym="PRUSS_ECAP_ECFLG" offset="0x2E" width="16" description="ECAP Interrupt Flag Register">
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CMPEQ" width="1" begin="7" end="7" resetval="0x0" description="Compare Equal Compare Status Flag. This flag is only active in APWM mode. 0x0 = Indicates no event occurred 0x1 = Indicates the counter (TSCNT) reached the compare register value (ACMP)" range="" rwaccess="R"/>
    <bitfield id="PRDEQ" width="1" begin="6" end="6" resetval="0x0" description="Counter Equal Period Status Flag. This flag is only active in APWM mode. 0x0 = Indicates no event occurred 0x1 = Indicates the counter (TSCNT) reached the period register value (APRD) and was reset." range="" rwaccess="R"/>
    <bitfield id="CNTOVF" width="1" begin="5" end="5" resetval="0x0" description="Counter Overflow Status Flag. This flag is active in CAP and APWM mode. 0x0 = Indicates no event occurred. 0x1 = Indicates the counter (TSCNT) has made the transition from 0xFFFFFFFF to 0x00000000" range="" rwaccess="R"/>
    <bitfield id="CEVT4" width="1" begin="4" end="4" resetval="0x0" description="Capture Event 4 Status Flag This flag is only active in CAP mode. 0x0 = Indicates no event occurred 0x1 = Indicates the fourth event occurred at ECAPn pin" range="" rwaccess="R"/>
    <bitfield id="CEVT3" width="1" begin="3" end="3" resetval="0x0" description="Capture Event 3 Status Flag. This flag is active only in CAP mode. 0x0 = Indicates no event occurred. 0x1 = Indicates the third event occurred at ECAPn pin." range="" rwaccess="R"/>
    <bitfield id="CEVT2" width="1" begin="2" end="2" resetval="0x0" description="Capture Event 2 Status Flag. This flag is only active in CAP mode. 0x0 = Indicates no event occurred. 0x1 = Indicates the second event occurred at ECAPn pin." range="" rwaccess="R"/>
    <bitfield id="CEVT1" width="1" begin="1" end="1" resetval="0x0" description="Capture Event 1 Status Flag. This flag is only active in CAP mode. 0x0 = Indicates no event occurred. 0x1 = Indicates the first event occurred at ECAPn pin." range="" rwaccess="R"/>
    <bitfield id="INT" width="1" begin="0" end="0" resetval="0x0" description="Global Interrupt Status Flag 0x0 = Indicates no interrupt generated. 0x1 = Indicates that an interrupt was generated." range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_ECAP_ECCLR" acronym="PRUSS_ECAP_ECCLR" offset="0x30" width="16" description="ECAP Interrupt Clear Register">
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CMPEQ" width="1" begin="7" end="7" resetval="0x0" description="Counter Equal Compare Status Flag 0x0 = Writing a 0 has no effect. Always reads back a 0 0x1 = Writing a 1 clears the CTR=CMP flag condition" range="" rwaccess="RW"/>
    <bitfield id="PRDEQ" width="1" begin="6" end="6" resetval="0x0" description="Counter Equal Period Status Flag 0x0 = Writing a 0 has no effect. Always reads back a 0 0x1 = Writing a 1 clears the CTR=PRD flag condition" range="" rwaccess="RW"/>
    <bitfield id="CNTOVF" width="1" begin="5" end="5" resetval="0x0" description="Counter Overflow Status Flag 0x0 = Writing a 0 has no effect. Always reads back a 0 0x1 = Writing a 1 clears the CNTOVF flag condition" range="" rwaccess="RW"/>
    <bitfield id="CEVT4" width="1" begin="4" end="4" resetval="0x0" description="Capture Event 4 Status Flag 0x0 = Writing a 0 has no effect. Always reads back a 0. 0x1 = Writing a 1 clears the CEVT3 flag condition." range="" rwaccess="RW"/>
    <bitfield id="CEVT3" width="1" begin="3" end="3" resetval="0x0" description="Capture Event 3 Status Flag 0x0 = Writing a 0 has no effect. Always reads back a 0. 0x1 = Writing a 1 clears the CEVT3 flag condition." range="" rwaccess="RW"/>
    <bitfield id="CEVT2" width="1" begin="2" end="2" resetval="0x0" description="Capture Event 2 Status Flag 0x0 = Writing a 0 has no effect. Always reads back a 0. 0x1 = Writing a 1 clears the CEVT2 flag condition." range="" rwaccess="RW"/>
    <bitfield id="CEVT1" width="1" begin="1" end="1" resetval="0x0" description="Capture Event 1 Status Flag 0x0 = Writing a 0 has no effect. Always reads back a 0. 0x1 = Writing a 1 clears the CEVT1 flag condition." range="" rwaccess="RW"/>
    <bitfield id="INT" width="1" begin="0" end="0" resetval="0x0" description="Global Interrupt Clear Flag 0x0 = Writing a 0 has no effect. Always reads back a 0. 0x1 = Writing a 1 clears the INT flag and enable further interrupts to be generated if any of the event flags are set to 1." range="" rwaccess="RW"/>
  </register>
  <register id="PRUSS_ECAP_ECFRC" acronym="PRUSS_ECAP_ECFRC" offset="0x34" width="16" description="ECAP Interrupt Forcing Register">
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CMPEQ" width="1" begin="7" end="7" resetval="0x0" description="Force Counter Equal Compare Interrupt 0x0 = No effect. Always reads back a 0. 0x1 = Writing a 1 sets the CTR=CMP flag bit." range="" rwaccess="RW"/>
    <bitfield id="PRDEQ" width="1" begin="6" end="6" resetval="0x0" description="Force Counter Equal Period Interrupt 0x0 = No effect. Always reads back a 0. 0x1 = Writing a 1 sets the CTR=PRD flag bit." range="" rwaccess="RW"/>
    <bitfield id="CNTOVF" width="1" begin="5" end="5" resetval="0x0" description="Force Counter Overflow 0x0 = No effect. Always reads back a 0. 0x1 = Writing a 1 to this bit sets the CNTOVF flag bit." range="" rwaccess="RW"/>
    <bitfield id="CEVT4" width="1" begin="4" end="4" resetval="0x0" description="Force Capture Event 4 0x0 = No effect. Always reads back a 0. 0x1 = Writing a 1 sets the CEVT4 flag bit" range="" rwaccess="RW"/>
    <bitfield id="CEVT3" width="1" begin="3" end="3" resetval="0x0" description="Force Capture Event 3 0x0 = No effect. Always reads back a 0. 0x1 = Writing a 1 sets the CEVT3 flag bit" range="" rwaccess="RW"/>
    <bitfield id="CEVT2" width="1" begin="2" end="2" resetval="0x0" description="Force Capture Event 2 0x0 = No effect. Always reads back a 0. 0x1 = Writing a 1 sets the CEVT2 flag bit." range="" rwaccess="RW"/>
    <bitfield id="CEVT1" width="1" begin="1" end="1" resetval="0x0" description="Always reads back a 0. Force Capture Event 1 0x0 = No effect. 0x1 = Writing a 1 sets the CEVT1 flag bit." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="PRUSS_ECAP_PID" acronym="PRUSS_ECAP_PID" offset="0x5C" width="32" description="ECAP Revision ID">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x-" description="IP Revision" range="" rwaccess="R"/>
  </register>
</module>
