
STM32_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d370  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  0800d530  0800d530  0001d530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d67c  0800d67c  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  0800d67c  0800d67c  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d67c  0800d67c  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d67c  0800d67c  0001d67c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d680  0800d680  0001d680  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  0800d684  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d50  2000007c  0800d700  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000c04  20001dcc  0800d700  00021dcc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002d20c  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005906  00000000  00000000  0004d2b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002590  00000000  00000000  00052bc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002328  00000000  00000000  00055150  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000387a0  00000000  00000000  00057478  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002c437  00000000  00000000  0008fc18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0014fd1f  00000000  00000000  000bc04f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0020bd6e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a2e8  00000000  00000000  0020bdc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800d518 	.word	0x0800d518

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000080 	.word	0x20000080
 80001fc:	0800d518 	.word	0x0800d518

08000200 <ADC_Init>:
  .stack_size = 128 * 4,
  .priority = (osPriority_t) osPriorityNormal,
};

//initialize ADC thread
void ADC_Init(void *argument) {
 8000200:	b580      	push	{r7, lr}
 8000202:	b084      	sub	sp, #16
 8000204:	af00      	add	r7, sp, #0
 8000206:	6078      	str	r0, [r7, #4]
	ADC_HandleTypeDef *hadc = argument;
 8000208:	687b      	ldr	r3, [r7, #4]
 800020a:	60fb      	str	r3, [r7, #12]
	ADC_semHandle = osSemaphoreNew(1, 1, &ADC_sem_attributes);
 800020c:	4a0c      	ldr	r2, [pc, #48]	; (8000240 <ADC_Init+0x40>)
 800020e:	2101      	movs	r1, #1
 8000210:	2001      	movs	r0, #1
 8000212:	f009 fd7d 	bl	8009d10 <osSemaphoreNew>
 8000216:	4603      	mov	r3, r0
 8000218:	4a0a      	ldr	r2, [pc, #40]	; (8000244 <ADC_Init+0x44>)
 800021a:	6013      	str	r3, [r2, #0]
	thr_1 = osThreadNew(ADC_collect, &hadc1, &thr_1_attributes);
 800021c:	4a0a      	ldr	r2, [pc, #40]	; (8000248 <ADC_Init+0x48>)
 800021e:	490b      	ldr	r1, [pc, #44]	; (800024c <ADC_Init+0x4c>)
 8000220:	480b      	ldr	r0, [pc, #44]	; (8000250 <ADC_Init+0x50>)
 8000222:	f009 fcc8 	bl	8009bb6 <osThreadNew>
 8000226:	4603      	mov	r3, r0
 8000228:	4a0a      	ldr	r2, [pc, #40]	; (8000254 <ADC_Init+0x54>)
 800022a:	6013      	str	r3, [r2, #0]
	HAL_ADC_Start_DMA(hadc, (uint32_t*)ADC_buffer_raw, 9);
 800022c:	2209      	movs	r2, #9
 800022e:	490a      	ldr	r1, [pc, #40]	; (8000258 <ADC_Init+0x58>)
 8000230:	68f8      	ldr	r0, [r7, #12]
 8000232:	f001 fd29 	bl	8001c88 <HAL_ADC_Start_DMA>
}
 8000236:	bf00      	nop
 8000238:	3710      	adds	r7, #16
 800023a:	46bd      	mov	sp, r7
 800023c:	bd80      	pop	{r7, pc}
 800023e:	bf00      	nop
 8000240:	0800d568 	.word	0x0800d568
 8000244:	200000b8 	.word	0x200000b8
 8000248:	0800d578 	.word	0x0800d578
 800024c:	20000114 	.word	0x20000114
 8000250:	0800031d 	.word	0x0800031d
 8000254:	20000110 	.word	0x20000110
 8000258:	20000098 	.word	0x20000098

0800025c <HAL_ADC_ConvCpltCallback>:

//since ADC 1 has 3 pins we are getting data from, our adc buffer raw has space for 9 values
//aka 3x of adc pins.
//We average out the 3 ADC values for each pin
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 800025c:	b580      	push	{r7, lr}
 800025e:	b084      	sub	sp, #16
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]
	// average the ADC values from 3 consecutive samples and convert them into the analog values with the formula (VREF-GND)/ADC_BIT_RESOLUTION
	for(int i = 0 ; i < 3; i++) {
 8000264:	2300      	movs	r3, #0
 8000266:	60fb      	str	r3, [r7, #12]
 8000268:	e03f      	b.n	80002ea <HAL_ADC_ConvCpltCallback+0x8e>
		ADC_buffer_processed[i] = ((VREF-GND)/ADC_RESO_BIT)*((float)ADC_buffer_raw[0 + i] + ADC_buffer_raw[3 + i] + ADC_buffer_raw[6 + i])/3;
 800026a:	4b26      	ldr	r3, [pc, #152]	; (8000304 <HAL_ADC_ConvCpltCallback+0xa8>)
 800026c:	ed93 7a00 	vldr	s14, [r3]
 8000270:	4b25      	ldr	r3, [pc, #148]	; (8000308 <HAL_ADC_ConvCpltCallback+0xac>)
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	ee07 3a90 	vmov	s15, r3
 8000278:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800027c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000280:	4b22      	ldr	r3, [pc, #136]	; (800030c <HAL_ADC_ConvCpltCallback+0xb0>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	ee07 3a90 	vmov	s15, r3
 8000288:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800028c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000290:	4a1f      	ldr	r2, [pc, #124]	; (8000310 <HAL_ADC_ConvCpltCallback+0xb4>)
 8000292:	68fb      	ldr	r3, [r7, #12]
 8000294:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000298:	ee07 3a90 	vmov	s15, r3
 800029c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80002a0:	68fb      	ldr	r3, [r7, #12]
 80002a2:	3303      	adds	r3, #3
 80002a4:	4a1a      	ldr	r2, [pc, #104]	; (8000310 <HAL_ADC_ConvCpltCallback+0xb4>)
 80002a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80002aa:	ee07 3a90 	vmov	s15, r3
 80002ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80002b2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80002b6:	68fb      	ldr	r3, [r7, #12]
 80002b8:	3306      	adds	r3, #6
 80002ba:	4a15      	ldr	r2, [pc, #84]	; (8000310 <HAL_ADC_ConvCpltCallback+0xb4>)
 80002bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80002c0:	ee07 3a90 	vmov	s15, r3
 80002c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80002c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80002cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80002d0:	eef0 6a08 	vmov.f32	s13, #8	; 0x40400000  3.0
 80002d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80002d8:	4a0e      	ldr	r2, [pc, #56]	; (8000314 <HAL_ADC_ConvCpltCallback+0xb8>)
 80002da:	68fb      	ldr	r3, [r7, #12]
 80002dc:	009b      	lsls	r3, r3, #2
 80002de:	4413      	add	r3, r2
 80002e0:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0 ; i < 3; i++) {
 80002e4:	68fb      	ldr	r3, [r7, #12]
 80002e6:	3301      	adds	r3, #1
 80002e8:	60fb      	str	r3, [r7, #12]
 80002ea:	68fb      	ldr	r3, [r7, #12]
 80002ec:	2b02      	cmp	r3, #2
 80002ee:	ddbc      	ble.n	800026a <HAL_ADC_ConvCpltCallback+0xe>
	}
	osSemaphoreRelease(ADC_semHandle);
 80002f0:	4b09      	ldr	r3, [pc, #36]	; (8000318 <HAL_ADC_ConvCpltCallback+0xbc>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	4618      	mov	r0, r3
 80002f6:	f009 fde7 	bl	8009ec8 <osSemaphoreRelease>
}
 80002fa:	bf00      	nop
 80002fc:	3710      	adds	r7, #16
 80002fe:	46bd      	mov	sp, r7
 8000300:	bd80      	pop	{r7, pc}
 8000302:	bf00      	nop
 8000304:	20000000 	.word	0x20000000
 8000308:	200000bc 	.word	0x200000bc
 800030c:	20000004 	.word	0x20000004
 8000310:	20000098 	.word	0x20000098
 8000314:	200000ac 	.word	0x200000ac
 8000318:	200000b8 	.word	0x200000b8

0800031c <ADC_collect>:

//collect raw adc data through the DMA
void ADC_collect(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	af00      	add	r7, sp, #0

  /* Infinite loop */
//	memset(ADC_buffer_raw, 0, sizeof(ADC_buffer_raw));
  for(;;)
  {
	  osSemaphoreAcquire(ADC_semHandle, osWaitForever);
 8000320:	4b05      	ldr	r3, [pc, #20]	; (8000338 <ADC_collect+0x1c>)
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000328:	4618      	mov	r0, r3
 800032a:	f009 fd7b 	bl	8009e24 <osSemaphoreAcquire>
	  // process adc buffer good

    osDelay(1);
 800032e:	2001      	movs	r0, #1
 8000330:	f009 fcd3 	bl	8009cda <osDelay>
	  osSemaphoreAcquire(ADC_semHandle, osWaitForever);
 8000334:	e7f4      	b.n	8000320 <ADC_collect+0x4>
 8000336:	bf00      	nop
 8000338:	200000b8 	.word	0x200000b8

0800033c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000340:	f001 f90b 	bl	800155a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000344:	f000 f82a 	bl	800039c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000348:	f000 fa64 	bl	8000814 <MX_GPIO_Init>
  MX_DMA_Init();
 800034c:	f000 f9d2 	bl	80006f4 <MX_DMA_Init>
  MX_FMC_Init();
 8000350:	f000 f9fa 	bl	8000748 <MX_FMC_Init>
  MX_I2C1_Init();
 8000354:	f000 f92e 	bl	80005b4 <MX_I2C1_Init>
  MX_SDMMC1_SD_Init();
 8000358:	f000 f96c 	bl	8000634 <MX_SDMMC1_SD_Init>
  MX_SPI2_Init();
 800035c:	f000 f98c 	bl	8000678 <MX_SPI2_Init>
  MX_CAN1_Init();
 8000360:	f000 f8f2 	bl	8000548 <MX_CAN1_Init>
  MX_ADC1_Init();
 8000364:	f000 f868 	bl	8000438 <MX_ADC1_Init>
  MX_FATFS_Init();
 8000368:	f009 f8a6 	bl	80094b8 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800036c:	f009 fba2 	bl	8009ab4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000370:	4a06      	ldr	r2, [pc, #24]	; (800038c <main+0x50>)
 8000372:	2100      	movs	r1, #0
 8000374:	4806      	ldr	r0, [pc, #24]	; (8000390 <main+0x54>)
 8000376:	f009 fc1e 	bl	8009bb6 <osThreadNew>
 800037a:	4603      	mov	r3, r0
 800037c:	4a05      	ldr	r2, [pc, #20]	; (8000394 <main+0x58>)
 800037e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  ADC_Init(&hadc1);
 8000380:	4805      	ldr	r0, [pc, #20]	; (8000398 <main+0x5c>)
 8000382:	f7ff ff3d 	bl	8000200 <ADC_Init>
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000386:	f009 fbdb 	bl	8009b40 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800038a:	e7fe      	b.n	800038a <main+0x4e>
 800038c:	0800d59c 	.word	0x0800d59c
 8000390:	08000cb1 	.word	0x08000cb1
 8000394:	2000038c 	.word	0x2000038c
 8000398:	20000114 	.word	0x20000114

0800039c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b096      	sub	sp, #88	; 0x58
 80003a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003a2:	f107 0314 	add.w	r3, r7, #20
 80003a6:	2244      	movs	r2, #68	; 0x44
 80003a8:	2100      	movs	r1, #0
 80003aa:	4618      	mov	r0, r3
 80003ac:	f00c ffea 	bl	800d384 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003b0:	463b      	mov	r3, r7
 80003b2:	2200      	movs	r2, #0
 80003b4:	601a      	str	r2, [r3, #0]
 80003b6:	605a      	str	r2, [r3, #4]
 80003b8:	609a      	str	r2, [r3, #8]
 80003ba:	60da      	str	r2, [r3, #12]
 80003bc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80003be:	2000      	movs	r0, #0
 80003c0:	f003 fb58 	bl	8003a74 <HAL_PWREx_ControlVoltageScaling>
 80003c4:	4603      	mov	r3, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d001      	beq.n	80003ce <SystemClock_Config+0x32>
  {
    Error_Handler();
 80003ca:	f000 fc8b 	bl	8000ce4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003ce:	2301      	movs	r3, #1
 80003d0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003d6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003d8:	2302      	movs	r3, #2
 80003da:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003dc:	2303      	movs	r3, #3
 80003de:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 80003e0:	2302      	movs	r3, #2
 80003e2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 30;
 80003e4:	231e      	movs	r3, #30
 80003e6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80003e8:	2302      	movs	r3, #2
 80003ea:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80003ec:	2302      	movs	r3, #2
 80003ee:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80003f0:	2302      	movs	r3, #2
 80003f2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003f4:	f107 0314 	add.w	r3, r7, #20
 80003f8:	4618      	mov	r0, r3
 80003fa:	f003 fbef 	bl	8003bdc <HAL_RCC_OscConfig>
 80003fe:	4603      	mov	r3, r0
 8000400:	2b00      	cmp	r3, #0
 8000402:	d001      	beq.n	8000408 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8000404:	f000 fc6e 	bl	8000ce4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000408:	230f      	movs	r3, #15
 800040a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800040c:	2303      	movs	r3, #3
 800040e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000410:	2300      	movs	r3, #0
 8000412:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000414:	2300      	movs	r3, #0
 8000416:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000418:	2300      	movs	r3, #0
 800041a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800041c:	463b      	mov	r3, r7
 800041e:	2105      	movs	r1, #5
 8000420:	4618      	mov	r0, r3
 8000422:	f003 fff5 	bl	8004410 <HAL_RCC_ClockConfig>
 8000426:	4603      	mov	r3, r0
 8000428:	2b00      	cmp	r3, #0
 800042a:	d001      	beq.n	8000430 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800042c:	f000 fc5a 	bl	8000ce4 <Error_Handler>
  }
}
 8000430:	bf00      	nop
 8000432:	3758      	adds	r7, #88	; 0x58
 8000434:	46bd      	mov	sp, r7
 8000436:	bd80      	pop	{r7, pc}

08000438 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	b086      	sub	sp, #24
 800043c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800043e:	463b      	mov	r3, r7
 8000440:	2200      	movs	r2, #0
 8000442:	601a      	str	r2, [r3, #0]
 8000444:	605a      	str	r2, [r3, #4]
 8000446:	609a      	str	r2, [r3, #8]
 8000448:	60da      	str	r2, [r3, #12]
 800044a:	611a      	str	r2, [r3, #16]
 800044c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800044e:	4b39      	ldr	r3, [pc, #228]	; (8000534 <MX_ADC1_Init+0xfc>)
 8000450:	4a39      	ldr	r2, [pc, #228]	; (8000538 <MX_ADC1_Init+0x100>)
 8000452:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000454:	4b37      	ldr	r3, [pc, #220]	; (8000534 <MX_ADC1_Init+0xfc>)
 8000456:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800045a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800045c:	4b35      	ldr	r3, [pc, #212]	; (8000534 <MX_ADC1_Init+0xfc>)
 800045e:	2200      	movs	r2, #0
 8000460:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000462:	4b34      	ldr	r3, [pc, #208]	; (8000534 <MX_ADC1_Init+0xfc>)
 8000464:	2200      	movs	r2, #0
 8000466:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000468:	4b32      	ldr	r3, [pc, #200]	; (8000534 <MX_ADC1_Init+0xfc>)
 800046a:	2201      	movs	r2, #1
 800046c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800046e:	4b31      	ldr	r3, [pc, #196]	; (8000534 <MX_ADC1_Init+0xfc>)
 8000470:	2208      	movs	r2, #8
 8000472:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000474:	4b2f      	ldr	r3, [pc, #188]	; (8000534 <MX_ADC1_Init+0xfc>)
 8000476:	2200      	movs	r2, #0
 8000478:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800047a:	4b2e      	ldr	r3, [pc, #184]	; (8000534 <MX_ADC1_Init+0xfc>)
 800047c:	2201      	movs	r2, #1
 800047e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 8000480:	4b2c      	ldr	r3, [pc, #176]	; (8000534 <MX_ADC1_Init+0xfc>)
 8000482:	2203      	movs	r2, #3
 8000484:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000486:	4b2b      	ldr	r3, [pc, #172]	; (8000534 <MX_ADC1_Init+0xfc>)
 8000488:	2200      	movs	r2, #0
 800048a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800048e:	4b29      	ldr	r3, [pc, #164]	; (8000534 <MX_ADC1_Init+0xfc>)
 8000490:	2200      	movs	r2, #0
 8000492:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000494:	4b27      	ldr	r3, [pc, #156]	; (8000534 <MX_ADC1_Init+0xfc>)
 8000496:	2200      	movs	r2, #0
 8000498:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800049a:	4b26      	ldr	r3, [pc, #152]	; (8000534 <MX_ADC1_Init+0xfc>)
 800049c:	2201      	movs	r2, #1
 800049e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80004a2:	4b24      	ldr	r3, [pc, #144]	; (8000534 <MX_ADC1_Init+0xfc>)
 80004a4:	2200      	movs	r2, #0
 80004a6:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80004a8:	4b22      	ldr	r3, [pc, #136]	; (8000534 <MX_ADC1_Init+0xfc>)
 80004aa:	2200      	movs	r2, #0
 80004ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.DFSDMConfig = ADC_DFSDM_MODE_ENABLE;
 80004b0:	4b20      	ldr	r3, [pc, #128]	; (8000534 <MX_ADC1_Init+0xfc>)
 80004b2:	2204      	movs	r2, #4
 80004b4:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80004b6:	481f      	ldr	r0, [pc, #124]	; (8000534 <MX_ADC1_Init+0xfc>)
 80004b8:	f001 fa9a 	bl	80019f0 <HAL_ADC_Init>
 80004bc:	4603      	mov	r3, r0
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d001      	beq.n	80004c6 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80004c2:	f000 fc0f 	bl	8000ce4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80004c6:	4b1d      	ldr	r3, [pc, #116]	; (800053c <MX_ADC1_Init+0x104>)
 80004c8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80004ca:	2306      	movs	r3, #6
 80004cc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 80004ce:	2305      	movs	r3, #5
 80004d0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80004d2:	237f      	movs	r3, #127	; 0x7f
 80004d4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80004d6:	2304      	movs	r3, #4
 80004d8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80004da:	2300      	movs	r3, #0
 80004dc:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004de:	463b      	mov	r3, r7
 80004e0:	4619      	mov	r1, r3
 80004e2:	4814      	ldr	r0, [pc, #80]	; (8000534 <MX_ADC1_Init+0xfc>)
 80004e4:	f001 fe26 	bl	8002134 <HAL_ADC_ConfigChannel>
 80004e8:	4603      	mov	r3, r0
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d001      	beq.n	80004f2 <MX_ADC1_Init+0xba>
  {
    Error_Handler();
 80004ee:	f000 fbf9 	bl	8000ce4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80004f2:	4b13      	ldr	r3, [pc, #76]	; (8000540 <MX_ADC1_Init+0x108>)
 80004f4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80004f6:	230c      	movs	r3, #12
 80004f8:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004fa:	463b      	mov	r3, r7
 80004fc:	4619      	mov	r1, r3
 80004fe:	480d      	ldr	r0, [pc, #52]	; (8000534 <MX_ADC1_Init+0xfc>)
 8000500:	f001 fe18 	bl	8002134 <HAL_ADC_ConfigChannel>
 8000504:	4603      	mov	r3, r0
 8000506:	2b00      	cmp	r3, #0
 8000508:	d001      	beq.n	800050e <MX_ADC1_Init+0xd6>
  {
    Error_Handler();
 800050a:	f000 fbeb 	bl	8000ce4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800050e:	4b0d      	ldr	r3, [pc, #52]	; (8000544 <MX_ADC1_Init+0x10c>)
 8000510:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000512:	2312      	movs	r3, #18
 8000514:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000516:	463b      	mov	r3, r7
 8000518:	4619      	mov	r1, r3
 800051a:	4806      	ldr	r0, [pc, #24]	; (8000534 <MX_ADC1_Init+0xfc>)
 800051c:	f001 fe0a 	bl	8002134 <HAL_ADC_ConfigChannel>
 8000520:	4603      	mov	r3, r0
 8000522:	2b00      	cmp	r3, #0
 8000524:	d001      	beq.n	800052a <MX_ADC1_Init+0xf2>
  {
    Error_Handler();
 8000526:	f000 fbdd 	bl	8000ce4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800052a:	bf00      	nop
 800052c:	3718      	adds	r7, #24
 800052e:	46bd      	mov	sp, r7
 8000530:	bd80      	pop	{r7, pc}
 8000532:	bf00      	nop
 8000534:	20000114 	.word	0x20000114
 8000538:	50040000 	.word	0x50040000
 800053c:	14f00020 	.word	0x14f00020
 8000540:	19200040 	.word	0x19200040
 8000544:	1d500080 	.word	0x1d500080

08000548 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800054c:	4b17      	ldr	r3, [pc, #92]	; (80005ac <MX_CAN1_Init+0x64>)
 800054e:	4a18      	ldr	r2, [pc, #96]	; (80005b0 <MX_CAN1_Init+0x68>)
 8000550:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 20;
 8000552:	4b16      	ldr	r3, [pc, #88]	; (80005ac <MX_CAN1_Init+0x64>)
 8000554:	2214      	movs	r2, #20
 8000556:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000558:	4b14      	ldr	r3, [pc, #80]	; (80005ac <MX_CAN1_Init+0x64>)
 800055a:	2200      	movs	r2, #0
 800055c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800055e:	4b13      	ldr	r3, [pc, #76]	; (80005ac <MX_CAN1_Init+0x64>)
 8000560:	2200      	movs	r2, #0
 8000562:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 8000564:	4b11      	ldr	r3, [pc, #68]	; (80005ac <MX_CAN1_Init+0x64>)
 8000566:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 800056a:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_4TQ;
 800056c:	4b0f      	ldr	r3, [pc, #60]	; (80005ac <MX_CAN1_Init+0x64>)
 800056e:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8000572:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000574:	4b0d      	ldr	r3, [pc, #52]	; (80005ac <MX_CAN1_Init+0x64>)
 8000576:	2200      	movs	r2, #0
 8000578:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800057a:	4b0c      	ldr	r3, [pc, #48]	; (80005ac <MX_CAN1_Init+0x64>)
 800057c:	2200      	movs	r2, #0
 800057e:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000580:	4b0a      	ldr	r3, [pc, #40]	; (80005ac <MX_CAN1_Init+0x64>)
 8000582:	2200      	movs	r2, #0
 8000584:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000586:	4b09      	ldr	r3, [pc, #36]	; (80005ac <MX_CAN1_Init+0x64>)
 8000588:	2200      	movs	r2, #0
 800058a:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800058c:	4b07      	ldr	r3, [pc, #28]	; (80005ac <MX_CAN1_Init+0x64>)
 800058e:	2200      	movs	r2, #0
 8000590:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000592:	4b06      	ldr	r3, [pc, #24]	; (80005ac <MX_CAN1_Init+0x64>)
 8000594:	2200      	movs	r2, #0
 8000596:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000598:	4804      	ldr	r0, [pc, #16]	; (80005ac <MX_CAN1_Init+0x64>)
 800059a:	f002 fb13 	bl	8002bc4 <HAL_CAN_Init>
 800059e:	4603      	mov	r3, r0
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d001      	beq.n	80005a8 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 80005a4:	f000 fb9e 	bl	8000ce4 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80005a8:	bf00      	nop
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	200001dc 	.word	0x200001dc
 80005b0:	40006400 	.word	0x40006400

080005b4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005b8:	4b1b      	ldr	r3, [pc, #108]	; (8000628 <MX_I2C1_Init+0x74>)
 80005ba:	4a1c      	ldr	r2, [pc, #112]	; (800062c <MX_I2C1_Init+0x78>)
 80005bc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 80005be:	4b1a      	ldr	r3, [pc, #104]	; (8000628 <MX_I2C1_Init+0x74>)
 80005c0:	4a1b      	ldr	r2, [pc, #108]	; (8000630 <MX_I2C1_Init+0x7c>)
 80005c2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80005c4:	4b18      	ldr	r3, [pc, #96]	; (8000628 <MX_I2C1_Init+0x74>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005ca:	4b17      	ldr	r3, [pc, #92]	; (8000628 <MX_I2C1_Init+0x74>)
 80005cc:	2201      	movs	r2, #1
 80005ce:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005d0:	4b15      	ldr	r3, [pc, #84]	; (8000628 <MX_I2C1_Init+0x74>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80005d6:	4b14      	ldr	r3, [pc, #80]	; (8000628 <MX_I2C1_Init+0x74>)
 80005d8:	2200      	movs	r2, #0
 80005da:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80005dc:	4b12      	ldr	r3, [pc, #72]	; (8000628 <MX_I2C1_Init+0x74>)
 80005de:	2200      	movs	r2, #0
 80005e0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005e2:	4b11      	ldr	r3, [pc, #68]	; (8000628 <MX_I2C1_Init+0x74>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005e8:	4b0f      	ldr	r3, [pc, #60]	; (8000628 <MX_I2C1_Init+0x74>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80005ee:	480e      	ldr	r0, [pc, #56]	; (8000628 <MX_I2C1_Init+0x74>)
 80005f0:	f003 f8fa 	bl	80037e8 <HAL_I2C_Init>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80005fa:	f000 fb73 	bl	8000ce4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80005fe:	2100      	movs	r1, #0
 8000600:	4809      	ldr	r0, [pc, #36]	; (8000628 <MX_I2C1_Init+0x74>)
 8000602:	f003 f980 	bl	8003906 <HAL_I2CEx_ConfigAnalogFilter>
 8000606:	4603      	mov	r3, r0
 8000608:	2b00      	cmp	r3, #0
 800060a:	d001      	beq.n	8000610 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800060c:	f000 fb6a 	bl	8000ce4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000610:	2100      	movs	r1, #0
 8000612:	4805      	ldr	r0, [pc, #20]	; (8000628 <MX_I2C1_Init+0x74>)
 8000614:	f003 f9c2 	bl	800399c <HAL_I2CEx_ConfigDigitalFilter>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d001      	beq.n	8000622 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800061e:	f000 fb61 	bl	8000ce4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000622:	bf00      	nop
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	20000204 	.word	0x20000204
 800062c:	40005400 	.word	0x40005400
 8000630:	307075b1 	.word	0x307075b1

08000634 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000634:	b480      	push	{r7}
 8000636:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000638:	4b0d      	ldr	r3, [pc, #52]	; (8000670 <MX_SDMMC1_SD_Init+0x3c>)
 800063a:	4a0e      	ldr	r2, [pc, #56]	; (8000674 <MX_SDMMC1_SD_Init+0x40>)
 800063c:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 800063e:	4b0c      	ldr	r3, [pc, #48]	; (8000670 <MX_SDMMC1_SD_Init+0x3c>)
 8000640:	2200      	movs	r2, #0
 8000642:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000644:	4b0a      	ldr	r3, [pc, #40]	; (8000670 <MX_SDMMC1_SD_Init+0x3c>)
 8000646:	2200      	movs	r2, #0
 8000648:	609a      	str	r2, [r3, #8]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 800064a:	4b09      	ldr	r3, [pc, #36]	; (8000670 <MX_SDMMC1_SD_Init+0x3c>)
 800064c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000650:	60da      	str	r2, [r3, #12]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000652:	4b07      	ldr	r3, [pc, #28]	; (8000670 <MX_SDMMC1_SD_Init+0x3c>)
 8000654:	2200      	movs	r2, #0
 8000656:	611a      	str	r2, [r3, #16]
  hsd1.Init.ClockDiv = 0;
 8000658:	4b05      	ldr	r3, [pc, #20]	; (8000670 <MX_SDMMC1_SD_Init+0x3c>)
 800065a:	2200      	movs	r2, #0
 800065c:	615a      	str	r2, [r3, #20]
  hsd1.Init.Transceiver = SDMMC_TRANSCEIVER_DISABLE;
 800065e:	4b04      	ldr	r3, [pc, #16]	; (8000670 <MX_SDMMC1_SD_Init+0x3c>)
 8000660:	2200      	movs	r2, #0
 8000662:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000664:	bf00      	nop
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	20000258 	.word	0x20000258
 8000674:	50062400 	.word	0x50062400

08000678 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800067c:	4b1b      	ldr	r3, [pc, #108]	; (80006ec <MX_SPI2_Init+0x74>)
 800067e:	4a1c      	ldr	r2, [pc, #112]	; (80006f0 <MX_SPI2_Init+0x78>)
 8000680:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000682:	4b1a      	ldr	r3, [pc, #104]	; (80006ec <MX_SPI2_Init+0x74>)
 8000684:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000688:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800068a:	4b18      	ldr	r3, [pc, #96]	; (80006ec <MX_SPI2_Init+0x74>)
 800068c:	2200      	movs	r2, #0
 800068e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8000690:	4b16      	ldr	r3, [pc, #88]	; (80006ec <MX_SPI2_Init+0x74>)
 8000692:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000696:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000698:	4b14      	ldr	r3, [pc, #80]	; (80006ec <MX_SPI2_Init+0x74>)
 800069a:	2200      	movs	r2, #0
 800069c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800069e:	4b13      	ldr	r3, [pc, #76]	; (80006ec <MX_SPI2_Init+0x74>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80006a4:	4b11      	ldr	r3, [pc, #68]	; (80006ec <MX_SPI2_Init+0x74>)
 80006a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006aa:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80006ac:	4b0f      	ldr	r3, [pc, #60]	; (80006ec <MX_SPI2_Init+0x74>)
 80006ae:	2208      	movs	r2, #8
 80006b0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006b2:	4b0e      	ldr	r3, [pc, #56]	; (80006ec <MX_SPI2_Init+0x74>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80006b8:	4b0c      	ldr	r3, [pc, #48]	; (80006ec <MX_SPI2_Init+0x74>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006be:	4b0b      	ldr	r3, [pc, #44]	; (80006ec <MX_SPI2_Init+0x74>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80006c4:	4b09      	ldr	r3, [pc, #36]	; (80006ec <MX_SPI2_Init+0x74>)
 80006c6:	2207      	movs	r2, #7
 80006c8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80006ca:	4b08      	ldr	r3, [pc, #32]	; (80006ec <MX_SPI2_Init+0x74>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80006d0:	4b06      	ldr	r3, [pc, #24]	; (80006ec <MX_SPI2_Init+0x74>)
 80006d2:	2208      	movs	r2, #8
 80006d4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80006d6:	4805      	ldr	r0, [pc, #20]	; (80006ec <MX_SPI2_Init+0x74>)
 80006d8:	f007 fc25 	bl	8007f26 <HAL_SPI_Init>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80006e2:	f000 faff 	bl	8000ce4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80006e6:	bf00      	nop
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	200002d8 	.word	0x200002d8
 80006f0:	40003800 	.word	0x40003800

080006f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80006fa:	4b12      	ldr	r3, [pc, #72]	; (8000744 <MX_DMA_Init+0x50>)
 80006fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80006fe:	4a11      	ldr	r2, [pc, #68]	; (8000744 <MX_DMA_Init+0x50>)
 8000700:	f043 0304 	orr.w	r3, r3, #4
 8000704:	6493      	str	r3, [r2, #72]	; 0x48
 8000706:	4b0f      	ldr	r3, [pc, #60]	; (8000744 <MX_DMA_Init+0x50>)
 8000708:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800070a:	f003 0304 	and.w	r3, r3, #4
 800070e:	607b      	str	r3, [r7, #4]
 8000710:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000712:	4b0c      	ldr	r3, [pc, #48]	; (8000744 <MX_DMA_Init+0x50>)
 8000714:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000716:	4a0b      	ldr	r2, [pc, #44]	; (8000744 <MX_DMA_Init+0x50>)
 8000718:	f043 0301 	orr.w	r3, r3, #1
 800071c:	6493      	str	r3, [r2, #72]	; 0x48
 800071e:	4b09      	ldr	r3, [pc, #36]	; (8000744 <MX_DMA_Init+0x50>)
 8000720:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000722:	f003 0301 	and.w	r3, r3, #1
 8000726:	603b      	str	r3, [r7, #0]
 8000728:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 800072a:	2200      	movs	r2, #0
 800072c:	2105      	movs	r1, #5
 800072e:	200e      	movs	r0, #14
 8000730:	f002 fbfc 	bl	8002f2c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000734:	200e      	movs	r0, #14
 8000736:	f002 fc15 	bl	8002f64 <HAL_NVIC_EnableIRQ>

}
 800073a:	bf00      	nop
 800073c:	3708      	adds	r7, #8
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
 8000742:	bf00      	nop
 8000744:	40021000 	.word	0x40021000

08000748 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b088      	sub	sp, #32
 800074c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_NORSRAM_TimingTypeDef Timing = {0};
 800074e:	463b      	mov	r3, r7
 8000750:	2220      	movs	r2, #32
 8000752:	2100      	movs	r1, #0
 8000754:	4618      	mov	r0, r3
 8000756:	f00c fe15 	bl	800d384 <memset>

  /* USER CODE END FMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FMC_NORSRAM_DEVICE;
 800075a:	4b2c      	ldr	r3, [pc, #176]	; (800080c <MX_FMC_Init+0xc4>)
 800075c:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000760:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FMC_NORSRAM_EXTENDED_DEVICE;
 8000762:	4b2a      	ldr	r3, [pc, #168]	; (800080c <MX_FMC_Init+0xc4>)
 8000764:	4a2a      	ldr	r2, [pc, #168]	; (8000810 <MX_FMC_Init+0xc8>)
 8000766:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FMC_NORSRAM_BANK1;
 8000768:	4b28      	ldr	r3, [pc, #160]	; (800080c <MX_FMC_Init+0xc4>)
 800076a:	2200      	movs	r2, #0
 800076c:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FMC_DATA_ADDRESS_MUX_DISABLE;
 800076e:	4b27      	ldr	r3, [pc, #156]	; (800080c <MX_FMC_Init+0xc4>)
 8000770:	2200      	movs	r2, #0
 8000772:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FMC_MEMORY_TYPE_PSRAM;
 8000774:	4b25      	ldr	r3, [pc, #148]	; (800080c <MX_FMC_Init+0xc4>)
 8000776:	2204      	movs	r2, #4
 8000778:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FMC_NORSRAM_MEM_BUS_WIDTH_16;
 800077a:	4b24      	ldr	r3, [pc, #144]	; (800080c <MX_FMC_Init+0xc4>)
 800077c:	2210      	movs	r2, #16
 800077e:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FMC_BURST_ACCESS_MODE_ENABLE;
 8000780:	4b22      	ldr	r3, [pc, #136]	; (800080c <MX_FMC_Init+0xc4>)
 8000782:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000786:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FMC_WAIT_SIGNAL_POLARITY_LOW;
 8000788:	4b20      	ldr	r3, [pc, #128]	; (800080c <MX_FMC_Init+0xc4>)
 800078a:	2200      	movs	r2, #0
 800078c:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FMC_WAIT_TIMING_BEFORE_WS;
 800078e:	4b1f      	ldr	r3, [pc, #124]	; (800080c <MX_FMC_Init+0xc4>)
 8000790:	2200      	movs	r2, #0
 8000792:	621a      	str	r2, [r3, #32]
  hsram1.Init.WriteOperation = FMC_WRITE_OPERATION_DISABLE;
 8000794:	4b1d      	ldr	r3, [pc, #116]	; (800080c <MX_FMC_Init+0xc4>)
 8000796:	2200      	movs	r2, #0
 8000798:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WaitSignal = FMC_WAIT_SIGNAL_ENABLE;
 800079a:	4b1c      	ldr	r3, [pc, #112]	; (800080c <MX_FMC_Init+0xc4>)
 800079c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80007a0:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.ExtendedMode = FMC_EXTENDED_MODE_DISABLE;
 80007a2:	4b1a      	ldr	r3, [pc, #104]	; (800080c <MX_FMC_Init+0xc4>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.AsynchronousWait = FMC_ASYNCHRONOUS_WAIT_DISABLE;
 80007a8:	4b18      	ldr	r3, [pc, #96]	; (800080c <MX_FMC_Init+0xc4>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.WriteBurst = FMC_WRITE_BURST_ENABLE;
 80007ae:	4b17      	ldr	r3, [pc, #92]	; (800080c <MX_FMC_Init+0xc4>)
 80007b0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80007b4:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.ContinuousClock = FMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 80007b6:	4b15      	ldr	r3, [pc, #84]	; (800080c <MX_FMC_Init+0xc4>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.WriteFifo = FMC_WRITE_FIFO_ENABLE;
 80007bc:	4b13      	ldr	r3, [pc, #76]	; (800080c <MX_FMC_Init+0xc4>)
 80007be:	2200      	movs	r2, #0
 80007c0:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.NBLSetupTime = 0;
 80007c2:	4b12      	ldr	r3, [pc, #72]	; (800080c <MX_FMC_Init+0xc4>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	645a      	str	r2, [r3, #68]	; 0x44
  hsram1.Init.PageSize = FMC_PAGE_SIZE_NONE;
 80007c8:	4b10      	ldr	r3, [pc, #64]	; (800080c <MX_FMC_Init+0xc4>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	641a      	str	r2, [r3, #64]	; 0x40
  /* Timing */
  Timing.AddressSetupTime = 15;
 80007ce:	230f      	movs	r3, #15
 80007d0:	603b      	str	r3, [r7, #0]
  Timing.AddressHoldTime = 15;
 80007d2:	230f      	movs	r3, #15
 80007d4:	607b      	str	r3, [r7, #4]
  Timing.DataSetupTime = 255;
 80007d6:	23ff      	movs	r3, #255	; 0xff
 80007d8:	60bb      	str	r3, [r7, #8]
  Timing.DataHoldTime = 0;
 80007da:	2300      	movs	r3, #0
 80007dc:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 80007de:	230f      	movs	r3, #15
 80007e0:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80007e2:	2310      	movs	r3, #16
 80007e4:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 2;
 80007e6:	2302      	movs	r3, #2
 80007e8:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FMC_ACCESS_MODE_A;
 80007ea:	2300      	movs	r3, #0
 80007ec:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 80007ee:	463b      	mov	r3, r7
 80007f0:	2200      	movs	r2, #0
 80007f2:	4619      	mov	r1, r3
 80007f4:	4805      	ldr	r0, [pc, #20]	; (800080c <MX_FMC_Init+0xc4>)
 80007f6:	f007 fc39 	bl	800806c <HAL_SRAM_Init>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d001      	beq.n	8000804 <MX_FMC_Init+0xbc>
  {
    Error_Handler( );
 8000800:	f000 fa70 	bl	8000ce4 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8000804:	bf00      	nop
 8000806:	3720      	adds	r7, #32
 8000808:	46bd      	mov	sp, r7
 800080a:	bd80      	pop	{r7, pc}
 800080c:	2000033c 	.word	0x2000033c
 8000810:	a0000104 	.word	0xa0000104

08000814 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b08e      	sub	sp, #56	; 0x38
 8000818:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800081e:	2200      	movs	r2, #0
 8000820:	601a      	str	r2, [r3, #0]
 8000822:	605a      	str	r2, [r3, #4]
 8000824:	609a      	str	r2, [r3, #8]
 8000826:	60da      	str	r2, [r3, #12]
 8000828:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800082a:	4bb2      	ldr	r3, [pc, #712]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 800082c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800082e:	4ab1      	ldr	r2, [pc, #708]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 8000830:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000834:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000836:	4baf      	ldr	r3, [pc, #700]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 8000838:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800083a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800083e:	623b      	str	r3, [r7, #32]
 8000840:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000842:	4bac      	ldr	r3, [pc, #688]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 8000844:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000846:	4aab      	ldr	r2, [pc, #684]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 8000848:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800084c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800084e:	4ba9      	ldr	r3, [pc, #676]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 8000850:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000852:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000856:	61fb      	str	r3, [r7, #28]
 8000858:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800085a:	4ba6      	ldr	r3, [pc, #664]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 800085c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800085e:	4aa5      	ldr	r2, [pc, #660]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 8000860:	f043 0310 	orr.w	r3, r3, #16
 8000864:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000866:	4ba3      	ldr	r3, [pc, #652]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 8000868:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800086a:	f003 0310 	and.w	r3, r3, #16
 800086e:	61bb      	str	r3, [r7, #24]
 8000870:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000872:	4ba0      	ldr	r3, [pc, #640]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 8000874:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000876:	4a9f      	ldr	r2, [pc, #636]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 8000878:	f043 0302 	orr.w	r3, r3, #2
 800087c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800087e:	4b9d      	ldr	r3, [pc, #628]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 8000880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000882:	f003 0302 	and.w	r3, r3, #2
 8000886:	617b      	str	r3, [r7, #20]
 8000888:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800088a:	4b9a      	ldr	r3, [pc, #616]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 800088c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800088e:	4a99      	ldr	r2, [pc, #612]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 8000890:	f043 0301 	orr.w	r3, r3, #1
 8000894:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000896:	4b97      	ldr	r3, [pc, #604]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 8000898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800089a:	f003 0301 	and.w	r3, r3, #1
 800089e:	613b      	str	r3, [r7, #16]
 80008a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80008a2:	4b94      	ldr	r3, [pc, #592]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 80008a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008a6:	4a93      	ldr	r2, [pc, #588]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 80008a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80008ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ae:	4b91      	ldr	r3, [pc, #580]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 80008b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008b6:	60fb      	str	r3, [r7, #12]
 80008b8:	68fb      	ldr	r3, [r7, #12]
  HAL_PWREx_EnableVddIO2();
 80008ba:	f003 f97f 	bl	8003bbc <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008be:	4b8d      	ldr	r3, [pc, #564]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 80008c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008c2:	4a8c      	ldr	r2, [pc, #560]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 80008c4:	f043 0308 	orr.w	r3, r3, #8
 80008c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008ca:	4b8a      	ldr	r3, [pc, #552]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 80008cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ce:	f003 0308 	and.w	r3, r3, #8
 80008d2:	60bb      	str	r3, [r7, #8]
 80008d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008d6:	4b87      	ldr	r3, [pc, #540]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 80008d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008da:	4a86      	ldr	r2, [pc, #536]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 80008dc:	f043 0304 	orr.w	r3, r3, #4
 80008e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008e2:	4b84      	ldr	r3, [pc, #528]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 80008e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008e6:	f003 0304 	and.w	r3, r3, #4
 80008ea:	607b      	str	r3, [r7, #4]
 80008ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008ee:	4b81      	ldr	r3, [pc, #516]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 80008f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008f2:	4a80      	ldr	r2, [pc, #512]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 80008f4:	f043 0320 	orr.w	r3, r3, #32
 80008f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008fa:	4b7e      	ldr	r3, [pc, #504]	; (8000af4 <MX_GPIO_Init+0x2e0>)
 80008fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008fe:	f003 0320 	and.w	r3, r3, #32
 8000902:	603b      	str	r3, [r7, #0]
 8000904:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, MIC_VDD_Pin|DSI_SPI_USART_CS_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 8000906:	2200      	movs	r2, #0
 8000908:	f244 0114 	movw	r1, #16404	; 0x4014
 800090c:	487a      	ldr	r0, [pc, #488]	; (8000af8 <MX_GPIO_Init+0x2e4>)
 800090e:	f002 ff53 	bl	80037b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(JOY_SEL_GPIO_Port, JOY_SEL_Pin, GPIO_PIN_RESET);
 8000912:	2200      	movs	r2, #0
 8000914:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000918:	4878      	ldr	r0, [pc, #480]	; (8000afc <MX_GPIO_Init+0x2e8>)
 800091a:	f002 ff4d 	bl	80037b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 800091e:	2200      	movs	r2, #0
 8000920:	2140      	movs	r1, #64	; 0x40
 8000922:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000926:	f002 ff47 	bl	80037b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MFX_WAKEUP_GPIO_Port, MFX_WAKEUP_Pin, GPIO_PIN_RESET);
 800092a:	2200      	movs	r2, #0
 800092c:	2104      	movs	r1, #4
 800092e:	4874      	ldr	r0, [pc, #464]	; (8000b00 <MX_GPIO_Init+0x2ec>)
 8000930:	f002 ff42 	bl	80037b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : OCTOSPIM_P2_IO1_Pin OCTOSPIM_P2_CLK_Pin OCTOSPIM_P2_IO0_Pin */
  GPIO_InitStruct.Pin = OCTOSPIM_P2_IO1_Pin|OCTOSPIM_P2_CLK_Pin|OCTOSPIM_P2_IO0_Pin;
 8000934:	f44f 6344 	mov.w	r3, #3136	; 0xc40
 8000938:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800093a:	2302      	movs	r3, #2
 800093c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093e:	2300      	movs	r3, #0
 8000940:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000942:	2303      	movs	r3, #3
 8000944:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 8000946:	2305      	movs	r3, #5
 8000948:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800094a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800094e:	4619      	mov	r1, r3
 8000950:	486c      	ldr	r0, [pc, #432]	; (8000b04 <MX_GPIO_Init+0x2f0>)
 8000952:	f002 fd87 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pins : MIC_VDD_Pin DSI_SPI_USART_CS_Pin LED_GREEN_Pin */
  GPIO_InitStruct.Pin = MIC_VDD_Pin|DSI_SPI_USART_CS_Pin|LED_GREEN_Pin;
 8000956:	f244 0314 	movw	r3, #16404	; 0x4014
 800095a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800095c:	2301      	movs	r3, #1
 800095e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000960:	2300      	movs	r3, #0
 8000962:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000964:	2300      	movs	r3, #0
 8000966:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000968:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800096c:	4619      	mov	r1, r3
 800096e:	4862      	ldr	r0, [pc, #392]	; (8000af8 <MX_GPIO_Init+0x2e4>)
 8000970:	f002 fd78 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000974:	2310      	movs	r3, #16
 8000976:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000978:	2302      	movs	r3, #2
 800097a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097c:	2300      	movs	r3, #0
 800097e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000980:	2300      	movs	r3, #0
 8000982:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000984:	2302      	movs	r3, #2
 8000986:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000988:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800098c:	4619      	mov	r1, r3
 800098e:	485c      	ldr	r0, [pc, #368]	; (8000b00 <MX_GPIO_Init+0x2ec>)
 8000990:	f002 fd68 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pin : USART3_RTS_Pin */
  GPIO_InitStruct.Pin = USART3_RTS_Pin;
 8000994:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000998:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800099a:	2302      	movs	r3, #2
 800099c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099e:	2300      	movs	r3, #0
 80009a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009a2:	2303      	movs	r3, #3
 80009a4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80009a6:	2307      	movs	r3, #7
 80009a8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(USART3_RTS_GPIO_Port, &GPIO_InitStruct);
 80009aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009ae:	4619      	mov	r1, r3
 80009b0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80009b4:	f002 fd56 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D7_Pin DCMI_D5_Pin DCMI_VSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_D7_Pin|DCMI_D5_Pin|DCMI_VSYNC_Pin;
 80009b8:	23b0      	movs	r3, #176	; 0xb0
 80009ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009bc:	2302      	movs	r3, #2
 80009be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c0:	2300      	movs	r3, #0
 80009c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c4:	2300      	movs	r3, #0
 80009c6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 80009c8:	230a      	movs	r3, #10
 80009ca:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80009cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009d0:	4619      	mov	r1, r3
 80009d2:	484c      	ldr	r0, [pc, #304]	; (8000b04 <MX_GPIO_Init+0x2f0>)
 80009d4:	f002 fd46 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI1_SDB_Pin SAI1_FSA_Pin */
  GPIO_InitStruct.Pin = SAI1_SDB_Pin|SAI1_FSA_Pin;
 80009d8:	f44f 7308 	mov.w	r3, #544	; 0x220
 80009dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009de:	2302      	movs	r3, #2
 80009e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e2:	2300      	movs	r3, #0
 80009e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e6:	2300      	movs	r3, #0
 80009e8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80009ea:	230d      	movs	r3, #13
 80009ec:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009f2:	4619      	mov	r1, r3
 80009f4:	4842      	ldr	r0, [pc, #264]	; (8000b00 <MX_GPIO_Init+0x2ec>)
 80009f6:	f002 fd35 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPIM_P2_IO6_Pin OCTOSPIM_P2_DQS_Pin OCTOSPIM_P2_IO7_Pin OCTOSPIM_P2_CS_Pin */
  GPIO_InitStruct.Pin = OCTOSPIM_P2_IO6_Pin|OCTOSPIM_P2_DQS_Pin|OCTOSPIM_P2_IO7_Pin|OCTOSPIM_P2_CS_Pin;
 80009fa:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 80009fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a00:	2302      	movs	r3, #2
 8000a02:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a04:	2300      	movs	r3, #0
 8000a06:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a08:	2303      	movs	r3, #3
 8000a0a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 8000a0c:	2305      	movs	r3, #5
 8000a0e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000a10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a14:	4619      	mov	r1, r3
 8000a16:	483c      	ldr	r0, [pc, #240]	; (8000b08 <MX_GPIO_Init+0x2f4>)
 8000a18:	f002 fd24 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_IRQ_OUT_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin;
 8000a1c:	2302      	movs	r3, #2
 8000a1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000a20:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000a24:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a26:	2300      	movs	r3, #0
 8000a28:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(MFX_IRQ_OUT_GPIO_Port, &GPIO_InitStruct);
 8000a2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a2e:	4619      	mov	r1, r3
 8000a30:	4834      	ldr	r0, [pc, #208]	; (8000b04 <MX_GPIO_Init+0x2f0>)
 8000a32:	f002 fd17 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pins : DCMI_D3_Pin DCMI_PIXCLK_Pin DCMI_D2_Pin */
  GPIO_InitStruct.Pin = DCMI_D3_Pin|DCMI_PIXCLK_Pin|DCMI_D2_Pin;
 8000a36:	f44f 53c1 	mov.w	r3, #6176	; 0x1820
 8000a3a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a3c:	2302      	movs	r3, #2
 8000a3e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a40:	2300      	movs	r3, #0
 8000a42:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a44:	2300      	movs	r3, #0
 8000a46:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000a48:	230a      	movs	r3, #10
 8000a4a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000a4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a50:	4619      	mov	r1, r3
 8000a52:	4829      	ldr	r0, [pc, #164]	; (8000af8 <MX_GPIO_Init+0x2e4>)
 8000a54:	f002 fd06 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D9_Pin;
 8000a58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000a5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a5e:	2302      	movs	r3, #2
 8000a60:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a62:	2300      	movs	r3, #0
 8000a64:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a66:	2300      	movs	r3, #0
 8000a68:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8000a6a:	2303      	movs	r3, #3
 8000a6c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D9_GPIO_Port, &GPIO_InitStruct);
 8000a6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a72:	4619      	mov	r1, r3
 8000a74:	4820      	ldr	r0, [pc, #128]	; (8000af8 <MX_GPIO_Init+0x2e4>)
 8000a76:	f002 fcf5 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOPSIM_P2_IO4_Pin OCTOSPIM_P2_IO5_Pin OCTOSPI_P2_IO3_Pin */
  GPIO_InitStruct.Pin = OCTOPSIM_P2_IO4_Pin|OCTOSPIM_P2_IO5_Pin|OCTOSPI_P2_IO3_Pin;
 8000a7a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8000a7e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a80:	2302      	movs	r3, #2
 8000a82:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a84:	2300      	movs	r3, #0
 8000a86:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a88:	2303      	movs	r3, #3
 8000a8a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPIM_P2;
 8000a8c:	2305      	movs	r3, #5
 8000a8e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000a90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a94:	4619      	mov	r1, r3
 8000a96:	4818      	ldr	r0, [pc, #96]	; (8000af8 <MX_GPIO_Init+0x2e4>)
 8000a98:	f002 fce4 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI1_MCKA_Pin SAI1_SDA_Pin SAI1_SCKA_Pin */
  GPIO_InitStruct.Pin = SAI1_MCKA_Pin|SAI1_SDA_Pin|SAI1_SCKA_Pin;
 8000a9c:	2364      	movs	r3, #100	; 0x64
 8000a9e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa0:	2302      	movs	r3, #2
 8000aa2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000aac:	230d      	movs	r3, #13
 8000aae:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ab0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	4815      	ldr	r0, [pc, #84]	; (8000b0c <MX_GPIO_Init+0x2f8>)
 8000ab8:	f002 fcd4 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTGFS_ID_Pin */
  GPIO_InitStruct.Pin = USB_OTGFS_ID_Pin;
 8000abc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ac0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac2:	2302      	movs	r3, #2
 8000ac4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000aca:	2303      	movs	r3, #3
 8000acc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000ace:	230a      	movs	r3, #10
 8000ad0:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(USB_OTGFS_ID_GPIO_Port, &GPIO_InitStruct);
 8000ad2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ad6:	4619      	mov	r1, r3
 8000ad8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000adc:	f002 fcc2 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pin : JOY_SEL_Pin */
  GPIO_InitStruct.Pin = JOY_SEL_Pin;
 8000ae0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ae4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aea:	2300      	movs	r3, #0
 8000aec:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aee:	2300      	movs	r3, #0
 8000af0:	633b      	str	r3, [r7, #48]	; 0x30
 8000af2:	e00d      	b.n	8000b10 <MX_GPIO_Init+0x2fc>
 8000af4:	40021000 	.word	0x40021000
 8000af8:	48001c00 	.word	0x48001c00
 8000afc:	48000800 	.word	0x48000800
 8000b00:	48000400 	.word	0x48000400
 8000b04:	48002000 	.word	0x48002000
 8000b08:	48001800 	.word	0x48001800
 8000b0c:	48001000 	.word	0x48001000
  HAL_GPIO_Init(JOY_SEL_GPIO_Port, &GPIO_InitStruct);
 8000b10:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b14:	4619      	mov	r1, r3
 8000b16:	4862      	ldr	r0, [pc, #392]	; (8000ca0 <MX_GPIO_Init+0x48c>)
 8000b18:	f002 fca4 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_14_Pin ARD_15_Pin */
  GPIO_InitStruct.Pin = ARD_14_Pin|ARD_15_Pin;
 8000b1c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000b20:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b22:	2312      	movs	r3, #18
 8000b24:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b26:	2300      	movs	r3, #0
 8000b28:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b2a:	2303      	movs	r3, #3
 8000b2c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000b2e:	2304      	movs	r3, #4
 8000b30:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b36:	4619      	mov	r1, r3
 8000b38:	485a      	ldr	r0, [pc, #360]	; (8000ca4 <MX_GPIO_Init+0x490>)
 8000b3a:	f002 fc93 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pin : STMOD_INT_Pin */
  GPIO_InitStruct.Pin = STMOD_INT_Pin;
 8000b3e:	2340      	movs	r3, #64	; 0x40
 8000b40:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000b42:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000b46:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(STMOD_INT_GPIO_Port, &GPIO_InitStruct);
 8000b4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b50:	4619      	mov	r1, r3
 8000b52:	4853      	ldr	r0, [pc, #332]	; (8000ca0 <MX_GPIO_Init+0x48c>)
 8000b54:	f002 fc86 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pins : DFDATIN3_Pin DF_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFDATIN3_Pin|DF_CKOUT_Pin;
 8000b58:	2384      	movs	r3, #132	; 0x84
 8000b5a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b60:	2300      	movs	r3, #0
 8000b62:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b64:	2300      	movs	r3, #0
 8000b66:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000b68:	2306      	movs	r3, #6
 8000b6a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b70:	4619      	mov	r1, r3
 8000b72:	484b      	ldr	r0, [pc, #300]	; (8000ca0 <MX_GPIO_Init+0x48c>)
 8000b74:	f002 fc76 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART3_RX_Pin USART3_TX_Pin */
  GPIO_InitStruct.Pin = USART3_RX_Pin|USART3_TX_Pin;
 8000b78:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000b7c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7e:	2302      	movs	r3, #2
 8000b80:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b82:	2300      	movs	r3, #0
 8000b84:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b86:	2303      	movs	r3, #3
 8000b88:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000b8a:	2307      	movs	r3, #7
 8000b8c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b92:	4619      	mov	r1, r3
 8000b94:	4844      	ldr	r0, [pc, #272]	; (8000ca8 <MX_GPIO_Init+0x494>)
 8000b96:	f002 fc65 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D0_Pin ARD_D1_Pin */
  GPIO_InitStruct.Pin = ARD_D0_Pin|ARD_D1_Pin;
 8000b9a:	2303      	movs	r3, #3
 8000b9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b9e:	2302      	movs	r3, #2
 8000ba0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ba6:	2303      	movs	r3, #3
 8000ba8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000baa:	2308      	movs	r3, #8
 8000bac:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	483a      	ldr	r0, [pc, #232]	; (8000ca0 <MX_GPIO_Init+0x48c>)
 8000bb6:	f002 fc55 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000bba:	2320      	movs	r3, #32
 8000bbc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bca:	4619      	mov	r1, r3
 8000bcc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bd0:	f002 fc48 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 8000bd4:	2340      	movs	r3, #64	; 0x40
 8000bd6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd8:	2301      	movs	r3, #1
 8000bda:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be0:	2300      	movs	r3, #0
 8000be2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8000be4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000be8:	4619      	mov	r1, r3
 8000bea:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bee:	f002 fc39 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pin : USART2_RX_Pin */
  GPIO_InitStruct.Pin = USART2_RX_Pin;
 8000bf2:	2308      	movs	r3, #8
 8000bf4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf6:	2302      	movs	r3, #2
 8000bf8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bfe:	2303      	movs	r3, #3
 8000c00:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c02:	2307      	movs	r3, #7
 8000c04:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(USART2_RX_GPIO_Port, &GPIO_InitStruct);
 8000c06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c10:	f002 fc28 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pin : DSI_TE_Pin */
  GPIO_InitStruct.Pin = DSI_TE_Pin;
 8000c14:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000c18:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c1a:	2302      	movs	r3, #2
 8000c1c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c22:	2300      	movs	r3, #0
 8000c24:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF11_DSI;
 8000c26:	230b      	movs	r3, #11
 8000c28:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DSI_TE_GPIO_Port, &GPIO_InitStruct);
 8000c2a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c2e:	4619      	mov	r1, r3
 8000c30:	481e      	ldr	r0, [pc, #120]	; (8000cac <MX_GPIO_Init+0x498>)
 8000c32:	f002 fc17 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_HSYNC_Pin */
  GPIO_InitStruct.Pin = DCMI_HSYNC_Pin;
 8000c36:	2310      	movs	r3, #16
 8000c38:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c42:	2300      	movs	r3, #0
 8000c44:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_DCMI;
 8000c46:	230a      	movs	r3, #10
 8000c48:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DCMI_HSYNC_GPIO_Port, &GPIO_InitStruct);
 8000c4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c4e:	4619      	mov	r1, r3
 8000c50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c54:	f002 fc06 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_WAKEUP_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8000c58:	2304      	movs	r3, #4
 8000c5a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c60:	2300      	movs	r3, #0
 8000c62:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c64:	2300      	movs	r3, #0
 8000c66:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8000c68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c6c:	4619      	mov	r1, r3
 8000c6e:	480e      	ldr	r0, [pc, #56]	; (8000ca8 <MX_GPIO_Init+0x494>)
 8000c70:	f002 fbf8 	bl	8003464 <HAL_GPIO_Init>

  /*Configure GPIO pin : DFDATIN1_Pin */
  GPIO_InitStruct.Pin = DFDATIN1_Pin;
 8000c74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c78:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c7a:	2302      	movs	r3, #2
 8000c7c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c82:	2300      	movs	r3, #0
 8000c84:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8000c86:	2306      	movs	r3, #6
 8000c88:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DFDATIN1_GPIO_Port, &GPIO_InitStruct);
 8000c8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c8e:	4619      	mov	r1, r3
 8000c90:	4805      	ldr	r0, [pc, #20]	; (8000ca8 <MX_GPIO_Init+0x494>)
 8000c92:	f002 fbe7 	bl	8003464 <HAL_GPIO_Init>

}
 8000c96:	bf00      	nop
 8000c98:	3738      	adds	r7, #56	; 0x38
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	48000800 	.word	0x48000800
 8000ca4:	48001800 	.word	0x48001800
 8000ca8:	48000400 	.word	0x48000400
 8000cac:	48001400 	.word	0x48001400

08000cb0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b082      	sub	sp, #8
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  for(;;)
  {
    osDelay(1);
 8000cb8:	2001      	movs	r0, #1
 8000cba:	f009 f80e 	bl	8009cda <osDelay>
 8000cbe:	e7fb      	b.n	8000cb8 <StartDefaultTask+0x8>

08000cc0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a04      	ldr	r2, [pc, #16]	; (8000ce0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000cce:	4293      	cmp	r3, r2
 8000cd0:	d101      	bne.n	8000cd6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000cd2:	f000 fc5b 	bl	800158c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000cd6:	bf00      	nop
 8000cd8:	3708      	adds	r7, #8
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	bd80      	pop	{r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	40001000 	.word	0x40001000

08000ce4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ce8:	b672      	cpsid	i
}
 8000cea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cec:	e7fe      	b.n	8000cec <Error_Handler+0x8>
	...

08000cf0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cf6:	4b11      	ldr	r3, [pc, #68]	; (8000d3c <HAL_MspInit+0x4c>)
 8000cf8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cfa:	4a10      	ldr	r2, [pc, #64]	; (8000d3c <HAL_MspInit+0x4c>)
 8000cfc:	f043 0301 	orr.w	r3, r3, #1
 8000d00:	6613      	str	r3, [r2, #96]	; 0x60
 8000d02:	4b0e      	ldr	r3, [pc, #56]	; (8000d3c <HAL_MspInit+0x4c>)
 8000d04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000d06:	f003 0301 	and.w	r3, r3, #1
 8000d0a:	607b      	str	r3, [r7, #4]
 8000d0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d0e:	4b0b      	ldr	r3, [pc, #44]	; (8000d3c <HAL_MspInit+0x4c>)
 8000d10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d12:	4a0a      	ldr	r2, [pc, #40]	; (8000d3c <HAL_MspInit+0x4c>)
 8000d14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d18:	6593      	str	r3, [r2, #88]	; 0x58
 8000d1a:	4b08      	ldr	r3, [pc, #32]	; (8000d3c <HAL_MspInit+0x4c>)
 8000d1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000d1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d22:	603b      	str	r3, [r7, #0]
 8000d24:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000d26:	2200      	movs	r2, #0
 8000d28:	210f      	movs	r1, #15
 8000d2a:	f06f 0001 	mvn.w	r0, #1
 8000d2e:	f002 f8fd 	bl	8002f2c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d32:	bf00      	nop
 8000d34:	3708      	adds	r7, #8
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	40021000 	.word	0x40021000

08000d40 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b0b2      	sub	sp, #200	; 0xc8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d48:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	601a      	str	r2, [r3, #0]
 8000d50:	605a      	str	r2, [r3, #4]
 8000d52:	609a      	str	r2, [r3, #8]
 8000d54:	60da      	str	r2, [r3, #12]
 8000d56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d58:	f107 0318 	add.w	r3, r7, #24
 8000d5c:	229c      	movs	r2, #156	; 0x9c
 8000d5e:	2100      	movs	r1, #0
 8000d60:	4618      	mov	r0, r3
 8000d62:	f00c fb0f 	bl	800d384 <memset>
  if(hadc->Instance==ADC1)
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	4a5d      	ldr	r2, [pc, #372]	; (8000ee0 <HAL_ADC_MspInit+0x1a0>)
 8000d6c:	4293      	cmp	r3, r2
 8000d6e:	f040 80b2 	bne.w	8000ed6 <HAL_ADC_MspInit+0x196>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000d72:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000d76:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000d78:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d7c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 8000d80:	2303      	movs	r3, #3
 8000d82:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 2;
 8000d84:	2302      	movs	r3, #2
 8000d86:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8000d88:	2308      	movs	r3, #8
 8000d8a:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8000d8c:	2302      	movs	r3, #2
 8000d8e:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000d90:	2302      	movs	r3, #2
 8000d92:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000d94:	2302      	movs	r3, #2
 8000d96:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000d98:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000d9c:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d9e:	f107 0318 	add.w	r3, r7, #24
 8000da2:	4618      	mov	r0, r3
 8000da4:	f003 fe20 	bl	80049e8 <HAL_RCCEx_PeriphCLKConfig>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <HAL_ADC_MspInit+0x72>
    {
      Error_Handler();
 8000dae:	f7ff ff99 	bl	8000ce4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000db2:	4b4c      	ldr	r3, [pc, #304]	; (8000ee4 <HAL_ADC_MspInit+0x1a4>)
 8000db4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000db6:	4a4b      	ldr	r2, [pc, #300]	; (8000ee4 <HAL_ADC_MspInit+0x1a4>)
 8000db8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000dbc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dbe:	4b49      	ldr	r3, [pc, #292]	; (8000ee4 <HAL_ADC_MspInit+0x1a4>)
 8000dc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dc2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000dc6:	617b      	str	r3, [r7, #20]
 8000dc8:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dca:	4b46      	ldr	r3, [pc, #280]	; (8000ee4 <HAL_ADC_MspInit+0x1a4>)
 8000dcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dce:	4a45      	ldr	r2, [pc, #276]	; (8000ee4 <HAL_ADC_MspInit+0x1a4>)
 8000dd0:	f043 0304 	orr.w	r3, r3, #4
 8000dd4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dd6:	4b43      	ldr	r3, [pc, #268]	; (8000ee4 <HAL_ADC_MspInit+0x1a4>)
 8000dd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dda:	f003 0304 	and.w	r3, r3, #4
 8000dde:	613b      	str	r3, [r7, #16]
 8000de0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000de2:	4b40      	ldr	r3, [pc, #256]	; (8000ee4 <HAL_ADC_MspInit+0x1a4>)
 8000de4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000de6:	4a3f      	ldr	r2, [pc, #252]	; (8000ee4 <HAL_ADC_MspInit+0x1a4>)
 8000de8:	f043 0301 	orr.w	r3, r3, #1
 8000dec:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000dee:	4b3d      	ldr	r3, [pc, #244]	; (8000ee4 <HAL_ADC_MspInit+0x1a4>)
 8000df0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000df2:	f003 0301 	and.w	r3, r3, #1
 8000df6:	60fb      	str	r3, [r7, #12]
 8000df8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dfa:	4b3a      	ldr	r3, [pc, #232]	; (8000ee4 <HAL_ADC_MspInit+0x1a4>)
 8000dfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000dfe:	4a39      	ldr	r2, [pc, #228]	; (8000ee4 <HAL_ADC_MspInit+0x1a4>)
 8000e00:	f043 0302 	orr.w	r3, r3, #2
 8000e04:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e06:	4b37      	ldr	r3, [pc, #220]	; (8000ee4 <HAL_ADC_MspInit+0x1a4>)
 8000e08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e0a:	f003 0302 	and.w	r3, r3, #2
 8000e0e:	60bb      	str	r3, [r7, #8]
 8000e10:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN6
    PA7     ------> ADC1_IN12
    PA2     ------> ADC1_IN7
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = ARD_A2_Pin|ARD_A1_Pin;
 8000e12:	2318      	movs	r3, #24
 8000e14:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000e18:	230b      	movs	r3, #11
 8000e1a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e24:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000e28:	4619      	mov	r1, r3
 8000e2a:	482f      	ldr	r0, [pc, #188]	; (8000ee8 <HAL_ADC_MspInit+0x1a8>)
 8000e2c:	f002 fb1a 	bl	8003464 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|ARD_A0_Pin|GPIO_PIN_2;
 8000e30:	2387      	movs	r3, #135	; 0x87
 8000e32:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000e36:	230b      	movs	r3, #11
 8000e38:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e42:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000e46:	4619      	mov	r1, r3
 8000e48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e4c:	f002 fb0a 	bl	8003464 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_A3_Pin;
 8000e50:	2301      	movs	r3, #1
 8000e52:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000e56:	230b      	movs	r3, #11
 8000e58:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(ARD_A3_GPIO_Port, &GPIO_InitStruct);
 8000e62:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000e66:	4619      	mov	r1, r3
 8000e68:	4820      	ldr	r0, [pc, #128]	; (8000eec <HAL_ADC_MspInit+0x1ac>)
 8000e6a:	f002 fafb 	bl	8003464 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel4;
 8000e6e:	4b20      	ldr	r3, [pc, #128]	; (8000ef0 <HAL_ADC_MspInit+0x1b0>)
 8000e70:	4a20      	ldr	r2, [pc, #128]	; (8000ef4 <HAL_ADC_MspInit+0x1b4>)
 8000e72:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000e74:	4b1e      	ldr	r3, [pc, #120]	; (8000ef0 <HAL_ADC_MspInit+0x1b0>)
 8000e76:	2205      	movs	r2, #5
 8000e78:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e7a:	4b1d      	ldr	r3, [pc, #116]	; (8000ef0 <HAL_ADC_MspInit+0x1b0>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e80:	4b1b      	ldr	r3, [pc, #108]	; (8000ef0 <HAL_ADC_MspInit+0x1b0>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000e86:	4b1a      	ldr	r3, [pc, #104]	; (8000ef0 <HAL_ADC_MspInit+0x1b0>)
 8000e88:	2280      	movs	r2, #128	; 0x80
 8000e8a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000e8c:	4b18      	ldr	r3, [pc, #96]	; (8000ef0 <HAL_ADC_MspInit+0x1b0>)
 8000e8e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e92:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000e94:	4b16      	ldr	r3, [pc, #88]	; (8000ef0 <HAL_ADC_MspInit+0x1b0>)
 8000e96:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e9a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000e9c:	4b14      	ldr	r3, [pc, #80]	; (8000ef0 <HAL_ADC_MspInit+0x1b0>)
 8000e9e:	2220      	movs	r2, #32
 8000ea0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000ea2:	4b13      	ldr	r3, [pc, #76]	; (8000ef0 <HAL_ADC_MspInit+0x1b0>)
 8000ea4:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8000ea8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000eaa:	4811      	ldr	r0, [pc, #68]	; (8000ef0 <HAL_ADC_MspInit+0x1b0>)
 8000eac:	f002 f868 	bl	8002f80 <HAL_DMA_Init>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <HAL_ADC_MspInit+0x17a>
    {
      Error_Handler();
 8000eb6:	f7ff ff15 	bl	8000ce4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	4a0c      	ldr	r2, [pc, #48]	; (8000ef0 <HAL_ADC_MspInit+0x1b0>)
 8000ebe:	651a      	str	r2, [r3, #80]	; 0x50
 8000ec0:	4a0b      	ldr	r2, [pc, #44]	; (8000ef0 <HAL_ADC_MspInit+0x1b0>)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 5, 0);
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	2105      	movs	r1, #5
 8000eca:	2012      	movs	r0, #18
 8000ecc:	f002 f82e 	bl	8002f2c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8000ed0:	2012      	movs	r0, #18
 8000ed2:	f002 f847 	bl	8002f64 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000ed6:	bf00      	nop
 8000ed8:	37c8      	adds	r7, #200	; 0xc8
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	50040000 	.word	0x50040000
 8000ee4:	40021000 	.word	0x40021000
 8000ee8:	48000800 	.word	0x48000800
 8000eec:	48000400 	.word	0x48000400
 8000ef0:	2000017c 	.word	0x2000017c
 8000ef4:	40020044 	.word	0x40020044

08000ef8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b08a      	sub	sp, #40	; 0x28
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f00:	f107 0314 	add.w	r3, r7, #20
 8000f04:	2200      	movs	r2, #0
 8000f06:	601a      	str	r2, [r3, #0]
 8000f08:	605a      	str	r2, [r3, #4]
 8000f0a:	609a      	str	r2, [r3, #8]
 8000f0c:	60da      	str	r2, [r3, #12]
 8000f0e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a18      	ldr	r2, [pc, #96]	; (8000f78 <HAL_CAN_MspInit+0x80>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d129      	bne.n	8000f6e <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000f1a:	4b18      	ldr	r3, [pc, #96]	; (8000f7c <HAL_CAN_MspInit+0x84>)
 8000f1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f1e:	4a17      	ldr	r2, [pc, #92]	; (8000f7c <HAL_CAN_MspInit+0x84>)
 8000f20:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f24:	6593      	str	r3, [r2, #88]	; 0x58
 8000f26:	4b15      	ldr	r3, [pc, #84]	; (8000f7c <HAL_CAN_MspInit+0x84>)
 8000f28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f2e:	613b      	str	r3, [r7, #16]
 8000f30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f32:	4b12      	ldr	r3, [pc, #72]	; (8000f7c <HAL_CAN_MspInit+0x84>)
 8000f34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f36:	4a11      	ldr	r2, [pc, #68]	; (8000f7c <HAL_CAN_MspInit+0x84>)
 8000f38:	f043 0301 	orr.w	r3, r3, #1
 8000f3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f3e:	4b0f      	ldr	r3, [pc, #60]	; (8000f7c <HAL_CAN_MspInit+0x84>)
 8000f40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f42:	f003 0301 	and.w	r3, r3, #1
 8000f46:	60fb      	str	r3, [r7, #12]
 8000f48:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA12     ------> CAN1_TX
    PA11     ------> CAN1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11;
 8000f4a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000f4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f50:	2302      	movs	r3, #2
 8000f52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f54:	2300      	movs	r3, #0
 8000f56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f58:	2303      	movs	r3, #3
 8000f5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000f5c:	2309      	movs	r3, #9
 8000f5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f60:	f107 0314 	add.w	r3, r7, #20
 8000f64:	4619      	mov	r1, r3
 8000f66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f6a:	f002 fa7b 	bl	8003464 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8000f6e:	bf00      	nop
 8000f70:	3728      	adds	r7, #40	; 0x28
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	40006400 	.word	0x40006400
 8000f7c:	40021000 	.word	0x40021000

08000f80 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b0b2      	sub	sp, #200	; 0xc8
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f88:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	605a      	str	r2, [r3, #4]
 8000f92:	609a      	str	r2, [r3, #8]
 8000f94:	60da      	str	r2, [r3, #12]
 8000f96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f98:	f107 0318 	add.w	r3, r7, #24
 8000f9c:	229c      	movs	r2, #156	; 0x9c
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f00c f9ef 	bl	800d384 <memset>
  if(hi2c->Instance==I2C1)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	4a33      	ldr	r2, [pc, #204]	; (8001078 <HAL_I2C_MspInit+0xf8>)
 8000fac:	4293      	cmp	r3, r2
 8000fae:	d15e      	bne.n	800106e <HAL_I2C_MspInit+0xee>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000fb0:	2340      	movs	r3, #64	; 0x40
 8000fb2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000fb8:	f107 0318 	add.w	r3, r7, #24
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f003 fd13 	bl	80049e8 <HAL_RCCEx_PeriphCLKConfig>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000fc8:	f7ff fe8c 	bl	8000ce4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fcc:	4b2b      	ldr	r3, [pc, #172]	; (800107c <HAL_I2C_MspInit+0xfc>)
 8000fce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fd0:	4a2a      	ldr	r2, [pc, #168]	; (800107c <HAL_I2C_MspInit+0xfc>)
 8000fd2:	f043 0302 	orr.w	r3, r3, #2
 8000fd6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fd8:	4b28      	ldr	r3, [pc, #160]	; (800107c <HAL_I2C_MspInit+0xfc>)
 8000fda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fdc:	f003 0302 	and.w	r3, r3, #2
 8000fe0:	617b      	str	r3, [r7, #20]
 8000fe2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000fe4:	4b25      	ldr	r3, [pc, #148]	; (800107c <HAL_I2C_MspInit+0xfc>)
 8000fe6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fe8:	4a24      	ldr	r2, [pc, #144]	; (800107c <HAL_I2C_MspInit+0xfc>)
 8000fea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000fee:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ff0:	4b22      	ldr	r3, [pc, #136]	; (800107c <HAL_I2C_MspInit+0xfc>)
 8000ff2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ff4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ff8:	613b      	str	r3, [r7, #16]
 8000ffa:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 8000ffc:	f002 fdde 	bl	8003bbc <HAL_PWREx_EnableVddIO2>
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PG13     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin;
 8001000:	2340      	movs	r3, #64	; 0x40
 8001002:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001006:	2312      	movs	r3, #18
 8001008:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800100c:	2301      	movs	r3, #1
 800100e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001012:	2303      	movs	r3, #3
 8001014:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001018:	2304      	movs	r3, #4
 800101a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(I2C1_SCL_GPIO_Port, &GPIO_InitStruct);
 800101e:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001022:	4619      	mov	r1, r3
 8001024:	4816      	ldr	r0, [pc, #88]	; (8001080 <HAL_I2C_MspInit+0x100>)
 8001026:	f002 fa1d 	bl	8003464 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C1_SDA_Pin;
 800102a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800102e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001032:	2312      	movs	r3, #18
 8001034:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001038:	2301      	movs	r3, #1
 800103a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800103e:	2303      	movs	r3, #3
 8001040:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001044:	2304      	movs	r3, #4
 8001046:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(I2C1_SDA_GPIO_Port, &GPIO_InitStruct);
 800104a:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800104e:	4619      	mov	r1, r3
 8001050:	480c      	ldr	r0, [pc, #48]	; (8001084 <HAL_I2C_MspInit+0x104>)
 8001052:	f002 fa07 	bl	8003464 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001056:	4b09      	ldr	r3, [pc, #36]	; (800107c <HAL_I2C_MspInit+0xfc>)
 8001058:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800105a:	4a08      	ldr	r2, [pc, #32]	; (800107c <HAL_I2C_MspInit+0xfc>)
 800105c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001060:	6593      	str	r3, [r2, #88]	; 0x58
 8001062:	4b06      	ldr	r3, [pc, #24]	; (800107c <HAL_I2C_MspInit+0xfc>)
 8001064:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001066:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800106a:	60fb      	str	r3, [r7, #12]
 800106c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800106e:	bf00      	nop
 8001070:	37c8      	adds	r7, #200	; 0xc8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	40005400 	.word	0x40005400
 800107c:	40021000 	.word	0x40021000
 8001080:	48000400 	.word	0x48000400
 8001084:	48001800 	.word	0x48001800

08001088 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b0b2      	sub	sp, #200	; 0xc8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001090:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	605a      	str	r2, [r3, #4]
 800109a:	609a      	str	r2, [r3, #8]
 800109c:	60da      	str	r2, [r3, #12]
 800109e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010a0:	f107 0318 	add.w	r3, r7, #24
 80010a4:	229c      	movs	r2, #156	; 0x9c
 80010a6:	2100      	movs	r1, #0
 80010a8:	4618      	mov	r0, r3
 80010aa:	f00c f96b 	bl	800d384 <memset>
  if(hsd->Instance==SDMMC1)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	4a37      	ldr	r2, [pc, #220]	; (8001190 <HAL_SD_MspInit+0x108>)
 80010b4:	4293      	cmp	r3, r2
 80010b6:	d167      	bne.n	8001188 <HAL_SD_MspInit+0x100>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1;
 80010b8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80010bc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_PLLP;
 80010be:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80010c2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010c6:	f107 0318 	add.w	r3, r7, #24
 80010ca:	4618      	mov	r0, r3
 80010cc:	f003 fc8c 	bl	80049e8 <HAL_RCCEx_PeriphCLKConfig>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <HAL_SD_MspInit+0x52>
    {
      Error_Handler();
 80010d6:	f7ff fe05 	bl	8000ce4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 80010da:	4b2e      	ldr	r3, [pc, #184]	; (8001194 <HAL_SD_MspInit+0x10c>)
 80010dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010de:	4a2d      	ldr	r2, [pc, #180]	; (8001194 <HAL_SD_MspInit+0x10c>)
 80010e0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80010e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010e6:	4b2b      	ldr	r3, [pc, #172]	; (8001194 <HAL_SD_MspInit+0x10c>)
 80010e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80010ee:	617b      	str	r3, [r7, #20]
 80010f0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80010f2:	4b28      	ldr	r3, [pc, #160]	; (8001194 <HAL_SD_MspInit+0x10c>)
 80010f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010f6:	4a27      	ldr	r2, [pc, #156]	; (8001194 <HAL_SD_MspInit+0x10c>)
 80010f8:	f043 0308 	orr.w	r3, r3, #8
 80010fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010fe:	4b25      	ldr	r3, [pc, #148]	; (8001194 <HAL_SD_MspInit+0x10c>)
 8001100:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001102:	f003 0308 	and.w	r3, r3, #8
 8001106:	613b      	str	r3, [r7, #16]
 8001108:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800110a:	4b22      	ldr	r3, [pc, #136]	; (8001194 <HAL_SD_MspInit+0x10c>)
 800110c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800110e:	4a21      	ldr	r2, [pc, #132]	; (8001194 <HAL_SD_MspInit+0x10c>)
 8001110:	f043 0304 	orr.w	r3, r3, #4
 8001114:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001116:	4b1f      	ldr	r3, [pc, #124]	; (8001194 <HAL_SD_MspInit+0x10c>)
 8001118:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800111a:	f003 0304 	and.w	r3, r3, #4
 800111e:	60fb      	str	r3, [r7, #12]
 8001120:	68fb      	ldr	r3, [r7, #12]
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PC8     ------> SDMMC1_D0
    PC9     ------> SDMMC1_D1
    */
    GPIO_InitStruct.Pin = uSD_CMD_Pin;
 8001122:	2304      	movs	r3, #4
 8001124:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001128:	2302      	movs	r3, #2
 800112a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112e:	2300      	movs	r3, #0
 8001130:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001134:	2303      	movs	r3, #3
 8001136:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800113a:	230c      	movs	r3, #12
 800113c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(uSD_CMD_GPIO_Port, &GPIO_InitStruct);
 8001140:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001144:	4619      	mov	r1, r3
 8001146:	4814      	ldr	r0, [pc, #80]	; (8001198 <HAL_SD_MspInit+0x110>)
 8001148:	f002 f98c 	bl	8003464 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = uSD_D2_Pin|uSD_D3_Pin|uSD_CLK_Pin|uSD_D0_Pin
 800114c:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001150:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
                          |uSD_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001154:	2302      	movs	r3, #2
 8001156:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115a:	2300      	movs	r3, #0
 800115c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001160:	2303      	movs	r3, #3
 8001162:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001166:	230c      	movs	r3, #12
 8001168:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800116c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001170:	4619      	mov	r1, r3
 8001172:	480a      	ldr	r0, [pc, #40]	; (800119c <HAL_SD_MspInit+0x114>)
 8001174:	f002 f976 	bl	8003464 <HAL_GPIO_Init>

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 5, 0);
 8001178:	2200      	movs	r2, #0
 800117a:	2105      	movs	r1, #5
 800117c:	2031      	movs	r0, #49	; 0x31
 800117e:	f001 fed5 	bl	8002f2c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 8001182:	2031      	movs	r0, #49	; 0x31
 8001184:	f001 feee 	bl	8002f64 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 8001188:	bf00      	nop
 800118a:	37c8      	adds	r7, #200	; 0xc8
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	50062400 	.word	0x50062400
 8001194:	40021000 	.word	0x40021000
 8001198:	48000c00 	.word	0x48000c00
 800119c:	48000800 	.word	0x48000800

080011a0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b08a      	sub	sp, #40	; 0x28
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a8:	f107 0314 	add.w	r3, r7, #20
 80011ac:	2200      	movs	r2, #0
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	605a      	str	r2, [r3, #4]
 80011b2:	609a      	str	r2, [r3, #8]
 80011b4:	60da      	str	r2, [r3, #12]
 80011b6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a25      	ldr	r2, [pc, #148]	; (8001254 <HAL_SPI_MspInit+0xb4>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d144      	bne.n	800124c <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80011c2:	4b25      	ldr	r3, [pc, #148]	; (8001258 <HAL_SPI_MspInit+0xb8>)
 80011c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011c6:	4a24      	ldr	r2, [pc, #144]	; (8001258 <HAL_SPI_MspInit+0xb8>)
 80011c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011cc:	6593      	str	r3, [r2, #88]	; 0x58
 80011ce:	4b22      	ldr	r3, [pc, #136]	; (8001258 <HAL_SPI_MspInit+0xb8>)
 80011d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011d6:	613b      	str	r3, [r7, #16]
 80011d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 80011da:	4b1f      	ldr	r3, [pc, #124]	; (8001258 <HAL_SPI_MspInit+0xb8>)
 80011dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011de:	4a1e      	ldr	r2, [pc, #120]	; (8001258 <HAL_SPI_MspInit+0xb8>)
 80011e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011e6:	4b1c      	ldr	r3, [pc, #112]	; (8001258 <HAL_SPI_MspInit+0xb8>)
 80011e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011ee:	60fb      	str	r3, [r7, #12]
 80011f0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011f2:	4b19      	ldr	r3, [pc, #100]	; (8001258 <HAL_SPI_MspInit+0xb8>)
 80011f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011f6:	4a18      	ldr	r2, [pc, #96]	; (8001258 <HAL_SPI_MspInit+0xb8>)
 80011f8:	f043 0302 	orr.w	r3, r3, #2
 80011fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011fe:	4b16      	ldr	r3, [pc, #88]	; (8001258 <HAL_SPI_MspInit+0xb8>)
 8001200:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001202:	f003 0302 	and.w	r3, r3, #2
 8001206:	60bb      	str	r3, [r7, #8]
 8001208:	68bb      	ldr	r3, [r7, #8]
    PI0     ------> SPI2_NSS
    PB15     ------> SPI2_MOSI
    PB14     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = ARD_10_Pin;
 800120a:	2301      	movs	r3, #1
 800120c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800120e:	2302      	movs	r3, #2
 8001210:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001212:	2300      	movs	r3, #0
 8001214:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001216:	2303      	movs	r3, #3
 8001218:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800121a:	2305      	movs	r3, #5
 800121c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARD_10_GPIO_Port, &GPIO_InitStruct);
 800121e:	f107 0314 	add.w	r3, r7, #20
 8001222:	4619      	mov	r1, r3
 8001224:	480d      	ldr	r0, [pc, #52]	; (800125c <HAL_SPI_MspInit+0xbc>)
 8001226:	f002 f91d 	bl	8003464 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI_MOSI_Pin|SPI2_MISO_Pin|SPI2_CLK_Pin;
 800122a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800122e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001230:	2302      	movs	r3, #2
 8001232:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001234:	2300      	movs	r3, #0
 8001236:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001238:	2303      	movs	r3, #3
 800123a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800123c:	2305      	movs	r3, #5
 800123e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001240:	f107 0314 	add.w	r3, r7, #20
 8001244:	4619      	mov	r1, r3
 8001246:	4806      	ldr	r0, [pc, #24]	; (8001260 <HAL_SPI_MspInit+0xc0>)
 8001248:	f002 f90c 	bl	8003464 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800124c:	bf00      	nop
 800124e:	3728      	adds	r7, #40	; 0x28
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	40003800 	.word	0x40003800
 8001258:	40021000 	.word	0x40021000
 800125c:	48002000 	.word	0x48002000
 8001260:	48000400 	.word	0x48000400

08001264 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001264:	b580      	push	{r7, lr}
 8001266:	b086      	sub	sp, #24
 8001268:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800126a:	1d3b      	adds	r3, r7, #4
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	605a      	str	r2, [r3, #4]
 8001272:	609a      	str	r2, [r3, #8]
 8001274:	60da      	str	r2, [r3, #12]
 8001276:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001278:	4b32      	ldr	r3, [pc, #200]	; (8001344 <HAL_FMC_MspInit+0xe0>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d15d      	bne.n	800133c <HAL_FMC_MspInit+0xd8>
    return;
  }
  FMC_Initialized = 1;
 8001280:	4b30      	ldr	r3, [pc, #192]	; (8001344 <HAL_FMC_MspInit+0xe0>)
 8001282:	2201      	movs	r2, #1
 8001284:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001286:	4b30      	ldr	r3, [pc, #192]	; (8001348 <HAL_FMC_MspInit+0xe4>)
 8001288:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800128a:	4a2f      	ldr	r2, [pc, #188]	; (8001348 <HAL_FMC_MspInit+0xe4>)
 800128c:	f043 0301 	orr.w	r3, r3, #1
 8001290:	6513      	str	r3, [r2, #80]	; 0x50
 8001292:	4b2d      	ldr	r3, [pc, #180]	; (8001348 <HAL_FMC_MspInit+0xe4>)
 8001294:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001296:	f003 0301 	and.w	r3, r3, #1
 800129a:	603b      	str	r3, [r7, #0]
 800129c:	683b      	ldr	r3, [r7, #0]
  PF13   ------> FMC_A7
  PE12   ------> FMC_D9
  PF12   ------> FMC_A6
  PE11   ------> FMC_D8
  */
  GPIO_InitStruct.Pin = PSRAM_NBL0_Pin|PSRAM_NBL1_Pin|PSRAM_A20_Pin|PSRAM_A19_Pin
 800129e:	f64f 739b 	movw	r3, #65435	; 0xff9b
 80012a2:	607b      	str	r3, [r7, #4]
                          |D7_Pin|D6_Pin|D12_Pin|D5_Pin
                          |D11_Pin|D4_Pin|D10_Pin|D9_Pin
                          |D8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a4:	2302      	movs	r3, #2
 80012a6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a8:	2300      	movs	r3, #0
 80012aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ac:	2303      	movs	r3, #3
 80012ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012b0:	230c      	movs	r3, #12
 80012b2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012b4:	1d3b      	adds	r3, r7, #4
 80012b6:	4619      	mov	r1, r3
 80012b8:	4824      	ldr	r0, [pc, #144]	; (800134c <HAL_FMC_MspInit+0xe8>)
 80012ba:	f002 f8d3 	bl	8003464 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D2_Pin|PSRAM_OE_Pin|D3_Pin|PSRAM_WE_Pin
 80012be:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 80012c2:	607b      	str	r3, [r7, #4]
                          |PSRAM_WAIT_Pin|PSRAM_CLK_Pin|PSRAM_NE1_Pin|PSRAM_A18_Pin
                          |D1_Pin|D0_Pin|PSRAM_A17_Pin|PSRAM_A16_Pin
                          |D15_Pin|D14_Pin|D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c4:	2302      	movs	r3, #2
 80012c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c8:	2300      	movs	r3, #0
 80012ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012cc:	2303      	movs	r3, #3
 80012ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012d0:	230c      	movs	r3, #12
 80012d2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012d4:	1d3b      	adds	r3, r7, #4
 80012d6:	4619      	mov	r1, r3
 80012d8:	481d      	ldr	r0, [pc, #116]	; (8001350 <HAL_FMC_MspInit+0xec>)
 80012da:	f002 f8c3 	bl	8003464 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_ADV_Pin;
 80012de:	2380      	movs	r3, #128	; 0x80
 80012e0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e2:	2302      	movs	r3, #2
 80012e4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e6:	2300      	movs	r3, #0
 80012e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012ea:	2303      	movs	r3, #3
 80012ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80012ee:	230c      	movs	r3, #12
 80012f0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(PSRAM_ADV_GPIO_Port, &GPIO_InitStruct);
 80012f2:	1d3b      	adds	r3, r7, #4
 80012f4:	4619      	mov	r1, r3
 80012f6:	4817      	ldr	r0, [pc, #92]	; (8001354 <HAL_FMC_MspInit+0xf0>)
 80012f8:	f002 f8b4 	bl	8003464 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A2_Pin|PSRAM_A1_Pin|PSRAM_A0_Pin|PSRAM_A3_Pin
 80012fc:	f24f 033f 	movw	r3, #61503	; 0xf03f
 8001300:	607b      	str	r3, [r7, #4]
                          |PSRAM_A4_Pin|PSRAM_A5_Pin|PSRAM_A9_Pin|PSRAM_A8_Pin
                          |PSRAM_A7_Pin|PSRAM_A6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001302:	2302      	movs	r3, #2
 8001304:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001306:	2300      	movs	r3, #0
 8001308:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800130a:	2303      	movs	r3, #3
 800130c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800130e:	230c      	movs	r3, #12
 8001310:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001312:	1d3b      	adds	r3, r7, #4
 8001314:	4619      	mov	r1, r3
 8001316:	4810      	ldr	r0, [pc, #64]	; (8001358 <HAL_FMC_MspInit+0xf4>)
 8001318:	f002 f8a4 	bl	8003464 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A14_Pin|PSRAM_A13_Pin|PSRAM_A15_Pin|PSRAM_A11_Pin
 800131c:	233f      	movs	r3, #63	; 0x3f
 800131e:	607b      	str	r3, [r7, #4]
                          |PSRAM_A12_Pin|PSRAM_A10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001320:	2302      	movs	r3, #2
 8001322:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001324:	2300      	movs	r3, #0
 8001326:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001328:	2303      	movs	r3, #3
 800132a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800132c:	230c      	movs	r3, #12
 800132e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001330:	1d3b      	adds	r3, r7, #4
 8001332:	4619      	mov	r1, r3
 8001334:	4809      	ldr	r0, [pc, #36]	; (800135c <HAL_FMC_MspInit+0xf8>)
 8001336:	f002 f895 	bl	8003464 <HAL_GPIO_Init>
 800133a:	e000      	b.n	800133e <HAL_FMC_MspInit+0xda>
    return;
 800133c:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 800133e:	3718      	adds	r7, #24
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	20000390 	.word	0x20000390
 8001348:	40021000 	.word	0x40021000
 800134c:	48001000 	.word	0x48001000
 8001350:	48000c00 	.word	0x48000c00
 8001354:	48000400 	.word	0x48000400
 8001358:	48001400 	.word	0x48001400
 800135c:	48001800 	.word	0x48001800

08001360 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001368:	f7ff ff7c 	bl	8001264 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800136c:	bf00      	nop
 800136e:	3708      	adds	r7, #8
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}

08001374 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b08e      	sub	sp, #56	; 0x38
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 800137c:	2300      	movs	r3, #0
 800137e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001382:	4b34      	ldr	r3, [pc, #208]	; (8001454 <HAL_InitTick+0xe0>)
 8001384:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001386:	4a33      	ldr	r2, [pc, #204]	; (8001454 <HAL_InitTick+0xe0>)
 8001388:	f043 0310 	orr.w	r3, r3, #16
 800138c:	6593      	str	r3, [r2, #88]	; 0x58
 800138e:	4b31      	ldr	r3, [pc, #196]	; (8001454 <HAL_InitTick+0xe0>)
 8001390:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001392:	f003 0310 	and.w	r3, r3, #16
 8001396:	60fb      	str	r3, [r7, #12]
 8001398:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800139a:	f107 0210 	add.w	r2, r7, #16
 800139e:	f107 0314 	add.w	r3, r7, #20
 80013a2:	4611      	mov	r1, r2
 80013a4:	4618      	mov	r0, r3
 80013a6:	f003 fa2f 	bl	8004808 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80013aa:	6a3b      	ldr	r3, [r7, #32]
 80013ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80013ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d103      	bne.n	80013bc <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80013b4:	f003 f9fc 	bl	80047b0 <HAL_RCC_GetPCLK1Freq>
 80013b8:	6378      	str	r0, [r7, #52]	; 0x34
 80013ba:	e004      	b.n	80013c6 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80013bc:	f003 f9f8 	bl	80047b0 <HAL_RCC_GetPCLK1Freq>
 80013c0:	4603      	mov	r3, r0
 80013c2:	005b      	lsls	r3, r3, #1
 80013c4:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80013c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80013c8:	4a23      	ldr	r2, [pc, #140]	; (8001458 <HAL_InitTick+0xe4>)
 80013ca:	fba2 2303 	umull	r2, r3, r2, r3
 80013ce:	0c9b      	lsrs	r3, r3, #18
 80013d0:	3b01      	subs	r3, #1
 80013d2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80013d4:	4b21      	ldr	r3, [pc, #132]	; (800145c <HAL_InitTick+0xe8>)
 80013d6:	4a22      	ldr	r2, [pc, #136]	; (8001460 <HAL_InitTick+0xec>)
 80013d8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80013da:	4b20      	ldr	r3, [pc, #128]	; (800145c <HAL_InitTick+0xe8>)
 80013dc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80013e0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80013e2:	4a1e      	ldr	r2, [pc, #120]	; (800145c <HAL_InitTick+0xe8>)
 80013e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013e6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80013e8:	4b1c      	ldr	r3, [pc, #112]	; (800145c <HAL_InitTick+0xe8>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013ee:	4b1b      	ldr	r3, [pc, #108]	; (800145c <HAL_InitTick+0xe8>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013f4:	4b19      	ldr	r3, [pc, #100]	; (800145c <HAL_InitTick+0xe8>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80013fa:	4818      	ldr	r0, [pc, #96]	; (800145c <HAL_InitTick+0xe8>)
 80013fc:	f006 fe7e 	bl	80080fc <HAL_TIM_Base_Init>
 8001400:	4603      	mov	r3, r0
 8001402:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8001406:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800140a:	2b00      	cmp	r3, #0
 800140c:	d11b      	bne.n	8001446 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800140e:	4813      	ldr	r0, [pc, #76]	; (800145c <HAL_InitTick+0xe8>)
 8001410:	f006 fed6 	bl	80081c0 <HAL_TIM_Base_Start_IT>
 8001414:	4603      	mov	r3, r0
 8001416:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 800141a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800141e:	2b00      	cmp	r3, #0
 8001420:	d111      	bne.n	8001446 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001422:	2036      	movs	r0, #54	; 0x36
 8001424:	f001 fd9e 	bl	8002f64 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2b0f      	cmp	r3, #15
 800142c:	d808      	bhi.n	8001440 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800142e:	2200      	movs	r2, #0
 8001430:	6879      	ldr	r1, [r7, #4]
 8001432:	2036      	movs	r0, #54	; 0x36
 8001434:	f001 fd7a 	bl	8002f2c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001438:	4a0a      	ldr	r2, [pc, #40]	; (8001464 <HAL_InitTick+0xf0>)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6013      	str	r3, [r2, #0]
 800143e:	e002      	b.n	8001446 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001440:	2301      	movs	r3, #1
 8001442:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001446:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800144a:	4618      	mov	r0, r3
 800144c:	3738      	adds	r7, #56	; 0x38
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	40021000 	.word	0x40021000
 8001458:	431bde83 	.word	0x431bde83
 800145c:	20000394 	.word	0x20000394
 8001460:	40001000 	.word	0x40001000
 8001464:	2000000c 	.word	0x2000000c

08001468 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800146c:	e7fe      	b.n	800146c <NMI_Handler+0x4>

0800146e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800146e:	b480      	push	{r7}
 8001470:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001472:	e7fe      	b.n	8001472 <HardFault_Handler+0x4>

08001474 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001478:	e7fe      	b.n	8001478 <MemManage_Handler+0x4>

0800147a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800147a:	b480      	push	{r7}
 800147c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800147e:	e7fe      	b.n	800147e <BusFault_Handler+0x4>

08001480 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001480:	b480      	push	{r7}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001484:	e7fe      	b.n	8001484 <UsageFault_Handler+0x4>

08001486 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001486:	b480      	push	{r7}
 8001488:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800148a:	bf00      	nop
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr

08001494 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001498:	4802      	ldr	r0, [pc, #8]	; (80014a4 <DMA1_Channel4_IRQHandler+0x10>)
 800149a:	f001 fe94 	bl	80031c6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800149e:	bf00      	nop
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	2000017c 	.word	0x2000017c

080014a8 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80014ac:	4802      	ldr	r0, [pc, #8]	; (80014b8 <ADC1_IRQHandler+0x10>)
 80014ae:	f000 fc6f 	bl	8001d90 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80014b2:	bf00      	nop
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	20000114 	.word	0x20000114

080014bc <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 80014c0:	4802      	ldr	r0, [pc, #8]	; (80014cc <SDMMC1_IRQHandler+0x10>)
 80014c2:	f005 fab3 	bl	8006a2c <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 80014c6:	bf00      	nop
 80014c8:	bd80      	pop	{r7, pc}
 80014ca:	bf00      	nop
 80014cc:	20000258 	.word	0x20000258

080014d0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80014d4:	4802      	ldr	r0, [pc, #8]	; (80014e0 <TIM6_DAC_IRQHandler+0x10>)
 80014d6:	f006 fee3 	bl	80082a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80014da:	bf00      	nop
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	20000394 	.word	0x20000394

080014e4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80014e4:	b480      	push	{r7}
 80014e6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80014e8:	4b06      	ldr	r3, [pc, #24]	; (8001504 <SystemInit+0x20>)
 80014ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80014ee:	4a05      	ldr	r2, [pc, #20]	; (8001504 <SystemInit+0x20>)
 80014f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80014f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80014f8:	bf00      	nop
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr
 8001502:	bf00      	nop
 8001504:	e000ed00 	.word	0xe000ed00

08001508 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001508:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001540 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800150c:	f7ff ffea 	bl	80014e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001510:	480c      	ldr	r0, [pc, #48]	; (8001544 <LoopForever+0x6>)
  ldr r1, =_edata
 8001512:	490d      	ldr	r1, [pc, #52]	; (8001548 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001514:	4a0d      	ldr	r2, [pc, #52]	; (800154c <LoopForever+0xe>)
  movs r3, #0
 8001516:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001518:	e002      	b.n	8001520 <LoopCopyDataInit>

0800151a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800151a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800151c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800151e:	3304      	adds	r3, #4

08001520 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001520:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001522:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001524:	d3f9      	bcc.n	800151a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001526:	4a0a      	ldr	r2, [pc, #40]	; (8001550 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001528:	4c0a      	ldr	r4, [pc, #40]	; (8001554 <LoopForever+0x16>)
  movs r3, #0
 800152a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800152c:	e001      	b.n	8001532 <LoopFillZerobss>

0800152e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800152e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001530:	3204      	adds	r2, #4

08001532 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001532:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001534:	d3fb      	bcc.n	800152e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001536:	f00b fef1 	bl	800d31c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800153a:	f7fe feff 	bl	800033c <main>

0800153e <LoopForever>:

LoopForever:
    b LoopForever
 800153e:	e7fe      	b.n	800153e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001540:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001544:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001548:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 800154c:	0800d684 	.word	0x0800d684
  ldr r2, =_sbss
 8001550:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8001554:	20001dcc 	.word	0x20001dcc

08001558 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001558:	e7fe      	b.n	8001558 <CAN1_RX0_IRQHandler>

0800155a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800155a:	b580      	push	{r7, lr}
 800155c:	b082      	sub	sp, #8
 800155e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001560:	2300      	movs	r3, #0
 8001562:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001564:	2003      	movs	r0, #3
 8001566:	f001 fcd6 	bl	8002f16 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800156a:	200f      	movs	r0, #15
 800156c:	f7ff ff02 	bl	8001374 <HAL_InitTick>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d002      	beq.n	800157c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001576:	2301      	movs	r3, #1
 8001578:	71fb      	strb	r3, [r7, #7]
 800157a:	e001      	b.n	8001580 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800157c:	f7ff fbb8 	bl	8000cf0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001580:	79fb      	ldrb	r3, [r7, #7]
}
 8001582:	4618      	mov	r0, r3
 8001584:	3708      	adds	r7, #8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
	...

0800158c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001590:	4b06      	ldr	r3, [pc, #24]	; (80015ac <HAL_IncTick+0x20>)
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	461a      	mov	r2, r3
 8001596:	4b06      	ldr	r3, [pc, #24]	; (80015b0 <HAL_IncTick+0x24>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	4413      	add	r3, r2
 800159c:	4a04      	ldr	r2, [pc, #16]	; (80015b0 <HAL_IncTick+0x24>)
 800159e:	6013      	str	r3, [r2, #0]
}
 80015a0:	bf00      	nop
 80015a2:	46bd      	mov	sp, r7
 80015a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a8:	4770      	bx	lr
 80015aa:	bf00      	nop
 80015ac:	20000010 	.word	0x20000010
 80015b0:	200003e0 	.word	0x200003e0

080015b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  return uwTick;
 80015b8:	4b03      	ldr	r3, [pc, #12]	; (80015c8 <HAL_GetTick+0x14>)
 80015ba:	681b      	ldr	r3, [r3, #0]
}
 80015bc:	4618      	mov	r0, r3
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr
 80015c6:	bf00      	nop
 80015c8:	200003e0 	.word	0x200003e0

080015cc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b084      	sub	sp, #16
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015d4:	f7ff ffee 	bl	80015b4 <HAL_GetTick>
 80015d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80015e4:	d005      	beq.n	80015f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80015e6:	4b0a      	ldr	r3, [pc, #40]	; (8001610 <HAL_Delay+0x44>)
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	461a      	mov	r2, r3
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	4413      	add	r3, r2
 80015f0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015f2:	bf00      	nop
 80015f4:	f7ff ffde 	bl	80015b4 <HAL_GetTick>
 80015f8:	4602      	mov	r2, r0
 80015fa:	68bb      	ldr	r3, [r7, #8]
 80015fc:	1ad3      	subs	r3, r2, r3
 80015fe:	68fa      	ldr	r2, [r7, #12]
 8001600:	429a      	cmp	r2, r3
 8001602:	d8f7      	bhi.n	80015f4 <HAL_Delay+0x28>
  {
  }
}
 8001604:	bf00      	nop
 8001606:	bf00      	nop
 8001608:	3710      	adds	r7, #16
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	20000010 	.word	0x20000010

08001614 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
 800161c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	689b      	ldr	r3, [r3, #8]
 8001622:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	431a      	orrs	r2, r3
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	609a      	str	r2, [r3, #8]
}
 800162e:	bf00      	nop
 8001630:	370c      	adds	r7, #12
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr

0800163a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800163a:	b480      	push	{r7}
 800163c:	b083      	sub	sp, #12
 800163e:	af00      	add	r7, sp, #0
 8001640:	6078      	str	r0, [r7, #4]
 8001642:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	689b      	ldr	r3, [r3, #8]
 8001648:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	431a      	orrs	r2, r3
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	609a      	str	r2, [r3, #8]
}
 8001654:	bf00      	nop
 8001656:	370c      	adds	r7, #12
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr

08001660 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	689b      	ldr	r3, [r3, #8]
 800166c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001670:	4618      	mov	r0, r3
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr

0800167c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800167c:	b480      	push	{r7}
 800167e:	b087      	sub	sp, #28
 8001680:	af00      	add	r7, sp, #0
 8001682:	60f8      	str	r0, [r7, #12]
 8001684:	60b9      	str	r1, [r7, #8]
 8001686:	607a      	str	r2, [r7, #4]
 8001688:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	3360      	adds	r3, #96	; 0x60
 800168e:	461a      	mov	r2, r3
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	4413      	add	r3, r2
 8001696:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	4b08      	ldr	r3, [pc, #32]	; (80016c0 <LL_ADC_SetOffset+0x44>)
 800169e:	4013      	ands	r3, r2
 80016a0:	687a      	ldr	r2, [r7, #4]
 80016a2:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80016a6:	683a      	ldr	r2, [r7, #0]
 80016a8:	430a      	orrs	r2, r1
 80016aa:	4313      	orrs	r3, r2
 80016ac:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80016b4:	bf00      	nop
 80016b6:	371c      	adds	r7, #28
 80016b8:	46bd      	mov	sp, r7
 80016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016be:	4770      	bx	lr
 80016c0:	03fff000 	.word	0x03fff000

080016c4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b085      	sub	sp, #20
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	3360      	adds	r3, #96	; 0x60
 80016d2:	461a      	mov	r2, r3
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	009b      	lsls	r3, r3, #2
 80016d8:	4413      	add	r3, r2
 80016da:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80016e4:	4618      	mov	r0, r3
 80016e6:	3714      	adds	r7, #20
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr

080016f0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b087      	sub	sp, #28
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	60f8      	str	r0, [r7, #12]
 80016f8:	60b9      	str	r1, [r7, #8]
 80016fa:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	3360      	adds	r3, #96	; 0x60
 8001700:	461a      	mov	r2, r3
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	4413      	add	r3, r2
 8001708:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	431a      	orrs	r2, r3
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800171a:	bf00      	nop
 800171c:	371c      	adds	r7, #28
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr

08001726 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001726:	b480      	push	{r7}
 8001728:	b083      	sub	sp, #12
 800172a:	af00      	add	r7, sp, #0
 800172c:	6078      	str	r0, [r7, #4]
 800172e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	695b      	ldr	r3, [r3, #20]
 8001734:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	431a      	orrs	r2, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	615a      	str	r2, [r3, #20]
}
 8001740:	bf00      	nop
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr

0800174c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	68db      	ldr	r3, [r3, #12]
 8001758:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800175c:	2b00      	cmp	r3, #0
 800175e:	d101      	bne.n	8001764 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001760:	2301      	movs	r3, #1
 8001762:	e000      	b.n	8001766 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001764:	2300      	movs	r3, #0
}
 8001766:	4618      	mov	r0, r3
 8001768:	370c      	adds	r7, #12
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr

08001772 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001772:	b480      	push	{r7}
 8001774:	b087      	sub	sp, #28
 8001776:	af00      	add	r7, sp, #0
 8001778:	60f8      	str	r0, [r7, #12]
 800177a:	60b9      	str	r1, [r7, #8]
 800177c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	3330      	adds	r3, #48	; 0x30
 8001782:	461a      	mov	r2, r3
 8001784:	68bb      	ldr	r3, [r7, #8]
 8001786:	0a1b      	lsrs	r3, r3, #8
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	f003 030c 	and.w	r3, r3, #12
 800178e:	4413      	add	r3, r2
 8001790:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	681a      	ldr	r2, [r3, #0]
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	f003 031f 	and.w	r3, r3, #31
 800179c:	211f      	movs	r1, #31
 800179e:	fa01 f303 	lsl.w	r3, r1, r3
 80017a2:	43db      	mvns	r3, r3
 80017a4:	401a      	ands	r2, r3
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	0e9b      	lsrs	r3, r3, #26
 80017aa:	f003 011f 	and.w	r1, r3, #31
 80017ae:	68bb      	ldr	r3, [r7, #8]
 80017b0:	f003 031f 	and.w	r3, r3, #31
 80017b4:	fa01 f303 	lsl.w	r3, r1, r3
 80017b8:	431a      	orrs	r2, r3
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80017be:	bf00      	nop
 80017c0:	371c      	adds	r7, #28
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr

080017ca <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80017ca:	b480      	push	{r7}
 80017cc:	b083      	sub	sp, #12
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017d6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d101      	bne.n	80017e2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80017de:	2301      	movs	r3, #1
 80017e0:	e000      	b.n	80017e4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80017e2:	2300      	movs	r3, #0
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	370c      	adds	r7, #12
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr

080017f0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b087      	sub	sp, #28
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	60f8      	str	r0, [r7, #12]
 80017f8:	60b9      	str	r1, [r7, #8]
 80017fa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	3314      	adds	r3, #20
 8001800:	461a      	mov	r2, r3
 8001802:	68bb      	ldr	r3, [r7, #8]
 8001804:	0e5b      	lsrs	r3, r3, #25
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	f003 0304 	and.w	r3, r3, #4
 800180c:	4413      	add	r3, r2
 800180e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	68bb      	ldr	r3, [r7, #8]
 8001816:	0d1b      	lsrs	r3, r3, #20
 8001818:	f003 031f 	and.w	r3, r3, #31
 800181c:	2107      	movs	r1, #7
 800181e:	fa01 f303 	lsl.w	r3, r1, r3
 8001822:	43db      	mvns	r3, r3
 8001824:	401a      	ands	r2, r3
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	0d1b      	lsrs	r3, r3, #20
 800182a:	f003 031f 	and.w	r3, r3, #31
 800182e:	6879      	ldr	r1, [r7, #4]
 8001830:	fa01 f303 	lsl.w	r3, r1, r3
 8001834:	431a      	orrs	r2, r3
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800183a:	bf00      	nop
 800183c:	371c      	adds	r7, #28
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
	...

08001848 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001848:	b480      	push	{r7}
 800184a:	b085      	sub	sp, #20
 800184c:	af00      	add	r7, sp, #0
 800184e:	60f8      	str	r0, [r7, #12]
 8001850:	60b9      	str	r1, [r7, #8]
 8001852:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800185a:	68bb      	ldr	r3, [r7, #8]
 800185c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001860:	43db      	mvns	r3, r3
 8001862:	401a      	ands	r2, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	f003 0318 	and.w	r3, r3, #24
 800186a:	4908      	ldr	r1, [pc, #32]	; (800188c <LL_ADC_SetChannelSingleDiff+0x44>)
 800186c:	40d9      	lsrs	r1, r3
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	400b      	ands	r3, r1
 8001872:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001876:	431a      	orrs	r2, r3
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800187e:	bf00      	nop
 8001880:	3714      	adds	r7, #20
 8001882:	46bd      	mov	sp, r7
 8001884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001888:	4770      	bx	lr
 800188a:	bf00      	nop
 800188c:	0007ffff 	.word	0x0007ffff

08001890 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001890:	b480      	push	{r7}
 8001892:	b083      	sub	sp, #12
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80018a0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80018a4:	687a      	ldr	r2, [r7, #4]
 80018a6:	6093      	str	r3, [r2, #8]
}
 80018a8:	bf00      	nop
 80018aa:	370c      	adds	r7, #12
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr

080018b4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80018c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80018c8:	d101      	bne.n	80018ce <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80018ca:	2301      	movs	r3, #1
 80018cc:	e000      	b.n	80018d0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80018ce:	2300      	movs	r3, #0
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80018dc:	b480      	push	{r7}
 80018de:	b083      	sub	sp, #12
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	689b      	ldr	r3, [r3, #8]
 80018e8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80018ec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80018f0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80018f8:	bf00      	nop
 80018fa:	370c      	adds	r7, #12
 80018fc:	46bd      	mov	sp, r7
 80018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001902:	4770      	bx	lr

08001904 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001914:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001918:	d101      	bne.n	800191e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800191a:	2301      	movs	r3, #1
 800191c:	e000      	b.n	8001920 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800191e:	2300      	movs	r3, #0
}
 8001920:	4618      	mov	r0, r3
 8001922:	370c      	adds	r7, #12
 8001924:	46bd      	mov	sp, r7
 8001926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192a:	4770      	bx	lr

0800192c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	689b      	ldr	r3, [r3, #8]
 8001938:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800193c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001940:	f043 0201 	orr.w	r2, r3, #1
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001948:	bf00      	nop
 800194a:	370c      	adds	r7, #12
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr

08001954 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	689b      	ldr	r3, [r3, #8]
 8001960:	f003 0301 	and.w	r3, r3, #1
 8001964:	2b01      	cmp	r3, #1
 8001966:	d101      	bne.n	800196c <LL_ADC_IsEnabled+0x18>
 8001968:	2301      	movs	r3, #1
 800196a:	e000      	b.n	800196e <LL_ADC_IsEnabled+0x1a>
 800196c:	2300      	movs	r3, #0
}
 800196e:	4618      	mov	r0, r3
 8001970:	370c      	adds	r7, #12
 8001972:	46bd      	mov	sp, r7
 8001974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001978:	4770      	bx	lr

0800197a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800197a:	b480      	push	{r7}
 800197c:	b083      	sub	sp, #12
 800197e:	af00      	add	r7, sp, #0
 8001980:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800198a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800198e:	f043 0204 	orr.w	r2, r3, #4
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001996:	bf00      	nop
 8001998:	370c      	adds	r7, #12
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr

080019a2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80019a2:	b480      	push	{r7}
 80019a4:	b083      	sub	sp, #12
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	689b      	ldr	r3, [r3, #8]
 80019ae:	f003 0304 	and.w	r3, r3, #4
 80019b2:	2b04      	cmp	r3, #4
 80019b4:	d101      	bne.n	80019ba <LL_ADC_REG_IsConversionOngoing+0x18>
 80019b6:	2301      	movs	r3, #1
 80019b8:	e000      	b.n	80019bc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80019ba:	2300      	movs	r3, #0
}
 80019bc:	4618      	mov	r0, r3
 80019be:	370c      	adds	r7, #12
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr

080019c8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	689b      	ldr	r3, [r3, #8]
 80019d4:	f003 0308 	and.w	r3, r3, #8
 80019d8:	2b08      	cmp	r3, #8
 80019da:	d101      	bne.n	80019e0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80019dc:	2301      	movs	r3, #1
 80019de:	e000      	b.n	80019e2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80019e0:	2300      	movs	r3, #0
}
 80019e2:	4618      	mov	r0, r3
 80019e4:	370c      	adds	r7, #12
 80019e6:	46bd      	mov	sp, r7
 80019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ec:	4770      	bx	lr
	...

080019f0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b088      	sub	sp, #32
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019f8:	2300      	movs	r3, #0
 80019fa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80019fc:	2300      	movs	r3, #0
 80019fe:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d101      	bne.n	8001a0a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	e12f      	b.n	8001c6a <HAL_ADC_Init+0x27a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	691b      	ldr	r3, [r3, #16]
 8001a0e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d109      	bne.n	8001a2c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a18:	6878      	ldr	r0, [r7, #4]
 8001a1a:	f7ff f991 	bl	8000d40 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2200      	movs	r2, #0
 8001a22:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2200      	movs	r2, #0
 8001a28:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	4618      	mov	r0, r3
 8001a32:	f7ff ff3f 	bl	80018b4 <LL_ADC_IsDeepPowerDownEnabled>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d004      	beq.n	8001a46 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4618      	mov	r0, r3
 8001a42:	f7ff ff25 	bl	8001890 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7ff ff5a 	bl	8001904 <LL_ADC_IsInternalRegulatorEnabled>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d115      	bne.n	8001a82 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7ff ff3e 	bl	80018dc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001a60:	4b84      	ldr	r3, [pc, #528]	; (8001c74 <HAL_ADC_Init+0x284>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	099b      	lsrs	r3, r3, #6
 8001a66:	4a84      	ldr	r2, [pc, #528]	; (8001c78 <HAL_ADC_Init+0x288>)
 8001a68:	fba2 2303 	umull	r2, r3, r2, r3
 8001a6c:	099b      	lsrs	r3, r3, #6
 8001a6e:	3301      	adds	r3, #1
 8001a70:	005b      	lsls	r3, r3, #1
 8001a72:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001a74:	e002      	b.n	8001a7c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001a76:	68bb      	ldr	r3, [r7, #8]
 8001a78:	3b01      	subs	r3, #1
 8001a7a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001a7c:	68bb      	ldr	r3, [r7, #8]
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d1f9      	bne.n	8001a76 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7ff ff3c 	bl	8001904 <LL_ADC_IsInternalRegulatorEnabled>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d10d      	bne.n	8001aae <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a96:	f043 0210 	orr.w	r2, r3, #16
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001aa2:	f043 0201 	orr.w	r2, r3, #1
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7ff ff75 	bl	80019a2 <LL_ADC_REG_IsConversionOngoing>
 8001ab8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001abe:	f003 0310 	and.w	r3, r3, #16
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	f040 80c8 	bne.w	8001c58 <HAL_ADC_Init+0x268>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	f040 80c4 	bne.w	8001c58 <HAL_ADC_Init+0x268>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ad4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001ad8:	f043 0202 	orr.w	r2, r3, #2
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	f7ff ff35 	bl	8001954 <LL_ADC_IsEnabled>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d10b      	bne.n	8001b08 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001af0:	4862      	ldr	r0, [pc, #392]	; (8001c7c <HAL_ADC_Init+0x28c>)
 8001af2:	f7ff ff2f 	bl	8001954 <LL_ADC_IsEnabled>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d105      	bne.n	8001b08 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	4619      	mov	r1, r3
 8001b02:	485f      	ldr	r0, [pc, #380]	; (8001c80 <HAL_ADC_Init+0x290>)
 8001b04:	f7ff fd86 	bl	8001614 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	7e5b      	ldrb	r3, [r3, #25]
 8001b0c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b12:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001b18:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001b1e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b26:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d106      	bne.n	8001b44 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b3a:	3b01      	subs	r3, #1
 8001b3c:	045b      	lsls	r3, r3, #17
 8001b3e:	69ba      	ldr	r2, [r7, #24]
 8001b40:	4313      	orrs	r3, r2
 8001b42:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d009      	beq.n	8001b60 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b50:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b58:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001b5a:	69ba      	ldr	r2, [r7, #24]
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	68da      	ldr	r2, [r3, #12]
 8001b66:	4b47      	ldr	r3, [pc, #284]	; (8001c84 <HAL_ADC_Init+0x294>)
 8001b68:	4013      	ands	r3, r2
 8001b6a:	687a      	ldr	r2, [r7, #4]
 8001b6c:	6812      	ldr	r2, [r2, #0]
 8001b6e:	69b9      	ldr	r1, [r7, #24]
 8001b70:	430b      	orrs	r3, r1
 8001b72:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff ff12 	bl	80019a2 <LL_ADC_REG_IsConversionOngoing>
 8001b7e:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7ff ff1f 	bl	80019c8 <LL_ADC_INJ_IsConversionOngoing>
 8001b8a:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d140      	bne.n	8001c14 <HAL_ADC_Init+0x224>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d13d      	bne.n	8001c14 <HAL_ADC_Init+0x224>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	7e1b      	ldrb	r3, [r3, #24]
 8001ba0:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001ba2:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001baa:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001bac:	4313      	orrs	r3, r2
 8001bae:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	68db      	ldr	r3, [r3, #12]
 8001bb6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001bba:	f023 0306 	bic.w	r3, r3, #6
 8001bbe:	687a      	ldr	r2, [r7, #4]
 8001bc0:	6812      	ldr	r2, [r2, #0]
 8001bc2:	69b9      	ldr	r1, [r7, #24]
 8001bc4:	430b      	orrs	r3, r1
 8001bc6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d118      	bne.n	8001c04 <HAL_ADC_Init+0x214>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	691b      	ldr	r3, [r3, #16]
 8001bd8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001bdc:	f023 0304 	bic.w	r3, r3, #4
 8001be0:	687a      	ldr	r2, [r7, #4]
 8001be2:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001be4:	687a      	ldr	r2, [r7, #4]
 8001be6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001be8:	4311      	orrs	r1, r2
 8001bea:	687a      	ldr	r2, [r7, #4]
 8001bec:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001bee:	4311      	orrs	r1, r2
 8001bf0:	687a      	ldr	r2, [r7, #4]
 8001bf2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001bf4:	430a      	orrs	r2, r1
 8001bf6:	431a      	orrs	r2, r3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f042 0201 	orr.w	r2, r2, #1
 8001c00:	611a      	str	r2, [r3, #16]
 8001c02:	e007      	b.n	8001c14 <HAL_ADC_Init+0x224>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	691a      	ldr	r2, [r3, #16]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f022 0201 	bic.w	r2, r2, #1
 8001c12:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	691b      	ldr	r3, [r3, #16]
 8001c18:	2b01      	cmp	r3, #1
 8001c1a:	d10c      	bne.n	8001c36 <HAL_ADC_Init+0x246>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c22:	f023 010f 	bic.w	r1, r3, #15
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	69db      	ldr	r3, [r3, #28]
 8001c2a:	1e5a      	subs	r2, r3, #1
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	430a      	orrs	r2, r1
 8001c32:	631a      	str	r2, [r3, #48]	; 0x30
 8001c34:	e007      	b.n	8001c46 <HAL_ADC_Init+0x256>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f022 020f 	bic.w	r2, r2, #15
 8001c44:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c4a:	f023 0303 	bic.w	r3, r3, #3
 8001c4e:	f043 0201 	orr.w	r2, r3, #1
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	659a      	str	r2, [r3, #88]	; 0x58
 8001c56:	e007      	b.n	8001c68 <HAL_ADC_Init+0x278>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c5c:	f043 0210 	orr.w	r2, r3, #16
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001c64:	2301      	movs	r3, #1
 8001c66:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001c68:	7ffb      	ldrb	r3, [r7, #31]
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3720      	adds	r7, #32
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	20000008 	.word	0x20000008
 8001c78:	053e2d63 	.word	0x053e2d63
 8001c7c:	50040000 	.word	0x50040000
 8001c80:	50040300 	.word	0x50040300
 8001c84:	fff0c007 	.word	0xfff0c007

08001c88 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b086      	sub	sp, #24
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	60f8      	str	r0, [r7, #12]
 8001c90:	60b9      	str	r1, [r7, #8]
 8001c92:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	4618      	mov	r0, r3
 8001c9a:	f7ff fe82 	bl	80019a2 <LL_ADC_REG_IsConversionOngoing>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d167      	bne.n	8001d74 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001caa:	2b01      	cmp	r3, #1
 8001cac:	d101      	bne.n	8001cb2 <HAL_ADC_Start_DMA+0x2a>
 8001cae:	2302      	movs	r3, #2
 8001cb0:	e063      	b.n	8001d7a <HAL_ADC_Start_DMA+0xf2>
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001cba:	68f8      	ldr	r0, [r7, #12]
 8001cbc:	f000 fe36 	bl	800292c <ADC_Enable>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001cc4:	7dfb      	ldrb	r3, [r7, #23]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d14f      	bne.n	8001d6a <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cce:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001cd2:	f023 0301 	bic.w	r3, r3, #1
 8001cd6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	659a      	str	r2, [r3, #88]	; 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ce2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d006      	beq.n	8001cf8 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cee:	f023 0206 	bic.w	r2, r3, #6
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	65da      	str	r2, [r3, #92]	; 0x5c
 8001cf6:	e002      	b.n	8001cfe <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d02:	4a20      	ldr	r2, [pc, #128]	; (8001d84 <HAL_ADC_Start_DMA+0xfc>)
 8001d04:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d0a:	4a1f      	ldr	r2, [pc, #124]	; (8001d88 <HAL_ADC_Start_DMA+0x100>)
 8001d0c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001d12:	4a1e      	ldr	r2, [pc, #120]	; (8001d8c <HAL_ADC_Start_DMA+0x104>)
 8001d14:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	221c      	movs	r2, #28
 8001d1c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	2200      	movs	r2, #0
 8001d22:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	685a      	ldr	r2, [r3, #4]
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f042 0210 	orr.w	r2, r2, #16
 8001d34:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	68da      	ldr	r2, [r3, #12]
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f042 0201 	orr.w	r2, r2, #1
 8001d44:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	3340      	adds	r3, #64	; 0x40
 8001d50:	4619      	mov	r1, r3
 8001d52:	68ba      	ldr	r2, [r7, #8]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	f001 f9bb 	bl	80030d0 <HAL_DMA_Start_IT>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f7ff fe09 	bl	800197a <LL_ADC_REG_StartConversion>
 8001d68:	e006      	b.n	8001d78 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8001d72:	e001      	b.n	8001d78 <HAL_ADC_Start_DMA+0xf0>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001d74:	2302      	movs	r3, #2
 8001d76:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001d78:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	3718      	adds	r7, #24
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	08002a39 	.word	0x08002a39
 8001d88:	08002b11 	.word	0x08002b11
 8001d8c:	08002b2d 	.word	0x08002b2d

08001d90 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b088      	sub	sp, #32
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001d98:	2300      	movs	r3, #0
 8001d9a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001dac:	69bb      	ldr	r3, [r7, #24]
 8001dae:	f003 0302 	and.w	r3, r3, #2
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d017      	beq.n	8001de6 <HAL_ADC_IRQHandler+0x56>
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	f003 0302 	and.w	r3, r3, #2
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d012      	beq.n	8001de6 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dc4:	f003 0310 	and.w	r3, r3, #16
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d105      	bne.n	8001dd8 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dd0:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	659a      	str	r2, [r3, #88]	; 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001dd8:	6878      	ldr	r0, [r7, #4]
 8001dda:	f000 fee9 	bl	8002bb0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	2202      	movs	r2, #2
 8001de4:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001de6:	69bb      	ldr	r3, [r7, #24]
 8001de8:	f003 0304 	and.w	r3, r3, #4
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d004      	beq.n	8001dfa <HAL_ADC_IRQHandler+0x6a>
 8001df0:	697b      	ldr	r3, [r7, #20]
 8001df2:	f003 0304 	and.w	r3, r3, #4
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d109      	bne.n	8001e0e <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001dfa:	69bb      	ldr	r3, [r7, #24]
 8001dfc:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d05e      	beq.n	8001ec2 <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	f003 0308 	and.w	r3, r3, #8
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d059      	beq.n	8001ec2 <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e12:	f003 0310 	and.w	r3, r3, #16
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d105      	bne.n	8001e26 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e1e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7ff fc8e 	bl	800174c <LL_ADC_REG_IsTriggerSourceSWStart>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d03e      	beq.n	8001eb4 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	68db      	ldr	r3, [r3, #12]
 8001e3c:	613b      	str	r3, [r7, #16]
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d135      	bne.n	8001eb4 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f003 0308 	and.w	r3, r3, #8
 8001e52:	2b08      	cmp	r3, #8
 8001e54:	d12e      	bne.n	8001eb4 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f7ff fda1 	bl	80019a2 <LL_ADC_REG_IsConversionOngoing>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d11a      	bne.n	8001e9c <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	685a      	ldr	r2, [r3, #4]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f022 020c 	bic.w	r2, r2, #12
 8001e74:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e7a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	659a      	str	r2, [r3, #88]	; 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e86:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d112      	bne.n	8001eb4 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e92:	f043 0201 	orr.w	r2, r3, #1
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	659a      	str	r2, [r3, #88]	; 0x58
 8001e9a:	e00b      	b.n	8001eb4 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ea0:	f043 0210 	orr.w	r2, r3, #16
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eac:	f043 0201 	orr.w	r2, r3, #1
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	65da      	str	r2, [r3, #92]	; 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	f7fe f9d1 	bl	800025c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	220c      	movs	r2, #12
 8001ec0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001ec2:	69bb      	ldr	r3, [r7, #24]
 8001ec4:	f003 0320 	and.w	r3, r3, #32
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d004      	beq.n	8001ed6 <HAL_ADC_IRQHandler+0x146>
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	f003 0320 	and.w	r3, r3, #32
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d109      	bne.n	8001eea <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001ed6:	69bb      	ldr	r3, [r7, #24]
 8001ed8:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d072      	beq.n	8001fc6 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d06d      	beq.n	8001fc6 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001eee:	f003 0310 	and.w	r3, r3, #16
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d105      	bne.n	8001f02 <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001efa:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4618      	mov	r0, r3
 8001f08:	f7ff fc5f 	bl	80017ca <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001f0c:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7ff fc1a 	bl	800174c <LL_ADC_REG_IsTriggerSourceSWStart>
 8001f18:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d047      	beq.n	8001fb8 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001f28:	693b      	ldr	r3, [r7, #16]
 8001f2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d007      	beq.n	8001f42 <HAL_ADC_IRQHandler+0x1b2>
 8001f32:	68bb      	ldr	r3, [r7, #8]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d03f      	beq.n	8001fb8 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d13a      	bne.n	8001fb8 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f4c:	2b40      	cmp	r3, #64	; 0x40
 8001f4e:	d133      	bne.n	8001fb8 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001f50:	693b      	ldr	r3, [r7, #16]
 8001f52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d12e      	bne.n	8001fb8 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f7ff fd32 	bl	80019c8 <LL_ADC_INJ_IsConversionOngoing>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d11a      	bne.n	8001fa0 <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	685a      	ldr	r2, [r3, #4]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001f78:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f7e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	659a      	str	r2, [r3, #88]	; 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d112      	bne.n	8001fb8 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f96:	f043 0201 	orr.w	r2, r3, #1
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	659a      	str	r2, [r3, #88]	; 0x58
 8001f9e:	e00b      	b.n	8001fb8 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fa4:	f043 0210 	orr.w	r2, r3, #16
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	659a      	str	r2, [r3, #88]	; 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fb0:	f043 0201 	orr.w	r2, r3, #1
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	65da      	str	r2, [r3, #92]	; 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001fb8:	6878      	ldr	r0, [r7, #4]
 8001fba:	f000 fdd1 	bl	8002b60 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	2260      	movs	r2, #96	; 0x60
 8001fc4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001fc6:	69bb      	ldr	r3, [r7, #24]
 8001fc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d011      	beq.n	8001ff4 <HAL_ADC_IRQHandler+0x264>
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d00c      	beq.n	8001ff4 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fde:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f000 f890 	bl	800210c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	2280      	movs	r2, #128	; 0x80
 8001ff2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001ff4:	69bb      	ldr	r3, [r7, #24]
 8001ff6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d012      	beq.n	8002024 <HAL_ADC_IRQHandler+0x294>
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002004:	2b00      	cmp	r3, #0
 8002006:	d00d      	beq.n	8002024 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800200c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	f000 fdb7 	bl	8002b88 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002022:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002024:	69bb      	ldr	r3, [r7, #24]
 8002026:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800202a:	2b00      	cmp	r3, #0
 800202c:	d012      	beq.n	8002054 <HAL_ADC_IRQHandler+0x2c4>
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002034:	2b00      	cmp	r3, #0
 8002036:	d00d      	beq.n	8002054 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800203c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002044:	6878      	ldr	r0, [r7, #4]
 8002046:	f000 fda9 	bl	8002b9c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002052:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002054:	69bb      	ldr	r3, [r7, #24]
 8002056:	f003 0310 	and.w	r3, r3, #16
 800205a:	2b00      	cmp	r3, #0
 800205c:	d02a      	beq.n	80020b4 <HAL_ADC_IRQHandler+0x324>
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	f003 0310 	and.w	r3, r3, #16
 8002064:	2b00      	cmp	r3, #0
 8002066:	d025      	beq.n	80020b4 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800206c:	2b00      	cmp	r3, #0
 800206e:	d102      	bne.n	8002076 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 8002070:	2301      	movs	r3, #1
 8002072:	61fb      	str	r3, [r7, #28]
 8002074:	e008      	b.n	8002088 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	f003 0301 	and.w	r3, r3, #1
 8002080:	2b00      	cmp	r3, #0
 8002082:	d001      	beq.n	8002088 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 8002084:	2301      	movs	r3, #1
 8002086:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8002088:	69fb      	ldr	r3, [r7, #28]
 800208a:	2b01      	cmp	r3, #1
 800208c:	d10e      	bne.n	80020ac <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002092:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800209e:	f043 0202 	orr.w	r2, r3, #2
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	65da      	str	r2, [r3, #92]	; 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f000 f83a 	bl	8002120 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	2210      	movs	r2, #16
 80020b2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80020b4:	69bb      	ldr	r3, [r7, #24]
 80020b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d018      	beq.n	80020f0 <HAL_ADC_IRQHandler+0x360>
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d013      	beq.n	80020f0 <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020cc:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020d8:	f043 0208 	orr.w	r2, r3, #8
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020e8:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f000 fd42 	bl	8002b74 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 80020f0:	bf00      	nop
 80020f2:	3720      	adds	r7, #32
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}

080020f8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80020f8:	b480      	push	{r7}
 80020fa:	b083      	sub	sp, #12
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002100:	bf00      	nop
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002114:	bf00      	nop
 8002116:	370c      	adds	r7, #12
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr

08002120 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002128:	bf00      	nop
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr

08002134 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b0b6      	sub	sp, #216	; 0xd8
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
 800213c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800213e:	2300      	movs	r3, #0
 8002140:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002144:	2300      	movs	r3, #0
 8002146:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800214e:	2b01      	cmp	r3, #1
 8002150:	d101      	bne.n	8002156 <HAL_ADC_ConfigChannel+0x22>
 8002152:	2302      	movs	r3, #2
 8002154:	e3d5      	b.n	8002902 <HAL_ADC_ConfigChannel+0x7ce>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2201      	movs	r2, #1
 800215a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4618      	mov	r0, r3
 8002164:	f7ff fc1d 	bl	80019a2 <LL_ADC_REG_IsConversionOngoing>
 8002168:	4603      	mov	r3, r0
 800216a:	2b00      	cmp	r3, #0
 800216c:	f040 83ba 	bne.w	80028e4 <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8002170:	683b      	ldr	r3, [r7, #0]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	2b05      	cmp	r3, #5
 8002176:	d824      	bhi.n	80021c2 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	3b02      	subs	r3, #2
 800217e:	2b03      	cmp	r3, #3
 8002180:	d81b      	bhi.n	80021ba <HAL_ADC_ConfigChannel+0x86>
 8002182:	a201      	add	r2, pc, #4	; (adr r2, 8002188 <HAL_ADC_ConfigChannel+0x54>)
 8002184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002188:	08002199 	.word	0x08002199
 800218c:	080021a1 	.word	0x080021a1
 8002190:	080021a9 	.word	0x080021a9
 8002194:	080021b1 	.word	0x080021b1
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	220c      	movs	r2, #12
 800219c:	605a      	str	r2, [r3, #4]
          break;
 800219e:	e011      	b.n	80021c4 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	2212      	movs	r2, #18
 80021a4:	605a      	str	r2, [r3, #4]
          break;
 80021a6:	e00d      	b.n	80021c4 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	2218      	movs	r2, #24
 80021ac:	605a      	str	r2, [r3, #4]
          break;
 80021ae:	e009      	b.n	80021c4 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80021b6:	605a      	str	r2, [r3, #4]
          break;
 80021b8:	e004      	b.n	80021c4 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	2206      	movs	r2, #6
 80021be:	605a      	str	r2, [r3, #4]
          break;
 80021c0:	e000      	b.n	80021c4 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80021c2:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6818      	ldr	r0, [r3, #0]
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	6859      	ldr	r1, [r3, #4]
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	461a      	mov	r2, r3
 80021d2:	f7ff face 	bl	8001772 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4618      	mov	r0, r3
 80021dc:	f7ff fbe1 	bl	80019a2 <LL_ADC_REG_IsConversionOngoing>
 80021e0:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4618      	mov	r0, r3
 80021ea:	f7ff fbed 	bl	80019c8 <LL_ADC_INJ_IsConversionOngoing>
 80021ee:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80021f2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	f040 81c1 	bne.w	800257e <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80021fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002200:	2b00      	cmp	r3, #0
 8002202:	f040 81bc 	bne.w	800257e <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800220e:	d10f      	bne.n	8002230 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6818      	ldr	r0, [r3, #0]
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	2200      	movs	r2, #0
 800221a:	4619      	mov	r1, r3
 800221c:	f7ff fae8 	bl	80017f0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8002228:	4618      	mov	r0, r3
 800222a:	f7ff fa7c 	bl	8001726 <LL_ADC_SetSamplingTimeCommonConfig>
 800222e:	e00e      	b.n	800224e <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6818      	ldr	r0, [r3, #0]
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	6819      	ldr	r1, [r3, #0]
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	461a      	mov	r2, r3
 800223e:	f7ff fad7 	bl	80017f0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2100      	movs	r1, #0
 8002248:	4618      	mov	r0, r3
 800224a:	f7ff fa6c 	bl	8001726 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	695a      	ldr	r2, [r3, #20]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	08db      	lsrs	r3, r3, #3
 800225a:	f003 0303 	and.w	r3, r3, #3
 800225e:	005b      	lsls	r3, r3, #1
 8002260:	fa02 f303 	lsl.w	r3, r2, r3
 8002264:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	691b      	ldr	r3, [r3, #16]
 800226c:	2b04      	cmp	r3, #4
 800226e:	d00a      	beq.n	8002286 <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6818      	ldr	r0, [r3, #0]
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	6919      	ldr	r1, [r3, #16]
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	681a      	ldr	r2, [r3, #0]
 800227c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002280:	f7ff f9fc 	bl	800167c <LL_ADC_SetOffset>
 8002284:	e17b      	b.n	800257e <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	2100      	movs	r1, #0
 800228c:	4618      	mov	r0, r3
 800228e:	f7ff fa19 	bl	80016c4 <LL_ADC_GetOffsetChannel>
 8002292:	4603      	mov	r3, r0
 8002294:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002298:	2b00      	cmp	r3, #0
 800229a:	d10a      	bne.n	80022b2 <HAL_ADC_ConfigChannel+0x17e>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	2100      	movs	r1, #0
 80022a2:	4618      	mov	r0, r3
 80022a4:	f7ff fa0e 	bl	80016c4 <LL_ADC_GetOffsetChannel>
 80022a8:	4603      	mov	r3, r0
 80022aa:	0e9b      	lsrs	r3, r3, #26
 80022ac:	f003 021f 	and.w	r2, r3, #31
 80022b0:	e01e      	b.n	80022f0 <HAL_ADC_ConfigChannel+0x1bc>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	2100      	movs	r1, #0
 80022b8:	4618      	mov	r0, r3
 80022ba:	f7ff fa03 	bl	80016c4 <LL_ADC_GetOffsetChannel>
 80022be:	4603      	mov	r3, r0
 80022c0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022c4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80022c8:	fa93 f3a3 	rbit	r3, r3
 80022cc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80022d0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80022d4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80022d8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d101      	bne.n	80022e4 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 80022e0:	2320      	movs	r3, #32
 80022e2:	e004      	b.n	80022ee <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 80022e4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80022e8:	fab3 f383 	clz	r3, r3
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d105      	bne.n	8002308 <HAL_ADC_ConfigChannel+0x1d4>
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	0e9b      	lsrs	r3, r3, #26
 8002302:	f003 031f 	and.w	r3, r3, #31
 8002306:	e018      	b.n	800233a <HAL_ADC_ConfigChannel+0x206>
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002310:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002314:	fa93 f3a3 	rbit	r3, r3
 8002318:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800231c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002320:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002324:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002328:	2b00      	cmp	r3, #0
 800232a:	d101      	bne.n	8002330 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 800232c:	2320      	movs	r3, #32
 800232e:	e004      	b.n	800233a <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 8002330:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002334:	fab3 f383 	clz	r3, r3
 8002338:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800233a:	429a      	cmp	r2, r3
 800233c:	d106      	bne.n	800234c <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	2200      	movs	r2, #0
 8002344:	2100      	movs	r1, #0
 8002346:	4618      	mov	r0, r3
 8002348:	f7ff f9d2 	bl	80016f0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	2101      	movs	r1, #1
 8002352:	4618      	mov	r0, r3
 8002354:	f7ff f9b6 	bl	80016c4 <LL_ADC_GetOffsetChannel>
 8002358:	4603      	mov	r3, r0
 800235a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800235e:	2b00      	cmp	r3, #0
 8002360:	d10a      	bne.n	8002378 <HAL_ADC_ConfigChannel+0x244>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	2101      	movs	r1, #1
 8002368:	4618      	mov	r0, r3
 800236a:	f7ff f9ab 	bl	80016c4 <LL_ADC_GetOffsetChannel>
 800236e:	4603      	mov	r3, r0
 8002370:	0e9b      	lsrs	r3, r3, #26
 8002372:	f003 021f 	and.w	r2, r3, #31
 8002376:	e01e      	b.n	80023b6 <HAL_ADC_ConfigChannel+0x282>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2101      	movs	r1, #1
 800237e:	4618      	mov	r0, r3
 8002380:	f7ff f9a0 	bl	80016c4 <LL_ADC_GetOffsetChannel>
 8002384:	4603      	mov	r3, r0
 8002386:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800238a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800238e:	fa93 f3a3 	rbit	r3, r3
 8002392:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002396:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800239a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800239e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d101      	bne.n	80023aa <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 80023a6:	2320      	movs	r3, #32
 80023a8:	e004      	b.n	80023b4 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 80023aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80023ae:	fab3 f383 	clz	r3, r3
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d105      	bne.n	80023ce <HAL_ADC_ConfigChannel+0x29a>
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	0e9b      	lsrs	r3, r3, #26
 80023c8:	f003 031f 	and.w	r3, r3, #31
 80023cc:	e018      	b.n	8002400 <HAL_ADC_ConfigChannel+0x2cc>
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80023da:	fa93 f3a3 	rbit	r3, r3
 80023de:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 80023e2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80023e6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 80023ea:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d101      	bne.n	80023f6 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 80023f2:	2320      	movs	r3, #32
 80023f4:	e004      	b.n	8002400 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 80023f6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80023fa:	fab3 f383 	clz	r3, r3
 80023fe:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002400:	429a      	cmp	r2, r3
 8002402:	d106      	bne.n	8002412 <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	2200      	movs	r2, #0
 800240a:	2101      	movs	r1, #1
 800240c:	4618      	mov	r0, r3
 800240e:	f7ff f96f 	bl	80016f0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	2102      	movs	r1, #2
 8002418:	4618      	mov	r0, r3
 800241a:	f7ff f953 	bl	80016c4 <LL_ADC_GetOffsetChannel>
 800241e:	4603      	mov	r3, r0
 8002420:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002424:	2b00      	cmp	r3, #0
 8002426:	d10a      	bne.n	800243e <HAL_ADC_ConfigChannel+0x30a>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	2102      	movs	r1, #2
 800242e:	4618      	mov	r0, r3
 8002430:	f7ff f948 	bl	80016c4 <LL_ADC_GetOffsetChannel>
 8002434:	4603      	mov	r3, r0
 8002436:	0e9b      	lsrs	r3, r3, #26
 8002438:	f003 021f 	and.w	r2, r3, #31
 800243c:	e01e      	b.n	800247c <HAL_ADC_ConfigChannel+0x348>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	2102      	movs	r1, #2
 8002444:	4618      	mov	r0, r3
 8002446:	f7ff f93d 	bl	80016c4 <LL_ADC_GetOffsetChannel>
 800244a:	4603      	mov	r3, r0
 800244c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002450:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002454:	fa93 f3a3 	rbit	r3, r3
 8002458:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800245c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002460:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002464:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002468:	2b00      	cmp	r3, #0
 800246a:	d101      	bne.n	8002470 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 800246c:	2320      	movs	r3, #32
 800246e:	e004      	b.n	800247a <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 8002470:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002474:	fab3 f383 	clz	r3, r3
 8002478:	b2db      	uxtb	r3, r3
 800247a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002484:	2b00      	cmp	r3, #0
 8002486:	d105      	bne.n	8002494 <HAL_ADC_ConfigChannel+0x360>
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	0e9b      	lsrs	r3, r3, #26
 800248e:	f003 031f 	and.w	r3, r3, #31
 8002492:	e016      	b.n	80024c2 <HAL_ADC_ConfigChannel+0x38e>
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800249c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80024a0:	fa93 f3a3 	rbit	r3, r3
 80024a4:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80024a6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80024a8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80024ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d101      	bne.n	80024b8 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 80024b4:	2320      	movs	r3, #32
 80024b6:	e004      	b.n	80024c2 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 80024b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80024bc:	fab3 f383 	clz	r3, r3
 80024c0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d106      	bne.n	80024d4 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	2200      	movs	r2, #0
 80024cc:	2102      	movs	r1, #2
 80024ce:	4618      	mov	r0, r3
 80024d0:	f7ff f90e 	bl	80016f0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	2103      	movs	r1, #3
 80024da:	4618      	mov	r0, r3
 80024dc:	f7ff f8f2 	bl	80016c4 <LL_ADC_GetOffsetChannel>
 80024e0:	4603      	mov	r3, r0
 80024e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d10a      	bne.n	8002500 <HAL_ADC_ConfigChannel+0x3cc>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	2103      	movs	r1, #3
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7ff f8e7 	bl	80016c4 <LL_ADC_GetOffsetChannel>
 80024f6:	4603      	mov	r3, r0
 80024f8:	0e9b      	lsrs	r3, r3, #26
 80024fa:	f003 021f 	and.w	r2, r3, #31
 80024fe:	e017      	b.n	8002530 <HAL_ADC_ConfigChannel+0x3fc>
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	2103      	movs	r1, #3
 8002506:	4618      	mov	r0, r3
 8002508:	f7ff f8dc 	bl	80016c4 <LL_ADC_GetOffsetChannel>
 800250c:	4603      	mov	r3, r0
 800250e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002510:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002512:	fa93 f3a3 	rbit	r3, r3
 8002516:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002518:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800251a:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800251c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800251e:	2b00      	cmp	r3, #0
 8002520:	d101      	bne.n	8002526 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8002522:	2320      	movs	r3, #32
 8002524:	e003      	b.n	800252e <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8002526:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002528:	fab3 f383 	clz	r3, r3
 800252c:	b2db      	uxtb	r3, r3
 800252e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002538:	2b00      	cmp	r3, #0
 800253a:	d105      	bne.n	8002548 <HAL_ADC_ConfigChannel+0x414>
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	0e9b      	lsrs	r3, r3, #26
 8002542:	f003 031f 	and.w	r3, r3, #31
 8002546:	e011      	b.n	800256c <HAL_ADC_ConfigChannel+0x438>
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800254e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002550:	fa93 f3a3 	rbit	r3, r3
 8002554:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002556:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002558:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 800255a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800255c:	2b00      	cmp	r3, #0
 800255e:	d101      	bne.n	8002564 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8002560:	2320      	movs	r3, #32
 8002562:	e003      	b.n	800256c <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8002564:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002566:	fab3 f383 	clz	r3, r3
 800256a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800256c:	429a      	cmp	r2, r3
 800256e:	d106      	bne.n	800257e <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2200      	movs	r2, #0
 8002576:	2103      	movs	r1, #3
 8002578:	4618      	mov	r0, r3
 800257a:	f7ff f8b9 	bl	80016f0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	4618      	mov	r0, r3
 8002584:	f7ff f9e6 	bl	8001954 <LL_ADC_IsEnabled>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	f040 8140 	bne.w	8002810 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6818      	ldr	r0, [r3, #0]
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	6819      	ldr	r1, [r3, #0]
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	461a      	mov	r2, r3
 800259e:	f7ff f953 	bl	8001848 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	68db      	ldr	r3, [r3, #12]
 80025a6:	4a8f      	ldr	r2, [pc, #572]	; (80027e4 <HAL_ADC_ConfigChannel+0x6b0>)
 80025a8:	4293      	cmp	r3, r2
 80025aa:	f040 8131 	bne.w	8002810 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d10b      	bne.n	80025d6 <HAL_ADC_ConfigChannel+0x4a2>
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	0e9b      	lsrs	r3, r3, #26
 80025c4:	3301      	adds	r3, #1
 80025c6:	f003 031f 	and.w	r3, r3, #31
 80025ca:	2b09      	cmp	r3, #9
 80025cc:	bf94      	ite	ls
 80025ce:	2301      	movls	r3, #1
 80025d0:	2300      	movhi	r3, #0
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	e019      	b.n	800260a <HAL_ADC_ConfigChannel+0x4d6>
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025dc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80025de:	fa93 f3a3 	rbit	r3, r3
 80025e2:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 80025e4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80025e6:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 80025e8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d101      	bne.n	80025f2 <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 80025ee:	2320      	movs	r3, #32
 80025f0:	e003      	b.n	80025fa <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 80025f2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80025f4:	fab3 f383 	clz	r3, r3
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	3301      	adds	r3, #1
 80025fc:	f003 031f 	and.w	r3, r3, #31
 8002600:	2b09      	cmp	r3, #9
 8002602:	bf94      	ite	ls
 8002604:	2301      	movls	r3, #1
 8002606:	2300      	movhi	r3, #0
 8002608:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800260a:	2b00      	cmp	r3, #0
 800260c:	d079      	beq.n	8002702 <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002616:	2b00      	cmp	r3, #0
 8002618:	d107      	bne.n	800262a <HAL_ADC_ConfigChannel+0x4f6>
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	0e9b      	lsrs	r3, r3, #26
 8002620:	3301      	adds	r3, #1
 8002622:	069b      	lsls	r3, r3, #26
 8002624:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002628:	e015      	b.n	8002656 <HAL_ADC_ConfigChannel+0x522>
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002630:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002632:	fa93 f3a3 	rbit	r3, r3
 8002636:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002638:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800263a:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800263c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800263e:	2b00      	cmp	r3, #0
 8002640:	d101      	bne.n	8002646 <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 8002642:	2320      	movs	r3, #32
 8002644:	e003      	b.n	800264e <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 8002646:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002648:	fab3 f383 	clz	r3, r3
 800264c:	b2db      	uxtb	r3, r3
 800264e:	3301      	adds	r3, #1
 8002650:	069b      	lsls	r3, r3, #26
 8002652:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800265e:	2b00      	cmp	r3, #0
 8002660:	d109      	bne.n	8002676 <HAL_ADC_ConfigChannel+0x542>
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	0e9b      	lsrs	r3, r3, #26
 8002668:	3301      	adds	r3, #1
 800266a:	f003 031f 	and.w	r3, r3, #31
 800266e:	2101      	movs	r1, #1
 8002670:	fa01 f303 	lsl.w	r3, r1, r3
 8002674:	e017      	b.n	80026a6 <HAL_ADC_ConfigChannel+0x572>
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800267c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800267e:	fa93 f3a3 	rbit	r3, r3
 8002682:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002684:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002686:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002688:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800268a:	2b00      	cmp	r3, #0
 800268c:	d101      	bne.n	8002692 <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 800268e:	2320      	movs	r3, #32
 8002690:	e003      	b.n	800269a <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 8002692:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002694:	fab3 f383 	clz	r3, r3
 8002698:	b2db      	uxtb	r3, r3
 800269a:	3301      	adds	r3, #1
 800269c:	f003 031f 	and.w	r3, r3, #31
 80026a0:	2101      	movs	r1, #1
 80026a2:	fa01 f303 	lsl.w	r3, r1, r3
 80026a6:	ea42 0103 	orr.w	r1, r2, r3
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d10a      	bne.n	80026cc <HAL_ADC_ConfigChannel+0x598>
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	0e9b      	lsrs	r3, r3, #26
 80026bc:	3301      	adds	r3, #1
 80026be:	f003 021f 	and.w	r2, r3, #31
 80026c2:	4613      	mov	r3, r2
 80026c4:	005b      	lsls	r3, r3, #1
 80026c6:	4413      	add	r3, r2
 80026c8:	051b      	lsls	r3, r3, #20
 80026ca:	e018      	b.n	80026fe <HAL_ADC_ConfigChannel+0x5ca>
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026d4:	fa93 f3a3 	rbit	r3, r3
 80026d8:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80026da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026dc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80026de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d101      	bne.n	80026e8 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 80026e4:	2320      	movs	r3, #32
 80026e6:	e003      	b.n	80026f0 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 80026e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80026ea:	fab3 f383 	clz	r3, r3
 80026ee:	b2db      	uxtb	r3, r3
 80026f0:	3301      	adds	r3, #1
 80026f2:	f003 021f 	and.w	r2, r3, #31
 80026f6:	4613      	mov	r3, r2
 80026f8:	005b      	lsls	r3, r3, #1
 80026fa:	4413      	add	r3, r2
 80026fc:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80026fe:	430b      	orrs	r3, r1
 8002700:	e081      	b.n	8002806 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800270a:	2b00      	cmp	r3, #0
 800270c:	d107      	bne.n	800271e <HAL_ADC_ConfigChannel+0x5ea>
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	0e9b      	lsrs	r3, r3, #26
 8002714:	3301      	adds	r3, #1
 8002716:	069b      	lsls	r3, r3, #26
 8002718:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800271c:	e015      	b.n	800274a <HAL_ADC_ConfigChannel+0x616>
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002724:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002726:	fa93 f3a3 	rbit	r3, r3
 800272a:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800272c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800272e:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002730:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002732:	2b00      	cmp	r3, #0
 8002734:	d101      	bne.n	800273a <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 8002736:	2320      	movs	r3, #32
 8002738:	e003      	b.n	8002742 <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 800273a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800273c:	fab3 f383 	clz	r3, r3
 8002740:	b2db      	uxtb	r3, r3
 8002742:	3301      	adds	r3, #1
 8002744:	069b      	lsls	r3, r3, #26
 8002746:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002752:	2b00      	cmp	r3, #0
 8002754:	d109      	bne.n	800276a <HAL_ADC_ConfigChannel+0x636>
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	0e9b      	lsrs	r3, r3, #26
 800275c:	3301      	adds	r3, #1
 800275e:	f003 031f 	and.w	r3, r3, #31
 8002762:	2101      	movs	r1, #1
 8002764:	fa01 f303 	lsl.w	r3, r1, r3
 8002768:	e017      	b.n	800279a <HAL_ADC_ConfigChannel+0x666>
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002770:	6a3b      	ldr	r3, [r7, #32]
 8002772:	fa93 f3a3 	rbit	r3, r3
 8002776:	61fb      	str	r3, [r7, #28]
  return result;
 8002778:	69fb      	ldr	r3, [r7, #28]
 800277a:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800277c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800277e:	2b00      	cmp	r3, #0
 8002780:	d101      	bne.n	8002786 <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 8002782:	2320      	movs	r3, #32
 8002784:	e003      	b.n	800278e <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 8002786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002788:	fab3 f383 	clz	r3, r3
 800278c:	b2db      	uxtb	r3, r3
 800278e:	3301      	adds	r3, #1
 8002790:	f003 031f 	and.w	r3, r3, #31
 8002794:	2101      	movs	r1, #1
 8002796:	fa01 f303 	lsl.w	r3, r1, r3
 800279a:	ea42 0103 	orr.w	r1, r2, r3
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d10d      	bne.n	80027c6 <HAL_ADC_ConfigChannel+0x692>
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	0e9b      	lsrs	r3, r3, #26
 80027b0:	3301      	adds	r3, #1
 80027b2:	f003 021f 	and.w	r2, r3, #31
 80027b6:	4613      	mov	r3, r2
 80027b8:	005b      	lsls	r3, r3, #1
 80027ba:	4413      	add	r3, r2
 80027bc:	3b1e      	subs	r3, #30
 80027be:	051b      	lsls	r3, r3, #20
 80027c0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80027c4:	e01e      	b.n	8002804 <HAL_ADC_ConfigChannel+0x6d0>
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	fa93 f3a3 	rbit	r3, r3
 80027d2:	613b      	str	r3, [r7, #16]
  return result;
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80027d8:	69bb      	ldr	r3, [r7, #24]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d104      	bne.n	80027e8 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 80027de:	2320      	movs	r3, #32
 80027e0:	e006      	b.n	80027f0 <HAL_ADC_ConfigChannel+0x6bc>
 80027e2:	bf00      	nop
 80027e4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80027e8:	69bb      	ldr	r3, [r7, #24]
 80027ea:	fab3 f383 	clz	r3, r3
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	3301      	adds	r3, #1
 80027f2:	f003 021f 	and.w	r2, r3, #31
 80027f6:	4613      	mov	r3, r2
 80027f8:	005b      	lsls	r3, r3, #1
 80027fa:	4413      	add	r3, r2
 80027fc:	3b1e      	subs	r3, #30
 80027fe:	051b      	lsls	r3, r3, #20
 8002800:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002804:	430b      	orrs	r3, r1
 8002806:	683a      	ldr	r2, [r7, #0]
 8002808:	6892      	ldr	r2, [r2, #8]
 800280a:	4619      	mov	r1, r3
 800280c:	f7fe fff0 	bl	80017f0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	4b3d      	ldr	r3, [pc, #244]	; (800290c <HAL_ADC_ConfigChannel+0x7d8>)
 8002816:	4013      	ands	r3, r2
 8002818:	2b00      	cmp	r3, #0
 800281a:	d06c      	beq.n	80028f6 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800281c:	483c      	ldr	r0, [pc, #240]	; (8002910 <HAL_ADC_ConfigChannel+0x7dc>)
 800281e:	f7fe ff1f 	bl	8001660 <LL_ADC_GetCommonPathInternalCh>
 8002822:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a3a      	ldr	r2, [pc, #232]	; (8002914 <HAL_ADC_ConfigChannel+0x7e0>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d127      	bne.n	8002880 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002830:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002834:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002838:	2b00      	cmp	r3, #0
 800283a:	d121      	bne.n	8002880 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a35      	ldr	r2, [pc, #212]	; (8002918 <HAL_ADC_ConfigChannel+0x7e4>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d157      	bne.n	80028f6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002846:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800284a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800284e:	4619      	mov	r1, r3
 8002850:	482f      	ldr	r0, [pc, #188]	; (8002910 <HAL_ADC_ConfigChannel+0x7dc>)
 8002852:	f7fe fef2 	bl	800163a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002856:	4b31      	ldr	r3, [pc, #196]	; (800291c <HAL_ADC_ConfigChannel+0x7e8>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	099b      	lsrs	r3, r3, #6
 800285c:	4a30      	ldr	r2, [pc, #192]	; (8002920 <HAL_ADC_ConfigChannel+0x7ec>)
 800285e:	fba2 2303 	umull	r2, r3, r2, r3
 8002862:	099b      	lsrs	r3, r3, #6
 8002864:	1c5a      	adds	r2, r3, #1
 8002866:	4613      	mov	r3, r2
 8002868:	005b      	lsls	r3, r3, #1
 800286a:	4413      	add	r3, r2
 800286c:	009b      	lsls	r3, r3, #2
 800286e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002870:	e002      	b.n	8002878 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	3b01      	subs	r3, #1
 8002876:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2b00      	cmp	r3, #0
 800287c:	d1f9      	bne.n	8002872 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800287e:	e03a      	b.n	80028f6 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a27      	ldr	r2, [pc, #156]	; (8002924 <HAL_ADC_ConfigChannel+0x7f0>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d113      	bne.n	80028b2 <HAL_ADC_ConfigChannel+0x77e>
 800288a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800288e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002892:	2b00      	cmp	r3, #0
 8002894:	d10d      	bne.n	80028b2 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a1f      	ldr	r2, [pc, #124]	; (8002918 <HAL_ADC_ConfigChannel+0x7e4>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d12a      	bne.n	80028f6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80028a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80028a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80028a8:	4619      	mov	r1, r3
 80028aa:	4819      	ldr	r0, [pc, #100]	; (8002910 <HAL_ADC_ConfigChannel+0x7dc>)
 80028ac:	f7fe fec5 	bl	800163a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80028b0:	e021      	b.n	80028f6 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a1c      	ldr	r2, [pc, #112]	; (8002928 <HAL_ADC_ConfigChannel+0x7f4>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d11c      	bne.n	80028f6 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80028bc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80028c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d116      	bne.n	80028f6 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a12      	ldr	r2, [pc, #72]	; (8002918 <HAL_ADC_ConfigChannel+0x7e4>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d111      	bne.n	80028f6 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80028d2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80028d6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80028da:	4619      	mov	r1, r3
 80028dc:	480c      	ldr	r0, [pc, #48]	; (8002910 <HAL_ADC_ConfigChannel+0x7dc>)
 80028de:	f7fe feac 	bl	800163a <LL_ADC_SetCommonPathInternalCh>
 80028e2:	e008      	b.n	80028f6 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028e8:	f043 0220 	orr.w	r2, r3, #32
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80028f0:	2301      	movs	r3, #1
 80028f2:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2200      	movs	r2, #0
 80028fa:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 80028fe:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002902:	4618      	mov	r0, r3
 8002904:	37d8      	adds	r7, #216	; 0xd8
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	80080000 	.word	0x80080000
 8002910:	50040300 	.word	0x50040300
 8002914:	c7520000 	.word	0xc7520000
 8002918:	50040000 	.word	0x50040000
 800291c:	20000008 	.word	0x20000008
 8002920:	053e2d63 	.word	0x053e2d63
 8002924:	cb840000 	.word	0xcb840000
 8002928:	80000001 	.word	0x80000001

0800292c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b084      	sub	sp, #16
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002934:	2300      	movs	r3, #0
 8002936:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4618      	mov	r0, r3
 800293e:	f7ff f809 	bl	8001954 <LL_ADC_IsEnabled>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d169      	bne.n	8002a1c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	689a      	ldr	r2, [r3, #8]
 800294e:	4b36      	ldr	r3, [pc, #216]	; (8002a28 <ADC_Enable+0xfc>)
 8002950:	4013      	ands	r3, r2
 8002952:	2b00      	cmp	r3, #0
 8002954:	d00d      	beq.n	8002972 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800295a:	f043 0210 	orr.w	r2, r3, #16
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002966:	f043 0201 	orr.w	r2, r3, #1
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	e055      	b.n	8002a1e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4618      	mov	r0, r3
 8002978:	f7fe ffd8 	bl	800192c <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800297c:	482b      	ldr	r0, [pc, #172]	; (8002a2c <ADC_Enable+0x100>)
 800297e:	f7fe fe6f 	bl	8001660 <LL_ADC_GetCommonPathInternalCh>
 8002982:	4603      	mov	r3, r0
 8002984:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002988:	2b00      	cmp	r3, #0
 800298a:	d013      	beq.n	80029b4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800298c:	4b28      	ldr	r3, [pc, #160]	; (8002a30 <ADC_Enable+0x104>)
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	099b      	lsrs	r3, r3, #6
 8002992:	4a28      	ldr	r2, [pc, #160]	; (8002a34 <ADC_Enable+0x108>)
 8002994:	fba2 2303 	umull	r2, r3, r2, r3
 8002998:	099b      	lsrs	r3, r3, #6
 800299a:	1c5a      	adds	r2, r3, #1
 800299c:	4613      	mov	r3, r2
 800299e:	005b      	lsls	r3, r3, #1
 80029a0:	4413      	add	r3, r2
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80029a6:	e002      	b.n	80029ae <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	3b01      	subs	r3, #1
 80029ac:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 80029ae:	68bb      	ldr	r3, [r7, #8]
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d1f9      	bne.n	80029a8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80029b4:	f7fe fdfe 	bl	80015b4 <HAL_GetTick>
 80029b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80029ba:	e028      	b.n	8002a0e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4618      	mov	r0, r3
 80029c2:	f7fe ffc7 	bl	8001954 <LL_ADC_IsEnabled>
 80029c6:	4603      	mov	r3, r0
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d104      	bne.n	80029d6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4618      	mov	r0, r3
 80029d2:	f7fe ffab 	bl	800192c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80029d6:	f7fe fded 	bl	80015b4 <HAL_GetTick>
 80029da:	4602      	mov	r2, r0
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	2b02      	cmp	r3, #2
 80029e2:	d914      	bls.n	8002a0e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 0301 	and.w	r3, r3, #1
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d00d      	beq.n	8002a0e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029f6:	f043 0210 	orr.w	r2, r3, #16
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a02:	f043 0201 	orr.w	r2, r3, #1
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e007      	b.n	8002a1e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 0301 	and.w	r3, r3, #1
 8002a18:	2b01      	cmp	r3, #1
 8002a1a:	d1cf      	bne.n	80029bc <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002a1c:	2300      	movs	r3, #0
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	8000003f 	.word	0x8000003f
 8002a2c:	50040300 	.word	0x50040300
 8002a30:	20000008 	.word	0x20000008
 8002a34:	053e2d63 	.word	0x053e2d63

08002a38 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a44:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a4a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d14b      	bne.n	8002aea <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a56:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 0308 	and.w	r3, r3, #8
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d021      	beq.n	8002ab0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4618      	mov	r0, r3
 8002a72:	f7fe fe6b 	bl	800174c <LL_ADC_REG_IsTriggerSourceSWStart>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d032      	beq.n	8002ae2 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	68db      	ldr	r3, [r3, #12]
 8002a82:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d12b      	bne.n	8002ae2 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a8e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	659a      	str	r2, [r3, #88]	; 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a9a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d11f      	bne.n	8002ae2 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aa6:	f043 0201 	orr.w	r2, r3, #1
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	659a      	str	r2, [r3, #88]	; 0x58
 8002aae:	e018      	b.n	8002ae2 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	68db      	ldr	r3, [r3, #12]
 8002ab6:	f003 0302 	and.w	r3, r3, #2
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d111      	bne.n	8002ae2 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ac2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	659a      	str	r2, [r3, #88]	; 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ace:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d105      	bne.n	8002ae2 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ada:	f043 0201 	orr.w	r2, r3, #1
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002ae2:	68f8      	ldr	r0, [r7, #12]
 8002ae4:	f7fd fbba 	bl	800025c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002ae8:	e00e      	b.n	8002b08 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002aee:	f003 0310 	and.w	r3, r3, #16
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d003      	beq.n	8002afe <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002af6:	68f8      	ldr	r0, [r7, #12]
 8002af8:	f7ff fb12 	bl	8002120 <HAL_ADC_ErrorCallback>
}
 8002afc:	e004      	b.n	8002b08 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b04:	6878      	ldr	r0, [r7, #4]
 8002b06:	4798      	blx	r3
}
 8002b08:	bf00      	nop
 8002b0a:	3710      	adds	r7, #16
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b1c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002b1e:	68f8      	ldr	r0, [r7, #12]
 8002b20:	f7ff faea 	bl	80020f8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b24:	bf00      	nop
 8002b26:	3710      	adds	r7, #16
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b084      	sub	sp, #16
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b38:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b3e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b4a:	f043 0204 	orr.w	r2, r3, #4
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002b52:	68f8      	ldr	r0, [r7, #12]
 8002b54:	f7ff fae4 	bl	8002120 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b58:	bf00      	nop
 8002b5a:	3710      	adds	r7, #16
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}

08002b60 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b083      	sub	sp, #12
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002b68:	bf00      	nop
 8002b6a:	370c      	adds	r7, #12
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b72:	4770      	bx	lr

08002b74 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002b7c:	bf00      	nop
 8002b7e:	370c      	adds	r7, #12
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr

08002b88 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002b90:	bf00      	nop
 8002b92:	370c      	adds	r7, #12
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr

08002b9c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b083      	sub	sp, #12
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002ba4:	bf00      	nop
 8002ba6:	370c      	adds	r7, #12
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr

08002bb0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002bb8:	bf00      	nop
 8002bba:	370c      	adds	r7, #12
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr

08002bc4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b084      	sub	sp, #16
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d101      	bne.n	8002bd6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e0ed      	b.n	8002db2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d102      	bne.n	8002be8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f7fe f988 	bl	8000ef8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f042 0201 	orr.w	r2, r2, #1
 8002bf6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002bf8:	f7fe fcdc 	bl	80015b4 <HAL_GetTick>
 8002bfc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002bfe:	e012      	b.n	8002c26 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002c00:	f7fe fcd8 	bl	80015b4 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	2b0a      	cmp	r3, #10
 8002c0c:	d90b      	bls.n	8002c26 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c12:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	2205      	movs	r2, #5
 8002c1e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e0c5      	b.n	8002db2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	f003 0301 	and.w	r3, r3, #1
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d0e5      	beq.n	8002c00 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f022 0202 	bic.w	r2, r2, #2
 8002c42:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002c44:	f7fe fcb6 	bl	80015b4 <HAL_GetTick>
 8002c48:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002c4a:	e012      	b.n	8002c72 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002c4c:	f7fe fcb2 	bl	80015b4 <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	1ad3      	subs	r3, r2, r3
 8002c56:	2b0a      	cmp	r3, #10
 8002c58:	d90b      	bls.n	8002c72 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c5e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2205      	movs	r2, #5
 8002c6a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e09f      	b.n	8002db2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	f003 0302 	and.w	r3, r3, #2
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d1e5      	bne.n	8002c4c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	7e1b      	ldrb	r3, [r3, #24]
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d108      	bne.n	8002c9a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681a      	ldr	r2, [r3, #0]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002c96:	601a      	str	r2, [r3, #0]
 8002c98:	e007      	b.n	8002caa <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ca8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	7e5b      	ldrb	r3, [r3, #25]
 8002cae:	2b01      	cmp	r3, #1
 8002cb0:	d108      	bne.n	8002cc4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002cc0:	601a      	str	r2, [r3, #0]
 8002cc2:	e007      	b.n	8002cd4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	681a      	ldr	r2, [r3, #0]
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002cd2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	7e9b      	ldrb	r3, [r3, #26]
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d108      	bne.n	8002cee <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f042 0220 	orr.w	r2, r2, #32
 8002cea:	601a      	str	r2, [r3, #0]
 8002cec:	e007      	b.n	8002cfe <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f022 0220 	bic.w	r2, r2, #32
 8002cfc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	7edb      	ldrb	r3, [r3, #27]
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d108      	bne.n	8002d18 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	681a      	ldr	r2, [r3, #0]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f022 0210 	bic.w	r2, r2, #16
 8002d14:	601a      	str	r2, [r3, #0]
 8002d16:	e007      	b.n	8002d28 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f042 0210 	orr.w	r2, r2, #16
 8002d26:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	7f1b      	ldrb	r3, [r3, #28]
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d108      	bne.n	8002d42 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f042 0208 	orr.w	r2, r2, #8
 8002d3e:	601a      	str	r2, [r3, #0]
 8002d40:	e007      	b.n	8002d52 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f022 0208 	bic.w	r2, r2, #8
 8002d50:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	7f5b      	ldrb	r3, [r3, #29]
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d108      	bne.n	8002d6c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f042 0204 	orr.w	r2, r2, #4
 8002d68:	601a      	str	r2, [r3, #0]
 8002d6a:	e007      	b.n	8002d7c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f022 0204 	bic.w	r2, r2, #4
 8002d7a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	689a      	ldr	r2, [r3, #8]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	68db      	ldr	r3, [r3, #12]
 8002d84:	431a      	orrs	r2, r3
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	691b      	ldr	r3, [r3, #16]
 8002d8a:	431a      	orrs	r2, r3
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	695b      	ldr	r3, [r3, #20]
 8002d90:	ea42 0103 	orr.w	r1, r2, r3
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	1e5a      	subs	r2, r3, #1
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	430a      	orrs	r2, r1
 8002da0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2200      	movs	r2, #0
 8002da6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2201      	movs	r2, #1
 8002dac:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002db0:	2300      	movs	r3, #0
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3710      	adds	r7, #16
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
	...

08002dbc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b085      	sub	sp, #20
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	f003 0307 	and.w	r3, r3, #7
 8002dca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002dcc:	4b0c      	ldr	r3, [pc, #48]	; (8002e00 <__NVIC_SetPriorityGrouping+0x44>)
 8002dce:	68db      	ldr	r3, [r3, #12]
 8002dd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002dd2:	68ba      	ldr	r2, [r7, #8]
 8002dd4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002dd8:	4013      	ands	r3, r2
 8002dda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002de0:	68bb      	ldr	r3, [r7, #8]
 8002de2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002de4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002de8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dee:	4a04      	ldr	r2, [pc, #16]	; (8002e00 <__NVIC_SetPriorityGrouping+0x44>)
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	60d3      	str	r3, [r2, #12]
}
 8002df4:	bf00      	nop
 8002df6:	3714      	adds	r7, #20
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfe:	4770      	bx	lr
 8002e00:	e000ed00 	.word	0xe000ed00

08002e04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e08:	4b04      	ldr	r3, [pc, #16]	; (8002e1c <__NVIC_GetPriorityGrouping+0x18>)
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	0a1b      	lsrs	r3, r3, #8
 8002e0e:	f003 0307 	and.w	r3, r3, #7
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr
 8002e1c:	e000ed00 	.word	0xe000ed00

08002e20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	4603      	mov	r3, r0
 8002e28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	db0b      	blt.n	8002e4a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e32:	79fb      	ldrb	r3, [r7, #7]
 8002e34:	f003 021f 	and.w	r2, r3, #31
 8002e38:	4907      	ldr	r1, [pc, #28]	; (8002e58 <__NVIC_EnableIRQ+0x38>)
 8002e3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e3e:	095b      	lsrs	r3, r3, #5
 8002e40:	2001      	movs	r0, #1
 8002e42:	fa00 f202 	lsl.w	r2, r0, r2
 8002e46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e4a:	bf00      	nop
 8002e4c:	370c      	adds	r7, #12
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop
 8002e58:	e000e100 	.word	0xe000e100

08002e5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b083      	sub	sp, #12
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	4603      	mov	r3, r0
 8002e64:	6039      	str	r1, [r7, #0]
 8002e66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	db0a      	blt.n	8002e86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e70:	683b      	ldr	r3, [r7, #0]
 8002e72:	b2da      	uxtb	r2, r3
 8002e74:	490c      	ldr	r1, [pc, #48]	; (8002ea8 <__NVIC_SetPriority+0x4c>)
 8002e76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e7a:	0112      	lsls	r2, r2, #4
 8002e7c:	b2d2      	uxtb	r2, r2
 8002e7e:	440b      	add	r3, r1
 8002e80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e84:	e00a      	b.n	8002e9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	b2da      	uxtb	r2, r3
 8002e8a:	4908      	ldr	r1, [pc, #32]	; (8002eac <__NVIC_SetPriority+0x50>)
 8002e8c:	79fb      	ldrb	r3, [r7, #7]
 8002e8e:	f003 030f 	and.w	r3, r3, #15
 8002e92:	3b04      	subs	r3, #4
 8002e94:	0112      	lsls	r2, r2, #4
 8002e96:	b2d2      	uxtb	r2, r2
 8002e98:	440b      	add	r3, r1
 8002e9a:	761a      	strb	r2, [r3, #24]
}
 8002e9c:	bf00      	nop
 8002e9e:	370c      	adds	r7, #12
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea6:	4770      	bx	lr
 8002ea8:	e000e100 	.word	0xe000e100
 8002eac:	e000ed00 	.word	0xe000ed00

08002eb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	b089      	sub	sp, #36	; 0x24
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	60f8      	str	r0, [r7, #12]
 8002eb8:	60b9      	str	r1, [r7, #8]
 8002eba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	f003 0307 	and.w	r3, r3, #7
 8002ec2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ec4:	69fb      	ldr	r3, [r7, #28]
 8002ec6:	f1c3 0307 	rsb	r3, r3, #7
 8002eca:	2b04      	cmp	r3, #4
 8002ecc:	bf28      	it	cs
 8002ece:	2304      	movcs	r3, #4
 8002ed0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ed2:	69fb      	ldr	r3, [r7, #28]
 8002ed4:	3304      	adds	r3, #4
 8002ed6:	2b06      	cmp	r3, #6
 8002ed8:	d902      	bls.n	8002ee0 <NVIC_EncodePriority+0x30>
 8002eda:	69fb      	ldr	r3, [r7, #28]
 8002edc:	3b03      	subs	r3, #3
 8002ede:	e000      	b.n	8002ee2 <NVIC_EncodePriority+0x32>
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ee4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002ee8:	69bb      	ldr	r3, [r7, #24]
 8002eea:	fa02 f303 	lsl.w	r3, r2, r3
 8002eee:	43da      	mvns	r2, r3
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	401a      	ands	r2, r3
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ef8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	fa01 f303 	lsl.w	r3, r1, r3
 8002f02:	43d9      	mvns	r1, r3
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f08:	4313      	orrs	r3, r2
         );
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	3724      	adds	r7, #36	; 0x24
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f14:	4770      	bx	lr

08002f16 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f16:	b580      	push	{r7, lr}
 8002f18:	b082      	sub	sp, #8
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f1e:	6878      	ldr	r0, [r7, #4]
 8002f20:	f7ff ff4c 	bl	8002dbc <__NVIC_SetPriorityGrouping>
}
 8002f24:	bf00      	nop
 8002f26:	3708      	adds	r7, #8
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}

08002f2c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b086      	sub	sp, #24
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	4603      	mov	r3, r0
 8002f34:	60b9      	str	r1, [r7, #8]
 8002f36:	607a      	str	r2, [r7, #4]
 8002f38:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002f3e:	f7ff ff61 	bl	8002e04 <__NVIC_GetPriorityGrouping>
 8002f42:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f44:	687a      	ldr	r2, [r7, #4]
 8002f46:	68b9      	ldr	r1, [r7, #8]
 8002f48:	6978      	ldr	r0, [r7, #20]
 8002f4a:	f7ff ffb1 	bl	8002eb0 <NVIC_EncodePriority>
 8002f4e:	4602      	mov	r2, r0
 8002f50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f54:	4611      	mov	r1, r2
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7ff ff80 	bl	8002e5c <__NVIC_SetPriority>
}
 8002f5c:	bf00      	nop
 8002f5e:	3718      	adds	r7, #24
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}

08002f64 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f72:	4618      	mov	r0, r3
 8002f74:	f7ff ff54 	bl	8002e20 <__NVIC_EnableIRQ>
}
 8002f78:	bf00      	nop
 8002f7a:	3708      	adds	r7, #8
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	bd80      	pop	{r7, pc}

08002f80 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	b084      	sub	sp, #16
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d101      	bne.n	8002f92 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e08d      	b.n	80030ae <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	461a      	mov	r2, r3
 8002f98:	4b47      	ldr	r3, [pc, #284]	; (80030b8 <HAL_DMA_Init+0x138>)
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	d80f      	bhi.n	8002fbe <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	461a      	mov	r2, r3
 8002fa4:	4b45      	ldr	r3, [pc, #276]	; (80030bc <HAL_DMA_Init+0x13c>)
 8002fa6:	4413      	add	r3, r2
 8002fa8:	4a45      	ldr	r2, [pc, #276]	; (80030c0 <HAL_DMA_Init+0x140>)
 8002faa:	fba2 2303 	umull	r2, r3, r2, r3
 8002fae:	091b      	lsrs	r3, r3, #4
 8002fb0:	009a      	lsls	r2, r3, #2
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	4a42      	ldr	r2, [pc, #264]	; (80030c4 <HAL_DMA_Init+0x144>)
 8002fba:	641a      	str	r2, [r3, #64]	; 0x40
 8002fbc:	e00e      	b.n	8002fdc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	461a      	mov	r2, r3
 8002fc4:	4b40      	ldr	r3, [pc, #256]	; (80030c8 <HAL_DMA_Init+0x148>)
 8002fc6:	4413      	add	r3, r2
 8002fc8:	4a3d      	ldr	r2, [pc, #244]	; (80030c0 <HAL_DMA_Init+0x140>)
 8002fca:	fba2 2303 	umull	r2, r3, r2, r3
 8002fce:	091b      	lsrs	r3, r3, #4
 8002fd0:	009a      	lsls	r2, r3, #2
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	4a3c      	ldr	r2, [pc, #240]	; (80030cc <HAL_DMA_Init+0x14c>)
 8002fda:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2202      	movs	r2, #2
 8002fe0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002ff2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ff6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003000:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	691b      	ldr	r3, [r3, #16]
 8003006:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800300c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	699b      	ldr	r3, [r3, #24]
 8003012:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003018:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6a1b      	ldr	r3, [r3, #32]
 800301e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003020:	68fa      	ldr	r2, [r7, #12]
 8003022:	4313      	orrs	r3, r2
 8003024:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	68fa      	ldr	r2, [r7, #12]
 800302c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f000 f9b6 	bl	80033a0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800303c:	d102      	bne.n	8003044 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2200      	movs	r2, #0
 8003042:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	685a      	ldr	r2, [r3, #4]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800304c:	b2d2      	uxtb	r2, r2
 800304e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003054:	687a      	ldr	r2, [r7, #4]
 8003056:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003058:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d010      	beq.n	8003084 <HAL_DMA_Init+0x104>
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	2b04      	cmp	r3, #4
 8003068:	d80c      	bhi.n	8003084 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800306a:	6878      	ldr	r0, [r7, #4]
 800306c:	f000 f9d6 	bl	800341c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003074:	2200      	movs	r2, #0
 8003076:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800307c:	687a      	ldr	r2, [r7, #4]
 800307e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003080:	605a      	str	r2, [r3, #4]
 8003082:	e008      	b.n	8003096 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2200      	movs	r2, #0
 8003088:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2200      	movs	r2, #0
 800309a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2201      	movs	r2, #1
 80030a0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2200      	movs	r2, #0
 80030a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80030ac:	2300      	movs	r3, #0
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	3710      	adds	r7, #16
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop
 80030b8:	40020407 	.word	0x40020407
 80030bc:	bffdfff8 	.word	0xbffdfff8
 80030c0:	cccccccd 	.word	0xcccccccd
 80030c4:	40020000 	.word	0x40020000
 80030c8:	bffdfbf8 	.word	0xbffdfbf8
 80030cc:	40020400 	.word	0x40020400

080030d0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b086      	sub	sp, #24
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	60f8      	str	r0, [r7, #12]
 80030d8:	60b9      	str	r1, [r7, #8]
 80030da:	607a      	str	r2, [r7, #4]
 80030dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80030de:	2300      	movs	r3, #0
 80030e0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d101      	bne.n	80030f0 <HAL_DMA_Start_IT+0x20>
 80030ec:	2302      	movs	r3, #2
 80030ee:	e066      	b.n	80031be <HAL_DMA_Start_IT+0xee>
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2201      	movs	r2, #1
 80030f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	2b01      	cmp	r3, #1
 8003102:	d155      	bne.n	80031b0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	2202      	movs	r2, #2
 8003108:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2200      	movs	r2, #0
 8003110:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f022 0201 	bic.w	r2, r2, #1
 8003120:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	687a      	ldr	r2, [r7, #4]
 8003126:	68b9      	ldr	r1, [r7, #8]
 8003128:	68f8      	ldr	r0, [r7, #12]
 800312a:	f000 f8fb 	bl	8003324 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003132:	2b00      	cmp	r3, #0
 8003134:	d008      	beq.n	8003148 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f042 020e 	orr.w	r2, r2, #14
 8003144:	601a      	str	r2, [r3, #0]
 8003146:	e00f      	b.n	8003168 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	681a      	ldr	r2, [r3, #0]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f022 0204 	bic.w	r2, r2, #4
 8003156:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f042 020a 	orr.w	r2, r2, #10
 8003166:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003172:	2b00      	cmp	r3, #0
 8003174:	d007      	beq.n	8003186 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003180:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003184:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800318a:	2b00      	cmp	r3, #0
 800318c:	d007      	beq.n	800319e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003198:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800319c:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681a      	ldr	r2, [r3, #0]
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f042 0201 	orr.w	r2, r2, #1
 80031ac:	601a      	str	r2, [r3, #0]
 80031ae:	e005      	b.n	80031bc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80031b8:	2302      	movs	r3, #2
 80031ba:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80031bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3718      	adds	r7, #24
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}

080031c6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80031c6:	b580      	push	{r7, lr}
 80031c8:	b084      	sub	sp, #16
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031e2:	f003 031c 	and.w	r3, r3, #28
 80031e6:	2204      	movs	r2, #4
 80031e8:	409a      	lsls	r2, r3
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	4013      	ands	r3, r2
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d026      	beq.n	8003240 <HAL_DMA_IRQHandler+0x7a>
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	f003 0304 	and.w	r3, r3, #4
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d021      	beq.n	8003240 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f003 0320 	and.w	r3, r3, #32
 8003206:	2b00      	cmp	r3, #0
 8003208:	d107      	bne.n	800321a <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f022 0204 	bic.w	r2, r2, #4
 8003218:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800321e:	f003 021c 	and.w	r2, r3, #28
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003226:	2104      	movs	r1, #4
 8003228:	fa01 f202 	lsl.w	r2, r1, r2
 800322c:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003232:	2b00      	cmp	r3, #0
 8003234:	d071      	beq.n	800331a <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800323e:	e06c      	b.n	800331a <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003244:	f003 031c 	and.w	r3, r3, #28
 8003248:	2202      	movs	r2, #2
 800324a:	409a      	lsls	r2, r3
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	4013      	ands	r3, r2
 8003250:	2b00      	cmp	r3, #0
 8003252:	d02e      	beq.n	80032b2 <HAL_DMA_IRQHandler+0xec>
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	f003 0302 	and.w	r3, r3, #2
 800325a:	2b00      	cmp	r3, #0
 800325c:	d029      	beq.n	80032b2 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f003 0320 	and.w	r3, r3, #32
 8003268:	2b00      	cmp	r3, #0
 800326a:	d10b      	bne.n	8003284 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	681a      	ldr	r2, [r3, #0]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f022 020a 	bic.w	r2, r2, #10
 800327a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2201      	movs	r2, #1
 8003280:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003288:	f003 021c 	and.w	r2, r3, #28
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003290:	2102      	movs	r1, #2
 8003292:	fa01 f202 	lsl.w	r2, r1, r2
 8003296:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2200      	movs	r2, #0
 800329c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d038      	beq.n	800331a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ac:	6878      	ldr	r0, [r7, #4]
 80032ae:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80032b0:	e033      	b.n	800331a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032b6:	f003 031c 	and.w	r3, r3, #28
 80032ba:	2208      	movs	r2, #8
 80032bc:	409a      	lsls	r2, r3
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	4013      	ands	r3, r2
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d02a      	beq.n	800331c <HAL_DMA_IRQHandler+0x156>
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	f003 0308 	and.w	r3, r3, #8
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d025      	beq.n	800331c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f022 020e 	bic.w	r2, r2, #14
 80032de:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032e4:	f003 021c 	and.w	r2, r3, #28
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ec:	2101      	movs	r1, #1
 80032ee:	fa01 f202 	lsl.w	r2, r1, r2
 80032f2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2201      	movs	r2, #1
 80032f8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2201      	movs	r2, #1
 80032fe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2200      	movs	r2, #0
 8003306:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800330e:	2b00      	cmp	r3, #0
 8003310:	d004      	beq.n	800331c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800331a:	bf00      	nop
 800331c:	bf00      	nop
}
 800331e:	3710      	adds	r7, #16
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}

08003324 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003324:	b480      	push	{r7}
 8003326:	b085      	sub	sp, #20
 8003328:	af00      	add	r7, sp, #0
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	60b9      	str	r1, [r7, #8]
 800332e:	607a      	str	r2, [r7, #4]
 8003330:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003336:	68fa      	ldr	r2, [r7, #12]
 8003338:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800333a:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003340:	2b00      	cmp	r3, #0
 8003342:	d004      	beq.n	800334e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003348:	68fa      	ldr	r2, [r7, #12]
 800334a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800334c:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003352:	f003 021c 	and.w	r2, r3, #28
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335a:	2101      	movs	r1, #1
 800335c:	fa01 f202 	lsl.w	r2, r1, r2
 8003360:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	683a      	ldr	r2, [r7, #0]
 8003368:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	2b10      	cmp	r3, #16
 8003370:	d108      	bne.n	8003384 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	68ba      	ldr	r2, [r7, #8]
 8003380:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003382:	e007      	b.n	8003394 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	68ba      	ldr	r2, [r7, #8]
 800338a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	687a      	ldr	r2, [r7, #4]
 8003392:	60da      	str	r2, [r3, #12]
}
 8003394:	bf00      	nop
 8003396:	3714      	adds	r7, #20
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr

080033a0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80033a0:	b480      	push	{r7}
 80033a2:	b085      	sub	sp, #20
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	461a      	mov	r2, r3
 80033ae:	4b17      	ldr	r3, [pc, #92]	; (800340c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80033b0:	429a      	cmp	r2, r3
 80033b2:	d80a      	bhi.n	80033ca <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033b8:	089b      	lsrs	r3, r3, #2
 80033ba:	009b      	lsls	r3, r3, #2
 80033bc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80033c0:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80033c4:	687a      	ldr	r2, [r7, #4]
 80033c6:	6493      	str	r3, [r2, #72]	; 0x48
 80033c8:	e007      	b.n	80033da <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ce:	089b      	lsrs	r3, r3, #2
 80033d0:	009a      	lsls	r2, r3, #2
 80033d2:	4b0f      	ldr	r3, [pc, #60]	; (8003410 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80033d4:	4413      	add	r3, r2
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	b2db      	uxtb	r3, r3
 80033e0:	3b08      	subs	r3, #8
 80033e2:	4a0c      	ldr	r2, [pc, #48]	; (8003414 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80033e4:	fba2 2303 	umull	r2, r3, r2, r3
 80033e8:	091b      	lsrs	r3, r3, #4
 80033ea:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	4a0a      	ldr	r2, [pc, #40]	; (8003418 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80033f0:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	f003 031f 	and.w	r3, r3, #31
 80033f8:	2201      	movs	r2, #1
 80033fa:	409a      	lsls	r2, r3
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003400:	bf00      	nop
 8003402:	3714      	adds	r7, #20
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr
 800340c:	40020407 	.word	0x40020407
 8003410:	4002081c 	.word	0x4002081c
 8003414:	cccccccd 	.word	0xcccccccd
 8003418:	40020880 	.word	0x40020880

0800341c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800341c:	b480      	push	{r7}
 800341e:	b085      	sub	sp, #20
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	685b      	ldr	r3, [r3, #4]
 8003428:	b2db      	uxtb	r3, r3
 800342a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800342c:	68fa      	ldr	r2, [r7, #12]
 800342e:	4b0b      	ldr	r3, [pc, #44]	; (800345c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003430:	4413      	add	r3, r2
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	461a      	mov	r2, r3
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a08      	ldr	r2, [pc, #32]	; (8003460 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800343e:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	3b01      	subs	r3, #1
 8003444:	f003 0303 	and.w	r3, r3, #3
 8003448:	2201      	movs	r2, #1
 800344a:	409a      	lsls	r2, r3
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8003450:	bf00      	nop
 8003452:	3714      	adds	r7, #20
 8003454:	46bd      	mov	sp, r7
 8003456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345a:	4770      	bx	lr
 800345c:	1000823f 	.word	0x1000823f
 8003460:	40020940 	.word	0x40020940

08003464 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003464:	b480      	push	{r7}
 8003466:	b087      	sub	sp, #28
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
 800346c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800346e:	2300      	movs	r3, #0
 8003470:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003472:	e166      	b.n	8003742 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	2101      	movs	r1, #1
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	fa01 f303 	lsl.w	r3, r1, r3
 8003480:	4013      	ands	r3, r2
 8003482:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	2b00      	cmp	r3, #0
 8003488:	f000 8158 	beq.w	800373c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f003 0303 	and.w	r3, r3, #3
 8003494:	2b01      	cmp	r3, #1
 8003496:	d005      	beq.n	80034a4 <HAL_GPIO_Init+0x40>
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f003 0303 	and.w	r3, r3, #3
 80034a0:	2b02      	cmp	r3, #2
 80034a2:	d130      	bne.n	8003506 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	005b      	lsls	r3, r3, #1
 80034ae:	2203      	movs	r2, #3
 80034b0:	fa02 f303 	lsl.w	r3, r2, r3
 80034b4:	43db      	mvns	r3, r3
 80034b6:	693a      	ldr	r2, [r7, #16]
 80034b8:	4013      	ands	r3, r2
 80034ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	68da      	ldr	r2, [r3, #12]
 80034c0:	697b      	ldr	r3, [r7, #20]
 80034c2:	005b      	lsls	r3, r3, #1
 80034c4:	fa02 f303 	lsl.w	r3, r2, r3
 80034c8:	693a      	ldr	r2, [r7, #16]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	693a      	ldr	r2, [r7, #16]
 80034d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80034da:	2201      	movs	r2, #1
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	fa02 f303 	lsl.w	r3, r2, r3
 80034e2:	43db      	mvns	r3, r3
 80034e4:	693a      	ldr	r2, [r7, #16]
 80034e6:	4013      	ands	r3, r2
 80034e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	091b      	lsrs	r3, r3, #4
 80034f0:	f003 0201 	and.w	r2, r3, #1
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	fa02 f303 	lsl.w	r3, r2, r3
 80034fa:	693a      	ldr	r2, [r7, #16]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	693a      	ldr	r2, [r7, #16]
 8003504:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	f003 0303 	and.w	r3, r3, #3
 800350e:	2b03      	cmp	r3, #3
 8003510:	d017      	beq.n	8003542 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	68db      	ldr	r3, [r3, #12]
 8003516:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	005b      	lsls	r3, r3, #1
 800351c:	2203      	movs	r2, #3
 800351e:	fa02 f303 	lsl.w	r3, r2, r3
 8003522:	43db      	mvns	r3, r3
 8003524:	693a      	ldr	r2, [r7, #16]
 8003526:	4013      	ands	r3, r2
 8003528:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	689a      	ldr	r2, [r3, #8]
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	005b      	lsls	r3, r3, #1
 8003532:	fa02 f303 	lsl.w	r3, r2, r3
 8003536:	693a      	ldr	r2, [r7, #16]
 8003538:	4313      	orrs	r3, r2
 800353a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	693a      	ldr	r2, [r7, #16]
 8003540:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	f003 0303 	and.w	r3, r3, #3
 800354a:	2b02      	cmp	r3, #2
 800354c:	d123      	bne.n	8003596 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	08da      	lsrs	r2, r3, #3
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	3208      	adds	r2, #8
 8003556:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800355a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800355c:	697b      	ldr	r3, [r7, #20]
 800355e:	f003 0307 	and.w	r3, r3, #7
 8003562:	009b      	lsls	r3, r3, #2
 8003564:	220f      	movs	r2, #15
 8003566:	fa02 f303 	lsl.w	r3, r2, r3
 800356a:	43db      	mvns	r3, r3
 800356c:	693a      	ldr	r2, [r7, #16]
 800356e:	4013      	ands	r3, r2
 8003570:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	691a      	ldr	r2, [r3, #16]
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	f003 0307 	and.w	r3, r3, #7
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	fa02 f303 	lsl.w	r3, r2, r3
 8003582:	693a      	ldr	r2, [r7, #16]
 8003584:	4313      	orrs	r3, r2
 8003586:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	08da      	lsrs	r2, r3, #3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	3208      	adds	r2, #8
 8003590:	6939      	ldr	r1, [r7, #16]
 8003592:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	005b      	lsls	r3, r3, #1
 80035a0:	2203      	movs	r2, #3
 80035a2:	fa02 f303 	lsl.w	r3, r2, r3
 80035a6:	43db      	mvns	r3, r3
 80035a8:	693a      	ldr	r2, [r7, #16]
 80035aa:	4013      	ands	r3, r2
 80035ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	f003 0203 	and.w	r2, r3, #3
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	005b      	lsls	r3, r3, #1
 80035ba:	fa02 f303 	lsl.w	r3, r2, r3
 80035be:	693a      	ldr	r2, [r7, #16]
 80035c0:	4313      	orrs	r3, r2
 80035c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	693a      	ldr	r2, [r7, #16]
 80035c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	f000 80b2 	beq.w	800373c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035d8:	4b61      	ldr	r3, [pc, #388]	; (8003760 <HAL_GPIO_Init+0x2fc>)
 80035da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035dc:	4a60      	ldr	r2, [pc, #384]	; (8003760 <HAL_GPIO_Init+0x2fc>)
 80035de:	f043 0301 	orr.w	r3, r3, #1
 80035e2:	6613      	str	r3, [r2, #96]	; 0x60
 80035e4:	4b5e      	ldr	r3, [pc, #376]	; (8003760 <HAL_GPIO_Init+0x2fc>)
 80035e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035e8:	f003 0301 	and.w	r3, r3, #1
 80035ec:	60bb      	str	r3, [r7, #8]
 80035ee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80035f0:	4a5c      	ldr	r2, [pc, #368]	; (8003764 <HAL_GPIO_Init+0x300>)
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	089b      	lsrs	r3, r3, #2
 80035f6:	3302      	adds	r3, #2
 80035f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	f003 0303 	and.w	r3, r3, #3
 8003604:	009b      	lsls	r3, r3, #2
 8003606:	220f      	movs	r2, #15
 8003608:	fa02 f303 	lsl.w	r3, r2, r3
 800360c:	43db      	mvns	r3, r3
 800360e:	693a      	ldr	r2, [r7, #16]
 8003610:	4013      	ands	r3, r2
 8003612:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800361a:	d02b      	beq.n	8003674 <HAL_GPIO_Init+0x210>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	4a52      	ldr	r2, [pc, #328]	; (8003768 <HAL_GPIO_Init+0x304>)
 8003620:	4293      	cmp	r3, r2
 8003622:	d025      	beq.n	8003670 <HAL_GPIO_Init+0x20c>
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	4a51      	ldr	r2, [pc, #324]	; (800376c <HAL_GPIO_Init+0x308>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d01f      	beq.n	800366c <HAL_GPIO_Init+0x208>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	4a50      	ldr	r2, [pc, #320]	; (8003770 <HAL_GPIO_Init+0x30c>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d019      	beq.n	8003668 <HAL_GPIO_Init+0x204>
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	4a4f      	ldr	r2, [pc, #316]	; (8003774 <HAL_GPIO_Init+0x310>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d013      	beq.n	8003664 <HAL_GPIO_Init+0x200>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	4a4e      	ldr	r2, [pc, #312]	; (8003778 <HAL_GPIO_Init+0x314>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d00d      	beq.n	8003660 <HAL_GPIO_Init+0x1fc>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	4a4d      	ldr	r2, [pc, #308]	; (800377c <HAL_GPIO_Init+0x318>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d007      	beq.n	800365c <HAL_GPIO_Init+0x1f8>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	4a4c      	ldr	r2, [pc, #304]	; (8003780 <HAL_GPIO_Init+0x31c>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d101      	bne.n	8003658 <HAL_GPIO_Init+0x1f4>
 8003654:	2307      	movs	r3, #7
 8003656:	e00e      	b.n	8003676 <HAL_GPIO_Init+0x212>
 8003658:	2308      	movs	r3, #8
 800365a:	e00c      	b.n	8003676 <HAL_GPIO_Init+0x212>
 800365c:	2306      	movs	r3, #6
 800365e:	e00a      	b.n	8003676 <HAL_GPIO_Init+0x212>
 8003660:	2305      	movs	r3, #5
 8003662:	e008      	b.n	8003676 <HAL_GPIO_Init+0x212>
 8003664:	2304      	movs	r3, #4
 8003666:	e006      	b.n	8003676 <HAL_GPIO_Init+0x212>
 8003668:	2303      	movs	r3, #3
 800366a:	e004      	b.n	8003676 <HAL_GPIO_Init+0x212>
 800366c:	2302      	movs	r3, #2
 800366e:	e002      	b.n	8003676 <HAL_GPIO_Init+0x212>
 8003670:	2301      	movs	r3, #1
 8003672:	e000      	b.n	8003676 <HAL_GPIO_Init+0x212>
 8003674:	2300      	movs	r3, #0
 8003676:	697a      	ldr	r2, [r7, #20]
 8003678:	f002 0203 	and.w	r2, r2, #3
 800367c:	0092      	lsls	r2, r2, #2
 800367e:	4093      	lsls	r3, r2
 8003680:	693a      	ldr	r2, [r7, #16]
 8003682:	4313      	orrs	r3, r2
 8003684:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003686:	4937      	ldr	r1, [pc, #220]	; (8003764 <HAL_GPIO_Init+0x300>)
 8003688:	697b      	ldr	r3, [r7, #20]
 800368a:	089b      	lsrs	r3, r3, #2
 800368c:	3302      	adds	r3, #2
 800368e:	693a      	ldr	r2, [r7, #16]
 8003690:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003694:	4b3b      	ldr	r3, [pc, #236]	; (8003784 <HAL_GPIO_Init+0x320>)
 8003696:	689b      	ldr	r3, [r3, #8]
 8003698:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	43db      	mvns	r3, r3
 800369e:	693a      	ldr	r2, [r7, #16]
 80036a0:	4013      	ands	r3, r2
 80036a2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d003      	beq.n	80036b8 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80036b0:	693a      	ldr	r2, [r7, #16]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	4313      	orrs	r3, r2
 80036b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80036b8:	4a32      	ldr	r2, [pc, #200]	; (8003784 <HAL_GPIO_Init+0x320>)
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80036be:	4b31      	ldr	r3, [pc, #196]	; (8003784 <HAL_GPIO_Init+0x320>)
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	43db      	mvns	r3, r3
 80036c8:	693a      	ldr	r2, [r7, #16]
 80036ca:	4013      	ands	r3, r2
 80036cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d003      	beq.n	80036e2 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80036da:	693a      	ldr	r2, [r7, #16]
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	4313      	orrs	r3, r2
 80036e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80036e2:	4a28      	ldr	r2, [pc, #160]	; (8003784 <HAL_GPIO_Init+0x320>)
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80036e8:	4b26      	ldr	r3, [pc, #152]	; (8003784 <HAL_GPIO_Init+0x320>)
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	43db      	mvns	r3, r3
 80036f2:	693a      	ldr	r2, [r7, #16]
 80036f4:	4013      	ands	r3, r2
 80036f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003700:	2b00      	cmp	r3, #0
 8003702:	d003      	beq.n	800370c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003704:	693a      	ldr	r2, [r7, #16]
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	4313      	orrs	r3, r2
 800370a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800370c:	4a1d      	ldr	r2, [pc, #116]	; (8003784 <HAL_GPIO_Init+0x320>)
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003712:	4b1c      	ldr	r3, [pc, #112]	; (8003784 <HAL_GPIO_Init+0x320>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	43db      	mvns	r3, r3
 800371c:	693a      	ldr	r2, [r7, #16]
 800371e:	4013      	ands	r3, r2
 8003720:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003722:	683b      	ldr	r3, [r7, #0]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800372a:	2b00      	cmp	r3, #0
 800372c:	d003      	beq.n	8003736 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800372e:	693a      	ldr	r2, [r7, #16]
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	4313      	orrs	r3, r2
 8003734:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003736:	4a13      	ldr	r2, [pc, #76]	; (8003784 <HAL_GPIO_Init+0x320>)
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	3301      	adds	r3, #1
 8003740:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	fa22 f303 	lsr.w	r3, r2, r3
 800374c:	2b00      	cmp	r3, #0
 800374e:	f47f ae91 	bne.w	8003474 <HAL_GPIO_Init+0x10>
  }
}
 8003752:	bf00      	nop
 8003754:	bf00      	nop
 8003756:	371c      	adds	r7, #28
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr
 8003760:	40021000 	.word	0x40021000
 8003764:	40010000 	.word	0x40010000
 8003768:	48000400 	.word	0x48000400
 800376c:	48000800 	.word	0x48000800
 8003770:	48000c00 	.word	0x48000c00
 8003774:	48001000 	.word	0x48001000
 8003778:	48001400 	.word	0x48001400
 800377c:	48001800 	.word	0x48001800
 8003780:	48001c00 	.word	0x48001c00
 8003784:	40010400 	.word	0x40010400

08003788 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003788:	b480      	push	{r7}
 800378a:	b085      	sub	sp, #20
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
 8003790:	460b      	mov	r3, r1
 8003792:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	691a      	ldr	r2, [r3, #16]
 8003798:	887b      	ldrh	r3, [r7, #2]
 800379a:	4013      	ands	r3, r2
 800379c:	2b00      	cmp	r3, #0
 800379e:	d002      	beq.n	80037a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80037a0:	2301      	movs	r3, #1
 80037a2:	73fb      	strb	r3, [r7, #15]
 80037a4:	e001      	b.n	80037aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80037a6:	2300      	movs	r3, #0
 80037a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80037aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3714      	adds	r7, #20
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
 80037c0:	460b      	mov	r3, r1
 80037c2:	807b      	strh	r3, [r7, #2]
 80037c4:	4613      	mov	r3, r2
 80037c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037c8:	787b      	ldrb	r3, [r7, #1]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d003      	beq.n	80037d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80037ce:	887a      	ldrh	r2, [r7, #2]
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80037d4:	e002      	b.n	80037dc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80037d6:	887a      	ldrh	r2, [r7, #2]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	629a      	str	r2, [r3, #40]	; 0x28
}
 80037dc:	bf00      	nop
 80037de:	370c      	adds	r7, #12
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr

080037e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b082      	sub	sp, #8
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d101      	bne.n	80037fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e081      	b.n	80038fe <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003800:	b2db      	uxtb	r3, r3
 8003802:	2b00      	cmp	r3, #0
 8003804:	d106      	bne.n	8003814 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2200      	movs	r2, #0
 800380a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	f7fd fbb6 	bl	8000f80 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2224      	movs	r2, #36	; 0x24
 8003818:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f022 0201 	bic.w	r2, r2, #1
 800382a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	685a      	ldr	r2, [r3, #4]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003838:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	689a      	ldr	r2, [r3, #8]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003848:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	2b01      	cmp	r3, #1
 8003850:	d107      	bne.n	8003862 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	689a      	ldr	r2, [r3, #8]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800385e:	609a      	str	r2, [r3, #8]
 8003860:	e006      	b.n	8003870 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	689a      	ldr	r2, [r3, #8]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800386e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	68db      	ldr	r3, [r3, #12]
 8003874:	2b02      	cmp	r3, #2
 8003876:	d104      	bne.n	8003882 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003880:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	687a      	ldr	r2, [r7, #4]
 800388a:	6812      	ldr	r2, [r2, #0]
 800388c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003890:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003894:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	68da      	ldr	r2, [r3, #12]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80038a4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	691a      	ldr	r2, [r3, #16]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	695b      	ldr	r3, [r3, #20]
 80038ae:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	699b      	ldr	r3, [r3, #24]
 80038b6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	430a      	orrs	r2, r1
 80038be:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	69d9      	ldr	r1, [r3, #28]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6a1a      	ldr	r2, [r3, #32]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	430a      	orrs	r2, r1
 80038ce:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681a      	ldr	r2, [r3, #0]
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f042 0201 	orr.w	r2, r2, #1
 80038de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2200      	movs	r2, #0
 80038e4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2220      	movs	r2, #32
 80038ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2200      	movs	r2, #0
 80038f2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80038fc:	2300      	movs	r3, #0
}
 80038fe:	4618      	mov	r0, r3
 8003900:	3708      	adds	r7, #8
 8003902:	46bd      	mov	sp, r7
 8003904:	bd80      	pop	{r7, pc}

08003906 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003906:	b480      	push	{r7}
 8003908:	b083      	sub	sp, #12
 800390a:	af00      	add	r7, sp, #0
 800390c:	6078      	str	r0, [r7, #4]
 800390e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003916:	b2db      	uxtb	r3, r3
 8003918:	2b20      	cmp	r3, #32
 800391a:	d138      	bne.n	800398e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003922:	2b01      	cmp	r3, #1
 8003924:	d101      	bne.n	800392a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003926:	2302      	movs	r3, #2
 8003928:	e032      	b.n	8003990 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2201      	movs	r2, #1
 800392e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2224      	movs	r2, #36	; 0x24
 8003936:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f022 0201 	bic.w	r2, r2, #1
 8003948:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003958:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	6819      	ldr	r1, [r3, #0]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	683a      	ldr	r2, [r7, #0]
 8003966:	430a      	orrs	r2, r1
 8003968:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f042 0201 	orr.w	r2, r2, #1
 8003978:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2220      	movs	r2, #32
 800397e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2200      	movs	r2, #0
 8003986:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800398a:	2300      	movs	r3, #0
 800398c:	e000      	b.n	8003990 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800398e:	2302      	movs	r3, #2
  }
}
 8003990:	4618      	mov	r0, r3
 8003992:	370c      	adds	r7, #12
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr

0800399c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800399c:	b480      	push	{r7}
 800399e:	b085      	sub	sp, #20
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
 80039a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	2b20      	cmp	r3, #32
 80039b0:	d139      	bne.n	8003a26 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d101      	bne.n	80039c0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80039bc:	2302      	movs	r3, #2
 80039be:	e033      	b.n	8003a28 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2224      	movs	r2, #36	; 0x24
 80039cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f022 0201 	bic.w	r2, r2, #1
 80039de:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80039ee:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	021b      	lsls	r3, r3, #8
 80039f4:	68fa      	ldr	r2, [r7, #12]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	68fa      	ldr	r2, [r7, #12]
 8003a00:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f042 0201 	orr.w	r2, r2, #1
 8003a10:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2220      	movs	r2, #32
 8003a16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003a22:	2300      	movs	r3, #0
 8003a24:	e000      	b.n	8003a28 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003a26:	2302      	movs	r3, #2
  }
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	3714      	adds	r7, #20
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr

08003a34 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003a34:	b480      	push	{r7}
 8003a36:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003a38:	4b0d      	ldr	r3, [pc, #52]	; (8003a70 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a44:	d102      	bne.n	8003a4c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003a46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a4a:	e00b      	b.n	8003a64 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003a4c:	4b08      	ldr	r3, [pc, #32]	; (8003a70 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003a4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a56:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a5a:	d102      	bne.n	8003a62 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003a5c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a60:	e000      	b.n	8003a64 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003a62:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	46bd      	mov	sp, r7
 8003a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6c:	4770      	bx	lr
 8003a6e:	bf00      	nop
 8003a70:	40007000 	.word	0x40007000

08003a74 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b085      	sub	sp, #20
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d141      	bne.n	8003b06 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003a82:	4b4b      	ldr	r3, [pc, #300]	; (8003bb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003a8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a8e:	d131      	bne.n	8003af4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a90:	4b47      	ldr	r3, [pc, #284]	; (8003bb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a92:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a96:	4a46      	ldr	r2, [pc, #280]	; (8003bb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003a9c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003aa0:	4b43      	ldr	r3, [pc, #268]	; (8003bb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003aa8:	4a41      	ldr	r2, [pc, #260]	; (8003bb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003aaa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003aae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003ab0:	4b40      	ldr	r3, [pc, #256]	; (8003bb4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	2232      	movs	r2, #50	; 0x32
 8003ab6:	fb02 f303 	mul.w	r3, r2, r3
 8003aba:	4a3f      	ldr	r2, [pc, #252]	; (8003bb8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003abc:	fba2 2303 	umull	r2, r3, r2, r3
 8003ac0:	0c9b      	lsrs	r3, r3, #18
 8003ac2:	3301      	adds	r3, #1
 8003ac4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ac6:	e002      	b.n	8003ace <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	3b01      	subs	r3, #1
 8003acc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ace:	4b38      	ldr	r3, [pc, #224]	; (8003bb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ad0:	695b      	ldr	r3, [r3, #20]
 8003ad2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ad6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ada:	d102      	bne.n	8003ae2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d1f2      	bne.n	8003ac8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ae2:	4b33      	ldr	r3, [pc, #204]	; (8003bb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ae4:	695b      	ldr	r3, [r3, #20]
 8003ae6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003aea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003aee:	d158      	bne.n	8003ba2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003af0:	2303      	movs	r3, #3
 8003af2:	e057      	b.n	8003ba4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003af4:	4b2e      	ldr	r3, [pc, #184]	; (8003bb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003af6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003afa:	4a2d      	ldr	r2, [pc, #180]	; (8003bb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003afc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b00:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003b04:	e04d      	b.n	8003ba2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b0c:	d141      	bne.n	8003b92 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003b0e:	4b28      	ldr	r3, [pc, #160]	; (8003bb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003b16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b1a:	d131      	bne.n	8003b80 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003b1c:	4b24      	ldr	r3, [pc, #144]	; (8003bb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b22:	4a23      	ldr	r2, [pc, #140]	; (8003bb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b28:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b2c:	4b20      	ldr	r3, [pc, #128]	; (8003bb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003b34:	4a1e      	ldr	r2, [pc, #120]	; (8003bb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b3a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003b3c:	4b1d      	ldr	r3, [pc, #116]	; (8003bb4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2232      	movs	r2, #50	; 0x32
 8003b42:	fb02 f303 	mul.w	r3, r2, r3
 8003b46:	4a1c      	ldr	r2, [pc, #112]	; (8003bb8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003b48:	fba2 2303 	umull	r2, r3, r2, r3
 8003b4c:	0c9b      	lsrs	r3, r3, #18
 8003b4e:	3301      	adds	r3, #1
 8003b50:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b52:	e002      	b.n	8003b5a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	3b01      	subs	r3, #1
 8003b58:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b5a:	4b15      	ldr	r3, [pc, #84]	; (8003bb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b5c:	695b      	ldr	r3, [r3, #20]
 8003b5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b66:	d102      	bne.n	8003b6e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d1f2      	bne.n	8003b54 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003b6e:	4b10      	ldr	r3, [pc, #64]	; (8003bb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b70:	695b      	ldr	r3, [r3, #20]
 8003b72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b7a:	d112      	bne.n	8003ba2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003b7c:	2303      	movs	r3, #3
 8003b7e:	e011      	b.n	8003ba4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003b80:	4b0b      	ldr	r3, [pc, #44]	; (8003bb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b82:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b86:	4a0a      	ldr	r2, [pc, #40]	; (8003bb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b88:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b8c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003b90:	e007      	b.n	8003ba2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003b92:	4b07      	ldr	r3, [pc, #28]	; (8003bb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003b9a:	4a05      	ldr	r2, [pc, #20]	; (8003bb0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b9c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ba0:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003ba2:	2300      	movs	r3, #0
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3714      	adds	r7, #20
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bae:	4770      	bx	lr
 8003bb0:	40007000 	.word	0x40007000
 8003bb4:	20000008 	.word	0x20000008
 8003bb8:	431bde83 	.word	0x431bde83

08003bbc <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8003bc0:	4b05      	ldr	r3, [pc, #20]	; (8003bd8 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	4a04      	ldr	r2, [pc, #16]	; (8003bd8 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003bc6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003bca:	6053      	str	r3, [r2, #4]
}
 8003bcc:	bf00      	nop
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr
 8003bd6:	bf00      	nop
 8003bd8:	40007000 	.word	0x40007000

08003bdc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b088      	sub	sp, #32
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d102      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	f000 bc08 	b.w	8004400 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bf0:	4b96      	ldr	r3, [pc, #600]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	f003 030c 	and.w	r3, r3, #12
 8003bf8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003bfa:	4b94      	ldr	r3, [pc, #592]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003bfc:	68db      	ldr	r3, [r3, #12]
 8003bfe:	f003 0303 	and.w	r3, r3, #3
 8003c02:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0310 	and.w	r3, r3, #16
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	f000 80e4 	beq.w	8003dda <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003c12:	69bb      	ldr	r3, [r7, #24]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d007      	beq.n	8003c28 <HAL_RCC_OscConfig+0x4c>
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	2b0c      	cmp	r3, #12
 8003c1c:	f040 808b 	bne.w	8003d36 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003c20:	697b      	ldr	r3, [r7, #20]
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	f040 8087 	bne.w	8003d36 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003c28:	4b88      	ldr	r3, [pc, #544]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f003 0302 	and.w	r3, r3, #2
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d005      	beq.n	8003c40 <HAL_RCC_OscConfig+0x64>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	699b      	ldr	r3, [r3, #24]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d101      	bne.n	8003c40 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e3df      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6a1a      	ldr	r2, [r3, #32]
 8003c44:	4b81      	ldr	r3, [pc, #516]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0308 	and.w	r3, r3, #8
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d004      	beq.n	8003c5a <HAL_RCC_OscConfig+0x7e>
 8003c50:	4b7e      	ldr	r3, [pc, #504]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c58:	e005      	b.n	8003c66 <HAL_RCC_OscConfig+0x8a>
 8003c5a:	4b7c      	ldr	r3, [pc, #496]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003c5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003c60:	091b      	lsrs	r3, r3, #4
 8003c62:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d223      	bcs.n	8003cb2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6a1b      	ldr	r3, [r3, #32]
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f000 fdfc 	bl	800486c <RCC_SetFlashLatencyFromMSIRange>
 8003c74:	4603      	mov	r3, r0
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d001      	beq.n	8003c7e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e3c0      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c7e:	4b73      	ldr	r3, [pc, #460]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4a72      	ldr	r2, [pc, #456]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003c84:	f043 0308 	orr.w	r3, r3, #8
 8003c88:	6013      	str	r3, [r2, #0]
 8003c8a:	4b70      	ldr	r3, [pc, #448]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6a1b      	ldr	r3, [r3, #32]
 8003c96:	496d      	ldr	r1, [pc, #436]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c9c:	4b6b      	ldr	r3, [pc, #428]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	69db      	ldr	r3, [r3, #28]
 8003ca8:	021b      	lsls	r3, r3, #8
 8003caa:	4968      	ldr	r1, [pc, #416]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003cac:	4313      	orrs	r3, r2
 8003cae:	604b      	str	r3, [r1, #4]
 8003cb0:	e025      	b.n	8003cfe <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003cb2:	4b66      	ldr	r3, [pc, #408]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a65      	ldr	r2, [pc, #404]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003cb8:	f043 0308 	orr.w	r3, r3, #8
 8003cbc:	6013      	str	r3, [r2, #0]
 8003cbe:	4b63      	ldr	r3, [pc, #396]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	6a1b      	ldr	r3, [r3, #32]
 8003cca:	4960      	ldr	r1, [pc, #384]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003cd0:	4b5e      	ldr	r3, [pc, #376]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	69db      	ldr	r3, [r3, #28]
 8003cdc:	021b      	lsls	r3, r3, #8
 8003cde:	495b      	ldr	r1, [pc, #364]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ce4:	69bb      	ldr	r3, [r7, #24]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d109      	bne.n	8003cfe <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6a1b      	ldr	r3, [r3, #32]
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f000 fdbc 	bl	800486c <RCC_SetFlashLatencyFromMSIRange>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d001      	beq.n	8003cfe <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e380      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003cfe:	f000 fcc1 	bl	8004684 <HAL_RCC_GetSysClockFreq>
 8003d02:	4602      	mov	r2, r0
 8003d04:	4b51      	ldr	r3, [pc, #324]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	091b      	lsrs	r3, r3, #4
 8003d0a:	f003 030f 	and.w	r3, r3, #15
 8003d0e:	4950      	ldr	r1, [pc, #320]	; (8003e50 <HAL_RCC_OscConfig+0x274>)
 8003d10:	5ccb      	ldrb	r3, [r1, r3]
 8003d12:	f003 031f 	and.w	r3, r3, #31
 8003d16:	fa22 f303 	lsr.w	r3, r2, r3
 8003d1a:	4a4e      	ldr	r2, [pc, #312]	; (8003e54 <HAL_RCC_OscConfig+0x278>)
 8003d1c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003d1e:	4b4e      	ldr	r3, [pc, #312]	; (8003e58 <HAL_RCC_OscConfig+0x27c>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4618      	mov	r0, r3
 8003d24:	f7fd fb26 	bl	8001374 <HAL_InitTick>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003d2c:	7bfb      	ldrb	r3, [r7, #15]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d052      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003d32:	7bfb      	ldrb	r3, [r7, #15]
 8003d34:	e364      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	699b      	ldr	r3, [r3, #24]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d032      	beq.n	8003da4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003d3e:	4b43      	ldr	r3, [pc, #268]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a42      	ldr	r2, [pc, #264]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003d44:	f043 0301 	orr.w	r3, r3, #1
 8003d48:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003d4a:	f7fd fc33 	bl	80015b4 <HAL_GetTick>
 8003d4e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003d50:	e008      	b.n	8003d64 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003d52:	f7fd fc2f 	bl	80015b4 <HAL_GetTick>
 8003d56:	4602      	mov	r2, r0
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	1ad3      	subs	r3, r2, r3
 8003d5c:	2b02      	cmp	r3, #2
 8003d5e:	d901      	bls.n	8003d64 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003d60:	2303      	movs	r3, #3
 8003d62:	e34d      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003d64:	4b39      	ldr	r3, [pc, #228]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 0302 	and.w	r3, r3, #2
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d0f0      	beq.n	8003d52 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d70:	4b36      	ldr	r3, [pc, #216]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a35      	ldr	r2, [pc, #212]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003d76:	f043 0308 	orr.w	r3, r3, #8
 8003d7a:	6013      	str	r3, [r2, #0]
 8003d7c:	4b33      	ldr	r3, [pc, #204]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	6a1b      	ldr	r3, [r3, #32]
 8003d88:	4930      	ldr	r1, [pc, #192]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003d8e:	4b2f      	ldr	r3, [pc, #188]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	69db      	ldr	r3, [r3, #28]
 8003d9a:	021b      	lsls	r3, r3, #8
 8003d9c:	492b      	ldr	r1, [pc, #172]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	604b      	str	r3, [r1, #4]
 8003da2:	e01a      	b.n	8003dda <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003da4:	4b29      	ldr	r3, [pc, #164]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a28      	ldr	r2, [pc, #160]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003daa:	f023 0301 	bic.w	r3, r3, #1
 8003dae:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003db0:	f7fd fc00 	bl	80015b4 <HAL_GetTick>
 8003db4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003db6:	e008      	b.n	8003dca <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003db8:	f7fd fbfc 	bl	80015b4 <HAL_GetTick>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	693b      	ldr	r3, [r7, #16]
 8003dc0:	1ad3      	subs	r3, r2, r3
 8003dc2:	2b02      	cmp	r3, #2
 8003dc4:	d901      	bls.n	8003dca <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003dc6:	2303      	movs	r3, #3
 8003dc8:	e31a      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003dca:	4b20      	ldr	r3, [pc, #128]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 0302 	and.w	r3, r3, #2
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d1f0      	bne.n	8003db8 <HAL_RCC_OscConfig+0x1dc>
 8003dd6:	e000      	b.n	8003dda <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003dd8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f003 0301 	and.w	r3, r3, #1
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d073      	beq.n	8003ece <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003de6:	69bb      	ldr	r3, [r7, #24]
 8003de8:	2b08      	cmp	r3, #8
 8003dea:	d005      	beq.n	8003df8 <HAL_RCC_OscConfig+0x21c>
 8003dec:	69bb      	ldr	r3, [r7, #24]
 8003dee:	2b0c      	cmp	r3, #12
 8003df0:	d10e      	bne.n	8003e10 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	2b03      	cmp	r3, #3
 8003df6:	d10b      	bne.n	8003e10 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003df8:	4b14      	ldr	r3, [pc, #80]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d063      	beq.n	8003ecc <HAL_RCC_OscConfig+0x2f0>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d15f      	bne.n	8003ecc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e2f7      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e18:	d106      	bne.n	8003e28 <HAL_RCC_OscConfig+0x24c>
 8003e1a:	4b0c      	ldr	r3, [pc, #48]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a0b      	ldr	r2, [pc, #44]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003e20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e24:	6013      	str	r3, [r2, #0]
 8003e26:	e025      	b.n	8003e74 <HAL_RCC_OscConfig+0x298>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e30:	d114      	bne.n	8003e5c <HAL_RCC_OscConfig+0x280>
 8003e32:	4b06      	ldr	r3, [pc, #24]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a05      	ldr	r2, [pc, #20]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003e38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e3c:	6013      	str	r3, [r2, #0]
 8003e3e:	4b03      	ldr	r3, [pc, #12]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a02      	ldr	r2, [pc, #8]	; (8003e4c <HAL_RCC_OscConfig+0x270>)
 8003e44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e48:	6013      	str	r3, [r2, #0]
 8003e4a:	e013      	b.n	8003e74 <HAL_RCC_OscConfig+0x298>
 8003e4c:	40021000 	.word	0x40021000
 8003e50:	0800d5c0 	.word	0x0800d5c0
 8003e54:	20000008 	.word	0x20000008
 8003e58:	2000000c 	.word	0x2000000c
 8003e5c:	4ba0      	ldr	r3, [pc, #640]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a9f      	ldr	r2, [pc, #636]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8003e62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e66:	6013      	str	r3, [r2, #0]
 8003e68:	4b9d      	ldr	r3, [pc, #628]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a9c      	ldr	r2, [pc, #624]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8003e6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d013      	beq.n	8003ea4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e7c:	f7fd fb9a 	bl	80015b4 <HAL_GetTick>
 8003e80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e82:	e008      	b.n	8003e96 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e84:	f7fd fb96 	bl	80015b4 <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	2b64      	cmp	r3, #100	; 0x64
 8003e90:	d901      	bls.n	8003e96 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e2b4      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e96:	4b92      	ldr	r3, [pc, #584]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d0f0      	beq.n	8003e84 <HAL_RCC_OscConfig+0x2a8>
 8003ea2:	e014      	b.n	8003ece <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ea4:	f7fd fb86 	bl	80015b4 <HAL_GetTick>
 8003ea8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003eaa:	e008      	b.n	8003ebe <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003eac:	f7fd fb82 	bl	80015b4 <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	2b64      	cmp	r3, #100	; 0x64
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e2a0      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003ebe:	4b88      	ldr	r3, [pc, #544]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d1f0      	bne.n	8003eac <HAL_RCC_OscConfig+0x2d0>
 8003eca:	e000      	b.n	8003ece <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ecc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0302 	and.w	r3, r3, #2
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d060      	beq.n	8003f9c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003eda:	69bb      	ldr	r3, [r7, #24]
 8003edc:	2b04      	cmp	r3, #4
 8003ede:	d005      	beq.n	8003eec <HAL_RCC_OscConfig+0x310>
 8003ee0:	69bb      	ldr	r3, [r7, #24]
 8003ee2:	2b0c      	cmp	r3, #12
 8003ee4:	d119      	bne.n	8003f1a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	2b02      	cmp	r3, #2
 8003eea:	d116      	bne.n	8003f1a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003eec:	4b7c      	ldr	r3, [pc, #496]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d005      	beq.n	8003f04 <HAL_RCC_OscConfig+0x328>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	68db      	ldr	r3, [r3, #12]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d101      	bne.n	8003f04 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003f00:	2301      	movs	r3, #1
 8003f02:	e27d      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f04:	4b76      	ldr	r3, [pc, #472]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8003f06:	685b      	ldr	r3, [r3, #4]
 8003f08:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	691b      	ldr	r3, [r3, #16]
 8003f10:	061b      	lsls	r3, r3, #24
 8003f12:	4973      	ldr	r1, [pc, #460]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8003f14:	4313      	orrs	r3, r2
 8003f16:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f18:	e040      	b.n	8003f9c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	68db      	ldr	r3, [r3, #12]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d023      	beq.n	8003f6a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f22:	4b6f      	ldr	r3, [pc, #444]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a6e      	ldr	r2, [pc, #440]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8003f28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f2e:	f7fd fb41 	bl	80015b4 <HAL_GetTick>
 8003f32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f34:	e008      	b.n	8003f48 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f36:	f7fd fb3d 	bl	80015b4 <HAL_GetTick>
 8003f3a:	4602      	mov	r2, r0
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	1ad3      	subs	r3, r2, r3
 8003f40:	2b02      	cmp	r3, #2
 8003f42:	d901      	bls.n	8003f48 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003f44:	2303      	movs	r3, #3
 8003f46:	e25b      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f48:	4b65      	ldr	r3, [pc, #404]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d0f0      	beq.n	8003f36 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f54:	4b62      	ldr	r3, [pc, #392]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	691b      	ldr	r3, [r3, #16]
 8003f60:	061b      	lsls	r3, r3, #24
 8003f62:	495f      	ldr	r1, [pc, #380]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8003f64:	4313      	orrs	r3, r2
 8003f66:	604b      	str	r3, [r1, #4]
 8003f68:	e018      	b.n	8003f9c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f6a:	4b5d      	ldr	r3, [pc, #372]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a5c      	ldr	r2, [pc, #368]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8003f70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003f74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f76:	f7fd fb1d 	bl	80015b4 <HAL_GetTick>
 8003f7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f7c:	e008      	b.n	8003f90 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f7e:	f7fd fb19 	bl	80015b4 <HAL_GetTick>
 8003f82:	4602      	mov	r2, r0
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	1ad3      	subs	r3, r2, r3
 8003f88:	2b02      	cmp	r3, #2
 8003f8a:	d901      	bls.n	8003f90 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003f8c:	2303      	movs	r3, #3
 8003f8e:	e237      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f90:	4b53      	ldr	r3, [pc, #332]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d1f0      	bne.n	8003f7e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f003 0308 	and.w	r3, r3, #8
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d03c      	beq.n	8004022 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	695b      	ldr	r3, [r3, #20]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d01c      	beq.n	8003fea <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fb0:	4b4b      	ldr	r3, [pc, #300]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8003fb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003fb6:	4a4a      	ldr	r2, [pc, #296]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8003fb8:	f043 0301 	orr.w	r3, r3, #1
 8003fbc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fc0:	f7fd faf8 	bl	80015b4 <HAL_GetTick>
 8003fc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003fc6:	e008      	b.n	8003fda <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fc8:	f7fd faf4 	bl	80015b4 <HAL_GetTick>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	693b      	ldr	r3, [r7, #16]
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d901      	bls.n	8003fda <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e212      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003fda:	4b41      	ldr	r3, [pc, #260]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8003fdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003fe0:	f003 0302 	and.w	r3, r3, #2
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d0ef      	beq.n	8003fc8 <HAL_RCC_OscConfig+0x3ec>
 8003fe8:	e01b      	b.n	8004022 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fea:	4b3d      	ldr	r3, [pc, #244]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8003fec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003ff0:	4a3b      	ldr	r2, [pc, #236]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8003ff2:	f023 0301 	bic.w	r3, r3, #1
 8003ff6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ffa:	f7fd fadb 	bl	80015b4 <HAL_GetTick>
 8003ffe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004000:	e008      	b.n	8004014 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004002:	f7fd fad7 	bl	80015b4 <HAL_GetTick>
 8004006:	4602      	mov	r2, r0
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	1ad3      	subs	r3, r2, r3
 800400c:	2b02      	cmp	r3, #2
 800400e:	d901      	bls.n	8004014 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004010:	2303      	movs	r3, #3
 8004012:	e1f5      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004014:	4b32      	ldr	r3, [pc, #200]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8004016:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800401a:	f003 0302 	and.w	r3, r3, #2
 800401e:	2b00      	cmp	r3, #0
 8004020:	d1ef      	bne.n	8004002 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f003 0304 	and.w	r3, r3, #4
 800402a:	2b00      	cmp	r3, #0
 800402c:	f000 80a6 	beq.w	800417c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004030:	2300      	movs	r3, #0
 8004032:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004034:	4b2a      	ldr	r3, [pc, #168]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8004036:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004038:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800403c:	2b00      	cmp	r3, #0
 800403e:	d10d      	bne.n	800405c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004040:	4b27      	ldr	r3, [pc, #156]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8004042:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004044:	4a26      	ldr	r2, [pc, #152]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 8004046:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800404a:	6593      	str	r3, [r2, #88]	; 0x58
 800404c:	4b24      	ldr	r3, [pc, #144]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 800404e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004050:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004054:	60bb      	str	r3, [r7, #8]
 8004056:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004058:	2301      	movs	r3, #1
 800405a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800405c:	4b21      	ldr	r3, [pc, #132]	; (80040e4 <HAL_RCC_OscConfig+0x508>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004064:	2b00      	cmp	r3, #0
 8004066:	d118      	bne.n	800409a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004068:	4b1e      	ldr	r3, [pc, #120]	; (80040e4 <HAL_RCC_OscConfig+0x508>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a1d      	ldr	r2, [pc, #116]	; (80040e4 <HAL_RCC_OscConfig+0x508>)
 800406e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004072:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004074:	f7fd fa9e 	bl	80015b4 <HAL_GetTick>
 8004078:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800407a:	e008      	b.n	800408e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800407c:	f7fd fa9a 	bl	80015b4 <HAL_GetTick>
 8004080:	4602      	mov	r2, r0
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	2b02      	cmp	r3, #2
 8004088:	d901      	bls.n	800408e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800408a:	2303      	movs	r3, #3
 800408c:	e1b8      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800408e:	4b15      	ldr	r3, [pc, #84]	; (80040e4 <HAL_RCC_OscConfig+0x508>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004096:	2b00      	cmp	r3, #0
 8004098:	d0f0      	beq.n	800407c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d108      	bne.n	80040b4 <HAL_RCC_OscConfig+0x4d8>
 80040a2:	4b0f      	ldr	r3, [pc, #60]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 80040a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040a8:	4a0d      	ldr	r2, [pc, #52]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 80040aa:	f043 0301 	orr.w	r3, r3, #1
 80040ae:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80040b2:	e029      	b.n	8004108 <HAL_RCC_OscConfig+0x52c>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	2b05      	cmp	r3, #5
 80040ba:	d115      	bne.n	80040e8 <HAL_RCC_OscConfig+0x50c>
 80040bc:	4b08      	ldr	r3, [pc, #32]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 80040be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040c2:	4a07      	ldr	r2, [pc, #28]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 80040c4:	f043 0304 	orr.w	r3, r3, #4
 80040c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80040cc:	4b04      	ldr	r3, [pc, #16]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 80040ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040d2:	4a03      	ldr	r2, [pc, #12]	; (80040e0 <HAL_RCC_OscConfig+0x504>)
 80040d4:	f043 0301 	orr.w	r3, r3, #1
 80040d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80040dc:	e014      	b.n	8004108 <HAL_RCC_OscConfig+0x52c>
 80040de:	bf00      	nop
 80040e0:	40021000 	.word	0x40021000
 80040e4:	40007000 	.word	0x40007000
 80040e8:	4b9d      	ldr	r3, [pc, #628]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 80040ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040ee:	4a9c      	ldr	r2, [pc, #624]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 80040f0:	f023 0301 	bic.w	r3, r3, #1
 80040f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80040f8:	4b99      	ldr	r3, [pc, #612]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 80040fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040fe:	4a98      	ldr	r2, [pc, #608]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 8004100:	f023 0304 	bic.w	r3, r3, #4
 8004104:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	689b      	ldr	r3, [r3, #8]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d016      	beq.n	800413e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004110:	f7fd fa50 	bl	80015b4 <HAL_GetTick>
 8004114:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004116:	e00a      	b.n	800412e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004118:	f7fd fa4c 	bl	80015b4 <HAL_GetTick>
 800411c:	4602      	mov	r2, r0
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	f241 3288 	movw	r2, #5000	; 0x1388
 8004126:	4293      	cmp	r3, r2
 8004128:	d901      	bls.n	800412e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800412a:	2303      	movs	r3, #3
 800412c:	e168      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800412e:	4b8c      	ldr	r3, [pc, #560]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 8004130:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004134:	f003 0302 	and.w	r3, r3, #2
 8004138:	2b00      	cmp	r3, #0
 800413a:	d0ed      	beq.n	8004118 <HAL_RCC_OscConfig+0x53c>
 800413c:	e015      	b.n	800416a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800413e:	f7fd fa39 	bl	80015b4 <HAL_GetTick>
 8004142:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004144:	e00a      	b.n	800415c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004146:	f7fd fa35 	bl	80015b4 <HAL_GetTick>
 800414a:	4602      	mov	r2, r0
 800414c:	693b      	ldr	r3, [r7, #16]
 800414e:	1ad3      	subs	r3, r2, r3
 8004150:	f241 3288 	movw	r2, #5000	; 0x1388
 8004154:	4293      	cmp	r3, r2
 8004156:	d901      	bls.n	800415c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004158:	2303      	movs	r3, #3
 800415a:	e151      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800415c:	4b80      	ldr	r3, [pc, #512]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 800415e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004162:	f003 0302 	and.w	r3, r3, #2
 8004166:	2b00      	cmp	r3, #0
 8004168:	d1ed      	bne.n	8004146 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800416a:	7ffb      	ldrb	r3, [r7, #31]
 800416c:	2b01      	cmp	r3, #1
 800416e:	d105      	bne.n	800417c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004170:	4b7b      	ldr	r3, [pc, #492]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 8004172:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004174:	4a7a      	ldr	r2, [pc, #488]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 8004176:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800417a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 0320 	and.w	r3, r3, #32
 8004184:	2b00      	cmp	r3, #0
 8004186:	d03c      	beq.n	8004202 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800418c:	2b00      	cmp	r3, #0
 800418e:	d01c      	beq.n	80041ca <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004190:	4b73      	ldr	r3, [pc, #460]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 8004192:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004196:	4a72      	ldr	r2, [pc, #456]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 8004198:	f043 0301 	orr.w	r3, r3, #1
 800419c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041a0:	f7fd fa08 	bl	80015b4 <HAL_GetTick>
 80041a4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80041a6:	e008      	b.n	80041ba <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80041a8:	f7fd fa04 	bl	80015b4 <HAL_GetTick>
 80041ac:	4602      	mov	r2, r0
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	1ad3      	subs	r3, r2, r3
 80041b2:	2b02      	cmp	r3, #2
 80041b4:	d901      	bls.n	80041ba <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80041b6:	2303      	movs	r3, #3
 80041b8:	e122      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80041ba:	4b69      	ldr	r3, [pc, #420]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 80041bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80041c0:	f003 0302 	and.w	r3, r3, #2
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d0ef      	beq.n	80041a8 <HAL_RCC_OscConfig+0x5cc>
 80041c8:	e01b      	b.n	8004202 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80041ca:	4b65      	ldr	r3, [pc, #404]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 80041cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80041d0:	4a63      	ldr	r2, [pc, #396]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 80041d2:	f023 0301 	bic.w	r3, r3, #1
 80041d6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041da:	f7fd f9eb 	bl	80015b4 <HAL_GetTick>
 80041de:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80041e0:	e008      	b.n	80041f4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80041e2:	f7fd f9e7 	bl	80015b4 <HAL_GetTick>
 80041e6:	4602      	mov	r2, r0
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	1ad3      	subs	r3, r2, r3
 80041ec:	2b02      	cmp	r3, #2
 80041ee:	d901      	bls.n	80041f4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80041f0:	2303      	movs	r3, #3
 80041f2:	e105      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80041f4:	4b5a      	ldr	r3, [pc, #360]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 80041f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80041fa:	f003 0302 	and.w	r3, r3, #2
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d1ef      	bne.n	80041e2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004206:	2b00      	cmp	r3, #0
 8004208:	f000 80f9 	beq.w	80043fe <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004210:	2b02      	cmp	r3, #2
 8004212:	f040 80cf 	bne.w	80043b4 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004216:	4b52      	ldr	r3, [pc, #328]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	f003 0203 	and.w	r2, r3, #3
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004226:	429a      	cmp	r2, r3
 8004228:	d12c      	bne.n	8004284 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004234:	3b01      	subs	r3, #1
 8004236:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004238:	429a      	cmp	r2, r3
 800423a:	d123      	bne.n	8004284 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004246:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004248:	429a      	cmp	r2, r3
 800424a:	d11b      	bne.n	8004284 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800424c:	697b      	ldr	r3, [r7, #20]
 800424e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004256:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004258:	429a      	cmp	r2, r3
 800425a:	d113      	bne.n	8004284 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800425c:	697b      	ldr	r3, [r7, #20]
 800425e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004266:	085b      	lsrs	r3, r3, #1
 8004268:	3b01      	subs	r3, #1
 800426a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800426c:	429a      	cmp	r2, r3
 800426e:	d109      	bne.n	8004284 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800427a:	085b      	lsrs	r3, r3, #1
 800427c:	3b01      	subs	r3, #1
 800427e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004280:	429a      	cmp	r2, r3
 8004282:	d071      	beq.n	8004368 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004284:	69bb      	ldr	r3, [r7, #24]
 8004286:	2b0c      	cmp	r3, #12
 8004288:	d068      	beq.n	800435c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800428a:	4b35      	ldr	r3, [pc, #212]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004292:	2b00      	cmp	r3, #0
 8004294:	d105      	bne.n	80042a2 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004296:	4b32      	ldr	r3, [pc, #200]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d001      	beq.n	80042a6 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e0ac      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80042a6:	4b2e      	ldr	r3, [pc, #184]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a2d      	ldr	r2, [pc, #180]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 80042ac:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80042b0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80042b2:	f7fd f97f 	bl	80015b4 <HAL_GetTick>
 80042b6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042b8:	e008      	b.n	80042cc <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042ba:	f7fd f97b 	bl	80015b4 <HAL_GetTick>
 80042be:	4602      	mov	r2, r0
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	2b02      	cmp	r3, #2
 80042c6:	d901      	bls.n	80042cc <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80042c8:	2303      	movs	r3, #3
 80042ca:	e099      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042cc:	4b24      	ldr	r3, [pc, #144]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d1f0      	bne.n	80042ba <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042d8:	4b21      	ldr	r3, [pc, #132]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 80042da:	68da      	ldr	r2, [r3, #12]
 80042dc:	4b21      	ldr	r3, [pc, #132]	; (8004364 <HAL_RCC_OscConfig+0x788>)
 80042de:	4013      	ands	r3, r2
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80042e4:	687a      	ldr	r2, [r7, #4]
 80042e6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80042e8:	3a01      	subs	r2, #1
 80042ea:	0112      	lsls	r2, r2, #4
 80042ec:	4311      	orrs	r1, r2
 80042ee:	687a      	ldr	r2, [r7, #4]
 80042f0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80042f2:	0212      	lsls	r2, r2, #8
 80042f4:	4311      	orrs	r1, r2
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80042fa:	0852      	lsrs	r2, r2, #1
 80042fc:	3a01      	subs	r2, #1
 80042fe:	0552      	lsls	r2, r2, #21
 8004300:	4311      	orrs	r1, r2
 8004302:	687a      	ldr	r2, [r7, #4]
 8004304:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004306:	0852      	lsrs	r2, r2, #1
 8004308:	3a01      	subs	r2, #1
 800430a:	0652      	lsls	r2, r2, #25
 800430c:	4311      	orrs	r1, r2
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004312:	06d2      	lsls	r2, r2, #27
 8004314:	430a      	orrs	r2, r1
 8004316:	4912      	ldr	r1, [pc, #72]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 8004318:	4313      	orrs	r3, r2
 800431a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800431c:	4b10      	ldr	r3, [pc, #64]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a0f      	ldr	r2, [pc, #60]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 8004322:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004326:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004328:	4b0d      	ldr	r3, [pc, #52]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	4a0c      	ldr	r2, [pc, #48]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 800432e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004332:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004334:	f7fd f93e 	bl	80015b4 <HAL_GetTick>
 8004338:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800433a:	e008      	b.n	800434e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800433c:	f7fd f93a 	bl	80015b4 <HAL_GetTick>
 8004340:	4602      	mov	r2, r0
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	2b02      	cmp	r3, #2
 8004348:	d901      	bls.n	800434e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	e058      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800434e:	4b04      	ldr	r3, [pc, #16]	; (8004360 <HAL_RCC_OscConfig+0x784>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004356:	2b00      	cmp	r3, #0
 8004358:	d0f0      	beq.n	800433c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800435a:	e050      	b.n	80043fe <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	e04f      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
 8004360:	40021000 	.word	0x40021000
 8004364:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004368:	4b27      	ldr	r3, [pc, #156]	; (8004408 <HAL_RCC_OscConfig+0x82c>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004370:	2b00      	cmp	r3, #0
 8004372:	d144      	bne.n	80043fe <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004374:	4b24      	ldr	r3, [pc, #144]	; (8004408 <HAL_RCC_OscConfig+0x82c>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	4a23      	ldr	r2, [pc, #140]	; (8004408 <HAL_RCC_OscConfig+0x82c>)
 800437a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800437e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004380:	4b21      	ldr	r3, [pc, #132]	; (8004408 <HAL_RCC_OscConfig+0x82c>)
 8004382:	68db      	ldr	r3, [r3, #12]
 8004384:	4a20      	ldr	r2, [pc, #128]	; (8004408 <HAL_RCC_OscConfig+0x82c>)
 8004386:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800438a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800438c:	f7fd f912 	bl	80015b4 <HAL_GetTick>
 8004390:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004392:	e008      	b.n	80043a6 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004394:	f7fd f90e 	bl	80015b4 <HAL_GetTick>
 8004398:	4602      	mov	r2, r0
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	1ad3      	subs	r3, r2, r3
 800439e:	2b02      	cmp	r3, #2
 80043a0:	d901      	bls.n	80043a6 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80043a2:	2303      	movs	r3, #3
 80043a4:	e02c      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043a6:	4b18      	ldr	r3, [pc, #96]	; (8004408 <HAL_RCC_OscConfig+0x82c>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d0f0      	beq.n	8004394 <HAL_RCC_OscConfig+0x7b8>
 80043b2:	e024      	b.n	80043fe <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80043b4:	69bb      	ldr	r3, [r7, #24]
 80043b6:	2b0c      	cmp	r3, #12
 80043b8:	d01f      	beq.n	80043fa <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043ba:	4b13      	ldr	r3, [pc, #76]	; (8004408 <HAL_RCC_OscConfig+0x82c>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a12      	ldr	r2, [pc, #72]	; (8004408 <HAL_RCC_OscConfig+0x82c>)
 80043c0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80043c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043c6:	f7fd f8f5 	bl	80015b4 <HAL_GetTick>
 80043ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043cc:	e008      	b.n	80043e0 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043ce:	f7fd f8f1 	bl	80015b4 <HAL_GetTick>
 80043d2:	4602      	mov	r2, r0
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	2b02      	cmp	r3, #2
 80043da:	d901      	bls.n	80043e0 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80043dc:	2303      	movs	r3, #3
 80043de:	e00f      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043e0:	4b09      	ldr	r3, [pc, #36]	; (8004408 <HAL_RCC_OscConfig+0x82c>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d1f0      	bne.n	80043ce <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80043ec:	4b06      	ldr	r3, [pc, #24]	; (8004408 <HAL_RCC_OscConfig+0x82c>)
 80043ee:	68da      	ldr	r2, [r3, #12]
 80043f0:	4905      	ldr	r1, [pc, #20]	; (8004408 <HAL_RCC_OscConfig+0x82c>)
 80043f2:	4b06      	ldr	r3, [pc, #24]	; (800440c <HAL_RCC_OscConfig+0x830>)
 80043f4:	4013      	ands	r3, r2
 80043f6:	60cb      	str	r3, [r1, #12]
 80043f8:	e001      	b.n	80043fe <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80043fa:	2301      	movs	r3, #1
 80043fc:	e000      	b.n	8004400 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80043fe:	2300      	movs	r3, #0
}
 8004400:	4618      	mov	r0, r3
 8004402:	3720      	adds	r7, #32
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}
 8004408:	40021000 	.word	0x40021000
 800440c:	feeefffc 	.word	0xfeeefffc

08004410 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b086      	sub	sp, #24
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
 8004418:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800441a:	2300      	movs	r3, #0
 800441c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d101      	bne.n	8004428 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004424:	2301      	movs	r3, #1
 8004426:	e11d      	b.n	8004664 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004428:	4b90      	ldr	r3, [pc, #576]	; (800466c <HAL_RCC_ClockConfig+0x25c>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f003 030f 	and.w	r3, r3, #15
 8004430:	683a      	ldr	r2, [r7, #0]
 8004432:	429a      	cmp	r2, r3
 8004434:	d910      	bls.n	8004458 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004436:	4b8d      	ldr	r3, [pc, #564]	; (800466c <HAL_RCC_ClockConfig+0x25c>)
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f023 020f 	bic.w	r2, r3, #15
 800443e:	498b      	ldr	r1, [pc, #556]	; (800466c <HAL_RCC_ClockConfig+0x25c>)
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	4313      	orrs	r3, r2
 8004444:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004446:	4b89      	ldr	r3, [pc, #548]	; (800466c <HAL_RCC_ClockConfig+0x25c>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 030f 	and.w	r3, r3, #15
 800444e:	683a      	ldr	r2, [r7, #0]
 8004450:	429a      	cmp	r2, r3
 8004452:	d001      	beq.n	8004458 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	e105      	b.n	8004664 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 0302 	and.w	r3, r3, #2
 8004460:	2b00      	cmp	r3, #0
 8004462:	d010      	beq.n	8004486 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	689a      	ldr	r2, [r3, #8]
 8004468:	4b81      	ldr	r3, [pc, #516]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 800446a:	689b      	ldr	r3, [r3, #8]
 800446c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004470:	429a      	cmp	r2, r3
 8004472:	d908      	bls.n	8004486 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004474:	4b7e      	ldr	r3, [pc, #504]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	497b      	ldr	r1, [pc, #492]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 8004482:	4313      	orrs	r3, r2
 8004484:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 0301 	and.w	r3, r3, #1
 800448e:	2b00      	cmp	r3, #0
 8004490:	d079      	beq.n	8004586 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	685b      	ldr	r3, [r3, #4]
 8004496:	2b03      	cmp	r3, #3
 8004498:	d11e      	bne.n	80044d8 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800449a:	4b75      	ldr	r3, [pc, #468]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d101      	bne.n	80044aa <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80044a6:	2301      	movs	r3, #1
 80044a8:	e0dc      	b.n	8004664 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80044aa:	f000 fa39 	bl	8004920 <RCC_GetSysClockFreqFromPLLSource>
 80044ae:	4603      	mov	r3, r0
 80044b0:	4a70      	ldr	r2, [pc, #448]	; (8004674 <HAL_RCC_ClockConfig+0x264>)
 80044b2:	4293      	cmp	r3, r2
 80044b4:	d946      	bls.n	8004544 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80044b6:	4b6e      	ldr	r3, [pc, #440]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d140      	bne.n	8004544 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80044c2:	4b6b      	ldr	r3, [pc, #428]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80044ca:	4a69      	ldr	r2, [pc, #420]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 80044cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044d0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80044d2:	2380      	movs	r3, #128	; 0x80
 80044d4:	617b      	str	r3, [r7, #20]
 80044d6:	e035      	b.n	8004544 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	2b02      	cmp	r3, #2
 80044de:	d107      	bne.n	80044f0 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044e0:	4b63      	ldr	r3, [pc, #396]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d115      	bne.n	8004518 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e0b9      	b.n	8004664 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d107      	bne.n	8004508 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80044f8:	4b5d      	ldr	r3, [pc, #372]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f003 0302 	and.w	r3, r3, #2
 8004500:	2b00      	cmp	r3, #0
 8004502:	d109      	bne.n	8004518 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e0ad      	b.n	8004664 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004508:	4b59      	ldr	r3, [pc, #356]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004510:	2b00      	cmp	r3, #0
 8004512:	d101      	bne.n	8004518 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e0a5      	b.n	8004664 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004518:	f000 f8b4 	bl	8004684 <HAL_RCC_GetSysClockFreq>
 800451c:	4603      	mov	r3, r0
 800451e:	4a55      	ldr	r2, [pc, #340]	; (8004674 <HAL_RCC_ClockConfig+0x264>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d90f      	bls.n	8004544 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004524:	4b52      	ldr	r3, [pc, #328]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800452c:	2b00      	cmp	r3, #0
 800452e:	d109      	bne.n	8004544 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004530:	4b4f      	ldr	r3, [pc, #316]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004538:	4a4d      	ldr	r2, [pc, #308]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 800453a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800453e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004540:	2380      	movs	r3, #128	; 0x80
 8004542:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004544:	4b4a      	ldr	r3, [pc, #296]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	f023 0203 	bic.w	r2, r3, #3
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	4947      	ldr	r1, [pc, #284]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 8004552:	4313      	orrs	r3, r2
 8004554:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004556:	f7fd f82d 	bl	80015b4 <HAL_GetTick>
 800455a:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800455c:	e00a      	b.n	8004574 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800455e:	f7fd f829 	bl	80015b4 <HAL_GetTick>
 8004562:	4602      	mov	r2, r0
 8004564:	693b      	ldr	r3, [r7, #16]
 8004566:	1ad3      	subs	r3, r2, r3
 8004568:	f241 3288 	movw	r2, #5000	; 0x1388
 800456c:	4293      	cmp	r3, r2
 800456e:	d901      	bls.n	8004574 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004570:	2303      	movs	r3, #3
 8004572:	e077      	b.n	8004664 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004574:	4b3e      	ldr	r3, [pc, #248]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	f003 020c 	and.w	r2, r3, #12
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	009b      	lsls	r3, r3, #2
 8004582:	429a      	cmp	r2, r3
 8004584:	d1eb      	bne.n	800455e <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	2b80      	cmp	r3, #128	; 0x80
 800458a:	d105      	bne.n	8004598 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800458c:	4b38      	ldr	r3, [pc, #224]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	4a37      	ldr	r2, [pc, #220]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 8004592:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004596:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 0302 	and.w	r3, r3, #2
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d010      	beq.n	80045c6 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	689a      	ldr	r2, [r3, #8]
 80045a8:	4b31      	ldr	r3, [pc, #196]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80045b0:	429a      	cmp	r2, r3
 80045b2:	d208      	bcs.n	80045c6 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045b4:	4b2e      	ldr	r3, [pc, #184]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	689b      	ldr	r3, [r3, #8]
 80045c0:	492b      	ldr	r1, [pc, #172]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 80045c2:	4313      	orrs	r3, r2
 80045c4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80045c6:	4b29      	ldr	r3, [pc, #164]	; (800466c <HAL_RCC_ClockConfig+0x25c>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 030f 	and.w	r3, r3, #15
 80045ce:	683a      	ldr	r2, [r7, #0]
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d210      	bcs.n	80045f6 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045d4:	4b25      	ldr	r3, [pc, #148]	; (800466c <HAL_RCC_ClockConfig+0x25c>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f023 020f 	bic.w	r2, r3, #15
 80045dc:	4923      	ldr	r1, [pc, #140]	; (800466c <HAL_RCC_ClockConfig+0x25c>)
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045e4:	4b21      	ldr	r3, [pc, #132]	; (800466c <HAL_RCC_ClockConfig+0x25c>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f003 030f 	and.w	r3, r3, #15
 80045ec:	683a      	ldr	r2, [r7, #0]
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d001      	beq.n	80045f6 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e036      	b.n	8004664 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f003 0304 	and.w	r3, r3, #4
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d008      	beq.n	8004614 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004602:	4b1b      	ldr	r3, [pc, #108]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	68db      	ldr	r3, [r3, #12]
 800460e:	4918      	ldr	r1, [pc, #96]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 8004610:	4313      	orrs	r3, r2
 8004612:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f003 0308 	and.w	r3, r3, #8
 800461c:	2b00      	cmp	r3, #0
 800461e:	d009      	beq.n	8004634 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004620:	4b13      	ldr	r3, [pc, #76]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 8004622:	689b      	ldr	r3, [r3, #8]
 8004624:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	691b      	ldr	r3, [r3, #16]
 800462c:	00db      	lsls	r3, r3, #3
 800462e:	4910      	ldr	r1, [pc, #64]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 8004630:	4313      	orrs	r3, r2
 8004632:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004634:	f000 f826 	bl	8004684 <HAL_RCC_GetSysClockFreq>
 8004638:	4602      	mov	r2, r0
 800463a:	4b0d      	ldr	r3, [pc, #52]	; (8004670 <HAL_RCC_ClockConfig+0x260>)
 800463c:	689b      	ldr	r3, [r3, #8]
 800463e:	091b      	lsrs	r3, r3, #4
 8004640:	f003 030f 	and.w	r3, r3, #15
 8004644:	490c      	ldr	r1, [pc, #48]	; (8004678 <HAL_RCC_ClockConfig+0x268>)
 8004646:	5ccb      	ldrb	r3, [r1, r3]
 8004648:	f003 031f 	and.w	r3, r3, #31
 800464c:	fa22 f303 	lsr.w	r3, r2, r3
 8004650:	4a0a      	ldr	r2, [pc, #40]	; (800467c <HAL_RCC_ClockConfig+0x26c>)
 8004652:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004654:	4b0a      	ldr	r3, [pc, #40]	; (8004680 <HAL_RCC_ClockConfig+0x270>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4618      	mov	r0, r3
 800465a:	f7fc fe8b 	bl	8001374 <HAL_InitTick>
 800465e:	4603      	mov	r3, r0
 8004660:	73fb      	strb	r3, [r7, #15]

  return status;
 8004662:	7bfb      	ldrb	r3, [r7, #15]
}
 8004664:	4618      	mov	r0, r3
 8004666:	3718      	adds	r7, #24
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}
 800466c:	40022000 	.word	0x40022000
 8004670:	40021000 	.word	0x40021000
 8004674:	04c4b400 	.word	0x04c4b400
 8004678:	0800d5c0 	.word	0x0800d5c0
 800467c:	20000008 	.word	0x20000008
 8004680:	2000000c 	.word	0x2000000c

08004684 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004684:	b480      	push	{r7}
 8004686:	b089      	sub	sp, #36	; 0x24
 8004688:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800468a:	2300      	movs	r3, #0
 800468c:	61fb      	str	r3, [r7, #28]
 800468e:	2300      	movs	r3, #0
 8004690:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004692:	4b3e      	ldr	r3, [pc, #248]	; (800478c <HAL_RCC_GetSysClockFreq+0x108>)
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	f003 030c 	and.w	r3, r3, #12
 800469a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800469c:	4b3b      	ldr	r3, [pc, #236]	; (800478c <HAL_RCC_GetSysClockFreq+0x108>)
 800469e:	68db      	ldr	r3, [r3, #12]
 80046a0:	f003 0303 	and.w	r3, r3, #3
 80046a4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d005      	beq.n	80046b8 <HAL_RCC_GetSysClockFreq+0x34>
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	2b0c      	cmp	r3, #12
 80046b0:	d121      	bne.n	80046f6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d11e      	bne.n	80046f6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80046b8:	4b34      	ldr	r3, [pc, #208]	; (800478c <HAL_RCC_GetSysClockFreq+0x108>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f003 0308 	and.w	r3, r3, #8
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d107      	bne.n	80046d4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80046c4:	4b31      	ldr	r3, [pc, #196]	; (800478c <HAL_RCC_GetSysClockFreq+0x108>)
 80046c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80046ca:	0a1b      	lsrs	r3, r3, #8
 80046cc:	f003 030f 	and.w	r3, r3, #15
 80046d0:	61fb      	str	r3, [r7, #28]
 80046d2:	e005      	b.n	80046e0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80046d4:	4b2d      	ldr	r3, [pc, #180]	; (800478c <HAL_RCC_GetSysClockFreq+0x108>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	091b      	lsrs	r3, r3, #4
 80046da:	f003 030f 	and.w	r3, r3, #15
 80046de:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80046e0:	4a2b      	ldr	r2, [pc, #172]	; (8004790 <HAL_RCC_GetSysClockFreq+0x10c>)
 80046e2:	69fb      	ldr	r3, [r7, #28]
 80046e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046e8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d10d      	bne.n	800470c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80046f0:	69fb      	ldr	r3, [r7, #28]
 80046f2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80046f4:	e00a      	b.n	800470c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	2b04      	cmp	r3, #4
 80046fa:	d102      	bne.n	8004702 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80046fc:	4b25      	ldr	r3, [pc, #148]	; (8004794 <HAL_RCC_GetSysClockFreq+0x110>)
 80046fe:	61bb      	str	r3, [r7, #24]
 8004700:	e004      	b.n	800470c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	2b08      	cmp	r3, #8
 8004706:	d101      	bne.n	800470c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004708:	4b22      	ldr	r3, [pc, #136]	; (8004794 <HAL_RCC_GetSysClockFreq+0x110>)
 800470a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800470c:	693b      	ldr	r3, [r7, #16]
 800470e:	2b0c      	cmp	r3, #12
 8004710:	d134      	bne.n	800477c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004712:	4b1e      	ldr	r3, [pc, #120]	; (800478c <HAL_RCC_GetSysClockFreq+0x108>)
 8004714:	68db      	ldr	r3, [r3, #12]
 8004716:	f003 0303 	and.w	r3, r3, #3
 800471a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	2b02      	cmp	r3, #2
 8004720:	d003      	beq.n	800472a <HAL_RCC_GetSysClockFreq+0xa6>
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	2b03      	cmp	r3, #3
 8004726:	d003      	beq.n	8004730 <HAL_RCC_GetSysClockFreq+0xac>
 8004728:	e005      	b.n	8004736 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800472a:	4b1a      	ldr	r3, [pc, #104]	; (8004794 <HAL_RCC_GetSysClockFreq+0x110>)
 800472c:	617b      	str	r3, [r7, #20]
      break;
 800472e:	e005      	b.n	800473c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004730:	4b18      	ldr	r3, [pc, #96]	; (8004794 <HAL_RCC_GetSysClockFreq+0x110>)
 8004732:	617b      	str	r3, [r7, #20]
      break;
 8004734:	e002      	b.n	800473c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004736:	69fb      	ldr	r3, [r7, #28]
 8004738:	617b      	str	r3, [r7, #20]
      break;
 800473a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800473c:	4b13      	ldr	r3, [pc, #76]	; (800478c <HAL_RCC_GetSysClockFreq+0x108>)
 800473e:	68db      	ldr	r3, [r3, #12]
 8004740:	091b      	lsrs	r3, r3, #4
 8004742:	f003 030f 	and.w	r3, r3, #15
 8004746:	3301      	adds	r3, #1
 8004748:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800474a:	4b10      	ldr	r3, [pc, #64]	; (800478c <HAL_RCC_GetSysClockFreq+0x108>)
 800474c:	68db      	ldr	r3, [r3, #12]
 800474e:	0a1b      	lsrs	r3, r3, #8
 8004750:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004754:	697a      	ldr	r2, [r7, #20]
 8004756:	fb03 f202 	mul.w	r2, r3, r2
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004760:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004762:	4b0a      	ldr	r3, [pc, #40]	; (800478c <HAL_RCC_GetSysClockFreq+0x108>)
 8004764:	68db      	ldr	r3, [r3, #12]
 8004766:	0e5b      	lsrs	r3, r3, #25
 8004768:	f003 0303 	and.w	r3, r3, #3
 800476c:	3301      	adds	r3, #1
 800476e:	005b      	lsls	r3, r3, #1
 8004770:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004772:	697a      	ldr	r2, [r7, #20]
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	fbb2 f3f3 	udiv	r3, r2, r3
 800477a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800477c:	69bb      	ldr	r3, [r7, #24]
}
 800477e:	4618      	mov	r0, r3
 8004780:	3724      	adds	r7, #36	; 0x24
 8004782:	46bd      	mov	sp, r7
 8004784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004788:	4770      	bx	lr
 800478a:	bf00      	nop
 800478c:	40021000 	.word	0x40021000
 8004790:	0800d5d8 	.word	0x0800d5d8
 8004794:	00f42400 	.word	0x00f42400

08004798 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004798:	b480      	push	{r7}
 800479a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800479c:	4b03      	ldr	r3, [pc, #12]	; (80047ac <HAL_RCC_GetHCLKFreq+0x14>)
 800479e:	681b      	ldr	r3, [r3, #0]
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	46bd      	mov	sp, r7
 80047a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a8:	4770      	bx	lr
 80047aa:	bf00      	nop
 80047ac:	20000008 	.word	0x20000008

080047b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80047b4:	f7ff fff0 	bl	8004798 <HAL_RCC_GetHCLKFreq>
 80047b8:	4602      	mov	r2, r0
 80047ba:	4b06      	ldr	r3, [pc, #24]	; (80047d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	0a1b      	lsrs	r3, r3, #8
 80047c0:	f003 0307 	and.w	r3, r3, #7
 80047c4:	4904      	ldr	r1, [pc, #16]	; (80047d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80047c6:	5ccb      	ldrb	r3, [r1, r3]
 80047c8:	f003 031f 	and.w	r3, r3, #31
 80047cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	bd80      	pop	{r7, pc}
 80047d4:	40021000 	.word	0x40021000
 80047d8:	0800d5d0 	.word	0x0800d5d0

080047dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80047e0:	f7ff ffda 	bl	8004798 <HAL_RCC_GetHCLKFreq>
 80047e4:	4602      	mov	r2, r0
 80047e6:	4b06      	ldr	r3, [pc, #24]	; (8004800 <HAL_RCC_GetPCLK2Freq+0x24>)
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	0adb      	lsrs	r3, r3, #11
 80047ec:	f003 0307 	and.w	r3, r3, #7
 80047f0:	4904      	ldr	r1, [pc, #16]	; (8004804 <HAL_RCC_GetPCLK2Freq+0x28>)
 80047f2:	5ccb      	ldrb	r3, [r1, r3]
 80047f4:	f003 031f 	and.w	r3, r3, #31
 80047f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	bd80      	pop	{r7, pc}
 8004800:	40021000 	.word	0x40021000
 8004804:	0800d5d0 	.word	0x0800d5d0

08004808 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004808:	b480      	push	{r7}
 800480a:	b083      	sub	sp, #12
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	220f      	movs	r2, #15
 8004816:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8004818:	4b12      	ldr	r3, [pc, #72]	; (8004864 <HAL_RCC_GetClockConfig+0x5c>)
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	f003 0203 	and.w	r2, r3, #3
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004824:	4b0f      	ldr	r3, [pc, #60]	; (8004864 <HAL_RCC_GetClockConfig+0x5c>)
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8004830:	4b0c      	ldr	r3, [pc, #48]	; (8004864 <HAL_RCC_GetClockConfig+0x5c>)
 8004832:	689b      	ldr	r3, [r3, #8]
 8004834:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800483c:	4b09      	ldr	r3, [pc, #36]	; (8004864 <HAL_RCC_GetClockConfig+0x5c>)
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	08db      	lsrs	r3, r3, #3
 8004842:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800484a:	4b07      	ldr	r3, [pc, #28]	; (8004868 <HAL_RCC_GetClockConfig+0x60>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 020f 	and.w	r2, r3, #15
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	601a      	str	r2, [r3, #0]
}
 8004856:	bf00      	nop
 8004858:	370c      	adds	r7, #12
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr
 8004862:	bf00      	nop
 8004864:	40021000 	.word	0x40021000
 8004868:	40022000 	.word	0x40022000

0800486c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b086      	sub	sp, #24
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004874:	2300      	movs	r3, #0
 8004876:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004878:	4b27      	ldr	r3, [pc, #156]	; (8004918 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800487a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800487c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004880:	2b00      	cmp	r3, #0
 8004882:	d003      	beq.n	800488c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004884:	f7ff f8d6 	bl	8003a34 <HAL_PWREx_GetVoltageRange>
 8004888:	6178      	str	r0, [r7, #20]
 800488a:	e014      	b.n	80048b6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800488c:	4b22      	ldr	r3, [pc, #136]	; (8004918 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800488e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004890:	4a21      	ldr	r2, [pc, #132]	; (8004918 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004892:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004896:	6593      	str	r3, [r2, #88]	; 0x58
 8004898:	4b1f      	ldr	r3, [pc, #124]	; (8004918 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800489a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800489c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048a0:	60fb      	str	r3, [r7, #12]
 80048a2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80048a4:	f7ff f8c6 	bl	8003a34 <HAL_PWREx_GetVoltageRange>
 80048a8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80048aa:	4b1b      	ldr	r3, [pc, #108]	; (8004918 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80048ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048ae:	4a1a      	ldr	r2, [pc, #104]	; (8004918 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80048b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048b4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80048b6:	697b      	ldr	r3, [r7, #20]
 80048b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80048bc:	d10b      	bne.n	80048d6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2b80      	cmp	r3, #128	; 0x80
 80048c2:	d913      	bls.n	80048ec <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2ba0      	cmp	r3, #160	; 0xa0
 80048c8:	d902      	bls.n	80048d0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80048ca:	2302      	movs	r3, #2
 80048cc:	613b      	str	r3, [r7, #16]
 80048ce:	e00d      	b.n	80048ec <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80048d0:	2301      	movs	r3, #1
 80048d2:	613b      	str	r3, [r7, #16]
 80048d4:	e00a      	b.n	80048ec <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2b7f      	cmp	r3, #127	; 0x7f
 80048da:	d902      	bls.n	80048e2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80048dc:	2302      	movs	r3, #2
 80048de:	613b      	str	r3, [r7, #16]
 80048e0:	e004      	b.n	80048ec <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	2b70      	cmp	r3, #112	; 0x70
 80048e6:	d101      	bne.n	80048ec <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80048e8:	2301      	movs	r3, #1
 80048ea:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80048ec:	4b0b      	ldr	r3, [pc, #44]	; (800491c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f023 020f 	bic.w	r2, r3, #15
 80048f4:	4909      	ldr	r1, [pc, #36]	; (800491c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	4313      	orrs	r3, r2
 80048fa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80048fc:	4b07      	ldr	r3, [pc, #28]	; (800491c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 030f 	and.w	r3, r3, #15
 8004904:	693a      	ldr	r2, [r7, #16]
 8004906:	429a      	cmp	r2, r3
 8004908:	d001      	beq.n	800490e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800490a:	2301      	movs	r3, #1
 800490c:	e000      	b.n	8004910 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800490e:	2300      	movs	r3, #0
}
 8004910:	4618      	mov	r0, r3
 8004912:	3718      	adds	r7, #24
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}
 8004918:	40021000 	.word	0x40021000
 800491c:	40022000 	.word	0x40022000

08004920 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004920:	b480      	push	{r7}
 8004922:	b087      	sub	sp, #28
 8004924:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004926:	4b2d      	ldr	r3, [pc, #180]	; (80049dc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004928:	68db      	ldr	r3, [r3, #12]
 800492a:	f003 0303 	and.w	r3, r3, #3
 800492e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2b03      	cmp	r3, #3
 8004934:	d00b      	beq.n	800494e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	2b03      	cmp	r3, #3
 800493a:	d825      	bhi.n	8004988 <RCC_GetSysClockFreqFromPLLSource+0x68>
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2b01      	cmp	r3, #1
 8004940:	d008      	beq.n	8004954 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	2b02      	cmp	r3, #2
 8004946:	d11f      	bne.n	8004988 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8004948:	4b25      	ldr	r3, [pc, #148]	; (80049e0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800494a:	613b      	str	r3, [r7, #16]
    break;
 800494c:	e01f      	b.n	800498e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800494e:	4b24      	ldr	r3, [pc, #144]	; (80049e0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004950:	613b      	str	r3, [r7, #16]
    break;
 8004952:	e01c      	b.n	800498e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004954:	4b21      	ldr	r3, [pc, #132]	; (80049dc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 0308 	and.w	r3, r3, #8
 800495c:	2b00      	cmp	r3, #0
 800495e:	d107      	bne.n	8004970 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004960:	4b1e      	ldr	r3, [pc, #120]	; (80049dc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004962:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004966:	0a1b      	lsrs	r3, r3, #8
 8004968:	f003 030f 	and.w	r3, r3, #15
 800496c:	617b      	str	r3, [r7, #20]
 800496e:	e005      	b.n	800497c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004970:	4b1a      	ldr	r3, [pc, #104]	; (80049dc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	091b      	lsrs	r3, r3, #4
 8004976:	f003 030f 	and.w	r3, r3, #15
 800497a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800497c:	4a19      	ldr	r2, [pc, #100]	; (80049e4 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004984:	613b      	str	r3, [r7, #16]
    break;
 8004986:	e002      	b.n	800498e <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004988:	2300      	movs	r3, #0
 800498a:	613b      	str	r3, [r7, #16]
    break;
 800498c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800498e:	4b13      	ldr	r3, [pc, #76]	; (80049dc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004990:	68db      	ldr	r3, [r3, #12]
 8004992:	091b      	lsrs	r3, r3, #4
 8004994:	f003 030f 	and.w	r3, r3, #15
 8004998:	3301      	adds	r3, #1
 800499a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800499c:	4b0f      	ldr	r3, [pc, #60]	; (80049dc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800499e:	68db      	ldr	r3, [r3, #12]
 80049a0:	0a1b      	lsrs	r3, r3, #8
 80049a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80049a6:	693a      	ldr	r2, [r7, #16]
 80049a8:	fb03 f202 	mul.w	r2, r3, r2
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80049b2:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80049b4:	4b09      	ldr	r3, [pc, #36]	; (80049dc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	0e5b      	lsrs	r3, r3, #25
 80049ba:	f003 0303 	and.w	r3, r3, #3
 80049be:	3301      	adds	r3, #1
 80049c0:	005b      	lsls	r3, r3, #1
 80049c2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80049c4:	693a      	ldr	r2, [r7, #16]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80049cc:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80049ce:	683b      	ldr	r3, [r7, #0]
}
 80049d0:	4618      	mov	r0, r3
 80049d2:	371c      	adds	r7, #28
 80049d4:	46bd      	mov	sp, r7
 80049d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049da:	4770      	bx	lr
 80049dc:	40021000 	.word	0x40021000
 80049e0:	00f42400 	.word	0x00f42400
 80049e4:	0800d5d8 	.word	0x0800d5d8

080049e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b086      	sub	sp, #24
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80049f0:	2300      	movs	r3, #0
 80049f2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80049f4:	2300      	movs	r3, #0
 80049f6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d040      	beq.n	8004a86 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a08:	2b80      	cmp	r3, #128	; 0x80
 8004a0a:	d02a      	beq.n	8004a62 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004a0c:	2b80      	cmp	r3, #128	; 0x80
 8004a0e:	d825      	bhi.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004a10:	2b60      	cmp	r3, #96	; 0x60
 8004a12:	d026      	beq.n	8004a62 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004a14:	2b60      	cmp	r3, #96	; 0x60
 8004a16:	d821      	bhi.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004a18:	2b40      	cmp	r3, #64	; 0x40
 8004a1a:	d006      	beq.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004a1c:	2b40      	cmp	r3, #64	; 0x40
 8004a1e:	d81d      	bhi.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d009      	beq.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004a24:	2b20      	cmp	r3, #32
 8004a26:	d010      	beq.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004a28:	e018      	b.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004a2a:	4b89      	ldr	r3, [pc, #548]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a2c:	68db      	ldr	r3, [r3, #12]
 8004a2e:	4a88      	ldr	r2, [pc, #544]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a34:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004a36:	e015      	b.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	3304      	adds	r3, #4
 8004a3c:	2100      	movs	r1, #0
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f001 fa82 	bl	8005f48 <RCCEx_PLLSAI1_Config>
 8004a44:	4603      	mov	r3, r0
 8004a46:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004a48:	e00c      	b.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	3320      	adds	r3, #32
 8004a4e:	2100      	movs	r1, #0
 8004a50:	4618      	mov	r0, r3
 8004a52:	f001 fb6d 	bl	8006130 <RCCEx_PLLSAI2_Config>
 8004a56:	4603      	mov	r3, r0
 8004a58:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004a5a:	e003      	b.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	74fb      	strb	r3, [r7, #19]
      break;
 8004a60:	e000      	b.n	8004a64 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004a62:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004a64:	7cfb      	ldrb	r3, [r7, #19]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d10b      	bne.n	8004a82 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004a6a:	4b79      	ldr	r3, [pc, #484]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a6c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004a70:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004a78:	4975      	ldr	r1, [pc, #468]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004a80:	e001      	b.n	8004a86 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a82:	7cfb      	ldrb	r3, [r7, #19]
 8004a84:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d047      	beq.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a9a:	d030      	beq.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004a9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004aa0:	d82a      	bhi.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004aa2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004aa6:	d02a      	beq.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004aa8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004aac:	d824      	bhi.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004aae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ab2:	d008      	beq.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004ab4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ab8:	d81e      	bhi.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d00a      	beq.n	8004ad4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004abe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ac2:	d010      	beq.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004ac4:	e018      	b.n	8004af8 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004ac6:	4b62      	ldr	r3, [pc, #392]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ac8:	68db      	ldr	r3, [r3, #12]
 8004aca:	4a61      	ldr	r2, [pc, #388]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004acc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ad0:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004ad2:	e015      	b.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	3304      	adds	r3, #4
 8004ad8:	2100      	movs	r1, #0
 8004ada:	4618      	mov	r0, r3
 8004adc:	f001 fa34 	bl	8005f48 <RCCEx_PLLSAI1_Config>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004ae4:	e00c      	b.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	3320      	adds	r3, #32
 8004aea:	2100      	movs	r1, #0
 8004aec:	4618      	mov	r0, r3
 8004aee:	f001 fb1f 	bl	8006130 <RCCEx_PLLSAI2_Config>
 8004af2:	4603      	mov	r3, r0
 8004af4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004af6:	e003      	b.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	74fb      	strb	r3, [r7, #19]
      break;
 8004afc:	e000      	b.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8004afe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004b00:	7cfb      	ldrb	r3, [r7, #19]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d10b      	bne.n	8004b1e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004b06:	4b52      	ldr	r3, [pc, #328]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b08:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004b0c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b14:	494e      	ldr	r1, [pc, #312]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b16:	4313      	orrs	r3, r2
 8004b18:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004b1c:	e001      	b.n	8004b22 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b1e:	7cfb      	ldrb	r3, [r7, #19]
 8004b20:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	f000 809f 	beq.w	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b30:	2300      	movs	r3, #0
 8004b32:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004b34:	4b46      	ldr	r3, [pc, #280]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d101      	bne.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004b40:	2301      	movs	r3, #1
 8004b42:	e000      	b.n	8004b46 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004b44:	2300      	movs	r3, #0
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d00d      	beq.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b4a:	4b41      	ldr	r3, [pc, #260]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b4e:	4a40      	ldr	r2, [pc, #256]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b54:	6593      	str	r3, [r2, #88]	; 0x58
 8004b56:	4b3e      	ldr	r3, [pc, #248]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004b5e:	60bb      	str	r3, [r7, #8]
 8004b60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b62:	2301      	movs	r3, #1
 8004b64:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004b66:	4b3b      	ldr	r3, [pc, #236]	; (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	4a3a      	ldr	r2, [pc, #232]	; (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004b6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b70:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004b72:	f7fc fd1f 	bl	80015b4 <HAL_GetTick>
 8004b76:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004b78:	e009      	b.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b7a:	f7fc fd1b 	bl	80015b4 <HAL_GetTick>
 8004b7e:	4602      	mov	r2, r0
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	1ad3      	subs	r3, r2, r3
 8004b84:	2b02      	cmp	r3, #2
 8004b86:	d902      	bls.n	8004b8e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004b88:	2303      	movs	r3, #3
 8004b8a:	74fb      	strb	r3, [r7, #19]
        break;
 8004b8c:	e005      	b.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004b8e:	4b31      	ldr	r3, [pc, #196]	; (8004c54 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d0ef      	beq.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8004b9a:	7cfb      	ldrb	r3, [r7, #19]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d15b      	bne.n	8004c58 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004ba0:	4b2b      	ldr	r3, [pc, #172]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ba2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ba6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004baa:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004bac:	697b      	ldr	r3, [r7, #20]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d01f      	beq.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004bb8:	697a      	ldr	r2, [r7, #20]
 8004bba:	429a      	cmp	r2, r3
 8004bbc:	d019      	beq.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004bbe:	4b24      	ldr	r3, [pc, #144]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bc4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bc8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004bca:	4b21      	ldr	r3, [pc, #132]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004bd0:	4a1f      	ldr	r2, [pc, #124]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bd2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bd6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004bda:	4b1d      	ldr	r3, [pc, #116]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004be0:	4a1b      	ldr	r2, [pc, #108]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004be2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004be6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004bea:	4a19      	ldr	r2, [pc, #100]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	f003 0301 	and.w	r3, r3, #1
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d016      	beq.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bfc:	f7fc fcda 	bl	80015b4 <HAL_GetTick>
 8004c00:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c02:	e00b      	b.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c04:	f7fc fcd6 	bl	80015b4 <HAL_GetTick>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	1ad3      	subs	r3, r2, r3
 8004c0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c12:	4293      	cmp	r3, r2
 8004c14:	d902      	bls.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8004c16:	2303      	movs	r3, #3
 8004c18:	74fb      	strb	r3, [r7, #19]
            break;
 8004c1a:	e006      	b.n	8004c2a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004c1c:	4b0c      	ldr	r3, [pc, #48]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c22:	f003 0302 	and.w	r3, r3, #2
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d0ec      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8004c2a:	7cfb      	ldrb	r3, [r7, #19]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d10c      	bne.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c30:	4b07      	ldr	r3, [pc, #28]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c36:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004c40:	4903      	ldr	r1, [pc, #12]	; (8004c50 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c42:	4313      	orrs	r3, r2
 8004c44:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004c48:	e008      	b.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004c4a:	7cfb      	ldrb	r3, [r7, #19]
 8004c4c:	74bb      	strb	r3, [r7, #18]
 8004c4e:	e005      	b.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004c50:	40021000 	.word	0x40021000
 8004c54:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c58:	7cfb      	ldrb	r3, [r7, #19]
 8004c5a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004c5c:	7c7b      	ldrb	r3, [r7, #17]
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d105      	bne.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c62:	4ba0      	ldr	r3, [pc, #640]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c66:	4a9f      	ldr	r2, [pc, #636]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c68:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c6c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f003 0301 	and.w	r3, r3, #1
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d00a      	beq.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004c7a:	4b9a      	ldr	r3, [pc, #616]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c80:	f023 0203 	bic.w	r2, r3, #3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c88:	4996      	ldr	r1, [pc, #600]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c8a:	4313      	orrs	r3, r2
 8004c8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 0302 	and.w	r3, r3, #2
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d00a      	beq.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004c9c:	4b91      	ldr	r3, [pc, #580]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ca2:	f023 020c 	bic.w	r2, r3, #12
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004caa:	498e      	ldr	r1, [pc, #568]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cac:	4313      	orrs	r3, r2
 8004cae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f003 0304 	and.w	r3, r3, #4
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d00a      	beq.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004cbe:	4b89      	ldr	r3, [pc, #548]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cc4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ccc:	4985      	ldr	r1, [pc, #532]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cce:	4313      	orrs	r3, r2
 8004cd0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 0308 	and.w	r3, r3, #8
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d00a      	beq.n	8004cf6 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004ce0:	4b80      	ldr	r3, [pc, #512]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ce2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ce6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cee:	497d      	ldr	r1, [pc, #500]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f003 0310 	and.w	r3, r3, #16
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d00a      	beq.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004d02:	4b78      	ldr	r3, [pc, #480]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d08:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d10:	4974      	ldr	r1, [pc, #464]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d12:	4313      	orrs	r3, r2
 8004d14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f003 0320 	and.w	r3, r3, #32
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d00a      	beq.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004d24:	4b6f      	ldr	r3, [pc, #444]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d2a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d32:	496c      	ldr	r1, [pc, #432]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d34:	4313      	orrs	r3, r2
 8004d36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d00a      	beq.n	8004d5c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004d46:	4b67      	ldr	r3, [pc, #412]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d48:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d4c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d54:	4963      	ldr	r1, [pc, #396]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d56:	4313      	orrs	r3, r2
 8004d58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d00a      	beq.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004d68:	4b5e      	ldr	r3, [pc, #376]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d6e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d76:	495b      	ldr	r1, [pc, #364]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d00a      	beq.n	8004da0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004d8a:	4b56      	ldr	r3, [pc, #344]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d90:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d98:	4952      	ldr	r1, [pc, #328]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d00a      	beq.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004dac:	4b4d      	ldr	r3, [pc, #308]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004db2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dba:	494a      	ldr	r1, [pc, #296]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d00a      	beq.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004dce:	4b45      	ldr	r3, [pc, #276]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dd4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ddc:	4941      	ldr	r1, [pc, #260]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dde:	4313      	orrs	r3, r2
 8004de0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d00a      	beq.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004df0:	4b3c      	ldr	r3, [pc, #240]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004df2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004df6:	f023 0203 	bic.w	r2, r3, #3
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004dfe:	4939      	ldr	r1, [pc, #228]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e00:	4313      	orrs	r3, r2
 8004e02:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d028      	beq.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004e12:	4b34      	ldr	r3, [pc, #208]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e18:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e20:	4930      	ldr	r1, [pc, #192]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e22:	4313      	orrs	r3, r2
 8004e24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e2c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004e30:	d106      	bne.n	8004e40 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e32:	4b2c      	ldr	r3, [pc, #176]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e34:	68db      	ldr	r3, [r3, #12]
 8004e36:	4a2b      	ldr	r2, [pc, #172]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e38:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004e3c:	60d3      	str	r3, [r2, #12]
 8004e3e:	e011      	b.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004e44:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004e48:	d10c      	bne.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	3304      	adds	r3, #4
 8004e4e:	2101      	movs	r1, #1
 8004e50:	4618      	mov	r0, r3
 8004e52:	f001 f879 	bl	8005f48 <RCCEx_PLLSAI1_Config>
 8004e56:	4603      	mov	r3, r0
 8004e58:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004e5a:	7cfb      	ldrb	r3, [r7, #19]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d001      	beq.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004e60:	7cfb      	ldrb	r3, [r7, #19]
 8004e62:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d04d      	beq.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004e74:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e78:	d108      	bne.n	8004e8c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004e7a:	4b1a      	ldr	r3, [pc, #104]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e7c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004e80:	4a18      	ldr	r2, [pc, #96]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e86:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004e8a:	e012      	b.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004e8c:	4b15      	ldr	r3, [pc, #84]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e8e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004e92:	4a14      	ldr	r2, [pc, #80]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e94:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004e98:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004e9c:	4b11      	ldr	r3, [pc, #68]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ea2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004eaa:	490e      	ldr	r1, [pc, #56]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004eac:	4313      	orrs	r3, r2
 8004eae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004eb6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004eba:	d106      	bne.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ebc:	4b09      	ldr	r3, [pc, #36]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ebe:	68db      	ldr	r3, [r3, #12]
 8004ec0:	4a08      	ldr	r2, [pc, #32]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ec2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004ec6:	60d3      	str	r3, [r2, #12]
 8004ec8:	e020      	b.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004ece:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004ed2:	d109      	bne.n	8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004ed4:	4b03      	ldr	r3, [pc, #12]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	4a02      	ldr	r2, [pc, #8]	; (8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004eda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ede:	60d3      	str	r3, [r2, #12]
 8004ee0:	e014      	b.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004ee2:	bf00      	nop
 8004ee4:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004eec:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004ef0:	d10c      	bne.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	3304      	adds	r3, #4
 8004ef6:	2101      	movs	r1, #1
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f001 f825 	bl	8005f48 <RCCEx_PLLSAI1_Config>
 8004efe:	4603      	mov	r3, r0
 8004f00:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004f02:	7cfb      	ldrb	r3, [r7, #19]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d001      	beq.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004f08:	7cfb      	ldrb	r3, [r7, #19]
 8004f0a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d028      	beq.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004f18:	4b7a      	ldr	r3, [pc, #488]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8004f1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f1e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f26:	4977      	ldr	r1, [pc, #476]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f32:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f36:	d106      	bne.n	8004f46 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f38:	4b72      	ldr	r3, [pc, #456]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8004f3a:	68db      	ldr	r3, [r3, #12]
 8004f3c:	4a71      	ldr	r2, [pc, #452]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8004f3e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004f42:	60d3      	str	r3, [r2, #12]
 8004f44:	e011      	b.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004f4a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004f4e:	d10c      	bne.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	3304      	adds	r3, #4
 8004f54:	2101      	movs	r1, #1
 8004f56:	4618      	mov	r0, r3
 8004f58:	f000 fff6 	bl	8005f48 <RCCEx_PLLSAI1_Config>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004f60:	7cfb      	ldrb	r3, [r7, #19]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d001      	beq.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8004f66:	7cfb      	ldrb	r3, [r7, #19]
 8004f68:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d01e      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004f76:	4b63      	ldr	r3, [pc, #396]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8004f78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f7c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f86:	495f      	ldr	r1, [pc, #380]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f94:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004f98:	d10c      	bne.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	3304      	adds	r3, #4
 8004f9e:	2102      	movs	r1, #2
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	f000 ffd1 	bl	8005f48 <RCCEx_PLLSAI1_Config>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004faa:	7cfb      	ldrb	r3, [r7, #19]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d001      	beq.n	8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8004fb0:	7cfb      	ldrb	r3, [r7, #19]
 8004fb2:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d00b      	beq.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004fc0:	4b50      	ldr	r3, [pc, #320]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8004fc2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004fc6:	f023 0204 	bic.w	r2, r3, #4
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004fd0:	494c      	ldr	r1, [pc, #304]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d00b      	beq.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004fe4:	4b47      	ldr	r3, [pc, #284]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8004fe6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004fea:	f023 0218 	bic.w	r2, r3, #24
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ff4:	4943      	ldr	r1, [pc, #268]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005004:	2b00      	cmp	r3, #0
 8005006:	d035      	beq.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005008:	4b3e      	ldr	r3, [pc, #248]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	4a3d      	ldr	r2, [pc, #244]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 800500e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005012:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005014:	f7fc face 	bl	80015b4 <HAL_GetTick>
 8005018:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800501a:	e009      	b.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800501c:	f7fc faca 	bl	80015b4 <HAL_GetTick>
 8005020:	4602      	mov	r2, r0
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	1ad3      	subs	r3, r2, r3
 8005026:	2b02      	cmp	r3, #2
 8005028:	d902      	bls.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 800502a:	2303      	movs	r3, #3
 800502c:	74fb      	strb	r3, [r7, #19]
        break;
 800502e:	e005      	b.n	800503c <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005030:	4b34      	ldr	r3, [pc, #208]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005038:	2b00      	cmp	r3, #0
 800503a:	d1ef      	bne.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 800503c:	7cfb      	ldrb	r3, [r7, #19]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d113      	bne.n	800506a <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 8005042:	4b30      	ldr	r3, [pc, #192]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005044:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005048:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005052:	492c      	ldr	r1, [pc, #176]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005054:	4313      	orrs	r3, r2
 8005056:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	3320      	adds	r3, #32
 800505e:	2102      	movs	r1, #2
 8005060:	4618      	mov	r0, r3
 8005062:	f001 f865 	bl	8006130 <RCCEx_PLLSAI2_Config>
 8005066:	4603      	mov	r3, r0
 8005068:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 800506a:	7cfb      	ldrb	r3, [r7, #19]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d001      	beq.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 8005070:	7cfb      	ldrb	r3, [r7, #19]
 8005072:	74bb      	strb	r3, [r7, #18]
#endif /* LTDC */

#if defined(DSI)

  /*-------------------------- DSI clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800507c:	2b00      	cmp	r3, #0
 800507e:	d01e      	beq.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x6d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection));

    /* Configure the DSI clock source */
    __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 8005080:	4b20      	ldr	r3, [pc, #128]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005082:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005086:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005090:	491c      	ldr	r1, [pc, #112]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005092:	4313      	orrs	r3, r2
 8005094:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLLSAI2)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800509e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050a2:	d10c      	bne.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x6d6>
    {
      /* PLLSAI2 input clock, parameters M, N & Q configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_Q_UPDATE);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	3320      	adds	r3, #32
 80050a8:	2101      	movs	r1, #1
 80050aa:	4618      	mov	r0, r3
 80050ac:	f001 f840 	bl	8006130 <RCCEx_PLLSAI2_Config>
 80050b0:	4603      	mov	r3, r0
 80050b2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80050b4:	7cfb      	ldrb	r3, [r7, #19]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d001      	beq.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x6d6>
      {
        /* set overall return value */
        status = ret;
 80050ba:	7cfb      	ldrb	r3, [r7, #19]
 80050bc:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d017      	beq.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x712>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80050ca:	4b0e      	ldr	r3, [pc, #56]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80050cc:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80050d0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80050da:	490a      	ldr	r1, [pc, #40]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80050dc:	4313      	orrs	r3, r2
 80050de:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80050e8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80050ec:	d105      	bne.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x712>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050ee:	4b05      	ldr	r3, [pc, #20]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80050f0:	68db      	ldr	r3, [r3, #12]
 80050f2:	4a04      	ldr	r2, [pc, #16]	; (8005104 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 80050f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80050f8:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80050fa:	7cbb      	ldrb	r3, [r7, #18]
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	3718      	adds	r7, #24
 8005100:	46bd      	mov	sp, r7
 8005102:	bd80      	pop	{r7, pc}
 8005104:	40021000 	.word	0x40021000

08005108 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b088      	sub	sp, #32
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8005110:	2300      	movs	r3, #0
 8005112:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800511a:	d13e      	bne.n	800519a <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800511c:	4bb6      	ldr	r3, [pc, #728]	; (80053f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800511e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005122:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005126:	60fb      	str	r3, [r7, #12]

    switch(srcclk)
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800512e:	d028      	beq.n	8005182 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005136:	f200 86f2 	bhi.w	8005f1e <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005140:	d005      	beq.n	800514e <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005148:	d00e      	beq.n	8005168 <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 800514a:	f000 bee8 	b.w	8005f1e <HAL_RCCEx_GetPeriphCLKFreq+0xe16>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800514e:	4baa      	ldr	r3, [pc, #680]	; (80053f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005150:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005154:	f003 0302 	and.w	r3, r3, #2
 8005158:	2b02      	cmp	r3, #2
 800515a:	f040 86e2 	bne.w	8005f22 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
        frequency = LSE_VALUE;
 800515e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005162:	61fb      	str	r3, [r7, #28]
      break;
 8005164:	f000 bedd 	b.w	8005f22 <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8005168:	4ba3      	ldr	r3, [pc, #652]	; (80053f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800516a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800516e:	f003 0302 	and.w	r3, r3, #2
 8005172:	2b02      	cmp	r3, #2
 8005174:	f040 86d7 	bne.w	8005f26 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
          frequency = LSI_VALUE;
 8005178:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 800517c:	61fb      	str	r3, [r7, #28]
      break;
 800517e:	f000 bed2 	b.w	8005f26 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005182:	4b9d      	ldr	r3, [pc, #628]	; (80053f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800518a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800518e:	f040 86cc 	bne.w	8005f2a <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
        frequency = HSE_VALUE / 32U;
 8005192:	4b9a      	ldr	r3, [pc, #616]	; (80053fc <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8005194:	61fb      	str	r3, [r7, #28]
      break;
 8005196:	f000 bec8 	b.w	8005f2a <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800519a:	4b97      	ldr	r3, [pc, #604]	; (80053f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800519c:	68db      	ldr	r3, [r3, #12]
 800519e:	f003 0303 	and.w	r3, r3, #3
 80051a2:	613b      	str	r3, [r7, #16]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	2b03      	cmp	r3, #3
 80051a8:	d036      	beq.n	8005218 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	2b03      	cmp	r3, #3
 80051ae:	d840      	bhi.n	8005232 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 80051b0:	693b      	ldr	r3, [r7, #16]
 80051b2:	2b01      	cmp	r3, #1
 80051b4:	d003      	beq.n	80051be <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 80051b6:	693b      	ldr	r3, [r7, #16]
 80051b8:	2b02      	cmp	r3, #2
 80051ba:	d020      	beq.n	80051fe <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 80051bc:	e039      	b.n	8005232 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80051be:	4b8e      	ldr	r3, [pc, #568]	; (80053f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 0302 	and.w	r3, r3, #2
 80051c6:	2b02      	cmp	r3, #2
 80051c8:	d116      	bne.n	80051f8 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80051ca:	4b8b      	ldr	r3, [pc, #556]	; (80053f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f003 0308 	and.w	r3, r3, #8
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d005      	beq.n	80051e2 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 80051d6:	4b88      	ldr	r3, [pc, #544]	; (80053f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	091b      	lsrs	r3, r3, #4
 80051dc:	f003 030f 	and.w	r3, r3, #15
 80051e0:	e005      	b.n	80051ee <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 80051e2:	4b85      	ldr	r3, [pc, #532]	; (80053f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80051e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80051e8:	0a1b      	lsrs	r3, r3, #8
 80051ea:	f003 030f 	and.w	r3, r3, #15
 80051ee:	4a84      	ldr	r2, [pc, #528]	; (8005400 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80051f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051f4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80051f6:	e01f      	b.n	8005238 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80051f8:	2300      	movs	r3, #0
 80051fa:	61bb      	str	r3, [r7, #24]
      break;
 80051fc:	e01c      	b.n	8005238 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80051fe:	4b7e      	ldr	r3, [pc, #504]	; (80053f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005206:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800520a:	d102      	bne.n	8005212 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 800520c:	4b7d      	ldr	r3, [pc, #500]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800520e:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8005210:	e012      	b.n	8005238 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 8005212:	2300      	movs	r3, #0
 8005214:	61bb      	str	r3, [r7, #24]
      break;
 8005216:	e00f      	b.n	8005238 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8005218:	4b77      	ldr	r3, [pc, #476]	; (80053f8 <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005220:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005224:	d102      	bne.n	800522c <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 8005226:	4b77      	ldr	r3, [pc, #476]	; (8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8005228:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800522a:	e005      	b.n	8005238 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800522c:	2300      	movs	r3, #0
 800522e:	61bb      	str	r3, [r7, #24]
      break;
 8005230:	e002      	b.n	8005238 <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 8005232:	2300      	movs	r3, #0
 8005234:	61bb      	str	r3, [r7, #24]
      break;
 8005236:	bf00      	nop
    }

    switch(PeriphClk)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800523e:	f000 8604 	beq.w	8005e4a <HAL_RCCEx_GetPeriphCLKFreq+0xd42>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005248:	f200 8671 	bhi.w	8005f2e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005252:	f000 8467 	beq.w	8005b24 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800525c:	f200 8667 	bhi.w	8005f2e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005266:	f000 852f 	beq.w	8005cc8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc0>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005270:	f200 865d 	bhi.w	8005f2e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800527a:	f000 8185 	beq.w	8005588 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005284:	f200 8653 	bhi.w	8005f2e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800528e:	f000 80cb 	beq.w	8005428 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005298:	f200 8649 	bhi.w	8005f2e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052a2:	f000 842e 	beq.w	8005b02 <HAL_RCCEx_GetPeriphCLKFreq+0x9fa>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052ac:	f200 863f 	bhi.w	8005f2e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80052b6:	f000 83e2 	beq.w	8005a7e <HAL_RCCEx_GetPeriphCLKFreq+0x976>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80052c0:	f200 8635 	bhi.w	8005f2e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052ca:	f000 80ad 	beq.w	8005428 <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052d4:	f200 862b 	bhi.w	8005f2e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052de:	f000 809b 	beq.w	8005418 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052e8:	f200 8621 	bhi.w	8005f2e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052f2:	f000 8089 	beq.w	8005408 <HAL_RCCEx_GetPeriphCLKFreq+0x300>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052fc:	f200 8617 	bhi.w	8005f2e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005306:	f000 8552 	beq.w	8005dae <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005310:	f200 860d 	bhi.w	8005f2e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800531a:	f000 84fe 	beq.w	8005d1a <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005324:	f200 8603 	bhi.w	8005f2e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800532e:	f000 849f 	beq.w	8005c70 <HAL_RCCEx_GetPeriphCLKFreq+0xb68>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005338:	f200 85f9 	bhi.w	8005f2e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	2b80      	cmp	r3, #128	; 0x80
 8005340:	f000 846a 	beq.w	8005c18 <HAL_RCCEx_GetPeriphCLKFreq+0xb10>
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2b80      	cmp	r3, #128	; 0x80
 8005348:	f200 85f1 	bhi.w	8005f2e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2b20      	cmp	r3, #32
 8005350:	d84c      	bhi.n	80053ec <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	2b00      	cmp	r3, #0
 8005356:	f000 85ea 	beq.w	8005f2e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	3b01      	subs	r3, #1
 800535e:	2b1f      	cmp	r3, #31
 8005360:	f200 85e5 	bhi.w	8005f2e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 8005364:	a201      	add	r2, pc, #4	; (adr r2, 800536c <HAL_RCCEx_GetPeriphCLKFreq+0x264>)
 8005366:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800536a:	bf00      	nop
 800536c:	0800577d 	.word	0x0800577d
 8005370:	080057eb 	.word	0x080057eb
 8005374:	08005f2f 	.word	0x08005f2f
 8005378:	0800587f 	.word	0x0800587f
 800537c:	08005f2f 	.word	0x08005f2f
 8005380:	08005f2f 	.word	0x08005f2f
 8005384:	08005f2f 	.word	0x08005f2f
 8005388:	080058f7 	.word	0x080058f7
 800538c:	08005f2f 	.word	0x08005f2f
 8005390:	08005f2f 	.word	0x08005f2f
 8005394:	08005f2f 	.word	0x08005f2f
 8005398:	08005f2f 	.word	0x08005f2f
 800539c:	08005f2f 	.word	0x08005f2f
 80053a0:	08005f2f 	.word	0x08005f2f
 80053a4:	08005f2f 	.word	0x08005f2f
 80053a8:	0800597b 	.word	0x0800597b
 80053ac:	08005f2f 	.word	0x08005f2f
 80053b0:	08005f2f 	.word	0x08005f2f
 80053b4:	08005f2f 	.word	0x08005f2f
 80053b8:	08005f2f 	.word	0x08005f2f
 80053bc:	08005f2f 	.word	0x08005f2f
 80053c0:	08005f2f 	.word	0x08005f2f
 80053c4:	08005f2f 	.word	0x08005f2f
 80053c8:	08005f2f 	.word	0x08005f2f
 80053cc:	08005f2f 	.word	0x08005f2f
 80053d0:	08005f2f 	.word	0x08005f2f
 80053d4:	08005f2f 	.word	0x08005f2f
 80053d8:	08005f2f 	.word	0x08005f2f
 80053dc:	08005f2f 	.word	0x08005f2f
 80053e0:	08005f2f 	.word	0x08005f2f
 80053e4:	08005f2f 	.word	0x08005f2f
 80053e8:	080059fd 	.word	0x080059fd
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2b40      	cmp	r3, #64	; 0x40
 80053f0:	f000 83e6 	beq.w	8005bc0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 80053f4:	f000 bd9b 	b.w	8005f2e <HAL_RCCEx_GetPeriphCLKFreq+0xe26>
 80053f8:	40021000 	.word	0x40021000
 80053fc:	0007a120 	.word	0x0007a120
 8005400:	0800d5d8 	.word	0x0800d5d8
 8005404:	00f42400 	.word	0x00f42400
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8005408:	69b9      	ldr	r1, [r7, #24]
 800540a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800540e:	f000 ff83 	bl	8006318 <RCCEx_GetSAIxPeriphCLKFreq>
 8005412:	61f8      	str	r0, [r7, #28]
      break;
 8005414:	f000 bd8e 	b.w	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8005418:	69b9      	ldr	r1, [r7, #24]
 800541a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800541e:	f000 ff7b 	bl	8006318 <RCCEx_GetSAIxPeriphCLKFreq>
 8005422:	61f8      	str	r0, [r7, #28]
      break;
 8005424:	f000 bd86 	b.w	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8005428:	4b9a      	ldr	r3, [pc, #616]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800542a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800542e:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8005432:	60fb      	str	r3, [r7, #12]
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800543a:	d015      	beq.n	8005468 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005442:	f200 8092 	bhi.w	800556a <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800544c:	d029      	beq.n	80054a2 <HAL_RCCEx_GetPeriphCLKFreq+0x39a>
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005454:	f200 8089 	bhi.w	800556a <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d07b      	beq.n	8005556 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005464:	d04a      	beq.n	80054fc <HAL_RCCEx_GetPeriphCLKFreq+0x3f4>
          break;
 8005466:	e080      	b.n	800556a <HAL_RCCEx_GetPeriphCLKFreq+0x462>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8005468:	4b8a      	ldr	r3, [pc, #552]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f003 0302 	and.w	r3, r3, #2
 8005470:	2b02      	cmp	r3, #2
 8005472:	d17d      	bne.n	8005570 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8005474:	4b87      	ldr	r3, [pc, #540]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f003 0308 	and.w	r3, r3, #8
 800547c:	2b00      	cmp	r3, #0
 800547e:	d005      	beq.n	800548c <HAL_RCCEx_GetPeriphCLKFreq+0x384>
 8005480:	4b84      	ldr	r3, [pc, #528]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	091b      	lsrs	r3, r3, #4
 8005486:	f003 030f 	and.w	r3, r3, #15
 800548a:	e005      	b.n	8005498 <HAL_RCCEx_GetPeriphCLKFreq+0x390>
 800548c:	4b81      	ldr	r3, [pc, #516]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800548e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005492:	0a1b      	lsrs	r3, r3, #8
 8005494:	f003 030f 	and.w	r3, r3, #15
 8005498:	4a7f      	ldr	r2, [pc, #508]	; (8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800549a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800549e:	61fb      	str	r3, [r7, #28]
          break;
 80054a0:	e066      	b.n	8005570 <HAL_RCCEx_GetPeriphCLKFreq+0x468>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80054a2:	4b7c      	ldr	r3, [pc, #496]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054aa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80054ae:	d162      	bne.n	8005576 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80054b0:	4b78      	ldr	r3, [pc, #480]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80054b2:	68db      	ldr	r3, [r3, #12]
 80054b4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80054b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80054bc:	d15b      	bne.n	8005576 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80054be:	4b75      	ldr	r3, [pc, #468]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	0a1b      	lsrs	r3, r3, #8
 80054c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80054c8:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80054ca:	69bb      	ldr	r3, [r7, #24]
 80054cc:	68ba      	ldr	r2, [r7, #8]
 80054ce:	fb03 f202 	mul.w	r2, r3, r2
 80054d2:	4b70      	ldr	r3, [pc, #448]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80054d4:	68db      	ldr	r3, [r3, #12]
 80054d6:	091b      	lsrs	r3, r3, #4
 80054d8:	f003 030f 	and.w	r3, r3, #15
 80054dc:	3301      	adds	r3, #1
 80054de:	fbb2 f3f3 	udiv	r3, r2, r3
 80054e2:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80054e4:	4b6b      	ldr	r3, [pc, #428]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80054e6:	68db      	ldr	r3, [r3, #12]
 80054e8:	0d5b      	lsrs	r3, r3, #21
 80054ea:	f003 0303 	and.w	r3, r3, #3
 80054ee:	3301      	adds	r3, #1
 80054f0:	005b      	lsls	r3, r3, #1
 80054f2:	69ba      	ldr	r2, [r7, #24]
 80054f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80054f8:	61fb      	str	r3, [r7, #28]
          break;
 80054fa:	e03c      	b.n	8005576 <HAL_RCCEx_GetPeriphCLKFreq+0x46e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 80054fc:	4b65      	ldr	r3, [pc, #404]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005504:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005508:	d138      	bne.n	800557c <HAL_RCCEx_GetPeriphCLKFreq+0x474>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 800550a:	4b62      	ldr	r3, [pc, #392]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800550c:	691b      	ldr	r3, [r3, #16]
 800550e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005512:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005516:	d131      	bne.n	800557c <HAL_RCCEx_GetPeriphCLKFreq+0x474>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005518:	4b5e      	ldr	r3, [pc, #376]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800551a:	691b      	ldr	r3, [r3, #16]
 800551c:	0a1b      	lsrs	r3, r3, #8
 800551e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005522:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8005524:	69bb      	ldr	r3, [r7, #24]
 8005526:	68ba      	ldr	r2, [r7, #8]
 8005528:	fb03 f202 	mul.w	r2, r3, r2
 800552c:	4b59      	ldr	r3, [pc, #356]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800552e:	691b      	ldr	r3, [r3, #16]
 8005530:	091b      	lsrs	r3, r3, #4
 8005532:	f003 030f 	and.w	r3, r3, #15
 8005536:	3301      	adds	r3, #1
 8005538:	fbb2 f3f3 	udiv	r3, r2, r3
 800553c:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800553e:	4b55      	ldr	r3, [pc, #340]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8005540:	691b      	ldr	r3, [r3, #16]
 8005542:	0d5b      	lsrs	r3, r3, #21
 8005544:	f003 0303 	and.w	r3, r3, #3
 8005548:	3301      	adds	r3, #1
 800554a:	005b      	lsls	r3, r3, #1
 800554c:	69ba      	ldr	r2, [r7, #24]
 800554e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005552:	61fb      	str	r3, [r7, #28]
          break;
 8005554:	e012      	b.n	800557c <HAL_RCCEx_GetPeriphCLKFreq+0x474>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8005556:	4b4f      	ldr	r3, [pc, #316]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8005558:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800555c:	f003 0302 	and.w	r3, r3, #2
 8005560:	2b02      	cmp	r3, #2
 8005562:	d10e      	bne.n	8005582 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
            frequency = HSI48_VALUE;
 8005564:	4b4d      	ldr	r3, [pc, #308]	; (800569c <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8005566:	61fb      	str	r3, [r7, #28]
          break;
 8005568:	e00b      	b.n	8005582 <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
          break;
 800556a:	bf00      	nop
 800556c:	f000 bce2 	b.w	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8005570:	bf00      	nop
 8005572:	f000 bcdf 	b.w	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8005576:	bf00      	nop
 8005578:	f000 bcdc 	b.w	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800557c:	bf00      	nop
 800557e:	f000 bcd9 	b.w	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8005582:	bf00      	nop
        break;
 8005584:	f000 bcd6 	b.w	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
 8005588:	4b42      	ldr	r3, [pc, #264]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800558a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800558e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005592:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005596:	d13d      	bne.n	8005614 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>
        if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8005598:	4b3e      	ldr	r3, [pc, #248]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055a0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80055a4:	f040 84c5 	bne.w	8005f32 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
 80055a8:	4b3a      	ldr	r3, [pc, #232]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80055aa:	68db      	ldr	r3, [r3, #12]
 80055ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80055b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055b4:	f040 84bd 	bne.w	8005f32 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80055b8:	4b36      	ldr	r3, [pc, #216]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80055ba:	68db      	ldr	r3, [r3, #12]
 80055bc:	0a1b      	lsrs	r3, r3, #8
 80055be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80055c2:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80055c4:	69bb      	ldr	r3, [r7, #24]
 80055c6:	68ba      	ldr	r2, [r7, #8]
 80055c8:	fb03 f202 	mul.w	r2, r3, r2
 80055cc:	4b31      	ldr	r3, [pc, #196]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80055ce:	68db      	ldr	r3, [r3, #12]
 80055d0:	091b      	lsrs	r3, r3, #4
 80055d2:	f003 030f 	and.w	r3, r3, #15
 80055d6:	3301      	adds	r3, #1
 80055d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80055dc:	61bb      	str	r3, [r7, #24]
            pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 80055de:	4b2d      	ldr	r3, [pc, #180]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80055e0:	68db      	ldr	r3, [r3, #12]
 80055e2:	0edb      	lsrs	r3, r3, #27
 80055e4:	f003 031f 	and.w	r3, r3, #31
 80055e8:	617b      	str	r3, [r7, #20]
            if(pllp == 0U)
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d10a      	bne.n	8005606 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
              if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80055f0:	4b28      	ldr	r3, [pc, #160]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 80055f2:	68db      	ldr	r3, [r3, #12]
 80055f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d002      	beq.n	8005602 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
                pllp = 17U;
 80055fc:	2311      	movs	r3, #17
 80055fe:	617b      	str	r3, [r7, #20]
 8005600:	e001      	b.n	8005606 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
                pllp = 7U;
 8005602:	2307      	movs	r3, #7
 8005604:	617b      	str	r3, [r7, #20]
            frequency = (pllvco / pllp);
 8005606:	69ba      	ldr	r2, [r7, #24]
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	fbb2 f3f3 	udiv	r3, r2, r3
 800560e:	61fb      	str	r3, [r7, #28]
      break;
 8005610:	f000 bc8f 	b.w	8005f32 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8005614:	4b1f      	ldr	r3, [pc, #124]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8005616:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800561a:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 800561e:	60fb      	str	r3, [r7, #12]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005626:	d016      	beq.n	8005656 <HAL_RCCEx_GetPeriphCLKFreq+0x54e>
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800562e:	f200 809b 	bhi.w	8005768 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005638:	d032      	beq.n	80056a0 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005640:	f200 8092 	bhi.w	8005768 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2b00      	cmp	r3, #0
 8005648:	f000 8084 	beq.w	8005754 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005652:	d052      	beq.n	80056fa <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
          break;
 8005654:	e088      	b.n	8005768 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8005656:	4b0f      	ldr	r3, [pc, #60]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f003 0302 	and.w	r3, r3, #2
 800565e:	2b02      	cmp	r3, #2
 8005660:	f040 8084 	bne.w	800576c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8005664:	4b0b      	ldr	r3, [pc, #44]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f003 0308 	and.w	r3, r3, #8
 800566c:	2b00      	cmp	r3, #0
 800566e:	d005      	beq.n	800567c <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 8005670:	4b08      	ldr	r3, [pc, #32]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	091b      	lsrs	r3, r3, #4
 8005676:	f003 030f 	and.w	r3, r3, #15
 800567a:	e005      	b.n	8005688 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
 800567c:	4b05      	ldr	r3, [pc, #20]	; (8005694 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800567e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005682:	0a1b      	lsrs	r3, r3, #8
 8005684:	f003 030f 	and.w	r3, r3, #15
 8005688:	4a03      	ldr	r2, [pc, #12]	; (8005698 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800568a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800568e:	61fb      	str	r3, [r7, #28]
          break;
 8005690:	e06c      	b.n	800576c <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 8005692:	bf00      	nop
 8005694:	40021000 	.word	0x40021000
 8005698:	0800d5d8 	.word	0x0800d5d8
 800569c:	02dc6c00 	.word	0x02dc6c00
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 80056a0:	4ba5      	ldr	r3, [pc, #660]	; (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056a8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80056ac:	d160      	bne.n	8005770 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 80056ae:	4ba2      	ldr	r3, [pc, #648]	; (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80056b0:	68db      	ldr	r3, [r3, #12]
 80056b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80056b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80056ba:	d159      	bne.n	8005770 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80056bc:	4b9e      	ldr	r3, [pc, #632]	; (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80056be:	68db      	ldr	r3, [r3, #12]
 80056c0:	0a1b      	lsrs	r3, r3, #8
 80056c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80056c6:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80056c8:	69bb      	ldr	r3, [r7, #24]
 80056ca:	68ba      	ldr	r2, [r7, #8]
 80056cc:	fb03 f202 	mul.w	r2, r3, r2
 80056d0:	4b99      	ldr	r3, [pc, #612]	; (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80056d2:	68db      	ldr	r3, [r3, #12]
 80056d4:	091b      	lsrs	r3, r3, #4
 80056d6:	f003 030f 	and.w	r3, r3, #15
 80056da:	3301      	adds	r3, #1
 80056dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80056e0:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80056e2:	4b95      	ldr	r3, [pc, #596]	; (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	0d5b      	lsrs	r3, r3, #21
 80056e8:	f003 0303 	and.w	r3, r3, #3
 80056ec:	3301      	adds	r3, #1
 80056ee:	005b      	lsls	r3, r3, #1
 80056f0:	69ba      	ldr	r2, [r7, #24]
 80056f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80056f6:	61fb      	str	r3, [r7, #28]
          break;
 80056f8:	e03a      	b.n	8005770 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 80056fa:	4b8f      	ldr	r3, [pc, #572]	; (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005702:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005706:	d135      	bne.n	8005774 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8005708:	4b8b      	ldr	r3, [pc, #556]	; (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800570a:	691b      	ldr	r3, [r3, #16]
 800570c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005710:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005714:	d12e      	bne.n	8005774 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005716:	4b88      	ldr	r3, [pc, #544]	; (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8005718:	691b      	ldr	r3, [r3, #16]
 800571a:	0a1b      	lsrs	r3, r3, #8
 800571c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005720:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8005722:	69bb      	ldr	r3, [r7, #24]
 8005724:	68ba      	ldr	r2, [r7, #8]
 8005726:	fb03 f202 	mul.w	r2, r3, r2
 800572a:	4b83      	ldr	r3, [pc, #524]	; (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800572c:	691b      	ldr	r3, [r3, #16]
 800572e:	091b      	lsrs	r3, r3, #4
 8005730:	f003 030f 	and.w	r3, r3, #15
 8005734:	3301      	adds	r3, #1
 8005736:	fbb2 f3f3 	udiv	r3, r2, r3
 800573a:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 800573c:	4b7e      	ldr	r3, [pc, #504]	; (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800573e:	691b      	ldr	r3, [r3, #16]
 8005740:	0d5b      	lsrs	r3, r3, #21
 8005742:	f003 0303 	and.w	r3, r3, #3
 8005746:	3301      	adds	r3, #1
 8005748:	005b      	lsls	r3, r3, #1
 800574a:	69ba      	ldr	r2, [r7, #24]
 800574c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005750:	61fb      	str	r3, [r7, #28]
          break;
 8005752:	e00f      	b.n	8005774 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
 8005754:	4b78      	ldr	r3, [pc, #480]	; (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8005756:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800575a:	f003 0302 	and.w	r3, r3, #2
 800575e:	2b02      	cmp	r3, #2
 8005760:	d10a      	bne.n	8005778 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
            frequency = HSI48_VALUE;
 8005762:	4b76      	ldr	r3, [pc, #472]	; (800593c <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8005764:	61fb      	str	r3, [r7, #28]
          break;
 8005766:	e007      	b.n	8005778 <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          break;
 8005768:	bf00      	nop
 800576a:	e3e2      	b.n	8005f32 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 800576c:	bf00      	nop
 800576e:	e3e0      	b.n	8005f32 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8005770:	bf00      	nop
 8005772:	e3de      	b.n	8005f32 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8005774:	bf00      	nop
 8005776:	e3dc      	b.n	8005f32 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
          break;
 8005778:	bf00      	nop
      break;
 800577a:	e3da      	b.n	8005f32 <HAL_RCCEx_GetPeriphCLKFreq+0xe2a>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800577c:	4b6e      	ldr	r3, [pc, #440]	; (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800577e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005782:	f003 0303 	and.w	r3, r3, #3
 8005786:	60fb      	str	r3, [r7, #12]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2b03      	cmp	r3, #3
 800578c:	d827      	bhi.n	80057de <HAL_RCCEx_GetPeriphCLKFreq+0x6d6>
 800578e:	a201      	add	r2, pc, #4	; (adr r2, 8005794 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
 8005790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005794:	080057a5 	.word	0x080057a5
 8005798:	080057ad 	.word	0x080057ad
 800579c:	080057b5 	.word	0x080057b5
 80057a0:	080057c9 	.word	0x080057c9
          frequency = HAL_RCC_GetPCLK2Freq();
 80057a4:	f7ff f81a 	bl	80047dc <HAL_RCC_GetPCLK2Freq>
 80057a8:	61f8      	str	r0, [r7, #28]
          break;
 80057aa:	e01d      	b.n	80057e8 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
          frequency = HAL_RCC_GetSysClockFreq();
 80057ac:	f7fe ff6a 	bl	8004684 <HAL_RCC_GetSysClockFreq>
 80057b0:	61f8      	str	r0, [r7, #28]
          break;
 80057b2:	e019      	b.n	80057e8 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80057b4:	4b60      	ldr	r3, [pc, #384]	; (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057c0:	d10f      	bne.n	80057e2 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
            frequency = HSI_VALUE;
 80057c2:	4b5f      	ldr	r3, [pc, #380]	; (8005940 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80057c4:	61fb      	str	r3, [r7, #28]
          break;
 80057c6:	e00c      	b.n	80057e2 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80057c8:	4b5b      	ldr	r3, [pc, #364]	; (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80057ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057ce:	f003 0302 	and.w	r3, r3, #2
 80057d2:	2b02      	cmp	r3, #2
 80057d4:	d107      	bne.n	80057e6 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
            frequency = LSE_VALUE;
 80057d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80057da:	61fb      	str	r3, [r7, #28]
          break;
 80057dc:	e003      	b.n	80057e6 <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
          break;
 80057de:	bf00      	nop
 80057e0:	e3a8      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80057e2:	bf00      	nop
 80057e4:	e3a6      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80057e6:	bf00      	nop
        break;
 80057e8:	e3a4      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80057ea:	4b53      	ldr	r3, [pc, #332]	; (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80057ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057f0:	f003 030c 	and.w	r3, r3, #12
 80057f4:	60fb      	str	r3, [r7, #12]
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2b0c      	cmp	r3, #12
 80057fa:	d83a      	bhi.n	8005872 <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
 80057fc:	a201      	add	r2, pc, #4	; (adr r2, 8005804 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>)
 80057fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005802:	bf00      	nop
 8005804:	08005839 	.word	0x08005839
 8005808:	08005873 	.word	0x08005873
 800580c:	08005873 	.word	0x08005873
 8005810:	08005873 	.word	0x08005873
 8005814:	08005841 	.word	0x08005841
 8005818:	08005873 	.word	0x08005873
 800581c:	08005873 	.word	0x08005873
 8005820:	08005873 	.word	0x08005873
 8005824:	08005849 	.word	0x08005849
 8005828:	08005873 	.word	0x08005873
 800582c:	08005873 	.word	0x08005873
 8005830:	08005873 	.word	0x08005873
 8005834:	0800585d 	.word	0x0800585d
          frequency = HAL_RCC_GetPCLK1Freq();
 8005838:	f7fe ffba 	bl	80047b0 <HAL_RCC_GetPCLK1Freq>
 800583c:	61f8      	str	r0, [r7, #28]
          break;
 800583e:	e01d      	b.n	800587c <HAL_RCCEx_GetPeriphCLKFreq+0x774>
          frequency = HAL_RCC_GetSysClockFreq();
 8005840:	f7fe ff20 	bl	8004684 <HAL_RCC_GetSysClockFreq>
 8005844:	61f8      	str	r0, [r7, #28]
          break;
 8005846:	e019      	b.n	800587c <HAL_RCCEx_GetPeriphCLKFreq+0x774>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005848:	4b3b      	ldr	r3, [pc, #236]	; (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005850:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005854:	d10f      	bne.n	8005876 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
            frequency = HSI_VALUE;
 8005856:	4b3a      	ldr	r3, [pc, #232]	; (8005940 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8005858:	61fb      	str	r3, [r7, #28]
          break;
 800585a:	e00c      	b.n	8005876 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800585c:	4b36      	ldr	r3, [pc, #216]	; (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 800585e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005862:	f003 0302 	and.w	r3, r3, #2
 8005866:	2b02      	cmp	r3, #2
 8005868:	d107      	bne.n	800587a <HAL_RCCEx_GetPeriphCLKFreq+0x772>
            frequency = LSE_VALUE;
 800586a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800586e:	61fb      	str	r3, [r7, #28]
          break;
 8005870:	e003      	b.n	800587a <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          break;
 8005872:	bf00      	nop
 8005874:	e35e      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8005876:	bf00      	nop
 8005878:	e35c      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 800587a:	bf00      	nop
        break;
 800587c:	e35a      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800587e:	4b2e      	ldr	r3, [pc, #184]	; (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 8005880:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005884:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005888:	60fb      	str	r3, [r7, #12]
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	2b30      	cmp	r3, #48	; 0x30
 800588e:	d021      	beq.n	80058d4 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2b30      	cmp	r3, #48	; 0x30
 8005894:	d829      	bhi.n	80058ea <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2b20      	cmp	r3, #32
 800589a:	d011      	beq.n	80058c0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2b20      	cmp	r3, #32
 80058a0:	d823      	bhi.n	80058ea <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d003      	beq.n	80058b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	2b10      	cmp	r3, #16
 80058ac:	d004      	beq.n	80058b8 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>
          break;
 80058ae:	e01c      	b.n	80058ea <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
          frequency = HAL_RCC_GetPCLK1Freq();
 80058b0:	f7fe ff7e 	bl	80047b0 <HAL_RCC_GetPCLK1Freq>
 80058b4:	61f8      	str	r0, [r7, #28]
          break;
 80058b6:	e01d      	b.n	80058f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>
          frequency = HAL_RCC_GetSysClockFreq();
 80058b8:	f7fe fee4 	bl	8004684 <HAL_RCC_GetSysClockFreq>
 80058bc:	61f8      	str	r0, [r7, #28]
          break;
 80058be:	e019      	b.n	80058f4 <HAL_RCCEx_GetPeriphCLKFreq+0x7ec>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80058c0:	4b1d      	ldr	r3, [pc, #116]	; (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80058cc:	d10f      	bne.n	80058ee <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
            frequency = HSI_VALUE;
 80058ce:	4b1c      	ldr	r3, [pc, #112]	; (8005940 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80058d0:	61fb      	str	r3, [r7, #28]
          break;
 80058d2:	e00c      	b.n	80058ee <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80058d4:	4b18      	ldr	r3, [pc, #96]	; (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80058d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058da:	f003 0302 	and.w	r3, r3, #2
 80058de:	2b02      	cmp	r3, #2
 80058e0:	d107      	bne.n	80058f2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
            frequency = LSE_VALUE;
 80058e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80058e6:	61fb      	str	r3, [r7, #28]
          break;
 80058e8:	e003      	b.n	80058f2 <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
          break;
 80058ea:	bf00      	nop
 80058ec:	e322      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80058ee:	bf00      	nop
 80058f0:	e320      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80058f2:	bf00      	nop
        break;
 80058f4:	e31e      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80058f6:	4b10      	ldr	r3, [pc, #64]	; (8005938 <HAL_RCCEx_GetPeriphCLKFreq+0x830>)
 80058f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058fc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005900:	60fb      	str	r3, [r7, #12]
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2bc0      	cmp	r3, #192	; 0xc0
 8005906:	d027      	beq.n	8005958 <HAL_RCCEx_GetPeriphCLKFreq+0x850>
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2bc0      	cmp	r3, #192	; 0xc0
 800590c:	d82f      	bhi.n	800596e <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	2b80      	cmp	r3, #128	; 0x80
 8005912:	d017      	beq.n	8005944 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	2b80      	cmp	r3, #128	; 0x80
 8005918:	d829      	bhi.n	800596e <HAL_RCCEx_GetPeriphCLKFreq+0x866>
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d003      	beq.n	8005928 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2b40      	cmp	r3, #64	; 0x40
 8005924:	d004      	beq.n	8005930 <HAL_RCCEx_GetPeriphCLKFreq+0x828>
          break;
 8005926:	e022      	b.n	800596e <HAL_RCCEx_GetPeriphCLKFreq+0x866>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005928:	f7fe ff42 	bl	80047b0 <HAL_RCC_GetPCLK1Freq>
 800592c:	61f8      	str	r0, [r7, #28]
          break;
 800592e:	e023      	b.n	8005978 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
          frequency = HAL_RCC_GetSysClockFreq();
 8005930:	f7fe fea8 	bl	8004684 <HAL_RCC_GetSysClockFreq>
 8005934:	61f8      	str	r0, [r7, #28]
          break;
 8005936:	e01f      	b.n	8005978 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
 8005938:	40021000 	.word	0x40021000
 800593c:	02dc6c00 	.word	0x02dc6c00
 8005940:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005944:	4b9b      	ldr	r3, [pc, #620]	; (8005bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800594c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005950:	d10f      	bne.n	8005972 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
            frequency = HSI_VALUE;
 8005952:	4b99      	ldr	r3, [pc, #612]	; (8005bb8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8005954:	61fb      	str	r3, [r7, #28]
          break;
 8005956:	e00c      	b.n	8005972 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005958:	4b96      	ldr	r3, [pc, #600]	; (8005bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800595a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800595e:	f003 0302 	and.w	r3, r3, #2
 8005962:	2b02      	cmp	r3, #2
 8005964:	d107      	bne.n	8005976 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
            frequency = LSE_VALUE;
 8005966:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800596a:	61fb      	str	r3, [r7, #28]
          break;
 800596c:	e003      	b.n	8005976 <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
          break;
 800596e:	bf00      	nop
 8005970:	e2e0      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8005972:	bf00      	nop
 8005974:	e2de      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8005976:	bf00      	nop
        break;
 8005978:	e2dc      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800597a:	4b8e      	ldr	r3, [pc, #568]	; (8005bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 800597c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005980:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005984:	60fb      	str	r3, [r7, #12]
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800598c:	d025      	beq.n	80059da <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005994:	d82c      	bhi.n	80059f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800599c:	d013      	beq.n	80059c6 <HAL_RCCEx_GetPeriphCLKFreq+0x8be>
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80059a4:	d824      	bhi.n	80059f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d004      	beq.n	80059b6 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80059b2:	d004      	beq.n	80059be <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
          break;
 80059b4:	e01c      	b.n	80059f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
          frequency = HAL_RCC_GetPCLK1Freq();
 80059b6:	f7fe fefb 	bl	80047b0 <HAL_RCC_GetPCLK1Freq>
 80059ba:	61f8      	str	r0, [r7, #28]
          break;
 80059bc:	e01d      	b.n	80059fa <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          frequency = HAL_RCC_GetSysClockFreq();
 80059be:	f7fe fe61 	bl	8004684 <HAL_RCC_GetSysClockFreq>
 80059c2:	61f8      	str	r0, [r7, #28]
          break;
 80059c4:	e019      	b.n	80059fa <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80059c6:	4b7b      	ldr	r3, [pc, #492]	; (8005bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80059ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80059d2:	d10f      	bne.n	80059f4 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
            frequency = HSI_VALUE;
 80059d4:	4b78      	ldr	r3, [pc, #480]	; (8005bb8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 80059d6:	61fb      	str	r3, [r7, #28]
          break;
 80059d8:	e00c      	b.n	80059f4 <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80059da:	4b76      	ldr	r3, [pc, #472]	; (8005bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80059dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80059e0:	f003 0302 	and.w	r3, r3, #2
 80059e4:	2b02      	cmp	r3, #2
 80059e6:	d107      	bne.n	80059f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
            frequency = LSE_VALUE;
 80059e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80059ec:	61fb      	str	r3, [r7, #28]
          break;
 80059ee:	e003      	b.n	80059f8 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          break;
 80059f0:	bf00      	nop
 80059f2:	e29f      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80059f4:	bf00      	nop
 80059f6:	e29d      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 80059f8:	bf00      	nop
        break;
 80059fa:	e29b      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80059fc:	4b6d      	ldr	r3, [pc, #436]	; (8005bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 80059fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a02:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005a06:	60fb      	str	r3, [r7, #12]
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005a0e:	d025      	beq.n	8005a5c <HAL_RCCEx_GetPeriphCLKFreq+0x954>
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005a16:	d82c      	bhi.n	8005a72 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a1e:	d013      	beq.n	8005a48 <HAL_RCCEx_GetPeriphCLKFreq+0x940>
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a26:	d824      	bhi.n	8005a72 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d004      	beq.n	8005a38 <HAL_RCCEx_GetPeriphCLKFreq+0x930>
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a34:	d004      	beq.n	8005a40 <HAL_RCCEx_GetPeriphCLKFreq+0x938>
          break;
 8005a36:	e01c      	b.n	8005a72 <HAL_RCCEx_GetPeriphCLKFreq+0x96a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005a38:	f7fe feba 	bl	80047b0 <HAL_RCC_GetPCLK1Freq>
 8005a3c:	61f8      	str	r0, [r7, #28]
          break;
 8005a3e:	e01d      	b.n	8005a7c <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          frequency = HAL_RCC_GetSysClockFreq();
 8005a40:	f7fe fe20 	bl	8004684 <HAL_RCC_GetSysClockFreq>
 8005a44:	61f8      	str	r0, [r7, #28]
          break;
 8005a46:	e019      	b.n	8005a7c <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005a48:	4b5a      	ldr	r3, [pc, #360]	; (8005bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005a54:	d10f      	bne.n	8005a76 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
            frequency = HSI_VALUE;
 8005a56:	4b58      	ldr	r3, [pc, #352]	; (8005bb8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8005a58:	61fb      	str	r3, [r7, #28]
          break;
 8005a5a:	e00c      	b.n	8005a76 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005a5c:	4b55      	ldr	r3, [pc, #340]	; (8005bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8005a5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005a62:	f003 0302 	and.w	r3, r3, #2
 8005a66:	2b02      	cmp	r3, #2
 8005a68:	d107      	bne.n	8005a7a <HAL_RCCEx_GetPeriphCLKFreq+0x972>
            frequency = LSE_VALUE;
 8005a6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a6e:	61fb      	str	r3, [r7, #28]
          break;
 8005a70:	e003      	b.n	8005a7a <HAL_RCCEx_GetPeriphCLKFreq+0x972>
          break;
 8005a72:	bf00      	nop
 8005a74:	e25e      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8005a76:	bf00      	nop
 8005a78:	e25c      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8005a7a:	bf00      	nop
        break;
 8005a7c:	e25a      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8005a7e:	4b4d      	ldr	r3, [pc, #308]	; (8005bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8005a80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a84:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8005a88:	60fb      	str	r3, [r7, #12]
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005a90:	d007      	beq.n	8005aa2 <HAL_RCCEx_GetPeriphCLKFreq+0x99a>
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005a98:	d12f      	bne.n	8005afa <HAL_RCCEx_GetPeriphCLKFreq+0x9f2>
          frequency = HAL_RCC_GetSysClockFreq();
 8005a9a:	f7fe fdf3 	bl	8004684 <HAL_RCC_GetSysClockFreq>
 8005a9e:	61f8      	str	r0, [r7, #28]
          break;
 8005aa0:	e02e      	b.n	8005b00 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8005aa2:	4b44      	ldr	r3, [pc, #272]	; (8005bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005aaa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005aae:	d126      	bne.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
 8005ab0:	4b40      	ldr	r3, [pc, #256]	; (8005bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8005ab2:	691b      	ldr	r3, [r3, #16]
 8005ab4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d020      	beq.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005abc:	4b3d      	ldr	r3, [pc, #244]	; (8005bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8005abe:	691b      	ldr	r3, [r3, #16]
 8005ac0:	0a1b      	lsrs	r3, r3, #8
 8005ac2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ac6:	60bb      	str	r3, [r7, #8]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8005ac8:	69bb      	ldr	r3, [r7, #24]
 8005aca:	68ba      	ldr	r2, [r7, #8]
 8005acc:	fb03 f202 	mul.w	r2, r3, r2
 8005ad0:	4b38      	ldr	r3, [pc, #224]	; (8005bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8005ad2:	691b      	ldr	r3, [r3, #16]
 8005ad4:	091b      	lsrs	r3, r3, #4
 8005ad6:	f003 030f 	and.w	r3, r3, #15
 8005ada:	3301      	adds	r3, #1
 8005adc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ae0:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8005ae2:	4b34      	ldr	r3, [pc, #208]	; (8005bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8005ae4:	691b      	ldr	r3, [r3, #16]
 8005ae6:	0e5b      	lsrs	r3, r3, #25
 8005ae8:	f003 0303 	and.w	r3, r3, #3
 8005aec:	3301      	adds	r3, #1
 8005aee:	005b      	lsls	r3, r3, #1
 8005af0:	69ba      	ldr	r2, [r7, #24]
 8005af2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005af6:	61fb      	str	r3, [r7, #28]
          break;
 8005af8:	e001      	b.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x9f6>
          break;
 8005afa:	bf00      	nop
 8005afc:	e21a      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8005afe:	bf00      	nop
        break;
 8005b00:	e218      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8005b02:	4b2c      	ldr	r3, [pc, #176]	; (8005bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8005b04:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005b08:	f003 0304 	and.w	r3, r3, #4
 8005b0c:	60fb      	str	r3, [r7, #12]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d103      	bne.n	8005b1c <HAL_RCCEx_GetPeriphCLKFreq+0xa14>
          frequency = HAL_RCC_GetPCLK2Freq();
 8005b14:	f7fe fe62 	bl	80047dc <HAL_RCC_GetPCLK2Freq>
 8005b18:	61f8      	str	r0, [r7, #28]
        break;
 8005b1a:	e20b      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          frequency = HAL_RCC_GetSysClockFreq();
 8005b1c:	f7fe fdb2 	bl	8004684 <HAL_RCC_GetSysClockFreq>
 8005b20:	61f8      	str	r0, [r7, #28]
        break;
 8005b22:	e207      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
 8005b24:	4b23      	ldr	r3, [pc, #140]	; (8005bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8005b26:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005b2a:	f003 0318 	and.w	r3, r3, #24
 8005b2e:	60fb      	str	r3, [r7, #12]
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2b10      	cmp	r3, #16
 8005b34:	d010      	beq.n	8005b58 <HAL_RCCEx_GetPeriphCLKFreq+0xa50>
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2b10      	cmp	r3, #16
 8005b3a:	d834      	bhi.n	8005ba6 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d003      	beq.n	8005b4a <HAL_RCCEx_GetPeriphCLKFreq+0xa42>
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2b08      	cmp	r3, #8
 8005b46:	d024      	beq.n	8005b92 <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
          break;
 8005b48:	e02d      	b.n	8005ba6 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
          frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8005b4a:	69b9      	ldr	r1, [r7, #24]
 8005b4c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005b50:	f000 fbe2 	bl	8006318 <RCCEx_GetSAIxPeriphCLKFreq>
 8005b54:	61f8      	str	r0, [r7, #28]
          break;
 8005b56:	e02b      	b.n	8005bb0 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8005b58:	4b16      	ldr	r3, [pc, #88]	; (8005bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f003 0302 	and.w	r3, r3, #2
 8005b60:	2b02      	cmp	r3, #2
 8005b62:	d122      	bne.n	8005baa <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8005b64:	4b13      	ldr	r3, [pc, #76]	; (8005bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f003 0308 	and.w	r3, r3, #8
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d005      	beq.n	8005b7c <HAL_RCCEx_GetPeriphCLKFreq+0xa74>
 8005b70:	4b10      	ldr	r3, [pc, #64]	; (8005bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	091b      	lsrs	r3, r3, #4
 8005b76:	f003 030f 	and.w	r3, r3, #15
 8005b7a:	e005      	b.n	8005b88 <HAL_RCCEx_GetPeriphCLKFreq+0xa80>
 8005b7c:	4b0d      	ldr	r3, [pc, #52]	; (8005bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8005b7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b82:	0a1b      	lsrs	r3, r3, #8
 8005b84:	f003 030f 	and.w	r3, r3, #15
 8005b88:	4a0c      	ldr	r2, [pc, #48]	; (8005bbc <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 8005b8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b8e:	61fb      	str	r3, [r7, #28]
          break;
 8005b90:	e00b      	b.n	8005baa <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005b92:	4b08      	ldr	r3, [pc, #32]	; (8005bb4 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b9e:	d106      	bne.n	8005bae <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
            frequency = HSI_VALUE;
 8005ba0:	4b05      	ldr	r3, [pc, #20]	; (8005bb8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 8005ba2:	61fb      	str	r3, [r7, #28]
          break;
 8005ba4:	e003      	b.n	8005bae <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
          break;
 8005ba6:	bf00      	nop
 8005ba8:	e1c4      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8005baa:	bf00      	nop
 8005bac:	e1c2      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8005bae:	bf00      	nop
        break;
 8005bb0:	e1c0      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
 8005bb2:	bf00      	nop
 8005bb4:	40021000 	.word	0x40021000
 8005bb8:	00f42400 	.word	0x00f42400
 8005bbc:	0800d5d8 	.word	0x0800d5d8
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8005bc0:	4b96      	ldr	r3, [pc, #600]	; (8005e1c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8005bc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bc6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8005bca:	60fb      	str	r3, [r7, #12]
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005bd2:	d013      	beq.n	8005bfc <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005bda:	d819      	bhi.n	8005c10 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d004      	beq.n	8005bec <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005be8:	d004      	beq.n	8005bf4 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
          break;
 8005bea:	e011      	b.n	8005c10 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005bec:	f7fe fde0 	bl	80047b0 <HAL_RCC_GetPCLK1Freq>
 8005bf0:	61f8      	str	r0, [r7, #28]
          break;
 8005bf2:	e010      	b.n	8005c16 <HAL_RCCEx_GetPeriphCLKFreq+0xb0e>
          frequency = HAL_RCC_GetSysClockFreq();
 8005bf4:	f7fe fd46 	bl	8004684 <HAL_RCC_GetSysClockFreq>
 8005bf8:	61f8      	str	r0, [r7, #28]
          break;
 8005bfa:	e00c      	b.n	8005c16 <HAL_RCCEx_GetPeriphCLKFreq+0xb0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005bfc:	4b87      	ldr	r3, [pc, #540]	; (8005e1c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c08:	d104      	bne.n	8005c14 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
            frequency = HSI_VALUE;
 8005c0a:	4b85      	ldr	r3, [pc, #532]	; (8005e20 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8005c0c:	61fb      	str	r3, [r7, #28]
          break;
 8005c0e:	e001      	b.n	8005c14 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
          break;
 8005c10:	bf00      	nop
 8005c12:	e18f      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8005c14:	bf00      	nop
        break;
 8005c16:	e18d      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8005c18:	4b80      	ldr	r3, [pc, #512]	; (8005e1c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8005c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c1e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005c22:	60fb      	str	r3, [r7, #12]
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c2a:	d013      	beq.n	8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xb4c>
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c32:	d819      	bhi.n	8005c68 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d004      	beq.n	8005c44 <HAL_RCCEx_GetPeriphCLKFreq+0xb3c>
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005c40:	d004      	beq.n	8005c4c <HAL_RCCEx_GetPeriphCLKFreq+0xb44>
          break;
 8005c42:	e011      	b.n	8005c68 <HAL_RCCEx_GetPeriphCLKFreq+0xb60>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005c44:	f7fe fdb4 	bl	80047b0 <HAL_RCC_GetPCLK1Freq>
 8005c48:	61f8      	str	r0, [r7, #28]
          break;
 8005c4a:	e010      	b.n	8005c6e <HAL_RCCEx_GetPeriphCLKFreq+0xb66>
          frequency = HAL_RCC_GetSysClockFreq();
 8005c4c:	f7fe fd1a 	bl	8004684 <HAL_RCC_GetSysClockFreq>
 8005c50:	61f8      	str	r0, [r7, #28]
          break;
 8005c52:	e00c      	b.n	8005c6e <HAL_RCCEx_GetPeriphCLKFreq+0xb66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005c54:	4b71      	ldr	r3, [pc, #452]	; (8005e1c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c60:	d104      	bne.n	8005c6c <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
            frequency = HSI_VALUE;
 8005c62:	4b6f      	ldr	r3, [pc, #444]	; (8005e20 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8005c64:	61fb      	str	r3, [r7, #28]
          break;
 8005c66:	e001      	b.n	8005c6c <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
          break;
 8005c68:	bf00      	nop
 8005c6a:	e163      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8005c6c:	bf00      	nop
        break;
 8005c6e:	e161      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8005c70:	4b6a      	ldr	r3, [pc, #424]	; (8005e1c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8005c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c76:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005c7a:	60fb      	str	r3, [r7, #12]
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005c82:	d013      	beq.n	8005cac <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005c8a:	d819      	bhi.n	8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d004      	beq.n	8005c9c <HAL_RCCEx_GetPeriphCLKFreq+0xb94>
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c98:	d004      	beq.n	8005ca4 <HAL_RCCEx_GetPeriphCLKFreq+0xb9c>
          break;
 8005c9a:	e011      	b.n	8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005c9c:	f7fe fd88 	bl	80047b0 <HAL_RCC_GetPCLK1Freq>
 8005ca0:	61f8      	str	r0, [r7, #28]
          break;
 8005ca2:	e010      	b.n	8005cc6 <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
          frequency = HAL_RCC_GetSysClockFreq();
 8005ca4:	f7fe fcee 	bl	8004684 <HAL_RCC_GetSysClockFreq>
 8005ca8:	61f8      	str	r0, [r7, #28]
          break;
 8005caa:	e00c      	b.n	8005cc6 <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005cac:	4b5b      	ldr	r3, [pc, #364]	; (8005e1c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005cb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cb8:	d104      	bne.n	8005cc4 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
            frequency = HSI_VALUE;
 8005cba:	4b59      	ldr	r3, [pc, #356]	; (8005e20 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8005cbc:	61fb      	str	r3, [r7, #28]
          break;
 8005cbe:	e001      	b.n	8005cc4 <HAL_RCCEx_GetPeriphCLKFreq+0xbbc>
          break;
 8005cc0:	bf00      	nop
 8005cc2:	e137      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8005cc4:	bf00      	nop
        break;
 8005cc6:	e135      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8005cc8:	4b54      	ldr	r3, [pc, #336]	; (8005e1c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8005cca:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005cce:	f003 0303 	and.w	r3, r3, #3
 8005cd2:	60fb      	str	r3, [r7, #12]
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	2b02      	cmp	r3, #2
 8005cd8:	d011      	beq.n	8005cfe <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2b02      	cmp	r3, #2
 8005cde:	d818      	bhi.n	8005d12 <HAL_RCCEx_GetPeriphCLKFreq+0xc0a>
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d003      	beq.n	8005cee <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d004      	beq.n	8005cf6 <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
          break;
 8005cec:	e011      	b.n	8005d12 <HAL_RCCEx_GetPeriphCLKFreq+0xc0a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005cee:	f7fe fd5f 	bl	80047b0 <HAL_RCC_GetPCLK1Freq>
 8005cf2:	61f8      	str	r0, [r7, #28]
          break;
 8005cf4:	e010      	b.n	8005d18 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
          frequency = HAL_RCC_GetSysClockFreq();
 8005cf6:	f7fe fcc5 	bl	8004684 <HAL_RCC_GetSysClockFreq>
 8005cfa:	61f8      	str	r0, [r7, #28]
          break;
 8005cfc:	e00c      	b.n	8005d18 <HAL_RCCEx_GetPeriphCLKFreq+0xc10>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005cfe:	4b47      	ldr	r3, [pc, #284]	; (8005e1c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d0a:	d104      	bne.n	8005d16 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
            frequency = HSI_VALUE;
 8005d0c:	4b44      	ldr	r3, [pc, #272]	; (8005e20 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8005d0e:	61fb      	str	r3, [r7, #28]
          break;
 8005d10:	e001      	b.n	8005d16 <HAL_RCCEx_GetPeriphCLKFreq+0xc0e>
          break;
 8005d12:	bf00      	nop
 8005d14:	e10e      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8005d16:	bf00      	nop
        break;
 8005d18:	e10c      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8005d1a:	4b40      	ldr	r3, [pc, #256]	; (8005e1c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8005d1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d20:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8005d24:	60fb      	str	r3, [r7, #12]
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005d2c:	d02c      	beq.n	8005d88 <HAL_RCCEx_GetPeriphCLKFreq+0xc80>
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005d34:	d833      	bhi.n	8005d9e <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005d3c:	d01a      	beq.n	8005d74 <HAL_RCCEx_GetPeriphCLKFreq+0xc6c>
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005d44:	d82b      	bhi.n	8005d9e <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d004      	beq.n	8005d56 <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005d52:	d004      	beq.n	8005d5e <HAL_RCCEx_GetPeriphCLKFreq+0xc56>
          break;
 8005d54:	e023      	b.n	8005d9e <HAL_RCCEx_GetPeriphCLKFreq+0xc96>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005d56:	f7fe fd2b 	bl	80047b0 <HAL_RCC_GetPCLK1Freq>
 8005d5a:	61f8      	str	r0, [r7, #28]
          break;
 8005d5c:	e026      	b.n	8005dac <HAL_RCCEx_GetPeriphCLKFreq+0xca4>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8005d5e:	4b2f      	ldr	r3, [pc, #188]	; (8005e1c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8005d60:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d64:	f003 0302 	and.w	r3, r3, #2
 8005d68:	2b02      	cmp	r3, #2
 8005d6a:	d11a      	bne.n	8005da2 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
              frequency = LSI_VALUE;
 8005d6c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8005d70:	61fb      	str	r3, [r7, #28]
          break;
 8005d72:	e016      	b.n	8005da2 <HAL_RCCEx_GetPeriphCLKFreq+0xc9a>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005d74:	4b29      	ldr	r3, [pc, #164]	; (8005e1c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d80:	d111      	bne.n	8005da6 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
            frequency = HSI_VALUE;
 8005d82:	4b27      	ldr	r3, [pc, #156]	; (8005e20 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8005d84:	61fb      	str	r3, [r7, #28]
          break;
 8005d86:	e00e      	b.n	8005da6 <HAL_RCCEx_GetPeriphCLKFreq+0xc9e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005d88:	4b24      	ldr	r3, [pc, #144]	; (8005e1c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8005d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d8e:	f003 0302 	and.w	r3, r3, #2
 8005d92:	2b02      	cmp	r3, #2
 8005d94:	d109      	bne.n	8005daa <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
            frequency = LSE_VALUE;
 8005d96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d9a:	61fb      	str	r3, [r7, #28]
          break;
 8005d9c:	e005      	b.n	8005daa <HAL_RCCEx_GetPeriphCLKFreq+0xca2>
          break;
 8005d9e:	bf00      	nop
 8005da0:	e0c8      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8005da2:	bf00      	nop
 8005da4:	e0c6      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8005da6:	bf00      	nop
 8005da8:	e0c4      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8005daa:	bf00      	nop
        break;
 8005dac:	e0c2      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8005dae:	4b1b      	ldr	r3, [pc, #108]	; (8005e1c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8005db0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005db4:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8005db8:	60fb      	str	r3, [r7, #12]
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005dc0:	d030      	beq.n	8005e24 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005dc8:	d837      	bhi.n	8005e3a <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005dd0:	d01a      	beq.n	8005e08 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005dd8:	d82f      	bhi.n	8005e3a <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d004      	beq.n	8005dea <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005de6:	d004      	beq.n	8005df2 <HAL_RCCEx_GetPeriphCLKFreq+0xcea>
          break;
 8005de8:	e027      	b.n	8005e3a <HAL_RCCEx_GetPeriphCLKFreq+0xd32>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005dea:	f7fe fce1 	bl	80047b0 <HAL_RCC_GetPCLK1Freq>
 8005dee:	61f8      	str	r0, [r7, #28]
          break;
 8005df0:	e02a      	b.n	8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8005df2:	4b0a      	ldr	r3, [pc, #40]	; (8005e1c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8005df4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005df8:	f003 0302 	and.w	r3, r3, #2
 8005dfc:	2b02      	cmp	r3, #2
 8005dfe:	d11e      	bne.n	8005e3e <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
              frequency = LSI_VALUE;
 8005e00:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8005e04:	61fb      	str	r3, [r7, #28]
          break;
 8005e06:	e01a      	b.n	8005e3e <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005e08:	4b04      	ldr	r3, [pc, #16]	; (8005e1c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e14:	d115      	bne.n	8005e42 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
            frequency = HSI_VALUE;
 8005e16:	4b02      	ldr	r3, [pc, #8]	; (8005e20 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>)
 8005e18:	61fb      	str	r3, [r7, #28]
          break;
 8005e1a:	e012      	b.n	8005e42 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 8005e1c:	40021000 	.word	0x40021000
 8005e20:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005e24:	4b46      	ldr	r3, [pc, #280]	; (8005f40 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8005e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e2a:	f003 0302 	and.w	r3, r3, #2
 8005e2e:	2b02      	cmp	r3, #2
 8005e30:	d109      	bne.n	8005e46 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
            frequency = LSE_VALUE;
 8005e32:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005e36:	61fb      	str	r3, [r7, #28]
          break;
 8005e38:	e005      	b.n	8005e46 <HAL_RCCEx_GetPeriphCLKFreq+0xd3e>
          break;
 8005e3a:	bf00      	nop
 8005e3c:	e07a      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8005e3e:	bf00      	nop
 8005e40:	e078      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8005e42:	bf00      	nop
 8005e44:	e076      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8005e46:	bf00      	nop
        break;
 8005e48:	e074      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8005e4a:	4b3d      	ldr	r3, [pc, #244]	; (8005f40 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8005e4c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005e50:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8005e54:	60fb      	str	r3, [r7, #12]
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005e5c:	d02c      	beq.n	8005eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xdb0>
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005e64:	d855      	bhi.n	8005f12 <HAL_RCCEx_GetPeriphCLKFreq+0xe0a>
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d004      	beq.n	8005e76 <HAL_RCCEx_GetPeriphCLKFreq+0xd6e>
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e72:	d004      	beq.n	8005e7e <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
          break;
 8005e74:	e04d      	b.n	8005f12 <HAL_RCCEx_GetPeriphCLKFreq+0xe0a>
          frequency = HAL_RCC_GetSysClockFreq();
 8005e76:	f7fe fc05 	bl	8004684 <HAL_RCC_GetSysClockFreq>
 8005e7a:	61f8      	str	r0, [r7, #28]
          break;
 8005e7c:	e04e      	b.n	8005f1c <HAL_RCCEx_GetPeriphCLKFreq+0xe14>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8005e7e:	4b30      	ldr	r3, [pc, #192]	; (8005f40 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f003 0302 	and.w	r3, r3, #2
 8005e86:	2b02      	cmp	r3, #2
 8005e88:	d145      	bne.n	8005f16 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8005e8a:	4b2d      	ldr	r3, [pc, #180]	; (8005f40 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f003 0308 	and.w	r3, r3, #8
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d005      	beq.n	8005ea2 <HAL_RCCEx_GetPeriphCLKFreq+0xd9a>
 8005e96:	4b2a      	ldr	r3, [pc, #168]	; (8005f40 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	091b      	lsrs	r3, r3, #4
 8005e9c:	f003 030f 	and.w	r3, r3, #15
 8005ea0:	e005      	b.n	8005eae <HAL_RCCEx_GetPeriphCLKFreq+0xda6>
 8005ea2:	4b27      	ldr	r3, [pc, #156]	; (8005f40 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8005ea4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ea8:	0a1b      	lsrs	r3, r3, #8
 8005eaa:	f003 030f 	and.w	r3, r3, #15
 8005eae:	4a25      	ldr	r2, [pc, #148]	; (8005f44 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>)
 8005eb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005eb4:	61fb      	str	r3, [r7, #28]
          break;
 8005eb6:	e02e      	b.n	8005f16 <HAL_RCCEx_GetPeriphCLKFreq+0xe0e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8005eb8:	4b21      	ldr	r3, [pc, #132]	; (8005f40 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ec0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005ec4:	d129      	bne.n	8005f1a <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8005ec6:	4b1e      	ldr	r3, [pc, #120]	; (8005f40 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8005ec8:	68db      	ldr	r3, [r3, #12]
 8005eca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ece:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005ed2:	d122      	bne.n	8005f1a <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8005ed4:	4b1a      	ldr	r3, [pc, #104]	; (8005f40 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8005ed6:	68db      	ldr	r3, [r3, #12]
 8005ed8:	0a1b      	lsrs	r3, r3, #8
 8005eda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005ede:	60bb      	str	r3, [r7, #8]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005ee0:	69bb      	ldr	r3, [r7, #24]
 8005ee2:	68ba      	ldr	r2, [r7, #8]
 8005ee4:	fb03 f202 	mul.w	r2, r3, r2
 8005ee8:	4b15      	ldr	r3, [pc, #84]	; (8005f40 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8005eea:	68db      	ldr	r3, [r3, #12]
 8005eec:	091b      	lsrs	r3, r3, #4
 8005eee:	f003 030f 	and.w	r3, r3, #15
 8005ef2:	3301      	adds	r3, #1
 8005ef4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ef8:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8005efa:	4b11      	ldr	r3, [pc, #68]	; (8005f40 <HAL_RCCEx_GetPeriphCLKFreq+0xe38>)
 8005efc:	68db      	ldr	r3, [r3, #12]
 8005efe:	0d5b      	lsrs	r3, r3, #21
 8005f00:	f003 0303 	and.w	r3, r3, #3
 8005f04:	3301      	adds	r3, #1
 8005f06:	005b      	lsls	r3, r3, #1
 8005f08:	69ba      	ldr	r2, [r7, #24]
 8005f0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f0e:	61fb      	str	r3, [r7, #28]
          break;
 8005f10:	e003      	b.n	8005f1a <HAL_RCCEx_GetPeriphCLKFreq+0xe12>
          break;
 8005f12:	bf00      	nop
 8005f14:	e00e      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8005f16:	bf00      	nop
 8005f18:	e00c      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
          break;
 8005f1a:	bf00      	nop
        break;
 8005f1c:	e00a      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8005f1e:	bf00      	nop
 8005f20:	e008      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8005f22:	bf00      	nop
 8005f24:	e006      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8005f26:	bf00      	nop
 8005f28:	e004      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8005f2a:	bf00      	nop
 8005f2c:	e002      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8005f2e:	bf00      	nop
 8005f30:	e000      	b.n	8005f34 <HAL_RCCEx_GetPeriphCLKFreq+0xe2c>
      break;
 8005f32:	bf00      	nop
    }
  }

  return(frequency);
 8005f34:	69fb      	ldr	r3, [r7, #28]
}
 8005f36:	4618      	mov	r0, r3
 8005f38:	3720      	adds	r7, #32
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bd80      	pop	{r7, pc}
 8005f3e:	bf00      	nop
 8005f40:	40021000 	.word	0x40021000
 8005f44:	0800d5d8 	.word	0x0800d5d8

08005f48 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	b084      	sub	sp, #16
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
 8005f50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005f52:	2300      	movs	r3, #0
 8005f54:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005f56:	4b72      	ldr	r3, [pc, #456]	; (8006120 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f58:	68db      	ldr	r3, [r3, #12]
 8005f5a:	f003 0303 	and.w	r3, r3, #3
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d00e      	beq.n	8005f80 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005f62:	4b6f      	ldr	r3, [pc, #444]	; (8006120 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f64:	68db      	ldr	r3, [r3, #12]
 8005f66:	f003 0203 	and.w	r2, r3, #3
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	429a      	cmp	r2, r3
 8005f70:	d103      	bne.n	8005f7a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
       ||
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d142      	bne.n	8006000 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	73fb      	strb	r3, [r7, #15]
 8005f7e:	e03f      	b.n	8006000 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	2b03      	cmp	r3, #3
 8005f86:	d018      	beq.n	8005fba <RCCEx_PLLSAI1_Config+0x72>
 8005f88:	2b03      	cmp	r3, #3
 8005f8a:	d825      	bhi.n	8005fd8 <RCCEx_PLLSAI1_Config+0x90>
 8005f8c:	2b01      	cmp	r3, #1
 8005f8e:	d002      	beq.n	8005f96 <RCCEx_PLLSAI1_Config+0x4e>
 8005f90:	2b02      	cmp	r3, #2
 8005f92:	d009      	beq.n	8005fa8 <RCCEx_PLLSAI1_Config+0x60>
 8005f94:	e020      	b.n	8005fd8 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005f96:	4b62      	ldr	r3, [pc, #392]	; (8006120 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	f003 0302 	and.w	r3, r3, #2
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d11d      	bne.n	8005fde <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005fa6:	e01a      	b.n	8005fde <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005fa8:	4b5d      	ldr	r3, [pc, #372]	; (8006120 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d116      	bne.n	8005fe2 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005fb8:	e013      	b.n	8005fe2 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005fba:	4b59      	ldr	r3, [pc, #356]	; (8006120 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d10f      	bne.n	8005fe6 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005fc6:	4b56      	ldr	r3, [pc, #344]	; (8006120 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d109      	bne.n	8005fe6 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005fd6:	e006      	b.n	8005fe6 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	73fb      	strb	r3, [r7, #15]
      break;
 8005fdc:	e004      	b.n	8005fe8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005fde:	bf00      	nop
 8005fe0:	e002      	b.n	8005fe8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005fe2:	bf00      	nop
 8005fe4:	e000      	b.n	8005fe8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005fe6:	bf00      	nop
    }

    if(status == HAL_OK)
 8005fe8:	7bfb      	ldrb	r3, [r7, #15]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d108      	bne.n	8006000 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8005fee:	4b4c      	ldr	r3, [pc, #304]	; (8006120 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ff0:	68db      	ldr	r3, [r3, #12]
 8005ff2:	f023 0203 	bic.w	r2, r3, #3
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4949      	ldr	r1, [pc, #292]	; (8006120 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006000:	7bfb      	ldrb	r3, [r7, #15]
 8006002:	2b00      	cmp	r3, #0
 8006004:	f040 8086 	bne.w	8006114 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006008:	4b45      	ldr	r3, [pc, #276]	; (8006120 <RCCEx_PLLSAI1_Config+0x1d8>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4a44      	ldr	r2, [pc, #272]	; (8006120 <RCCEx_PLLSAI1_Config+0x1d8>)
 800600e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006012:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006014:	f7fb face 	bl	80015b4 <HAL_GetTick>
 8006018:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800601a:	e009      	b.n	8006030 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800601c:	f7fb faca 	bl	80015b4 <HAL_GetTick>
 8006020:	4602      	mov	r2, r0
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	1ad3      	subs	r3, r2, r3
 8006026:	2b02      	cmp	r3, #2
 8006028:	d902      	bls.n	8006030 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800602a:	2303      	movs	r3, #3
 800602c:	73fb      	strb	r3, [r7, #15]
        break;
 800602e:	e005      	b.n	800603c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006030:	4b3b      	ldr	r3, [pc, #236]	; (8006120 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006038:	2b00      	cmp	r3, #0
 800603a:	d1ef      	bne.n	800601c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800603c:	7bfb      	ldrb	r3, [r7, #15]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d168      	bne.n	8006114 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d113      	bne.n	8006070 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006048:	4b35      	ldr	r3, [pc, #212]	; (8006120 <RCCEx_PLLSAI1_Config+0x1d8>)
 800604a:	691a      	ldr	r2, [r3, #16]
 800604c:	4b35      	ldr	r3, [pc, #212]	; (8006124 <RCCEx_PLLSAI1_Config+0x1dc>)
 800604e:	4013      	ands	r3, r2
 8006050:	687a      	ldr	r2, [r7, #4]
 8006052:	6892      	ldr	r2, [r2, #8]
 8006054:	0211      	lsls	r1, r2, #8
 8006056:	687a      	ldr	r2, [r7, #4]
 8006058:	68d2      	ldr	r2, [r2, #12]
 800605a:	06d2      	lsls	r2, r2, #27
 800605c:	4311      	orrs	r1, r2
 800605e:	687a      	ldr	r2, [r7, #4]
 8006060:	6852      	ldr	r2, [r2, #4]
 8006062:	3a01      	subs	r2, #1
 8006064:	0112      	lsls	r2, r2, #4
 8006066:	430a      	orrs	r2, r1
 8006068:	492d      	ldr	r1, [pc, #180]	; (8006120 <RCCEx_PLLSAI1_Config+0x1d8>)
 800606a:	4313      	orrs	r3, r2
 800606c:	610b      	str	r3, [r1, #16]
 800606e:	e02d      	b.n	80060cc <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	2b01      	cmp	r3, #1
 8006074:	d115      	bne.n	80060a2 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006076:	4b2a      	ldr	r3, [pc, #168]	; (8006120 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006078:	691a      	ldr	r2, [r3, #16]
 800607a:	4b2b      	ldr	r3, [pc, #172]	; (8006128 <RCCEx_PLLSAI1_Config+0x1e0>)
 800607c:	4013      	ands	r3, r2
 800607e:	687a      	ldr	r2, [r7, #4]
 8006080:	6892      	ldr	r2, [r2, #8]
 8006082:	0211      	lsls	r1, r2, #8
 8006084:	687a      	ldr	r2, [r7, #4]
 8006086:	6912      	ldr	r2, [r2, #16]
 8006088:	0852      	lsrs	r2, r2, #1
 800608a:	3a01      	subs	r2, #1
 800608c:	0552      	lsls	r2, r2, #21
 800608e:	4311      	orrs	r1, r2
 8006090:	687a      	ldr	r2, [r7, #4]
 8006092:	6852      	ldr	r2, [r2, #4]
 8006094:	3a01      	subs	r2, #1
 8006096:	0112      	lsls	r2, r2, #4
 8006098:	430a      	orrs	r2, r1
 800609a:	4921      	ldr	r1, [pc, #132]	; (8006120 <RCCEx_PLLSAI1_Config+0x1d8>)
 800609c:	4313      	orrs	r3, r2
 800609e:	610b      	str	r3, [r1, #16]
 80060a0:	e014      	b.n	80060cc <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80060a2:	4b1f      	ldr	r3, [pc, #124]	; (8006120 <RCCEx_PLLSAI1_Config+0x1d8>)
 80060a4:	691a      	ldr	r2, [r3, #16]
 80060a6:	4b21      	ldr	r3, [pc, #132]	; (800612c <RCCEx_PLLSAI1_Config+0x1e4>)
 80060a8:	4013      	ands	r3, r2
 80060aa:	687a      	ldr	r2, [r7, #4]
 80060ac:	6892      	ldr	r2, [r2, #8]
 80060ae:	0211      	lsls	r1, r2, #8
 80060b0:	687a      	ldr	r2, [r7, #4]
 80060b2:	6952      	ldr	r2, [r2, #20]
 80060b4:	0852      	lsrs	r2, r2, #1
 80060b6:	3a01      	subs	r2, #1
 80060b8:	0652      	lsls	r2, r2, #25
 80060ba:	4311      	orrs	r1, r2
 80060bc:	687a      	ldr	r2, [r7, #4]
 80060be:	6852      	ldr	r2, [r2, #4]
 80060c0:	3a01      	subs	r2, #1
 80060c2:	0112      	lsls	r2, r2, #4
 80060c4:	430a      	orrs	r2, r1
 80060c6:	4916      	ldr	r1, [pc, #88]	; (8006120 <RCCEx_PLLSAI1_Config+0x1d8>)
 80060c8:	4313      	orrs	r3, r2
 80060ca:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80060cc:	4b14      	ldr	r3, [pc, #80]	; (8006120 <RCCEx_PLLSAI1_Config+0x1d8>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4a13      	ldr	r2, [pc, #76]	; (8006120 <RCCEx_PLLSAI1_Config+0x1d8>)
 80060d2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80060d6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060d8:	f7fb fa6c 	bl	80015b4 <HAL_GetTick>
 80060dc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80060de:	e009      	b.n	80060f4 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80060e0:	f7fb fa68 	bl	80015b4 <HAL_GetTick>
 80060e4:	4602      	mov	r2, r0
 80060e6:	68bb      	ldr	r3, [r7, #8]
 80060e8:	1ad3      	subs	r3, r2, r3
 80060ea:	2b02      	cmp	r3, #2
 80060ec:	d902      	bls.n	80060f4 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80060ee:	2303      	movs	r3, #3
 80060f0:	73fb      	strb	r3, [r7, #15]
          break;
 80060f2:	e005      	b.n	8006100 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80060f4:	4b0a      	ldr	r3, [pc, #40]	; (8006120 <RCCEx_PLLSAI1_Config+0x1d8>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d0ef      	beq.n	80060e0 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006100:	7bfb      	ldrb	r3, [r7, #15]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d106      	bne.n	8006114 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006106:	4b06      	ldr	r3, [pc, #24]	; (8006120 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006108:	691a      	ldr	r2, [r3, #16]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	699b      	ldr	r3, [r3, #24]
 800610e:	4904      	ldr	r1, [pc, #16]	; (8006120 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006110:	4313      	orrs	r3, r2
 8006112:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006114:	7bfb      	ldrb	r3, [r7, #15]
}
 8006116:	4618      	mov	r0, r3
 8006118:	3710      	adds	r7, #16
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}
 800611e:	bf00      	nop
 8006120:	40021000 	.word	0x40021000
 8006124:	07ff800f 	.word	0x07ff800f
 8006128:	ff9f800f 	.word	0xff9f800f
 800612c:	f9ff800f 	.word	0xf9ff800f

08006130 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006130:	b580      	push	{r7, lr}
 8006132:	b084      	sub	sp, #16
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
 8006138:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800613a:	2300      	movs	r3, #0
 800613c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800613e:	4b72      	ldr	r3, [pc, #456]	; (8006308 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006140:	68db      	ldr	r3, [r3, #12]
 8006142:	f003 0303 	and.w	r3, r3, #3
 8006146:	2b00      	cmp	r3, #0
 8006148:	d00e      	beq.n	8006168 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800614a:	4b6f      	ldr	r3, [pc, #444]	; (8006308 <RCCEx_PLLSAI2_Config+0x1d8>)
 800614c:	68db      	ldr	r3, [r3, #12]
 800614e:	f003 0203 	and.w	r2, r3, #3
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	429a      	cmp	r2, r3
 8006158:	d103      	bne.n	8006162 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
       ||
 800615e:	2b00      	cmp	r3, #0
 8006160:	d142      	bne.n	80061e8 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8006162:	2301      	movs	r3, #1
 8006164:	73fb      	strb	r3, [r7, #15]
 8006166:	e03f      	b.n	80061e8 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	2b03      	cmp	r3, #3
 800616e:	d018      	beq.n	80061a2 <RCCEx_PLLSAI2_Config+0x72>
 8006170:	2b03      	cmp	r3, #3
 8006172:	d825      	bhi.n	80061c0 <RCCEx_PLLSAI2_Config+0x90>
 8006174:	2b01      	cmp	r3, #1
 8006176:	d002      	beq.n	800617e <RCCEx_PLLSAI2_Config+0x4e>
 8006178:	2b02      	cmp	r3, #2
 800617a:	d009      	beq.n	8006190 <RCCEx_PLLSAI2_Config+0x60>
 800617c:	e020      	b.n	80061c0 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800617e:	4b62      	ldr	r3, [pc, #392]	; (8006308 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f003 0302 	and.w	r3, r3, #2
 8006186:	2b00      	cmp	r3, #0
 8006188:	d11d      	bne.n	80061c6 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800618a:	2301      	movs	r3, #1
 800618c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800618e:	e01a      	b.n	80061c6 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006190:	4b5d      	ldr	r3, [pc, #372]	; (8006308 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006198:	2b00      	cmp	r3, #0
 800619a:	d116      	bne.n	80061ca <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800619c:	2301      	movs	r3, #1
 800619e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80061a0:	e013      	b.n	80061ca <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80061a2:	4b59      	ldr	r3, [pc, #356]	; (8006308 <RCCEx_PLLSAI2_Config+0x1d8>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d10f      	bne.n	80061ce <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80061ae:	4b56      	ldr	r3, [pc, #344]	; (8006308 <RCCEx_PLLSAI2_Config+0x1d8>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d109      	bne.n	80061ce <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80061ba:	2301      	movs	r3, #1
 80061bc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80061be:	e006      	b.n	80061ce <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80061c0:	2301      	movs	r3, #1
 80061c2:	73fb      	strb	r3, [r7, #15]
      break;
 80061c4:	e004      	b.n	80061d0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80061c6:	bf00      	nop
 80061c8:	e002      	b.n	80061d0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80061ca:	bf00      	nop
 80061cc:	e000      	b.n	80061d0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80061ce:	bf00      	nop
    }

    if(status == HAL_OK)
 80061d0:	7bfb      	ldrb	r3, [r7, #15]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d108      	bne.n	80061e8 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80061d6:	4b4c      	ldr	r3, [pc, #304]	; (8006308 <RCCEx_PLLSAI2_Config+0x1d8>)
 80061d8:	68db      	ldr	r3, [r3, #12]
 80061da:	f023 0203 	bic.w	r2, r3, #3
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4949      	ldr	r1, [pc, #292]	; (8006308 <RCCEx_PLLSAI2_Config+0x1d8>)
 80061e4:	4313      	orrs	r3, r2
 80061e6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80061e8:	7bfb      	ldrb	r3, [r7, #15]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	f040 8086 	bne.w	80062fc <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80061f0:	4b45      	ldr	r3, [pc, #276]	; (8006308 <RCCEx_PLLSAI2_Config+0x1d8>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	4a44      	ldr	r2, [pc, #272]	; (8006308 <RCCEx_PLLSAI2_Config+0x1d8>)
 80061f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80061fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80061fc:	f7fb f9da 	bl	80015b4 <HAL_GetTick>
 8006200:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006202:	e009      	b.n	8006218 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006204:	f7fb f9d6 	bl	80015b4 <HAL_GetTick>
 8006208:	4602      	mov	r2, r0
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	1ad3      	subs	r3, r2, r3
 800620e:	2b02      	cmp	r3, #2
 8006210:	d902      	bls.n	8006218 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006212:	2303      	movs	r3, #3
 8006214:	73fb      	strb	r3, [r7, #15]
        break;
 8006216:	e005      	b.n	8006224 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006218:	4b3b      	ldr	r3, [pc, #236]	; (8006308 <RCCEx_PLLSAI2_Config+0x1d8>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006220:	2b00      	cmp	r3, #0
 8006222:	d1ef      	bne.n	8006204 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006224:	7bfb      	ldrb	r3, [r7, #15]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d168      	bne.n	80062fc <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d113      	bne.n	8006258 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006230:	4b35      	ldr	r3, [pc, #212]	; (8006308 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006232:	695a      	ldr	r2, [r3, #20]
 8006234:	4b35      	ldr	r3, [pc, #212]	; (800630c <RCCEx_PLLSAI2_Config+0x1dc>)
 8006236:	4013      	ands	r3, r2
 8006238:	687a      	ldr	r2, [r7, #4]
 800623a:	6892      	ldr	r2, [r2, #8]
 800623c:	0211      	lsls	r1, r2, #8
 800623e:	687a      	ldr	r2, [r7, #4]
 8006240:	68d2      	ldr	r2, [r2, #12]
 8006242:	06d2      	lsls	r2, r2, #27
 8006244:	4311      	orrs	r1, r2
 8006246:	687a      	ldr	r2, [r7, #4]
 8006248:	6852      	ldr	r2, [r2, #4]
 800624a:	3a01      	subs	r2, #1
 800624c:	0112      	lsls	r2, r2, #4
 800624e:	430a      	orrs	r2, r1
 8006250:	492d      	ldr	r1, [pc, #180]	; (8006308 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006252:	4313      	orrs	r3, r2
 8006254:	614b      	str	r3, [r1, #20]
 8006256:	e02d      	b.n	80062b4 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	2b01      	cmp	r3, #1
 800625c:	d115      	bne.n	800628a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800625e:	4b2a      	ldr	r3, [pc, #168]	; (8006308 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006260:	695a      	ldr	r2, [r3, #20]
 8006262:	4b2b      	ldr	r3, [pc, #172]	; (8006310 <RCCEx_PLLSAI2_Config+0x1e0>)
 8006264:	4013      	ands	r3, r2
 8006266:	687a      	ldr	r2, [r7, #4]
 8006268:	6892      	ldr	r2, [r2, #8]
 800626a:	0211      	lsls	r1, r2, #8
 800626c:	687a      	ldr	r2, [r7, #4]
 800626e:	6912      	ldr	r2, [r2, #16]
 8006270:	0852      	lsrs	r2, r2, #1
 8006272:	3a01      	subs	r2, #1
 8006274:	0552      	lsls	r2, r2, #21
 8006276:	4311      	orrs	r1, r2
 8006278:	687a      	ldr	r2, [r7, #4]
 800627a:	6852      	ldr	r2, [r2, #4]
 800627c:	3a01      	subs	r2, #1
 800627e:	0112      	lsls	r2, r2, #4
 8006280:	430a      	orrs	r2, r1
 8006282:	4921      	ldr	r1, [pc, #132]	; (8006308 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006284:	4313      	orrs	r3, r2
 8006286:	614b      	str	r3, [r1, #20]
 8006288:	e014      	b.n	80062b4 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800628a:	4b1f      	ldr	r3, [pc, #124]	; (8006308 <RCCEx_PLLSAI2_Config+0x1d8>)
 800628c:	695a      	ldr	r2, [r3, #20]
 800628e:	4b21      	ldr	r3, [pc, #132]	; (8006314 <RCCEx_PLLSAI2_Config+0x1e4>)
 8006290:	4013      	ands	r3, r2
 8006292:	687a      	ldr	r2, [r7, #4]
 8006294:	6892      	ldr	r2, [r2, #8]
 8006296:	0211      	lsls	r1, r2, #8
 8006298:	687a      	ldr	r2, [r7, #4]
 800629a:	6952      	ldr	r2, [r2, #20]
 800629c:	0852      	lsrs	r2, r2, #1
 800629e:	3a01      	subs	r2, #1
 80062a0:	0652      	lsls	r2, r2, #25
 80062a2:	4311      	orrs	r1, r2
 80062a4:	687a      	ldr	r2, [r7, #4]
 80062a6:	6852      	ldr	r2, [r2, #4]
 80062a8:	3a01      	subs	r2, #1
 80062aa:	0112      	lsls	r2, r2, #4
 80062ac:	430a      	orrs	r2, r1
 80062ae:	4916      	ldr	r1, [pc, #88]	; (8006308 <RCCEx_PLLSAI2_Config+0x1d8>)
 80062b0:	4313      	orrs	r3, r2
 80062b2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80062b4:	4b14      	ldr	r3, [pc, #80]	; (8006308 <RCCEx_PLLSAI2_Config+0x1d8>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a13      	ldr	r2, [pc, #76]	; (8006308 <RCCEx_PLLSAI2_Config+0x1d8>)
 80062ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80062be:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062c0:	f7fb f978 	bl	80015b4 <HAL_GetTick>
 80062c4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80062c6:	e009      	b.n	80062dc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80062c8:	f7fb f974 	bl	80015b4 <HAL_GetTick>
 80062cc:	4602      	mov	r2, r0
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	1ad3      	subs	r3, r2, r3
 80062d2:	2b02      	cmp	r3, #2
 80062d4:	d902      	bls.n	80062dc <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80062d6:	2303      	movs	r3, #3
 80062d8:	73fb      	strb	r3, [r7, #15]
          break;
 80062da:	e005      	b.n	80062e8 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80062dc:	4b0a      	ldr	r3, [pc, #40]	; (8006308 <RCCEx_PLLSAI2_Config+0x1d8>)
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d0ef      	beq.n	80062c8 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80062e8:	7bfb      	ldrb	r3, [r7, #15]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d106      	bne.n	80062fc <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80062ee:	4b06      	ldr	r3, [pc, #24]	; (8006308 <RCCEx_PLLSAI2_Config+0x1d8>)
 80062f0:	695a      	ldr	r2, [r3, #20]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	699b      	ldr	r3, [r3, #24]
 80062f6:	4904      	ldr	r1, [pc, #16]	; (8006308 <RCCEx_PLLSAI2_Config+0x1d8>)
 80062f8:	4313      	orrs	r3, r2
 80062fa:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80062fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3710      	adds	r7, #16
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}
 8006306:	bf00      	nop
 8006308:	40021000 	.word	0x40021000
 800630c:	07ff800f 	.word	0x07ff800f
 8006310:	ff9f800f 	.word	0xff9f800f
 8006314:	f9ff800f 	.word	0xf9ff800f

08006318 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 8006318:	b480      	push	{r7}
 800631a:	b089      	sub	sp, #36	; 0x24
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
 8006320:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8006322:	2300      	movs	r3, #0
 8006324:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 8006326:	2300      	movs	r3, #0
 8006328:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800632a:	2300      	movs	r3, #0
 800632c:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006334:	d10b      	bne.n	800634e <RCCEx_GetSAIxPeriphCLKFreq+0x36>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8006336:	4b7e      	ldr	r3, [pc, #504]	; (8006530 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006338:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800633c:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 8006340:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8006342:	69bb      	ldr	r3, [r7, #24]
 8006344:	2b60      	cmp	r3, #96	; 0x60
 8006346:	d112      	bne.n	800636e <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006348:	4b7a      	ldr	r3, [pc, #488]	; (8006534 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800634a:	61fb      	str	r3, [r7, #28]
 800634c:	e00f      	b.n	800636e <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006354:	d10b      	bne.n	800636e <RCCEx_GetSAIxPeriphCLKFreq+0x56>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8006356:	4b76      	ldr	r3, [pc, #472]	; (8006530 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006358:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800635c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006360:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8006362:	69bb      	ldr	r3, [r7, #24]
 8006364:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006368:	d101      	bne.n	800636e <RCCEx_GetSAIxPeriphCLKFreq+0x56>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 800636a:	4b72      	ldr	r3, [pc, #456]	; (8006534 <RCCEx_GetSAIxPeriphCLKFreq+0x21c>)
 800636c:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800636e:	69fb      	ldr	r3, [r7, #28]
 8006370:	2b00      	cmp	r3, #0
 8006372:	f040 80d6 	bne.w	8006522 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
  {
    pllvco = InputFrequency;
 8006376:	683b      	ldr	r3, [r7, #0]
 8006378:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 800637a:	69bb      	ldr	r3, [r7, #24]
 800637c:	2b40      	cmp	r3, #64	; 0x40
 800637e:	d003      	beq.n	8006388 <RCCEx_GetSAIxPeriphCLKFreq+0x70>
 8006380:	69bb      	ldr	r3, [r7, #24]
 8006382:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006386:	d13b      	bne.n	8006400 <RCCEx_GetSAIxPeriphCLKFreq+0xe8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8006388:	4b69      	ldr	r3, [pc, #420]	; (8006530 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006390:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006394:	f040 80c4 	bne.w	8006520 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
 8006398:	4b65      	ldr	r3, [pc, #404]	; (8006530 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800639a:	68db      	ldr	r3, [r3, #12]
 800639c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	f000 80bd 	beq.w	8006520 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80063a6:	4b62      	ldr	r3, [pc, #392]	; (8006530 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80063a8:	68db      	ldr	r3, [r3, #12]
 80063aa:	091b      	lsrs	r3, r3, #4
 80063ac:	f003 030f 	and.w	r3, r3, #15
 80063b0:	3301      	adds	r3, #1
 80063b2:	693a      	ldr	r2, [r7, #16]
 80063b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80063b8:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80063ba:	4b5d      	ldr	r3, [pc, #372]	; (8006530 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80063bc:	68db      	ldr	r3, [r3, #12]
 80063be:	0a1b      	lsrs	r3, r3, #8
 80063c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80063c4:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
 80063c6:	4b5a      	ldr	r3, [pc, #360]	; (8006530 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80063c8:	68db      	ldr	r3, [r3, #12]
 80063ca:	0edb      	lsrs	r3, r3, #27
 80063cc:	f003 031f 	and.w	r3, r3, #31
 80063d0:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d10a      	bne.n	80063ee <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80063d8:	4b55      	ldr	r3, [pc, #340]	; (8006530 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80063da:	68db      	ldr	r3, [r3, #12]
 80063dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d002      	beq.n	80063ea <RCCEx_GetSAIxPeriphCLKFreq+0xd2>
          {
            pllp = 17U;
 80063e4:	2311      	movs	r3, #17
 80063e6:	617b      	str	r3, [r7, #20]
 80063e8:	e001      	b.n	80063ee <RCCEx_GetSAIxPeriphCLKFreq+0xd6>
          }
          else
          {
            pllp = 7U;
 80063ea:	2307      	movs	r3, #7
 80063ec:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80063ee:	693b      	ldr	r3, [r7, #16]
 80063f0:	68fa      	ldr	r2, [r7, #12]
 80063f2:	fb03 f202 	mul.w	r2, r3, r2
 80063f6:	697b      	ldr	r3, [r7, #20]
 80063f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80063fc:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80063fe:	e08f      	b.n	8006520 <RCCEx_GetSAIxPeriphCLKFreq+0x208>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8006400:	69bb      	ldr	r3, [r7, #24]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d13a      	bne.n	800647c <RCCEx_GetSAIxPeriphCLKFreq+0x164>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8006406:	4b4a      	ldr	r3, [pc, #296]	; (8006530 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800640e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006412:	f040 8086 	bne.w	8006522 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 8006416:	4b46      	ldr	r3, [pc, #280]	; (8006530 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006418:	691b      	ldr	r3, [r3, #16]
 800641a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800641e:	2b00      	cmp	r3, #0
 8006420:	d07f      	beq.n	8006522 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
 8006422:	4b43      	ldr	r3, [pc, #268]	; (8006530 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006424:	691b      	ldr	r3, [r3, #16]
 8006426:	091b      	lsrs	r3, r3, #4
 8006428:	f003 030f 	and.w	r3, r3, #15
 800642c:	3301      	adds	r3, #1
 800642e:	693a      	ldr	r2, [r7, #16]
 8006430:	fbb2 f3f3 	udiv	r3, r2, r3
 8006434:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8006436:	4b3e      	ldr	r3, [pc, #248]	; (8006530 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006438:	691b      	ldr	r3, [r3, #16]
 800643a:	0a1b      	lsrs	r3, r3, #8
 800643c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006440:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
 8006442:	4b3b      	ldr	r3, [pc, #236]	; (8006530 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006444:	691b      	ldr	r3, [r3, #16]
 8006446:	0edb      	lsrs	r3, r3, #27
 8006448:	f003 031f 	and.w	r3, r3, #31
 800644c:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 800644e:	697b      	ldr	r3, [r7, #20]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d10a      	bne.n	800646a <RCCEx_GetSAIxPeriphCLKFreq+0x152>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8006454:	4b36      	ldr	r3, [pc, #216]	; (8006530 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 8006456:	691b      	ldr	r3, [r3, #16]
 8006458:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800645c:	2b00      	cmp	r3, #0
 800645e:	d002      	beq.n	8006466 <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
          {
            pllp = 17U;
 8006460:	2311      	movs	r3, #17
 8006462:	617b      	str	r3, [r7, #20]
 8006464:	e001      	b.n	800646a <RCCEx_GetSAIxPeriphCLKFreq+0x152>
          }
          else
          {
            pllp = 7U;
 8006466:	2307      	movs	r3, #7
 8006468:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	68fa      	ldr	r2, [r7, #12]
 800646e:	fb03 f202 	mul.w	r2, r3, r2
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	fbb2 f3f3 	udiv	r3, r2, r3
 8006478:	61fb      	str	r3, [r7, #28]
 800647a:	e052      	b.n	8006522 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      }
    }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
 800647c:	69bb      	ldr	r3, [r7, #24]
 800647e:	2b80      	cmp	r3, #128	; 0x80
 8006480:	d003      	beq.n	800648a <RCCEx_GetSAIxPeriphCLKFreq+0x172>
 8006482:	69bb      	ldr	r3, [r7, #24]
 8006484:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006488:	d109      	bne.n	800649e <RCCEx_GetSAIxPeriphCLKFreq+0x186>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800648a:	4b29      	ldr	r3, [pc, #164]	; (8006530 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006492:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006496:	d144      	bne.n	8006522 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
        frequency = HSI_VALUE;
 8006498:	4b27      	ldr	r3, [pc, #156]	; (8006538 <RCCEx_GetSAIxPeriphCLKFreq+0x220>)
 800649a:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800649c:	e041      	b.n	8006522 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800649e:	69bb      	ldr	r3, [r7, #24]
 80064a0:	2b20      	cmp	r3, #32
 80064a2:	d003      	beq.n	80064ac <RCCEx_GetSAIxPeriphCLKFreq+0x194>
 80064a4:	69bb      	ldr	r3, [r7, #24]
 80064a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80064aa:	d13a      	bne.n	8006522 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 80064ac:	4b20      	ldr	r3, [pc, #128]	; (8006530 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80064b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80064b8:	d133      	bne.n	8006522 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
 80064ba:	4b1d      	ldr	r3, [pc, #116]	; (8006530 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80064bc:	695b      	ldr	r3, [r3, #20]
 80064be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d02d      	beq.n	8006522 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
 80064c6:	4b1a      	ldr	r3, [pc, #104]	; (8006530 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80064c8:	695b      	ldr	r3, [r3, #20]
 80064ca:	091b      	lsrs	r3, r3, #4
 80064cc:	f003 030f 	and.w	r3, r3, #15
 80064d0:	3301      	adds	r3, #1
 80064d2:	693a      	ldr	r2, [r7, #16]
 80064d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80064d8:	613b      	str	r3, [r7, #16]
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80064da:	4b15      	ldr	r3, [pc, #84]	; (8006530 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80064dc:	695b      	ldr	r3, [r3, #20]
 80064de:	0a1b      	lsrs	r3, r3, #8
 80064e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80064e4:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
 80064e6:	4b12      	ldr	r3, [pc, #72]	; (8006530 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80064e8:	695b      	ldr	r3, [r3, #20]
 80064ea:	0edb      	lsrs	r3, r3, #27
 80064ec:	f003 031f 	and.w	r3, r3, #31
 80064f0:	617b      	str	r3, [r7, #20]
#endif
        if(pllp == 0U)
 80064f2:	697b      	ldr	r3, [r7, #20]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d10a      	bne.n	800650e <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80064f8:	4b0d      	ldr	r3, [pc, #52]	; (8006530 <RCCEx_GetSAIxPeriphCLKFreq+0x218>)
 80064fa:	695b      	ldr	r3, [r3, #20]
 80064fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006500:	2b00      	cmp	r3, #0
 8006502:	d002      	beq.n	800650a <RCCEx_GetSAIxPeriphCLKFreq+0x1f2>
          {
            pllp = 17U;
 8006504:	2311      	movs	r3, #17
 8006506:	617b      	str	r3, [r7, #20]
 8006508:	e001      	b.n	800650e <RCCEx_GetSAIxPeriphCLKFreq+0x1f6>
          }
          else
          {
            pllp = 7U;
 800650a:	2307      	movs	r3, #7
 800650c:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	68fa      	ldr	r2, [r7, #12]
 8006512:	fb03 f202 	mul.w	r2, r3, r2
 8006516:	697b      	ldr	r3, [r7, #20]
 8006518:	fbb2 f3f3 	udiv	r3, r2, r3
 800651c:	61fb      	str	r3, [r7, #28]
 800651e:	e000      	b.n	8006522 <RCCEx_GetSAIxPeriphCLKFreq+0x20a>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 8006520:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 8006522:	69fb      	ldr	r3, [r7, #28]
}
 8006524:	4618      	mov	r0, r3
 8006526:	3724      	adds	r7, #36	; 0x24
 8006528:	46bd      	mov	sp, r7
 800652a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652e:	4770      	bx	lr
 8006530:	40021000 	.word	0x40021000
 8006534:	001fff68 	.word	0x001fff68
 8006538:	00f42400 	.word	0x00f42400

0800653c <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b08a      	sub	sp, #40	; 0x28
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade, unitsize;
  uint32_t tickstart;
#endif

  /* Check the SD handle allocation */
  if(hsd == NULL)
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d101      	bne.n	800654e <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800654a:	2301      	movs	r3, #1
 800654c:	e078      	b.n	8006640 <HAL_SD_Init+0x104>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006554:	b2db      	uxtb	r3, r3
 8006556:	2b00      	cmp	r3, #0
 8006558:	d105      	bne.n	8006566 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2200      	movs	r2, #0
 800655e:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8006560:	6878      	ldr	r0, [r7, #4]
 8006562:	f7fa fd91 	bl	8001088 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2203      	movs	r2, #3
 800656a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800656e:	6878      	ldr	r0, [r7, #4]
 8006570:	f000 f86a 	bl	8006648 <HAL_SD_InitCard>
 8006574:	4603      	mov	r3, r0
 8006576:	2b00      	cmp	r3, #0
 8006578:	d001      	beq.n	800657e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800657a:	2301      	movs	r3, #1
 800657c:	e060      	b.n	8006640 <HAL_SD_Init+0x104>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  if( HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800657e:	f107 0308 	add.w	r3, r7, #8
 8006582:	4619      	mov	r1, r3
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	f000 fdb5 	bl	80070f4 <HAL_SD_GetCardStatus>
 800658a:	4603      	mov	r3, r0
 800658c:	2b00      	cmp	r3, #0
 800658e:	d001      	beq.n	8006594 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 8006590:	2301      	movs	r3, #1
 8006592:	e055      	b.n	8006640 <HAL_SD_Init+0x104>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 8006594:	7e3b      	ldrb	r3, [r7, #24]
 8006596:	b2db      	uxtb	r3, r3
 8006598:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800659a:	7e7b      	ldrb	r3, [r7, #25]
 800659c:	b2db      	uxtb	r3, r3
 800659e:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065a4:	2b01      	cmp	r3, #1
 80065a6:	d10a      	bne.n	80065be <HAL_SD_Init+0x82>
 80065a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d102      	bne.n	80065b4 <HAL_SD_Init+0x78>
 80065ae:	6a3b      	ldr	r3, [r7, #32]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d004      	beq.n	80065be <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80065ba:	65da      	str	r2, [r3, #92]	; 0x5c
 80065bc:	e00b      	b.n	80065d6 <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065c2:	2b01      	cmp	r3, #1
 80065c4:	d104      	bne.n	80065d0 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80065cc:	65da      	str	r2, [r3, #92]	; 0x5c
 80065ce:	e002      	b.n	80065d6 <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2200      	movs	r2, #0
 80065d4:	65da      	str	r2, [r3, #92]	; 0x5c
    }

  }
  /* Configure the bus wide */
  if(HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	68db      	ldr	r3, [r3, #12]
 80065da:	4619      	mov	r1, r3
 80065dc:	6878      	ldr	r0, [r7, #4]
 80065de:	f000 fe6b 	bl	80072b8 <HAL_SD_ConfigWideBusOperation>
 80065e2:	4603      	mov	r3, r0
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d001      	beq.n	80065ec <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 80065e8:	2301      	movs	r3, #1
 80065ea:	e029      	b.n	8006640 <HAL_SD_Init+0x104>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 80065ec:	f7fa ffe2 	bl	80015b4 <HAL_GetTick>
 80065f0:	61f8      	str	r0, [r7, #28]
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 80065f2:	e014      	b.n	800661e <HAL_SD_Init+0xe2>
  {
    if((HAL_GetTick()-tickstart) >=  SDMMC_DATATIMEOUT)
 80065f4:	f7fa ffde 	bl	80015b4 <HAL_GetTick>
 80065f8:	4602      	mov	r2, r0
 80065fa:	69fb      	ldr	r3, [r7, #28]
 80065fc:	1ad3      	subs	r3, r2, r3
 80065fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006602:	d10c      	bne.n	800661e <HAL_SD_Init+0xe2>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800660a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State= HAL_SD_STATE_READY;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2201      	movs	r2, #1
 8006610:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2200      	movs	r2, #0
 8006618:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_TIMEOUT;
 800661a:	2303      	movs	r3, #3
 800661c:	e010      	b.n	8006640 <HAL_SD_Init+0x104>
  while((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f000 ff5e 	bl	80074e0 <HAL_SD_GetCardState>
 8006624:	4603      	mov	r3, r0
 8006626:	2b04      	cmp	r3, #4
 8006628:	d1e4      	bne.n	80065f4 <HAL_SD_Init+0xb8>
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2200      	movs	r2, #0
 800662e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2200      	movs	r2, #0
 8006634:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2201      	movs	r2, #1
 800663a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800663e:	2300      	movs	r3, #0
}
 8006640:	4618      	mov	r0, r3
 8006642:	3728      	adds	r7, #40	; 0x28
 8006644:	46bd      	mov	sp, r7
 8006646:	bd80      	pop	{r7, pc}

08006648 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006648:	b5b0      	push	{r4, r5, r7, lr}
 800664a:	b08e      	sub	sp, #56	; 0x38
 800664c:	af04      	add	r7, sp, #16
 800664e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8006650:	2300      	movs	r3, #0
 8006652:	60bb      	str	r3, [r7, #8]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8006654:	2300      	movs	r3, #0
 8006656:	60fb      	str	r3, [r7, #12]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8006658:	2300      	movs	r3, #0
 800665a:	613b      	str	r3, [r7, #16]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800665c:	2300      	movs	r3, #0
 800665e:	617b      	str	r3, [r7, #20]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 8006660:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8006664:	f7fe fd50 	bl	8005108 <HAL_RCCEx_GetPeriphCLKFreq>
 8006668:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 800666a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800666c:	2b00      	cmp	r3, #0
 800666e:	d109      	bne.n	8006684 <HAL_SD_InitCard+0x3c>
  {
      hsd->State = HAL_SD_STATE_READY;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2201      	movs	r2, #1
 8006674:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800667e:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8006680:	2301      	movs	r3, #1
 8006682:	e079      	b.n	8006778 <HAL_SD_InitCard+0x130>
  }
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  Init.ClockDiv = ((sdmmc_clk / SD_INIT_FREQ) - 2U);
#else
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 8006684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006686:	0a1b      	lsrs	r3, r3, #8
 8006688:	4a3d      	ldr	r2, [pc, #244]	; (8006780 <HAL_SD_InitCard+0x138>)
 800668a:	fba2 2303 	umull	r2, r3, r2, r3
 800668e:	091b      	lsrs	r3, r3, #4
 8006690:	61bb      	str	r3, [r7, #24]
#endif

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  Init.Transceiver = hsd->Init.Transceiver;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	699b      	ldr	r3, [r3, #24]
 8006696:	61fb      	str	r3, [r7, #28]
  if(hsd->Init.Transceiver == SDMMC_TRANSCEIVER_ENABLE)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	699b      	ldr	r3, [r3, #24]
 800669c:	2b01      	cmp	r3, #1
 800669e:	d107      	bne.n	80066b0 <HAL_SD_InitCard+0x68>
  {
    /* Set Transceiver polarity */
    hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	681a      	ldr	r2, [r3, #0]
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f042 0210 	orr.w	r2, r2, #16
 80066ae:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681d      	ldr	r5, [r3, #0]
 80066b4:	466c      	mov	r4, sp
 80066b6:	f107 0314 	add.w	r3, r7, #20
 80066ba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80066be:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80066c2:	f107 0308 	add.w	r3, r7, #8
 80066c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80066c8:	4628      	mov	r0, r5
 80066ca:	f002 f90f 	bl	80088ec <SDMMC_Init>
  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4618      	mov	r0, r3
 80066d4:	f002 f952 	bl	800897c <SDMMC_PowerState_ON>
  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  sdmmc_clk = sdmmc_clk/(Init.ClockDiv + 2U);
#else
  sdmmc_clk = sdmmc_clk/(2U*Init.ClockDiv);
 80066d8:	69bb      	ldr	r3, [r7, #24]
 80066da:	005b      	lsls	r3, r3, #1
 80066dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80066de:	fbb2 f3f3 	udiv	r3, r2, r3
 80066e2:	627b      	str	r3, [r7, #36]	; 0x24
#endif
  HAL_Delay(1U+ (74U*1000U/(sdmmc_clk)));
 80066e4:	4a27      	ldr	r2, [pc, #156]	; (8006784 <HAL_SD_InitCard+0x13c>)
 80066e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80066ec:	3301      	adds	r3, #1
 80066ee:	4618      	mov	r0, r3
 80066f0:	f7fa ff6c 	bl	80015cc <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80066f4:	6878      	ldr	r0, [r7, #4]
 80066f6:	f000 ffd3 	bl	80076a0 <SD_PowerON>
 80066fa:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80066fc:	6a3b      	ldr	r3, [r7, #32]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d00b      	beq.n	800671a <HAL_SD_InitCard+0xd2>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2201      	movs	r2, #1
 8006706:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800670e:	6a3b      	ldr	r3, [r7, #32]
 8006710:	431a      	orrs	r2, r3
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006716:	2301      	movs	r3, #1
 8006718:	e02e      	b.n	8006778 <HAL_SD_InitCard+0x130>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f000 ff00 	bl	8007520 <SD_InitCard>
 8006720:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006722:	6a3b      	ldr	r3, [r7, #32]
 8006724:	2b00      	cmp	r3, #0
 8006726:	d00b      	beq.n	8006740 <HAL_SD_InitCard+0xf8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2201      	movs	r2, #1
 800672c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006734:	6a3b      	ldr	r3, [r7, #32]
 8006736:	431a      	orrs	r2, r3
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800673c:	2301      	movs	r3, #1
 800673e:	e01b      	b.n	8006778 <HAL_SD_InitCard+0x130>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006748:	4618      	mov	r0, r3
 800674a:	f002 f9ad 	bl	8008aa8 <SDMMC_CmdBlockLength>
 800674e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006750:	6a3b      	ldr	r3, [r7, #32]
 8006752:	2b00      	cmp	r3, #0
 8006754:	d00f      	beq.n	8006776 <HAL_SD_InitCard+0x12e>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	4a0b      	ldr	r2, [pc, #44]	; (8006788 <HAL_SD_InitCard+0x140>)
 800675c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006762:	6a3b      	ldr	r3, [r7, #32]
 8006764:	431a      	orrs	r2, r3
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2201      	movs	r2, #1
 800676e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006772:	2301      	movs	r3, #1
 8006774:	e000      	b.n	8006778 <HAL_SD_InitCard+0x130>
  }

  return HAL_OK;
 8006776:	2300      	movs	r3, #0
}
 8006778:	4618      	mov	r0, r3
 800677a:	3728      	adds	r7, #40	; 0x28
 800677c:	46bd      	mov	sp, r7
 800677e:	bdb0      	pop	{r4, r5, r7, pc}
 8006780:	014f8b59 	.word	0x014f8b59
 8006784:	00012110 	.word	0x00012110
 8006788:	1fe00fff 	.word	0x1fe00fff

0800678c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd Block Address from where data is to be read
  * @param  NumberOfBlocks Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b08c      	sub	sp, #48	; 0x30
 8006790:	af00      	add	r7, sp, #0
 8006792:	60f8      	str	r0, [r7, #12]
 8006794:	60b9      	str	r1, [r7, #8]
 8006796:	607a      	str	r2, [r7, #4]
 8006798:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800679e:	68bb      	ldr	r3, [r7, #8]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d107      	bne.n	80067b4 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067a8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80067b0:	2301      	movs	r3, #1
 80067b2:	e08d      	b.n	80068d0 <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80067ba:	b2db      	uxtb	r3, r3
 80067bc:	2b01      	cmp	r3, #1
 80067be:	f040 8086 	bne.w	80068ce <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	2200      	movs	r2, #0
 80067c6:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80067c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	441a      	add	r2, r3
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067d2:	429a      	cmp	r2, r3
 80067d4:	d907      	bls.n	80067e6 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067da:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80067e2:	2301      	movs	r3, #1
 80067e4:	e074      	b.n	80068d0 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	2203      	movs	r2, #3
 80067ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	2200      	movs	r2, #0
 80067f4:	62da      	str	r2, [r3, #44]	; 0x2c
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
#else
      hsd->pRxBuffPtr = pData;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	68ba      	ldr	r2, [r7, #8]
 80067fa:	629a      	str	r2, [r3, #40]	; 0x28
      hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	025a      	lsls	r2, r3, #9
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006808:	2b01      	cmp	r3, #1
 800680a:	d002      	beq.n	8006812 <HAL_SD_ReadBlocks_DMA+0x86>
      {
        add *= 512U;
 800680c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800680e:	025b      	lsls	r3, r3, #9
 8006810:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006812:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006816:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006818:	683b      	ldr	r3, [r7, #0]
 800681a:	025b      	lsls	r3, r3, #9
 800681c:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800681e:	2390      	movs	r3, #144	; 0x90
 8006820:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8006822:	2302      	movs	r3, #2
 8006824:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006826:	2300      	movs	r3, #0
 8006828:	623b      	str	r3, [r7, #32]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      config.DPSM          = SDMMC_DPSM_DISABLE;
 800682a:	2300      	movs	r3, #0
 800682c:	627b      	str	r3, [r7, #36]	; 0x24
#else
      config.DPSM          = SDMMC_DPSM_ENABLE;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f107 0210 	add.w	r2, r7, #16
 8006836:	4611      	mov	r1, r2
 8006838:	4618      	mov	r0, r3
 800683a:	f002 f909 	bl	8008a50 <SDMMC_ConfigData>

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

      __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	68da      	ldr	r2, [r3, #12]
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800684c:	60da      	str	r2, [r3, #12]
      hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	68ba      	ldr	r2, [r7, #8]
 8006854:	659a      	str	r2, [r3, #88]	; 0x58
      hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	2201      	movs	r2, #1
 800685c:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	2b01      	cmp	r3, #1
 8006862:	d90a      	bls.n	800687a <HAL_SD_ReadBlocks_DMA+0xee>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2282      	movs	r2, #130	; 0x82
 8006868:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006870:	4618      	mov	r0, r3
 8006872:	f002 f95f 	bl	8008b34 <SDMMC_CmdReadMultiBlock>
 8006876:	62f8      	str	r0, [r7, #44]	; 0x2c
 8006878:	e009      	b.n	800688e <HAL_SD_ReadBlocks_DMA+0x102>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	2281      	movs	r2, #129	; 0x81
 800687e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006886:	4618      	mov	r0, r3
 8006888:	f002 f931 	bl	8008aee <SDMMC_CmdReadSingleBlock>
 800688c:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800688e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006890:	2b00      	cmp	r3, #0
 8006892:	d012      	beq.n	80068ba <HAL_SD_ReadBlocks_DMA+0x12e>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4a0f      	ldr	r2, [pc, #60]	; (80068d8 <HAL_SD_ReadBlocks_DMA+0x14c>)
 800689a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068a2:	431a      	orrs	r2, r3
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	2201      	movs	r2, #1
 80068ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	2200      	movs	r2, #0
 80068b4:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80068b6:	2301      	movs	r3, #1
 80068b8:	e00a      	b.n	80068d0 <HAL_SD_ReadBlocks_DMA+0x144>
      }

      /* Enable transfer interrupts */
      __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 80068c8:	63da      	str	r2, [r3, #60]	; 0x3c

      return HAL_OK;
 80068ca:	2300      	movs	r3, #0
 80068cc:	e000      	b.n	80068d0 <HAL_SD_ReadBlocks_DMA+0x144>
    }
#endif
  }
  else
  {
    return HAL_BUSY;
 80068ce:	2302      	movs	r3, #2
  }
}
 80068d0:	4618      	mov	r0, r3
 80068d2:	3730      	adds	r7, #48	; 0x30
 80068d4:	46bd      	mov	sp, r7
 80068d6:	bd80      	pop	{r7, pc}
 80068d8:	1fe00fff 	.word	0x1fe00fff

080068dc <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd Block Address where data will be written
  * @param  NumberOfBlocks Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80068dc:	b580      	push	{r7, lr}
 80068de:	b08c      	sub	sp, #48	; 0x30
 80068e0:	af00      	add	r7, sp, #0
 80068e2:	60f8      	str	r0, [r7, #12]
 80068e4:	60b9      	str	r1, [r7, #8]
 80068e6:	607a      	str	r2, [r7, #4]
 80068e8:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d107      	bne.n	8006904 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068f8:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006900:	2301      	movs	r3, #1
 8006902:	e08d      	b.n	8006a20 <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800690a:	b2db      	uxtb	r3, r3
 800690c:	2b01      	cmp	r3, #1
 800690e:	f040 8086 	bne.w	8006a1e <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2200      	movs	r2, #0
 8006916:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006918:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	441a      	add	r2, r3
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006922:	429a      	cmp	r2, r3
 8006924:	d907      	bls.n	8006936 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800692a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8006932:	2301      	movs	r3, #1
 8006934:	e074      	b.n	8006a20 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	2203      	movs	r2, #3
 800693a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	2200      	movs	r2, #0
 8006944:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    hsd->pTxBuffPtr = pData;
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	68ba      	ldr	r2, [r7, #8]
 800694a:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	025a      	lsls	r2, r3, #9
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006958:	2b01      	cmp	r3, #1
 800695a:	d002      	beq.n	8006962 <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= 512U;
 800695c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800695e:	025b      	lsls	r3, r3, #9
 8006960:	62bb      	str	r3, [r7, #40]	; 0x28
    }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006962:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006966:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	025b      	lsls	r3, r3, #9
 800696c:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800696e:	2390      	movs	r3, #144	; 0x90
 8006970:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8006972:	2300      	movs	r3, #0
 8006974:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006976:	2300      	movs	r3, #0
 8006978:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800697a:	2300      	movs	r3, #0
 800697c:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f107 0210 	add.w	r2, r7, #16
 8006986:	4611      	mov	r1, r2
 8006988:	4618      	mov	r0, r3
 800698a:	f002 f861 	bl	8008a50 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE( hsd->Instance);
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	68da      	ldr	r2, [r3, #12]
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800699c:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	68ba      	ldr	r2, [r7, #8]
 80069a4:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	2201      	movs	r2, #1
 80069ac:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	2b01      	cmp	r3, #1
 80069b2:	d90a      	bls.n	80069ca <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	22a0      	movs	r2, #160	; 0xa0
 80069b8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80069c0:	4618      	mov	r0, r3
 80069c2:	f002 f8fd 	bl	8008bc0 <SDMMC_CmdWriteMultiBlock>
 80069c6:	62f8      	str	r0, [r7, #44]	; 0x2c
 80069c8:	e009      	b.n	80069de <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	2290      	movs	r2, #144	; 0x90
 80069ce:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80069d6:	4618      	mov	r0, r3
 80069d8:	f002 f8cf 	bl	8008b7a <SDMMC_CmdWriteSingleBlock>
 80069dc:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80069de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d012      	beq.n	8006a0a <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4a0f      	ldr	r2, [pc, #60]	; (8006a28 <HAL_SD_WriteBlocks_DMA+0x14c>)
 80069ea:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80069f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069f2:	431a      	orrs	r2, r3
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	2201      	movs	r2, #1
 80069fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	2200      	movs	r2, #0
 8006a04:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006a06:	2301      	movs	r3, #1
 8006a08:	e00a      	b.n	8006a20 <HAL_SD_WriteBlocks_DMA+0x144>

      /* Enable SD Error interrupts */
      __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));
#else
      /* Enable transfer interrupts */
      __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f442 728d 	orr.w	r2, r2, #282	; 0x11a
 8006a18:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

      return HAL_OK;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	e000      	b.n	8006a20 <HAL_SD_WriteBlocks_DMA+0x144>
    }
#endif
  }
  else
  {
    return HAL_BUSY;
 8006a1e:	2302      	movs	r3, #2
  }
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	3730      	adds	r7, #48	; 0x30
 8006a24:	46bd      	mov	sp, r7
 8006a26:	bd80      	pop	{r7, pc}
 8006a28:	1fe00fff 	.word	0x1fe00fff

08006a2c <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b084      	sub	sp, #16
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a38:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d008      	beq.n	8006a5a <HAL_SD_IRQHandler+0x2e>
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	f003 0308 	and.w	r3, r3, #8
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d003      	beq.n	8006a5a <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8006a52:	6878      	ldr	r0, [r7, #4]
 8006a54:	f001 f98e 	bl	8007d74 <SD_Read_IT>
 8006a58:	e199      	b.n	8006d8e <HAL_SD_IRQHandler+0x362>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	f000 80ae 	beq.w	8006bc6 <HAL_SD_IRQHandler+0x19a>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006a72:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT |\
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a7a:	687a      	ldr	r2, [r7, #4]
 8006a7c:	6812      	ldr	r2, [r2, #0]
 8006a7e:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 8006a82:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8006a86:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8006a96:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	68da      	ldr	r2, [r3, #12]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006aa6:	60da      	str	r2, [r3, #12]
#else
    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    if((context & SD_CONTEXT_IT) != 0U)
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	f003 0308 	and.w	r3, r3, #8
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d038      	beq.n	8006b24 <HAL_SD_IRQHandler+0xf8>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	f003 0302 	and.w	r3, r3, #2
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d104      	bne.n	8006ac6 <HAL_SD_IRQHandler+0x9a>
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	f003 0320 	and.w	r3, r3, #32
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d011      	beq.n	8006aea <HAL_SD_IRQHandler+0xbe>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	4618      	mov	r0, r3
 8006acc:	f002 f89c 	bl	8008c08 <SDMMC_CmdStopTransfer>
 8006ad0:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8006ad2:	68bb      	ldr	r3, [r7, #8]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d008      	beq.n	8006aea <HAL_SD_IRQHandler+0xbe>
        {
          hsd->ErrorCode |= errorstate;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	431a      	orrs	r2, r3
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8006ae4:	6878      	ldr	r0, [r7, #4]
 8006ae6:	f000 f957 	bl	8006d98 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a90      	ldr	r2, [pc, #576]	; (8006d30 <HAL_SD_IRQHandler+0x304>)
 8006af0:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2201      	movs	r2, #1
 8006af6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2200      	movs	r2, #0
 8006afe:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f003 0301 	and.w	r3, r3, #1
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d104      	bne.n	8006b14 <HAL_SD_IRQHandler+0xe8>
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	f003 0302 	and.w	r3, r3, #2
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d003      	beq.n	8006b1c <HAL_SD_IRQHandler+0xf0>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8006b14:	6878      	ldr	r0, [r7, #4]
 8006b16:	f002 fd63 	bl	80095e0 <HAL_SD_RxCpltCallback>
 8006b1a:	e138      	b.n	8006d8e <HAL_SD_IRQHandler+0x362>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	f002 fd55 	bl	80095cc <HAL_SD_TxCpltCallback>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else
  {
    /* Nothing to do */
  }
}
 8006b22:	e134      	b.n	8006d8e <HAL_SD_IRQHandler+0x362>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	f000 812f 	beq.w	8006d8e <HAL_SD_IRQHandler+0x362>
      hsd->Instance->DLEN = 0;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	2200      	movs	r2, #0
 8006b36:	629a      	str	r2, [r3, #40]	; 0x28
      hsd->Instance->DCTRL = 0;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	62da      	str	r2, [r3, #44]	; 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	2200      	movs	r2, #0
 8006b46:	651a      	str	r2, [r3, #80]	; 0x50
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	f003 0302 	and.w	r3, r3, #2
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d104      	bne.n	8006b5c <HAL_SD_IRQHandler+0x130>
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	f003 0320 	and.w	r3, r3, #32
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d011      	beq.n	8006b80 <HAL_SD_IRQHandler+0x154>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	4618      	mov	r0, r3
 8006b62:	f002 f851 	bl	8008c08 <SDMMC_CmdStopTransfer>
 8006b66:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d008      	beq.n	8006b80 <HAL_SD_IRQHandler+0x154>
          hsd->ErrorCode |= errorstate;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	431a      	orrs	r2, r3
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8006b7a:	6878      	ldr	r0, [r7, #4]
 8006b7c:	f000 f90c 	bl	8006d98 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2201      	movs	r2, #1
 8006b84:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	f003 0310 	and.w	r3, r3, #16
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d104      	bne.n	8006ba2 <HAL_SD_IRQHandler+0x176>
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	f003 0320 	and.w	r3, r3, #32
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d002      	beq.n	8006ba8 <HAL_SD_IRQHandler+0x17c>
        HAL_SD_TxCpltCallback(hsd);
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	f002 fd12 	bl	80095cc <HAL_SD_TxCpltCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	f003 0301 	and.w	r3, r3, #1
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d105      	bne.n	8006bbe <HAL_SD_IRQHandler+0x192>
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	f003 0302 	and.w	r3, r3, #2
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	f000 80e8 	beq.w	8006d8e <HAL_SD_IRQHandler+0x362>
        HAL_SD_RxCpltCallback(hsd);
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f002 fd0e 	bl	80095e0 <HAL_SD_RxCpltCallback>
}
 8006bc4:	e0e3      	b.n	8006d8e <HAL_SD_IRQHandler+0x362>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bcc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d008      	beq.n	8006be6 <HAL_SD_IRQHandler+0x1ba>
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f003 0308 	and.w	r3, r3, #8
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d003      	beq.n	8006be6 <HAL_SD_IRQHandler+0x1ba>
    SD_Write_IT(hsd);
 8006bde:	6878      	ldr	r0, [r7, #4]
 8006be0:	f001 f919 	bl	8007e16 <SD_Write_IT>
 8006be4:	e0d3      	b.n	8006d8e <HAL_SD_IRQHandler+0x362>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bec:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	f000 809f 	beq.w	8006d34 <HAL_SD_IRQHandler+0x308>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bfc:	f003 0302 	and.w	r3, r3, #2
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d005      	beq.n	8006c10 <HAL_SD_IRQHandler+0x1e4>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c08:	f043 0202 	orr.w	r2, r3, #2
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c16:	f003 0308 	and.w	r3, r3, #8
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d005      	beq.n	8006c2a <HAL_SD_IRQHandler+0x1fe>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c22:	f043 0208 	orr.w	r2, r3, #8
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c30:	f003 0320 	and.w	r3, r3, #32
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d005      	beq.n	8006c44 <HAL_SD_IRQHandler+0x218>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c3c:	f043 0220 	orr.w	r2, r3, #32
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006c4a:	f003 0310 	and.w	r3, r3, #16
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d005      	beq.n	8006c5e <HAL_SD_IRQHandler+0x232>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c56:	f043 0210 	orr.w	r2, r3, #16
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	4a33      	ldr	r2, [pc, #204]	; (8006d30 <HAL_SD_IRQHandler+0x304>)
 8006c64:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8006c74:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	68da      	ldr	r2, [r3, #12]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c84:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006c94:	62da      	str	r2, [r3, #44]	; 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	68da      	ldr	r2, [r3, #12]
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006ca4:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4618      	mov	r0, r3
 8006cac:	f001 ffac 	bl	8008c08 <SDMMC_CmdStopTransfer>
 8006cb0:	4602      	mov	r2, r0
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cb6:	431a      	orrs	r2, r3
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	68da      	ldr	r2, [r3, #12]
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006cca:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006cd4:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	f003 0308 	and.w	r3, r3, #8
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d00a      	beq.n	8006cf6 <HAL_SD_IRQHandler+0x2ca>
      hsd->State = HAL_SD_STATE_READY;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2201      	movs	r2, #1
 8006ce4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2200      	movs	r2, #0
 8006cec:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f000 f852 	bl	8006d98 <HAL_SD_ErrorCallback>
}
 8006cf4:	e04b      	b.n	8006d8e <HAL_SD_IRQHandler+0x362>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d046      	beq.n	8006d8e <HAL_SD_IRQHandler+0x362>
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d042      	beq.n	8006d8e <HAL_SD_IRQHandler+0x362>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8006d16:	63da      	str	r2, [r3, #60]	; 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	651a      	str	r2, [r3, #80]	; 0x50
        hsd->State = HAL_SD_STATE_READY;
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	2201      	movs	r2, #1
 8006d24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_ErrorCallback(hsd);
 8006d28:	6878      	ldr	r0, [r7, #4]
 8006d2a:	f000 f835 	bl	8006d98 <HAL_SD_ErrorCallback>
}
 8006d2e:	e02e      	b.n	8006d8e <HAL_SD_IRQHandler+0x362>
 8006d30:	18000f3a 	.word	0x18000f3a
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006d3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d025      	beq.n	8006d8e <HAL_SD_IRQHandler+0x362>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d4a:	639a      	str	r2, [r3, #56]	; 0x38
    if(READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d52:	f003 0304 	and.w	r3, r3, #4
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d10c      	bne.n	8006d74 <HAL_SD_IRQHandler+0x348>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	f003 0320 	and.w	r3, r3, #32
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d003      	beq.n	8006d6c <HAL_SD_IRQHandler+0x340>
        HAL_SDEx_Write_DMADoubleBuffer1CpltCallback(hsd);
 8006d64:	6878      	ldr	r0, [r7, #4]
 8006d66:	f001 f8d4 	bl	8007f12 <HAL_SDEx_Write_DMADoubleBuffer1CpltCallback>
}
 8006d6a:	e010      	b.n	8006d8e <HAL_SD_IRQHandler+0x362>
        HAL_SDEx_Read_DMADoubleBuffer1CpltCallback(hsd);
 8006d6c:	6878      	ldr	r0, [r7, #4]
 8006d6e:	f001 f8bc 	bl	8007eea <HAL_SDEx_Read_DMADoubleBuffer1CpltCallback>
}
 8006d72:	e00c      	b.n	8006d8e <HAL_SD_IRQHandler+0x362>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	f003 0320 	and.w	r3, r3, #32
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d003      	beq.n	8006d86 <HAL_SD_IRQHandler+0x35a>
        HAL_SDEx_Write_DMADoubleBuffer0CpltCallback(hsd);
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f001 f8bd 	bl	8007efe <HAL_SDEx_Write_DMADoubleBuffer0CpltCallback>
}
 8006d84:	e003      	b.n	8006d8e <HAL_SD_IRQHandler+0x362>
        HAL_SDEx_Read_DMADoubleBuffer0CpltCallback(hsd);
 8006d86:	6878      	ldr	r0, [r7, #4]
 8006d88:	f001 f8a5 	bl	8007ed6 <HAL_SDEx_Read_DMADoubleBuffer0CpltCallback>
}
 8006d8c:	e7ff      	b.n	8006d8e <HAL_SD_IRQHandler+0x362>
 8006d8e:	bf00      	nop
 8006d90:	3710      	adds	r7, #16
 8006d92:	46bd      	mov	sp, r7
 8006d94:	bd80      	pop	{r7, pc}
 8006d96:	bf00      	nop

08006d98 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8006d98:	b480      	push	{r7}
 8006d9a:	b083      	sub	sp, #12
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8006da0:	bf00      	nop
 8006da2:	370c      	adds	r7, #12
 8006da4:	46bd      	mov	sp, r7
 8006da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006daa:	4770      	bx	lr

08006dac <HAL_SD_GetCardCSD>:
  * @param  pCSD Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8006dac:	b480      	push	{r7}
 8006dae:	b083      	sub	sp, #12
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
 8006db4:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dba:	0f9b      	lsrs	r3, r3, #30
 8006dbc:	b2da      	uxtb	r2, r3
 8006dbe:	683b      	ldr	r3, [r7, #0]
 8006dc0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dc6:	0e9b      	lsrs	r3, r3, #26
 8006dc8:	b2db      	uxtb	r3, r3
 8006dca:	f003 030f 	and.w	r3, r3, #15
 8006dce:	b2da      	uxtb	r2, r3
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dd8:	0e1b      	lsrs	r3, r3, #24
 8006dda:	b2db      	uxtb	r3, r3
 8006ddc:	f003 0303 	and.w	r3, r3, #3
 8006de0:	b2da      	uxtb	r2, r3
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dea:	0c1b      	lsrs	r3, r3, #16
 8006dec:	b2da      	uxtb	r2, r3
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006df6:	0a1b      	lsrs	r3, r3, #8
 8006df8:	b2da      	uxtb	r2, r3
 8006dfa:	683b      	ldr	r3, [r7, #0]
 8006dfc:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e02:	b2da      	uxtb	r2, r3
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e0c:	0d1b      	lsrs	r3, r3, #20
 8006e0e:	b29a      	uxth	r2, r3
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e18:	0c1b      	lsrs	r3, r3, #16
 8006e1a:	b2db      	uxtb	r3, r3
 8006e1c:	f003 030f 	and.w	r3, r3, #15
 8006e20:	b2da      	uxtb	r2, r3
 8006e22:	683b      	ldr	r3, [r7, #0]
 8006e24:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e2a:	0bdb      	lsrs	r3, r3, #15
 8006e2c:	b2db      	uxtb	r3, r3
 8006e2e:	f003 0301 	and.w	r3, r3, #1
 8006e32:	b2da      	uxtb	r2, r3
 8006e34:	683b      	ldr	r3, [r7, #0]
 8006e36:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e3c:	0b9b      	lsrs	r3, r3, #14
 8006e3e:	b2db      	uxtb	r3, r3
 8006e40:	f003 0301 	and.w	r3, r3, #1
 8006e44:	b2da      	uxtb	r2, r3
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e4e:	0b5b      	lsrs	r3, r3, #13
 8006e50:	b2db      	uxtb	r3, r3
 8006e52:	f003 0301 	and.w	r3, r3, #1
 8006e56:	b2da      	uxtb	r2, r3
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e60:	0b1b      	lsrs	r3, r3, #12
 8006e62:	b2db      	uxtb	r3, r3
 8006e64:	f003 0301 	and.w	r3, r3, #1
 8006e68:	b2da      	uxtb	r2, r3
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	2200      	movs	r2, #0
 8006e72:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d163      	bne.n	8006f44 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006e80:	009a      	lsls	r2, r3, #2
 8006e82:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006e86:	4013      	ands	r3, r2
 8006e88:	687a      	ldr	r2, [r7, #4]
 8006e8a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006e8c:	0f92      	lsrs	r2, r2, #30
 8006e8e:	431a      	orrs	r2, r3
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006e98:	0edb      	lsrs	r3, r3, #27
 8006e9a:	b2db      	uxtb	r3, r3
 8006e9c:	f003 0307 	and.w	r3, r3, #7
 8006ea0:	b2da      	uxtb	r2, r3
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006eaa:	0e1b      	lsrs	r3, r3, #24
 8006eac:	b2db      	uxtb	r3, r3
 8006eae:	f003 0307 	and.w	r3, r3, #7
 8006eb2:	b2da      	uxtb	r2, r3
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006ebc:	0d5b      	lsrs	r3, r3, #21
 8006ebe:	b2db      	uxtb	r3, r3
 8006ec0:	f003 0307 	and.w	r3, r3, #7
 8006ec4:	b2da      	uxtb	r2, r3
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006ece:	0c9b      	lsrs	r3, r3, #18
 8006ed0:	b2db      	uxtb	r3, r3
 8006ed2:	f003 0307 	and.w	r3, r3, #7
 8006ed6:	b2da      	uxtb	r2, r3
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006ee0:	0bdb      	lsrs	r3, r3, #15
 8006ee2:	b2db      	uxtb	r3, r3
 8006ee4:	f003 0307 	and.w	r3, r3, #7
 8006ee8:	b2da      	uxtb	r2, r3
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	691b      	ldr	r3, [r3, #16]
 8006ef2:	1c5a      	adds	r2, r3, #1
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8006ef8:	683b      	ldr	r3, [r7, #0]
 8006efa:	7e1b      	ldrb	r3, [r3, #24]
 8006efc:	b2db      	uxtb	r3, r3
 8006efe:	f003 0307 	and.w	r3, r3, #7
 8006f02:	3302      	adds	r3, #2
 8006f04:	2201      	movs	r2, #1
 8006f06:	fa02 f303 	lsl.w	r3, r2, r3
 8006f0a:	687a      	ldr	r2, [r7, #4]
 8006f0c:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8006f0e:	fb03 f202 	mul.w	r2, r3, r2
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	7a1b      	ldrb	r3, [r3, #8]
 8006f1a:	b2db      	uxtb	r3, r3
 8006f1c:	f003 030f 	and.w	r3, r3, #15
 8006f20:	2201      	movs	r2, #1
 8006f22:	409a      	lsls	r2, r3
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	651a      	str	r2, [r3, #80]	; 0x50

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f2c:	687a      	ldr	r2, [r7, #4]
 8006f2e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006f30:	0a52      	lsrs	r2, r2, #9
 8006f32:	fb03 f202 	mul.w	r2, r3, r2
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockSize = 512U;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006f40:	659a      	str	r2, [r3, #88]	; 0x58
 8006f42:	e031      	b.n	8006fa8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f48:	2b01      	cmp	r3, #1
 8006f4a:	d11d      	bne.n	8006f88 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006f50:	041b      	lsls	r3, r3, #16
 8006f52:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006f5a:	0c1b      	lsrs	r3, r3, #16
 8006f5c:	431a      	orrs	r2, r3
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8006f62:	683b      	ldr	r3, [r7, #0]
 8006f64:	691b      	ldr	r3, [r3, #16]
 8006f66:	3301      	adds	r3, #1
 8006f68:	029a      	lsls	r2, r3, #10
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = 512U;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006f7c:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	659a      	str	r2, [r3, #88]	; 0x58
 8006f86:	e00f      	b.n	8006fa8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a58      	ldr	r2, [pc, #352]	; (80070f0 <HAL_SD_GetCardCSD+0x344>)
 8006f8e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f94:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006fa4:	2301      	movs	r3, #1
 8006fa6:	e09d      	b.n	80070e4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006fac:	0b9b      	lsrs	r3, r3, #14
 8006fae:	b2db      	uxtb	r3, r3
 8006fb0:	f003 0301 	and.w	r3, r3, #1
 8006fb4:	b2da      	uxtb	r2, r3
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006fbe:	09db      	lsrs	r3, r3, #7
 8006fc0:	b2db      	uxtb	r3, r3
 8006fc2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006fc6:	b2da      	uxtb	r2, r3
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006fd0:	b2db      	uxtb	r3, r3
 8006fd2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006fd6:	b2da      	uxtb	r2, r3
 8006fd8:	683b      	ldr	r3, [r7, #0]
 8006fda:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006fe0:	0fdb      	lsrs	r3, r3, #31
 8006fe2:	b2da      	uxtb	r2, r3
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006fec:	0f5b      	lsrs	r3, r3, #29
 8006fee:	b2db      	uxtb	r3, r3
 8006ff0:	f003 0303 	and.w	r3, r3, #3
 8006ff4:	b2da      	uxtb	r2, r3
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006ffe:	0e9b      	lsrs	r3, r3, #26
 8007000:	b2db      	uxtb	r3, r3
 8007002:	f003 0307 	and.w	r3, r3, #7
 8007006:	b2da      	uxtb	r2, r3
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007010:	0d9b      	lsrs	r3, r3, #22
 8007012:	b2db      	uxtb	r3, r3
 8007014:	f003 030f 	and.w	r3, r3, #15
 8007018:	b2da      	uxtb	r2, r3
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007022:	0d5b      	lsrs	r3, r3, #21
 8007024:	b2db      	uxtb	r3, r3
 8007026:	f003 0301 	and.w	r3, r3, #1
 800702a:	b2da      	uxtb	r2, r3
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	2200      	movs	r2, #0
 8007036:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800703e:	0c1b      	lsrs	r3, r3, #16
 8007040:	b2db      	uxtb	r3, r3
 8007042:	f003 0301 	and.w	r3, r3, #1
 8007046:	b2da      	uxtb	r2, r3
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007052:	0bdb      	lsrs	r3, r3, #15
 8007054:	b2db      	uxtb	r3, r3
 8007056:	f003 0301 	and.w	r3, r3, #1
 800705a:	b2da      	uxtb	r2, r3
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007066:	0b9b      	lsrs	r3, r3, #14
 8007068:	b2db      	uxtb	r3, r3
 800706a:	f003 0301 	and.w	r3, r3, #1
 800706e:	b2da      	uxtb	r2, r3
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800707a:	0b5b      	lsrs	r3, r3, #13
 800707c:	b2db      	uxtb	r3, r3
 800707e:	f003 0301 	and.w	r3, r3, #1
 8007082:	b2da      	uxtb	r2, r3
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800708e:	0b1b      	lsrs	r3, r3, #12
 8007090:	b2db      	uxtb	r3, r3
 8007092:	f003 0301 	and.w	r3, r3, #1
 8007096:	b2da      	uxtb	r2, r3
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80070a2:	0a9b      	lsrs	r3, r3, #10
 80070a4:	b2db      	uxtb	r3, r3
 80070a6:	f003 0303 	and.w	r3, r3, #3
 80070aa:	b2da      	uxtb	r2, r3
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80070b6:	0a1b      	lsrs	r3, r3, #8
 80070b8:	b2db      	uxtb	r3, r3
 80070ba:	f003 0303 	and.w	r3, r3, #3
 80070be:	b2da      	uxtb	r2, r3
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80070ca:	085b      	lsrs	r3, r3, #1
 80070cc:	b2db      	uxtb	r3, r3
 80070ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80070d2:	b2da      	uxtb	r2, r3
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80070da:	683b      	ldr	r3, [r7, #0]
 80070dc:	2201      	movs	r2, #1
 80070de:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 80070e2:	2300      	movs	r3, #0
}
 80070e4:	4618      	mov	r0, r3
 80070e6:	370c      	adds	r7, #12
 80070e8:	46bd      	mov	sp, r7
 80070ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ee:	4770      	bx	lr
 80070f0:	1fe00fff 	.word	0x1fe00fff

080070f4 <HAL_SD_GetCardStatus>:
  * @param  pStatus Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b094      	sub	sp, #80	; 0x50
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
 80070fc:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80070fe:	2300      	movs	r3, #0
 8007100:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  errorstate = SD_SendSDStatus(hsd, sd_status);
 8007104:	f107 0308 	add.w	r3, r7, #8
 8007108:	4619      	mov	r1, r3
 800710a:	6878      	ldr	r0, [r7, #4]
 800710c:	f000 fbd4 	bl	80078b8 <SD_SendSDStatus>
 8007110:	64b8      	str	r0, [r7, #72]	; 0x48
  if(errorstate != HAL_SD_ERROR_NONE)
 8007112:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007114:	2b00      	cmp	r3, #0
 8007116:	d011      	beq.n	800713c <HAL_SD_GetCardStatus+0x48>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a4f      	ldr	r2, [pc, #316]	; (800725c <HAL_SD_GetCardStatus+0x168>)
 800711e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007124:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007126:	431a      	orrs	r2, r3
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2201      	movs	r2, #1
 8007130:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8007134:	2301      	movs	r3, #1
 8007136:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800713a:	e070      	b.n	800721e <HAL_SD_GetCardStatus+0x12a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	099b      	lsrs	r3, r3, #6
 8007140:	b2db      	uxtb	r3, r3
 8007142:	f003 0303 	and.w	r3, r3, #3
 8007146:	b2da      	uxtb	r2, r3
 8007148:	683b      	ldr	r3, [r7, #0]
 800714a:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	095b      	lsrs	r3, r3, #5
 8007150:	b2db      	uxtb	r3, r3
 8007152:	f003 0301 	and.w	r3, r3, #1
 8007156:	b2da      	uxtb	r2, r3
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	0a1b      	lsrs	r3, r3, #8
 8007160:	b29b      	uxth	r3, r3
 8007162:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007166:	b29a      	uxth	r2, r3
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	0e1b      	lsrs	r3, r3, #24
 800716c:	b29b      	uxth	r3, r3
 800716e:	4313      	orrs	r3, r2
 8007170:	b29a      	uxth	r2, r3
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	061a      	lsls	r2, r3, #24
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	021b      	lsls	r3, r3, #8
 800717e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007182:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	0a1b      	lsrs	r3, r3, #8
 8007188:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800718c:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	0e1b      	lsrs	r3, r3, #24
 8007192:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 8007194:	683b      	ldr	r3, [r7, #0]
 8007196:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 8007198:	693b      	ldr	r3, [r7, #16]
 800719a:	b2da      	uxtb	r2, r3
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 80071a0:	693b      	ldr	r3, [r7, #16]
 80071a2:	0a1b      	lsrs	r3, r3, #8
 80071a4:	b2da      	uxtb	r2, r3
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 80071aa:	693b      	ldr	r3, [r7, #16]
 80071ac:	0d1b      	lsrs	r3, r3, #20
 80071ae:	b2db      	uxtb	r3, r3
 80071b0:	f003 030f 	and.w	r3, r3, #15
 80071b4:	b2da      	uxtb	r2, r3
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 80071ba:	693b      	ldr	r3, [r7, #16]
 80071bc:	0c1b      	lsrs	r3, r3, #16
 80071be:	b29b      	uxth	r3, r3
 80071c0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80071c4:	b29a      	uxth	r2, r3
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	b29b      	uxth	r3, r3
 80071ca:	b2db      	uxtb	r3, r3
 80071cc:	b29b      	uxth	r3, r3
 80071ce:	4313      	orrs	r3, r2
 80071d0:	b29a      	uxth	r2, r3
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 80071d6:	697b      	ldr	r3, [r7, #20]
 80071d8:	0a9b      	lsrs	r3, r3, #10
 80071da:	b2db      	uxtb	r3, r3
 80071dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80071e0:	b2da      	uxtb	r2, r3
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 80071e6:	697b      	ldr	r3, [r7, #20]
 80071e8:	0a1b      	lsrs	r3, r3, #8
 80071ea:	b2db      	uxtb	r3, r3
 80071ec:	f003 0303 	and.w	r3, r3, #3
 80071f0:	b2da      	uxtb	r2, r3
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	73da      	strb	r2, [r3, #15]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 80071f6:	697b      	ldr	r3, [r7, #20]
 80071f8:	091b      	lsrs	r3, r3, #4
 80071fa:	b2db      	uxtb	r3, r3
 80071fc:	f003 030f 	and.w	r3, r3, #15
 8007200:	b2da      	uxtb	r2, r3
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 8007206:	697b      	ldr	r3, [r7, #20]
 8007208:	b2db      	uxtb	r3, r3
 800720a:	f003 030f 	and.w	r3, r3, #15
 800720e:	b2da      	uxtb	r2, r3
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 8007214:	69bb      	ldr	r3, [r7, #24]
 8007216:	0e1b      	lsrs	r3, r3, #24
 8007218:	b2da      	uxtb	r2, r3
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	749a      	strb	r2, [r3, #18]
#endif
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007226:	4618      	mov	r0, r3
 8007228:	f001 fc3e 	bl	8008aa8 <SDMMC_CmdBlockLength>
 800722c:	64b8      	str	r0, [r7, #72]	; 0x48
  if(errorstate != HAL_SD_ERROR_NONE)
 800722e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007230:	2b00      	cmp	r3, #0
 8007232:	d00d      	beq.n	8007250 <HAL_SD_GetCardStatus+0x15c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4a08      	ldr	r2, [pc, #32]	; (800725c <HAL_SD_GetCardStatus+0x168>)
 800723a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007240:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2201      	movs	r2, #1
 8007246:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800724a:	2301      	movs	r3, #1
 800724c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }

  return status;
 8007250:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8007254:	4618      	mov	r0, r3
 8007256:	3750      	adds	r7, #80	; 0x50
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}
 800725c:	1fe00fff 	.word	0x1fe00fff

08007260 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8007260:	b480      	push	{r7}
 8007262:	b083      	sub	sp, #12
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
 8007268:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80072aa:	2300      	movs	r3, #0
}
 80072ac:	4618      	mov	r0, r3
 80072ae:	370c      	adds	r7, #12
 80072b0:	46bd      	mov	sp, r7
 80072b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b6:	4770      	bx	lr

080072b8 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80072b8:	b5b0      	push	{r4, r5, r7, lr}
 80072ba:	b090      	sub	sp, #64	; 0x40
 80072bc:	af04      	add	r7, sp, #16
 80072be:	6078      	str	r0, [r7, #4]
 80072c0:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 80072c2:	2300      	movs	r3, #0
 80072c4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2203      	movs	r2, #3
 80072cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072d4:	2b03      	cmp	r3, #3
 80072d6:	d02e      	beq.n	8007336 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 80072d8:	683b      	ldr	r3, [r7, #0]
 80072da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80072de:	d106      	bne.n	80072ee <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072e4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	639a      	str	r2, [r3, #56]	; 0x38
 80072ec:	e029      	b.n	8007342 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80072f4:	d10a      	bne.n	800730c <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80072f6:	6878      	ldr	r0, [r7, #4]
 80072f8:	f000 fbd6 	bl	8007aa8 <SD_WideBus_Enable>
 80072fc:	62b8      	str	r0, [r7, #40]	; 0x28

      hsd->ErrorCode |= errorstate;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007302:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007304:	431a      	orrs	r2, r3
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	639a      	str	r2, [r3, #56]	; 0x38
 800730a:	e01a      	b.n	8007342 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d10a      	bne.n	8007328 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f000 fc13 	bl	8007b3e <SD_WideBus_Disable>
 8007318:	62b8      	str	r0, [r7, #40]	; 0x28

      hsd->ErrorCode |= errorstate;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800731e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007320:	431a      	orrs	r2, r3
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	639a      	str	r2, [r3, #56]	; 0x38
 8007326:	e00c      	b.n	8007342 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800732c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	639a      	str	r2, [r3, #56]	; 0x38
 8007334:	e005      	b.n	8007342 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800733a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007346:	2b00      	cmp	r3, #0
 8007348:	d007      	beq.n	800735a <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a60      	ldr	r2, [pc, #384]	; (80074d0 <HAL_SD_ConfigWideBusOperation+0x218>)
 8007350:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8007352:	2301      	movs	r3, #1
 8007354:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8007358:	e097      	b.n	800748a <HAL_SD_ConfigWideBusOperation+0x1d2>
  }
  else
  {
    sdmmc_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC1);
 800735a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800735e:	f7fd fed3 	bl	8005108 <HAL_RCCEx_GetPeriphCLKFreq>
 8007362:	6278      	str	r0, [r7, #36]	; 0x24
    if (sdmmc_clk != 0U)
 8007364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007366:	2b00      	cmp	r3, #0
 8007368:	f000 8086 	beq.w	8007478 <HAL_SD_ConfigWideBusOperation+0x1c0>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	685b      	ldr	r3, [r3, #4]
 8007370:	60fb      	str	r3, [r7, #12]
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
      Init.ClockBypass         = hsd->Init.ClockBypass;
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	689b      	ldr	r3, [r3, #8]
 8007376:	613b      	str	r3, [r7, #16]
      Init.BusWide             = WideMode;
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	617b      	str	r3, [r7, #20]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	691b      	ldr	r3, [r3, #16]
 8007380:	61bb      	str	r3, [r7, #24]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	695a      	ldr	r2, [r3, #20]
 8007386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007388:	4952      	ldr	r1, [pc, #328]	; (80074d4 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800738a:	fba1 1303 	umull	r1, r3, r1, r3
 800738e:	0e1b      	lsrs	r3, r3, #24
 8007390:	429a      	cmp	r2, r3
 8007392:	d303      	bcc.n	800739c <HAL_SD_ConfigWideBusOperation+0xe4>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	695b      	ldr	r3, [r3, #20]
 8007398:	61fb      	str	r3, [r7, #28]
 800739a:	e05a      	b.n	8007452 <HAL_SD_ConfigWideBusOperation+0x19a>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80073a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80073a4:	d103      	bne.n	80073ae <HAL_SD_ConfigWideBusOperation+0xf6>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	695b      	ldr	r3, [r3, #20]
 80073aa:	61fb      	str	r3, [r7, #28]
 80073ac:	e051      	b.n	8007452 <HAL_SD_ConfigWideBusOperation+0x19a>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80073b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073b6:	d126      	bne.n	8007406 <HAL_SD_ConfigWideBusOperation+0x14e>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	695b      	ldr	r3, [r3, #20]
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d10e      	bne.n	80073de <HAL_SD_ConfigWideBusOperation+0x126>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 80073c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c2:	4a45      	ldr	r2, [pc, #276]	; (80074d8 <HAL_SD_ConfigWideBusOperation+0x220>)
 80073c4:	4293      	cmp	r3, r2
 80073c6:	d906      	bls.n	80073d6 <HAL_SD_ConfigWideBusOperation+0x11e>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 80073c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073ca:	4a42      	ldr	r2, [pc, #264]	; (80074d4 <HAL_SD_ConfigWideBusOperation+0x21c>)
 80073cc:	fba2 2303 	umull	r2, r3, r2, r3
 80073d0:	0e5b      	lsrs	r3, r3, #25
 80073d2:	61fb      	str	r3, [r7, #28]
 80073d4:	e03d      	b.n	8007452 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	695b      	ldr	r3, [r3, #20]
 80073da:	61fb      	str	r3, [r7, #28]
 80073dc:	e039      	b.n	8007452 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
        }
        else
        {
          if ((sdmmc_clk/(2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	695b      	ldr	r3, [r3, #20]
 80073e2:	005b      	lsls	r3, r3, #1
 80073e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80073ea:	4a3b      	ldr	r2, [pc, #236]	; (80074d8 <HAL_SD_ConfigWideBusOperation+0x220>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d906      	bls.n	80073fe <HAL_SD_ConfigWideBusOperation+0x146>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 80073f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073f2:	4a38      	ldr	r2, [pc, #224]	; (80074d4 <HAL_SD_ConfigWideBusOperation+0x21c>)
 80073f4:	fba2 2303 	umull	r2, r3, r2, r3
 80073f8:	0e5b      	lsrs	r3, r3, #25
 80073fa:	61fb      	str	r3, [r7, #28]
 80073fc:	e029      	b.n	8007452 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	695b      	ldr	r3, [r3, #20]
 8007402:	61fb      	str	r3, [r7, #28]
 8007404:	e025      	b.n	8007452 <HAL_SD_ConfigWideBusOperation+0x19a>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	695b      	ldr	r3, [r3, #20]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d10e      	bne.n	800742c <HAL_SD_ConfigWideBusOperation+0x174>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800740e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007410:	4a32      	ldr	r2, [pc, #200]	; (80074dc <HAL_SD_ConfigWideBusOperation+0x224>)
 8007412:	4293      	cmp	r3, r2
 8007414:	d906      	bls.n	8007424 <HAL_SD_ConfigWideBusOperation+0x16c>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 8007416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007418:	4a2e      	ldr	r2, [pc, #184]	; (80074d4 <HAL_SD_ConfigWideBusOperation+0x21c>)
 800741a:	fba2 2303 	umull	r2, r3, r2, r3
 800741e:	0e1b      	lsrs	r3, r3, #24
 8007420:	61fb      	str	r3, [r7, #28]
 8007422:	e016      	b.n	8007452 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	695b      	ldr	r3, [r3, #20]
 8007428:	61fb      	str	r3, [r7, #28]
 800742a:	e012      	b.n	8007452 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
        }
        else
        {
          if ((sdmmc_clk/(2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	695b      	ldr	r3, [r3, #20]
 8007430:	005b      	lsls	r3, r3, #1
 8007432:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007434:	fbb2 f3f3 	udiv	r3, r2, r3
 8007438:	4a28      	ldr	r2, [pc, #160]	; (80074dc <HAL_SD_ConfigWideBusOperation+0x224>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d906      	bls.n	800744c <HAL_SD_ConfigWideBusOperation+0x194>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800743e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007440:	4a24      	ldr	r2, [pc, #144]	; (80074d4 <HAL_SD_ConfigWideBusOperation+0x21c>)
 8007442:	fba2 2303 	umull	r2, r3, r2, r3
 8007446:	0e1b      	lsrs	r3, r3, #24
 8007448:	61fb      	str	r3, [r7, #28]
 800744a:	e002      	b.n	8007452 <HAL_SD_ConfigWideBusOperation+0x19a>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	695b      	ldr	r3, [r3, #20]
 8007450:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      Init.Transceiver = hsd->Init.Transceiver;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	699b      	ldr	r3, [r3, #24]
 8007456:	623b      	str	r3, [r7, #32]
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
      }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

      (void)SDMMC_Init(hsd->Instance, Init);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681d      	ldr	r5, [r3, #0]
 800745c:	466c      	mov	r4, sp
 800745e:	f107 0318 	add.w	r3, r7, #24
 8007462:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007466:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800746a:	f107 030c 	add.w	r3, r7, #12
 800746e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007470:	4628      	mov	r0, r5
 8007472:	f001 fa3b 	bl	80088ec <SDMMC_Init>
 8007476:	e008      	b.n	800748a <HAL_SD_ConfigWideBusOperation+0x1d2>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800747c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	639a      	str	r2, [r3, #56]	; 0x38
      status = HAL_ERROR;
 8007484:	2301      	movs	r3, #1
 8007486:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007492:	4618      	mov	r0, r3
 8007494:	f001 fb08 	bl	8008aa8 <SDMMC_CmdBlockLength>
 8007498:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800749a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800749c:	2b00      	cmp	r3, #0
 800749e:	d00c      	beq.n	80074ba <HAL_SD_ConfigWideBusOperation+0x202>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	4a0a      	ldr	r2, [pc, #40]	; (80074d0 <HAL_SD_ConfigWideBusOperation+0x218>)
 80074a6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80074ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074ae:	431a      	orrs	r2, r3
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 80074b4:	2301      	movs	r3, #1
 80074b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2201      	movs	r2, #1
 80074be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 80074c2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	3730      	adds	r7, #48	; 0x30
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bdb0      	pop	{r4, r5, r7, pc}
 80074ce:	bf00      	nop
 80074d0:	1fe00fff 	.word	0x1fe00fff
 80074d4:	55e63b89 	.word	0x55e63b89
 80074d8:	02faf080 	.word	0x02faf080
 80074dc:	017d7840 	.word	0x017d7840

080074e0 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b086      	sub	sp, #24
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80074e8:	2300      	movs	r3, #0
 80074ea:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80074ec:	f107 030c 	add.w	r3, r7, #12
 80074f0:	4619      	mov	r1, r3
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f000 fab0 	bl	8007a58 <SD_SendStatus>
 80074f8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80074fa:	697b      	ldr	r3, [r7, #20]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d005      	beq.n	800750c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007504:	697b      	ldr	r3, [r7, #20]
 8007506:	431a      	orrs	r2, r3
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	0a5b      	lsrs	r3, r3, #9
 8007510:	f003 030f 	and.w	r3, r3, #15
 8007514:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8007516:	693b      	ldr	r3, [r7, #16]
}
 8007518:	4618      	mov	r0, r3
 800751a:	3718      	adds	r7, #24
 800751c:	46bd      	mov	sp, r7
 800751e:	bd80      	pop	{r7, pc}

08007520 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007520:	b5b0      	push	{r4, r5, r7, lr}
 8007522:	b090      	sub	sp, #64	; 0x40
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8007528:	2301      	movs	r3, #1
 800752a:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	4618      	mov	r0, r3
 8007532:	f001 fa35 	bl	80089a0 <SDMMC_GetPowerState>
 8007536:	4603      	mov	r3, r0
 8007538:	2b00      	cmp	r3, #0
 800753a:	d102      	bne.n	8007542 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800753c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007540:	e0a9      	b.n	8007696 <SD_InitCard+0x176>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007546:	2b03      	cmp	r3, #3
 8007548:	d02e      	beq.n	80075a8 <SD_InitCard+0x88>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4618      	mov	r0, r3
 8007550:	f001 fc7a 	bl	8008e48 <SDMMC_CmdSendCID>
 8007554:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007556:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007558:	2b00      	cmp	r3, #0
 800755a:	d001      	beq.n	8007560 <SD_InitCard+0x40>
    {
      return errorstate;
 800755c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800755e:	e09a      	b.n	8007696 <SD_InitCard+0x176>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	2100      	movs	r1, #0
 8007566:	4618      	mov	r0, r3
 8007568:	f001 fa5f 	bl	8008a2a <SDMMC_GetResponse>
 800756c:	4602      	mov	r2, r0
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	2104      	movs	r1, #4
 8007578:	4618      	mov	r0, r3
 800757a:	f001 fa56 	bl	8008a2a <SDMMC_GetResponse>
 800757e:	4602      	mov	r2, r0
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	2108      	movs	r1, #8
 800758a:	4618      	mov	r0, r3
 800758c:	f001 fa4d 	bl	8008a2a <SDMMC_GetResponse>
 8007590:	4602      	mov	r2, r0
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	210c      	movs	r1, #12
 800759c:	4618      	mov	r0, r3
 800759e:	f001 fa44 	bl	8008a2a <SDMMC_GetResponse>
 80075a2:	4602      	mov	r2, r0
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	67da      	str	r2, [r3, #124]	; 0x7c
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075ac:	2b03      	cmp	r3, #3
 80075ae:	d00d      	beq.n	80075cc <SD_InitCard+0xac>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f107 020e 	add.w	r2, r7, #14
 80075b8:	4611      	mov	r1, r2
 80075ba:	4618      	mov	r0, r3
 80075bc:	f001 fc83 	bl	8008ec6 <SDMMC_CmdSetRelAdd>
 80075c0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80075c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d001      	beq.n	80075cc <SD_InitCard+0xac>
    {
      return errorstate;
 80075c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80075ca:	e064      	b.n	8007696 <SD_InitCard+0x176>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075d0:	2b03      	cmp	r3, #3
 80075d2:	d036      	beq.n	8007642 <SD_InitCard+0x122>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80075d4:	89fb      	ldrh	r3, [r7, #14]
 80075d6:	461a      	mov	r2, r3
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	649a      	str	r2, [r3, #72]	; 0x48

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681a      	ldr	r2, [r3, #0]
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075e4:	041b      	lsls	r3, r3, #16
 80075e6:	4619      	mov	r1, r3
 80075e8:	4610      	mov	r0, r2
 80075ea:	f001 fc4c 	bl	8008e86 <SDMMC_CmdSendCSD>
 80075ee:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80075f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d001      	beq.n	80075fa <SD_InitCard+0xda>
    {
      return errorstate;
 80075f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80075f8:	e04d      	b.n	8007696 <SD_InitCard+0x176>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	2100      	movs	r1, #0
 8007600:	4618      	mov	r0, r3
 8007602:	f001 fa12 	bl	8008a2a <SDMMC_GetResponse>
 8007606:	4602      	mov	r2, r0
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	2104      	movs	r1, #4
 8007612:	4618      	mov	r0, r3
 8007614:	f001 fa09 	bl	8008a2a <SDMMC_GetResponse>
 8007618:	4602      	mov	r2, r0
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	2108      	movs	r1, #8
 8007624:	4618      	mov	r0, r3
 8007626:	f001 fa00 	bl	8008a2a <SDMMC_GetResponse>
 800762a:	4602      	mov	r2, r0
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	210c      	movs	r1, #12
 8007636:	4618      	mov	r0, r3
 8007638:	f001 f9f7 	bl	8008a2a <SDMMC_GetResponse>
 800763c:	4602      	mov	r2, r0
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	66da      	str	r2, [r3, #108]	; 0x6c
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	2104      	movs	r1, #4
 8007648:	4618      	mov	r0, r3
 800764a:	f001 f9ee 	bl	8008a2a <SDMMC_GetResponse>
 800764e:	4603      	mov	r3, r0
 8007650:	0d1a      	lsrs	r2, r3, #20
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	645a      	str	r2, [r3, #68]	; 0x44

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8007656:	f107 0310 	add.w	r3, r7, #16
 800765a:	4619      	mov	r1, r3
 800765c:	6878      	ldr	r0, [r7, #4]
 800765e:	f7ff fba5 	bl	8006dac <HAL_SD_GetCardCSD>
 8007662:	4603      	mov	r3, r0
 8007664:	2b00      	cmp	r3, #0
 8007666:	d002      	beq.n	800766e <SD_InitCard+0x14e>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007668:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800766c:	e013      	b.n	8007696 <SD_InitCard+0x176>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6819      	ldr	r1, [r3, #0]
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007676:	041b      	lsls	r3, r3, #16
 8007678:	2200      	movs	r2, #0
 800767a:	461c      	mov	r4, r3
 800767c:	4615      	mov	r5, r2
 800767e:	4622      	mov	r2, r4
 8007680:	462b      	mov	r3, r5
 8007682:	4608      	mov	r0, r1
 8007684:	f001 faf6 	bl	8008c74 <SDMMC_CmdSelDesel>
 8007688:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800768a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800768c:	2b00      	cmp	r3, #0
 800768e:	d001      	beq.n	8007694 <SD_InitCard+0x174>
  {
    return errorstate;
 8007690:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007692:	e000      	b.n	8007696 <SD_InitCard+0x176>
  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
#endif /* !STM32L4P5xx && !STM32L4Q5xx && !STM32L4R5xx && !STM32L4R7xx && !STM32L4R9xx && !STM32L4S5xx && !STM32L4S7xx && !STM32L4S9xx */

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8007694:	2300      	movs	r3, #0
}
 8007696:	4618      	mov	r0, r3
 8007698:	3740      	adds	r7, #64	; 0x40
 800769a:	46bd      	mov	sp, r7
 800769c:	bdb0      	pop	{r4, r5, r7, pc}
	...

080076a0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b088      	sub	sp, #32
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80076a8:	2300      	movs	r3, #0
 80076aa:	60fb      	str	r3, [r7, #12]
  uint32_t response = 0U, validvoltage = 0U;
 80076ac:	2300      	movs	r3, #0
 80076ae:	61fb      	str	r3, [r7, #28]
 80076b0:	2300      	movs	r3, #0
 80076b2:	61bb      	str	r3, [r7, #24]
  uint32_t errorstate;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t tickstart = HAL_GetTick();
 80076b4:	f7f9 ff7e 	bl	80015b4 <HAL_GetTick>
 80076b8:	6178      	str	r0, [r7, #20]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	4618      	mov	r0, r3
 80076c0:	f001 fafc 	bl	8008cbc <SDMMC_CmdGoIdleState>
 80076c4:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_SD_ERROR_NONE)
 80076c6:	693b      	ldr	r3, [r7, #16]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d001      	beq.n	80076d0 <SD_PowerON+0x30>
  {
    return errorstate;
 80076cc:	693b      	ldr	r3, [r7, #16]
 80076ce:	e0ed      	b.n	80078ac <SD_PowerON+0x20c>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	4618      	mov	r0, r3
 80076d6:	f001 fb0f 	bl	8008cf8 <SDMMC_CmdOperCond>
 80076da:	6138      	str	r0, [r7, #16]
  if(errorstate != HAL_SD_ERROR_NONE)
 80076dc:	693b      	ldr	r3, [r7, #16]
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d00d      	beq.n	80076fe <SD_PowerON+0x5e>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2200      	movs	r2, #0
 80076e6:	641a      	str	r2, [r3, #64]	; 0x40
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	4618      	mov	r0, r3
 80076ee:	f001 fae5 	bl	8008cbc <SDMMC_CmdGoIdleState>
 80076f2:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 80076f4:	693b      	ldr	r3, [r7, #16]
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d004      	beq.n	8007704 <SD_PowerON+0x64>
    {
      return errorstate;
 80076fa:	693b      	ldr	r3, [r7, #16]
 80076fc:	e0d6      	b.n	80078ac <SD_PowerON+0x20c>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2201      	movs	r2, #1
 8007702:	641a      	str	r2, [r3, #64]	; 0x40
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007708:	2b01      	cmp	r3, #1
 800770a:	d137      	bne.n	800777c <SD_PowerON+0xdc>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	2100      	movs	r1, #0
 8007712:	4618      	mov	r0, r3
 8007714:	f001 fb10 	bl	8008d38 <SDMMC_CmdAppCommand>
 8007718:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 800771a:	693b      	ldr	r3, [r7, #16]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d02d      	beq.n	800777c <SD_PowerON+0xdc>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007720:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007724:	e0c2      	b.n	80078ac <SD_PowerON+0x20c>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	2100      	movs	r1, #0
 800772c:	4618      	mov	r0, r3
 800772e:	f001 fb03 	bl	8008d38 <SDMMC_CmdAppCommand>
 8007732:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007734:	693b      	ldr	r3, [r7, #16]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d001      	beq.n	800773e <SD_PowerON+0x9e>
    {
      return errorstate;
 800773a:	693b      	ldr	r3, [r7, #16]
 800773c:	e0b6      	b.n	80078ac <SD_PowerON+0x20c>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	495c      	ldr	r1, [pc, #368]	; (80078b4 <SD_PowerON+0x214>)
 8007744:	4618      	mov	r0, r3
 8007746:	f001 fb1a 	bl	8008d7e <SDMMC_CmdAppOperCommand>
 800774a:	6138      	str	r0, [r7, #16]
    if(errorstate != HAL_SD_ERROR_NONE)
 800774c:	693b      	ldr	r3, [r7, #16]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d002      	beq.n	8007758 <SD_PowerON+0xb8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007752:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007756:	e0a9      	b.n	80078ac <SD_PowerON+0x20c>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	2100      	movs	r1, #0
 800775e:	4618      	mov	r0, r3
 8007760:	f001 f963 	bl	8008a2a <SDMMC_GetResponse>
 8007764:	61f8      	str	r0, [r7, #28]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8007766:	69fb      	ldr	r3, [r7, #28]
 8007768:	0fdb      	lsrs	r3, r3, #31
 800776a:	2b01      	cmp	r3, #1
 800776c:	d101      	bne.n	8007772 <SD_PowerON+0xd2>
 800776e:	2301      	movs	r3, #1
 8007770:	e000      	b.n	8007774 <SD_PowerON+0xd4>
 8007772:	2300      	movs	r3, #0
 8007774:	61bb      	str	r3, [r7, #24]

    count++;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	3301      	adds	r3, #1
 800777a:	60fb      	str	r3, [r7, #12]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8007782:	4293      	cmp	r3, r2
 8007784:	d802      	bhi.n	800778c <SD_PowerON+0xec>
 8007786:	69bb      	ldr	r3, [r7, #24]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d0cc      	beq.n	8007726 <SD_PowerON+0x86>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8007792:	4293      	cmp	r3, r2
 8007794:	d902      	bls.n	800779c <SD_PowerON+0xfc>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8007796:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800779a:	e087      	b.n	80078ac <SD_PowerON+0x20c>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800779c:	69fb      	ldr	r3, [r7, #28]
 800779e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d07e      	beq.n	80078a4 <SD_PowerON+0x204>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2201      	movs	r2, #1
 80077aa:	63da      	str	r2, [r3, #60]	; 0x3c
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(hsd->Init.Transceiver == SDMMC_TRANSCEIVER_ENABLE)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	699b      	ldr	r3, [r3, #24]
 80077b0:	2b01      	cmp	r3, #1
 80077b2:	d17a      	bne.n	80078aa <SD_PowerON+0x20a>
    {
      if((response & SD_SWITCH_1_8V_CAPACITY) == SD_SWITCH_1_8V_CAPACITY)
 80077b4:	69fb      	ldr	r3, [r7, #28]
 80077b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d075      	beq.n	80078aa <SD_PowerON+0x20a>
      {
        hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80077c4:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Start switching procedue */
        hsd->Instance->POWER |= SDMMC_POWER_VSWITCHEN;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	681a      	ldr	r2, [r3, #0]
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f042 0208 	orr.w	r2, r2, #8
 80077d4:	601a      	str	r2, [r3, #0]

        /* Send CMD11 to switch 1.8V mode */
        errorstate = SDMMC_CmdVoltageSwitch(hsd->Instance);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4618      	mov	r0, r3
 80077dc:	f001 fbda 	bl	8008f94 <SDMMC_CmdVoltageSwitch>
 80077e0:	6138      	str	r0, [r7, #16]
        if(errorstate != HAL_SD_ERROR_NONE)
 80077e2:	693b      	ldr	r3, [r7, #16]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d00c      	beq.n	8007802 <SD_PowerON+0x162>
        {
          return errorstate;
 80077e8:	693b      	ldr	r3, [r7, #16]
 80077ea:	e05f      	b.n	80078ac <SD_PowerON+0x20c>
        }

        /* Check to CKSTOP */
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
        {
          if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80077ec:	f7f9 fee2 	bl	80015b4 <HAL_GetTick>
 80077f0:	4602      	mov	r2, r0
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	1ad3      	subs	r3, r2, r3
 80077f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80077fa:	d102      	bne.n	8007802 <SD_PowerON+0x162>
          {
            return HAL_SD_ERROR_TIMEOUT;
 80077fc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007800:	e054      	b.n	80078ac <SD_PowerON+0x20c>
        while(( hsd->Instance->STA & SDMMC_FLAG_CKSTOP) != SDMMC_FLAG_CKSTOP)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007808:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800780c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007810:	d1ec      	bne.n	80077ec <SD_PowerON+0x14c>
          }
        }

        /* Clear CKSTOP Flag */
        hsd->Instance->ICR = SDMMC_FLAG_CKSTOP;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800781a:	639a      	str	r2, [r3, #56]	; 0x38

        /* Check to BusyD0 */
        if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) != SDMMC_FLAG_BUSYD0)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007822:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007826:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800782a:	d002      	beq.n	8007832 <SD_PowerON+0x192>
        {
          /* Error when activate Voltage Switch in SDMMC Peripheral */
          return SDMMC_ERROR_UNSUPPORTED_FEATURE;
 800782c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007830:	e03c      	b.n	80078ac <SD_PowerON+0x20c>
        {
          /* Enable Transceiver Switch PIN */
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->DriveTransceiver_1_8V_Callback(SET);
#else
          HAL_SDEx_DriveTransceiver_1_8V_Callback(SET);
 8007832:	2001      	movs	r0, #1
 8007834:	f000 fb44 	bl	8007ec0 <HAL_SDEx_DriveTransceiver_1_8V_Callback>
#endif

          /* Switch ready */
          hsd->Instance->POWER |= SDMMC_POWER_VSWITCH;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	681a      	ldr	r2, [r3, #0]
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f042 0204 	orr.w	r2, r2, #4
 8007846:	601a      	str	r2, [r3, #0]

          /* Check VSWEND Flag */
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 8007848:	e00a      	b.n	8007860 <SD_PowerON+0x1c0>
          {
            if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800784a:	f7f9 feb3 	bl	80015b4 <HAL_GetTick>
 800784e:	4602      	mov	r2, r0
 8007850:	697b      	ldr	r3, [r7, #20]
 8007852:	1ad3      	subs	r3, r2, r3
 8007854:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007858:	d102      	bne.n	8007860 <SD_PowerON+0x1c0>
            {
              return HAL_SD_ERROR_TIMEOUT;
 800785a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800785e:	e025      	b.n	80078ac <SD_PowerON+0x20c>
          while(( hsd->Instance->STA & SDMMC_FLAG_VSWEND) != SDMMC_FLAG_VSWEND)
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007866:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800786a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800786e:	d1ec      	bne.n	800784a <SD_PowerON+0x1aa>
            }
          }

          /* Clear VSWEND Flag */
          hsd->Instance->ICR = SDMMC_FLAG_VSWEND;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007878:	639a      	str	r2, [r3, #56]	; 0x38

          /* Check BusyD0 status */
          if(( hsd->Instance->STA & SDMMC_FLAG_BUSYD0) == SDMMC_FLAG_BUSYD0)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007880:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007884:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007888:	d102      	bne.n	8007890 <SD_PowerON+0x1f0>
          {
            /* Error when enabling 1.8V mode */
            return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800788a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800788e:	e00d      	b.n	80078ac <SD_PowerON+0x20c>
          }
          /* Switch to 1.8V OK */

          /* Disable VSWITCH FLAG from SDMMC Peripheral */
          hsd->Instance->POWER = 0x13U;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	2213      	movs	r2, #19
 8007896:	601a      	str	r2, [r3, #0]

          /* Clean Status flags */
          hsd->Instance->ICR = 0xFFFFFFFFU;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80078a0:	639a      	str	r2, [r3, #56]	; 0x38
 80078a2:	e002      	b.n	80078aa <SD_PowerON+0x20a>
    }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2200      	movs	r2, #0
 80078a8:	63da      	str	r2, [r3, #60]	; 0x3c
  }


  return HAL_SD_ERROR_NONE;
 80078aa:	2300      	movs	r3, #0
}
 80078ac:	4618      	mov	r0, r3
 80078ae:	3720      	adds	r7, #32
 80078b0:	46bd      	mov	sp, r7
 80078b2:	bd80      	pop	{r7, pc}
 80078b4:	c1100000 	.word	0xc1100000

080078b8 <SD_SendSDStatus>:
  * @param  pSDstatus Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b08c      	sub	sp, #48	; 0x30
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
 80078c0:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80078c2:	f7f9 fe77 	bl	80015b4 <HAL_GetTick>
 80078c6:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 80078c8:	683b      	ldr	r3, [r7, #0]
 80078ca:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	2100      	movs	r1, #0
 80078d2:	4618      	mov	r0, r3
 80078d4:	f001 f8a9 	bl	8008a2a <SDMMC_GetResponse>
 80078d8:	4603      	mov	r3, r0
 80078da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078de:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80078e2:	d102      	bne.n	80078ea <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80078e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80078e8:	e0b0      	b.n	8007a4c <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	2140      	movs	r1, #64	; 0x40
 80078f0:	4618      	mov	r0, r3
 80078f2:	f001 f8d9 	bl	8008aa8 <SDMMC_CmdBlockLength>
 80078f6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80078f8:	6a3b      	ldr	r3, [r7, #32]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d005      	beq.n	800790a <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 8007906:	6a3b      	ldr	r3, [r7, #32]
 8007908:	e0a0      	b.n	8007a4c <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681a      	ldr	r2, [r3, #0]
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007912:	041b      	lsls	r3, r3, #16
 8007914:	4619      	mov	r1, r3
 8007916:	4610      	mov	r0, r2
 8007918:	f001 fa0e 	bl	8008d38 <SDMMC_CmdAppCommand>
 800791c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800791e:	6a3b      	ldr	r3, [r7, #32]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d005      	beq.n	8007930 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 800792c:	6a3b      	ldr	r3, [r7, #32]
 800792e:	e08d      	b.n	8007a4c <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007930:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007934:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 8007936:	2340      	movs	r3, #64	; 0x40
 8007938:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800793a:	2360      	movs	r3, #96	; 0x60
 800793c:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800793e:	2302      	movs	r3, #2
 8007940:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8007942:	2300      	movs	r3, #0
 8007944:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8007946:	2301      	movs	r3, #1
 8007948:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f107 0208 	add.w	r2, r7, #8
 8007952:	4611      	mov	r1, r2
 8007954:	4618      	mov	r0, r3
 8007956:	f001 f87b 	bl	8008a50 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	4618      	mov	r0, r3
 8007960:	f001 faf6 	bl	8008f50 <SDMMC_CmdStatusRegister>
 8007964:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007966:	6a3b      	ldr	r3, [r7, #32]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d02b      	beq.n	80079c4 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	639a      	str	r2, [r3, #56]	; 0x38
    return errorstate;
 8007974:	6a3b      	ldr	r3, [r7, #32]
 8007976:	e069      	b.n	8007a4c <SD_SendSDStatus+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
#else
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND))
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800797e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007982:	2b00      	cmp	r3, #0
 8007984:	d013      	beq.n	80079ae <SD_SendSDStatus+0xf6>
    {
      for(count = 0U; count < 8U; count++)
 8007986:	2300      	movs	r3, #0
 8007988:	62fb      	str	r3, [r7, #44]	; 0x2c
 800798a:	e00d      	b.n	80079a8 <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	4618      	mov	r0, r3
 8007992:	f000 ffd5 	bl	8008940 <SDMMC_ReadFIFO>
 8007996:	4602      	mov	r2, r0
 8007998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800799a:	601a      	str	r2, [r3, #0]
        pData++;
 800799c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800799e:	3304      	adds	r3, #4
 80079a0:	62bb      	str	r3, [r7, #40]	; 0x28
      for(count = 0U; count < 8U; count++)
 80079a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079a4:	3301      	adds	r3, #1
 80079a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80079a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80079aa:	2b07      	cmp	r3, #7
 80079ac:	d9ee      	bls.n	800798c <SD_SendSDStatus+0xd4>
      }
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80079ae:	f7f9 fe01 	bl	80015b4 <HAL_GetTick>
 80079b2:	4602      	mov	r2, r0
 80079b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079b6:	1ad3      	subs	r3, r2, r3
 80079b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80079bc:	d102      	bne.n	80079c4 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80079be:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80079c2:	e043      	b.n	8007a4c <SD_SendSDStatus+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079ca:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d0d2      	beq.n	8007978 <SD_SendSDStatus+0xc0>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079d8:	f003 0308 	and.w	r3, r3, #8
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d001      	beq.n	80079e4 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 80079e0:	2308      	movs	r3, #8
 80079e2:	e033      	b.n	8007a4c <SD_SendSDStatus+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079ea:	f003 0302 	and.w	r3, r3, #2
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d001      	beq.n	80079f6 <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 80079f2:	2302      	movs	r3, #2
 80079f4:	e02a      	b.n	8007a4c <SD_SendSDStatus+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079fc:	f003 0320 	and.w	r3, r3, #32
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d017      	beq.n	8007a34 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 8007a04:	2320      	movs	r3, #32
 8007a06:	e021      	b.n	8007a4c <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
#else
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)))
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	f000 ff97 	bl	8008940 <SDMMC_ReadFIFO>
 8007a12:	4602      	mov	r2, r0
 8007a14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a16:	601a      	str	r2, [r3, #0]
    pData++;
 8007a18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a1a:	3304      	adds	r3, #4
 8007a1c:	62bb      	str	r3, [r7, #40]	; 0x28

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8007a1e:	f7f9 fdc9 	bl	80015b4 <HAL_GetTick>
 8007a22:	4602      	mov	r2, r0
 8007a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a26:	1ad3      	subs	r3, r2, r3
 8007a28:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007a2c:	d102      	bne.n	8007a34 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8007a2e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007a32:	e00b      	b.n	8007a4c <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a3a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d1e2      	bne.n	8007a08 <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	4a03      	ldr	r2, [pc, #12]	; (8007a54 <SD_SendSDStatus+0x19c>)
 8007a48:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 8007a4a:	2300      	movs	r3, #0
}
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	3730      	adds	r7, #48	; 0x30
 8007a50:	46bd      	mov	sp, r7
 8007a52:	bd80      	pop	{r7, pc}
 8007a54:	18000f3a 	.word	0x18000f3a

08007a58 <SD_SendStatus>:
  * @param  pCardStatus pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b084      	sub	sp, #16
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
 8007a60:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d102      	bne.n	8007a6e <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8007a68:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007a6c:	e018      	b.n	8007aa0 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681a      	ldr	r2, [r3, #0]
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a76:	041b      	lsls	r3, r3, #16
 8007a78:	4619      	mov	r1, r3
 8007a7a:	4610      	mov	r0, r2
 8007a7c:	f001 fa45 	bl	8008f0a <SDMMC_CmdSendStatus>
 8007a80:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d001      	beq.n	8007a8c <SD_SendStatus+0x34>
  {
    return errorstate;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	e009      	b.n	8007aa0 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	2100      	movs	r1, #0
 8007a92:	4618      	mov	r0, r3
 8007a94:	f000 ffc9 	bl	8008a2a <SDMMC_GetResponse>
 8007a98:	4602      	mov	r2, r0
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8007a9e:	2300      	movs	r3, #0
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	3710      	adds	r7, #16
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	bd80      	pop	{r7, pc}

08007aa8 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b086      	sub	sp, #24
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	60fb      	str	r3, [r7, #12]
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	2100      	movs	r1, #0
 8007abe:	4618      	mov	r0, r3
 8007ac0:	f000 ffb3 	bl	8008a2a <SDMMC_GetResponse>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007aca:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007ace:	d102      	bne.n	8007ad6 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007ad0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007ad4:	e02f      	b.n	8007b36 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007ad6:	f107 030c 	add.w	r3, r7, #12
 8007ada:	4619      	mov	r1, r3
 8007adc:	6878      	ldr	r0, [r7, #4]
 8007ade:	f000 f879 	bl	8007bd4 <SD_FindSCR>
 8007ae2:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007ae4:	697b      	ldr	r3, [r7, #20]
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d001      	beq.n	8007aee <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8007aea:	697b      	ldr	r3, [r7, #20]
 8007aec:	e023      	b.n	8007b36 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007aee:	693b      	ldr	r3, [r7, #16]
 8007af0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d01c      	beq.n	8007b32 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681a      	ldr	r2, [r3, #0]
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b00:	041b      	lsls	r3, r3, #16
 8007b02:	4619      	mov	r1, r3
 8007b04:	4610      	mov	r0, r2
 8007b06:	f001 f917 	bl	8008d38 <SDMMC_CmdAppCommand>
 8007b0a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d001      	beq.n	8007b16 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8007b12:	697b      	ldr	r3, [r7, #20]
 8007b14:	e00f      	b.n	8007b36 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	2102      	movs	r1, #2
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	f001 f94e 	bl	8008dbe <SDMMC_CmdBusWidth>
 8007b22:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007b24:	697b      	ldr	r3, [r7, #20]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d001      	beq.n	8007b2e <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8007b2a:	697b      	ldr	r3, [r7, #20]
 8007b2c:	e003      	b.n	8007b36 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007b2e:	2300      	movs	r3, #0
 8007b30:	e001      	b.n	8007b36 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007b32:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8007b36:	4618      	mov	r0, r3
 8007b38:	3718      	adds	r7, #24
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bd80      	pop	{r7, pc}

08007b3e <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8007b3e:	b580      	push	{r7, lr}
 8007b40:	b086      	sub	sp, #24
 8007b42:	af00      	add	r7, sp, #0
 8007b44:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 8007b46:	2300      	movs	r3, #0
 8007b48:	60fb      	str	r3, [r7, #12]
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	2100      	movs	r1, #0
 8007b54:	4618      	mov	r0, r3
 8007b56:	f000 ff68 	bl	8008a2a <SDMMC_GetResponse>
 8007b5a:	4603      	mov	r3, r0
 8007b5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007b60:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007b64:	d102      	bne.n	8007b6c <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007b66:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007b6a:	e02f      	b.n	8007bcc <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007b6c:	f107 030c 	add.w	r3, r7, #12
 8007b70:	4619      	mov	r1, r3
 8007b72:	6878      	ldr	r0, [r7, #4]
 8007b74:	f000 f82e 	bl	8007bd4 <SD_FindSCR>
 8007b78:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d001      	beq.n	8007b84 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8007b80:	697b      	ldr	r3, [r7, #20]
 8007b82:	e023      	b.n	8007bcc <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007b84:	693b      	ldr	r3, [r7, #16]
 8007b86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d01c      	beq.n	8007bc8 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681a      	ldr	r2, [r3, #0]
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b96:	041b      	lsls	r3, r3, #16
 8007b98:	4619      	mov	r1, r3
 8007b9a:	4610      	mov	r0, r2
 8007b9c:	f001 f8cc 	bl	8008d38 <SDMMC_CmdAppCommand>
 8007ba0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d001      	beq.n	8007bac <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8007ba8:	697b      	ldr	r3, [r7, #20]
 8007baa:	e00f      	b.n	8007bcc <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	2100      	movs	r1, #0
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	f001 f903 	bl	8008dbe <SDMMC_CmdBusWidth>
 8007bb8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007bba:	697b      	ldr	r3, [r7, #20]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d001      	beq.n	8007bc4 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8007bc0:	697b      	ldr	r3, [r7, #20]
 8007bc2:	e003      	b.n	8007bcc <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	e001      	b.n	8007bcc <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007bc8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	3718      	adds	r7, #24
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	bd80      	pop	{r7, pc}

08007bd4 <SD_FindSCR>:
  * @param  hsd Pointer to SD handle
  * @param  pSCR pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8007bd4:	b580      	push	{r7, lr}
 8007bd6:	b08e      	sub	sp, #56	; 0x38
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	6078      	str	r0, [r7, #4]
 8007bdc:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007bde:	f7f9 fce9 	bl	80015b4 <HAL_GetTick>
 8007be2:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8007be4:	2300      	movs	r3, #0
 8007be6:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 8007be8:	2300      	movs	r3, #0
 8007bea:	60bb      	str	r3, [r7, #8]
 8007bec:	2300      	movs	r3, #0
 8007bee:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	2108      	movs	r1, #8
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	f000 ff54 	bl	8008aa8 <SDMMC_CmdBlockLength>
 8007c00:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d001      	beq.n	8007c0c <SD_FindSCR+0x38>
  {
    return errorstate;
 8007c08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c0a:	e0ad      	b.n	8007d68 <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	681a      	ldr	r2, [r3, #0]
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007c14:	041b      	lsls	r3, r3, #16
 8007c16:	4619      	mov	r1, r3
 8007c18:	4610      	mov	r0, r2
 8007c1a:	f001 f88d 	bl	8008d38 <SDMMC_CmdAppCommand>
 8007c1e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d001      	beq.n	8007c2a <SD_FindSCR+0x56>
  {
    return errorstate;
 8007c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c28:	e09e      	b.n	8007d68 <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007c2a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007c2e:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8007c30:	2308      	movs	r3, #8
 8007c32:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8007c34:	2330      	movs	r3, #48	; 0x30
 8007c36:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8007c38:	2302      	movs	r3, #2
 8007c3a:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8007c40:	2301      	movs	r3, #1
 8007c42:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f107 0210 	add.w	r2, r7, #16
 8007c4c:	4611      	mov	r1, r2
 8007c4e:	4618      	mov	r0, r3
 8007c50:	f000 fefe 	bl	8008a50 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	4618      	mov	r0, r3
 8007c5a:	f001 f8d3 	bl	8008e04 <SDMMC_CmdSendSCR>
 8007c5e:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d027      	beq.n	8007cb6 <SD_FindSCR+0xe2>
  {
    return errorstate;
 8007c66:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c68:	e07e      	b.n	8007d68 <SD_FindSCR+0x194>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
  {
    if((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c70:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d113      	bne.n	8007ca0 <SD_FindSCR+0xcc>
 8007c78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d110      	bne.n	8007ca0 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	4618      	mov	r0, r3
 8007c84:	f000 fe5c 	bl	8008940 <SDMMC_ReadFIFO>
 8007c88:	4603      	mov	r3, r0
 8007c8a:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	4618      	mov	r0, r3
 8007c92:	f000 fe55 	bl	8008940 <SDMMC_ReadFIFO>
 8007c96:	4603      	mov	r3, r0
 8007c98:	60fb      	str	r3, [r7, #12]
      index++;
 8007c9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007c9c:	3301      	adds	r3, #1
 8007c9e:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8007ca0:	f7f9 fc88 	bl	80015b4 <HAL_GetTick>
 8007ca4:	4602      	mov	r2, r0
 8007ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ca8:	1ad3      	subs	r3, r2, r3
 8007caa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007cae:	d102      	bne.n	8007cb6 <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8007cb0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007cb4:	e058      	b.n	8007d68 <SD_FindSCR+0x194>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND | SDMMC_FLAG_DATAEND))
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007cbc:	f240 532a 	movw	r3, #1322	; 0x52a
 8007cc0:	4013      	ands	r3, r2
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d0d1      	beq.n	8007c6a <SD_FindSCR+0x96>
      return HAL_SD_ERROR_TIMEOUT;
    }
  }
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ccc:	f003 0308 	and.w	r3, r3, #8
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d005      	beq.n	8007ce0 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	2208      	movs	r2, #8
 8007cda:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8007cdc:	2308      	movs	r3, #8
 8007cde:	e043      	b.n	8007d68 <SD_FindSCR+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ce6:	f003 0302 	and.w	r3, r3, #2
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d005      	beq.n	8007cfa <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	2202      	movs	r2, #2
 8007cf4:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8007cf6:	2302      	movs	r3, #2
 8007cf8:	e036      	b.n	8007d68 <SD_FindSCR+0x194>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d00:	f003 0320 	and.w	r3, r3, #32
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d005      	beq.n	8007d14 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	2220      	movs	r2, #32
 8007d0e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8007d10:	2320      	movs	r3, #32
 8007d12:	e029      	b.n	8007d68 <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	4a15      	ldr	r2, [pc, #84]	; (8007d70 <SD_FindSCR+0x19c>)
 8007d1a:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	061a      	lsls	r2, r3, #24
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	021b      	lsls	r3, r3, #8
 8007d24:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007d28:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	0a1b      	lsrs	r3, r3, #8
 8007d2e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007d32:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	0e1b      	lsrs	r3, r3, #24
 8007d38:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d3c:	601a      	str	r2, [r3, #0]
    scr++;
 8007d3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d40:	3304      	adds	r3, #4
 8007d42:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007d44:	68bb      	ldr	r3, [r7, #8]
 8007d46:	061a      	lsls	r2, r3, #24
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	021b      	lsls	r3, r3, #8
 8007d4c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007d50:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	0a1b      	lsrs	r3, r3, #8
 8007d56:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007d5a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	0e1b      	lsrs	r3, r3, #24
 8007d60:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007d62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d64:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8007d66:	2300      	movs	r3, #0
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	3738      	adds	r7, #56	; 0x38
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}
 8007d70:	18000f3a 	.word	0x18000f3a

08007d74 <SD_Read_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b086      	sub	sp, #24
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d80:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d86:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8007d88:	693b      	ldr	r3, [r7, #16]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d03f      	beq.n	8007e0e <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8007d8e:	2300      	movs	r3, #0
 8007d90:	617b      	str	r3, [r7, #20]
 8007d92:	e033      	b.n	8007dfc <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	4618      	mov	r0, r3
 8007d9a:	f000 fdd1 	bl	8008940 <SDMMC_ReadFIFO>
 8007d9e:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	b2da      	uxtb	r2, r3
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	3301      	adds	r3, #1
 8007dac:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007dae:	693b      	ldr	r3, [r7, #16]
 8007db0:	3b01      	subs	r3, #1
 8007db2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	0a1b      	lsrs	r3, r3, #8
 8007db8:	b2da      	uxtb	r2, r3
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	3301      	adds	r3, #1
 8007dc2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007dc4:	693b      	ldr	r3, [r7, #16]
 8007dc6:	3b01      	subs	r3, #1
 8007dc8:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8007dca:	68bb      	ldr	r3, [r7, #8]
 8007dcc:	0c1b      	lsrs	r3, r3, #16
 8007dce:	b2da      	uxtb	r2, r3
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007dd4:	68fb      	ldr	r3, [r7, #12]
 8007dd6:	3301      	adds	r3, #1
 8007dd8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007dda:	693b      	ldr	r3, [r7, #16]
 8007ddc:	3b01      	subs	r3, #1
 8007dde:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8007de0:	68bb      	ldr	r3, [r7, #8]
 8007de2:	0e1b      	lsrs	r3, r3, #24
 8007de4:	b2da      	uxtb	r2, r3
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	3301      	adds	r3, #1
 8007dee:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007df0:	693b      	ldr	r3, [r7, #16]
 8007df2:	3b01      	subs	r3, #1
 8007df4:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8007df6:	697b      	ldr	r3, [r7, #20]
 8007df8:	3301      	adds	r3, #1
 8007dfa:	617b      	str	r3, [r7, #20]
 8007dfc:	697b      	ldr	r3, [r7, #20]
 8007dfe:	2b07      	cmp	r3, #7
 8007e00:	d9c8      	bls.n	8007d94 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	68fa      	ldr	r2, [r7, #12]
 8007e06:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	693a      	ldr	r2, [r7, #16]
 8007e0c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8007e0e:	bf00      	nop
 8007e10:	3718      	adds	r7, #24
 8007e12:	46bd      	mov	sp, r7
 8007e14:	bd80      	pop	{r7, pc}

08007e16 <SD_Write_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8007e16:	b580      	push	{r7, lr}
 8007e18:	b086      	sub	sp, #24
 8007e1a:	af00      	add	r7, sp, #0
 8007e1c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6a1b      	ldr	r3, [r3, #32]
 8007e22:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e28:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8007e2a:	693b      	ldr	r3, [r7, #16]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d043      	beq.n	8007eb8 <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8007e30:	2300      	movs	r3, #0
 8007e32:	617b      	str	r3, [r7, #20]
 8007e34:	e037      	b.n	8007ea6 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	781b      	ldrb	r3, [r3, #0]
 8007e3a:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	3301      	adds	r3, #1
 8007e40:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007e42:	693b      	ldr	r3, [r7, #16]
 8007e44:	3b01      	subs	r3, #1
 8007e46:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	781b      	ldrb	r3, [r3, #0]
 8007e4c:	021a      	lsls	r2, r3, #8
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	4313      	orrs	r3, r2
 8007e52:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	3301      	adds	r3, #1
 8007e58:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007e5a:	693b      	ldr	r3, [r7, #16]
 8007e5c:	3b01      	subs	r3, #1
 8007e5e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	781b      	ldrb	r3, [r3, #0]
 8007e64:	041a      	lsls	r2, r3, #16
 8007e66:	68bb      	ldr	r3, [r7, #8]
 8007e68:	4313      	orrs	r3, r2
 8007e6a:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	3301      	adds	r3, #1
 8007e70:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007e72:	693b      	ldr	r3, [r7, #16]
 8007e74:	3b01      	subs	r3, #1
 8007e76:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	781b      	ldrb	r3, [r3, #0]
 8007e7c:	061a      	lsls	r2, r3, #24
 8007e7e:	68bb      	ldr	r3, [r7, #8]
 8007e80:	4313      	orrs	r3, r2
 8007e82:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	3301      	adds	r3, #1
 8007e88:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007e8a:	693b      	ldr	r3, [r7, #16]
 8007e8c:	3b01      	subs	r3, #1
 8007e8e:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	f107 0208 	add.w	r2, r7, #8
 8007e98:	4611      	mov	r1, r2
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	f000 fd5d 	bl	800895a <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8007ea0:	697b      	ldr	r3, [r7, #20]
 8007ea2:	3301      	adds	r3, #1
 8007ea4:	617b      	str	r3, [r7, #20]
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	2b07      	cmp	r3, #7
 8007eaa:	d9c4      	bls.n	8007e36 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	68fa      	ldr	r2, [r7, #12]
 8007eb0:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	693a      	ldr	r2, [r7, #16]
 8007eb6:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8007eb8:	bf00      	nop
 8007eba:	3718      	adds	r7, #24
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	bd80      	pop	{r7, pc}

08007ec0 <HAL_SDEx_DriveTransceiver_1_8V_Callback>:
  * @brief  Enable/Disable the SD Transceiver 1.8V Mode Callback.
  * @param  status Voltage Switch State
  * @retval None
  */
__weak void HAL_SDEx_DriveTransceiver_1_8V_Callback(FlagStatus status)
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	b083      	sub	sp, #12
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	4603      	mov	r3, r0
 8007ec8:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SD_EnableTransciver could be implemented in the user file
   */
}
 8007eca:	bf00      	nop
 8007ecc:	370c      	adds	r7, #12
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed4:	4770      	bx	lr

08007ed6 <HAL_SDEx_Read_DMADoubleBuffer0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuffer0CpltCallback(SD_HandleTypeDef *hsd)
{
 8007ed6:	b480      	push	{r7}
 8007ed8:	b083      	sub	sp, #12
 8007eda:	af00      	add	r7, sp, #0
 8007edc:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuffer0CpltCallback can be implemented in the user file
   */
}
 8007ede:	bf00      	nop
 8007ee0:	370c      	adds	r7, #12
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee8:	4770      	bx	lr

08007eea <HAL_SDEx_Read_DMADoubleBuffer1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuffer1CpltCallback(SD_HandleTypeDef *hsd)
{
 8007eea:	b480      	push	{r7}
 8007eec:	b083      	sub	sp, #12
 8007eee:	af00      	add	r7, sp, #0
 8007ef0:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuffer1CpltCallback can be implemented in the user file
   */
}
 8007ef2:	bf00      	nop
 8007ef4:	370c      	adds	r7, #12
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efc:	4770      	bx	lr

08007efe <HAL_SDEx_Write_DMADoubleBuffer0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuffer0CpltCallback(SD_HandleTypeDef *hsd)
{
 8007efe:	b480      	push	{r7}
 8007f00:	b083      	sub	sp, #12
 8007f02:	af00      	add	r7, sp, #0
 8007f04:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuffer0CpltCallback can be implemented in the user file
   */
}
 8007f06:	bf00      	nop
 8007f08:	370c      	adds	r7, #12
 8007f0a:	46bd      	mov	sp, r7
 8007f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f10:	4770      	bx	lr

08007f12 <HAL_SDEx_Write_DMADoubleBuffer1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuffer1CpltCallback(SD_HandleTypeDef *hsd)
{
 8007f12:	b480      	push	{r7}
 8007f14:	b083      	sub	sp, #12
 8007f16:	af00      	add	r7, sp, #0
 8007f18:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuffer0CpltCallback can be implemented in the user file
   */
}
 8007f1a:	bf00      	nop
 8007f1c:	370c      	adds	r7, #12
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f24:	4770      	bx	lr

08007f26 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007f26:	b580      	push	{r7, lr}
 8007f28:	b084      	sub	sp, #16
 8007f2a:	af00      	add	r7, sp, #0
 8007f2c:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d101      	bne.n	8007f38 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007f34:	2301      	movs	r3, #1
 8007f36:	e095      	b.n	8008064 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d108      	bne.n	8007f52 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	685b      	ldr	r3, [r3, #4]
 8007f44:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007f48:	d009      	beq.n	8007f5e <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	2200      	movs	r2, #0
 8007f4e:	61da      	str	r2, [r3, #28]
 8007f50:	e005      	b.n	8007f5e <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2200      	movs	r2, #0
 8007f56:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2200      	movs	r2, #0
 8007f62:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007f6a:	b2db      	uxtb	r3, r3
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d106      	bne.n	8007f7e <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2200      	movs	r2, #0
 8007f74:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007f78:	6878      	ldr	r0, [r7, #4]
 8007f7a:	f7f9 f911 	bl	80011a0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	2202      	movs	r2, #2
 8007f82:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	681a      	ldr	r2, [r3, #0]
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f94:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	68db      	ldr	r3, [r3, #12]
 8007f9a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007f9e:	d902      	bls.n	8007fa6 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	60fb      	str	r3, [r7, #12]
 8007fa4:	e002      	b.n	8007fac <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007fa6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007faa:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	68db      	ldr	r3, [r3, #12]
 8007fb0:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8007fb4:	d007      	beq.n	8007fc6 <HAL_SPI_Init+0xa0>
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	68db      	ldr	r3, [r3, #12]
 8007fba:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007fbe:	d002      	beq.n	8007fc6 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	685b      	ldr	r3, [r3, #4]
 8007fca:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	689b      	ldr	r3, [r3, #8]
 8007fd2:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007fd6:	431a      	orrs	r2, r3
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	691b      	ldr	r3, [r3, #16]
 8007fdc:	f003 0302 	and.w	r3, r3, #2
 8007fe0:	431a      	orrs	r2, r3
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	695b      	ldr	r3, [r3, #20]
 8007fe6:	f003 0301 	and.w	r3, r3, #1
 8007fea:	431a      	orrs	r2, r3
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	699b      	ldr	r3, [r3, #24]
 8007ff0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007ff4:	431a      	orrs	r2, r3
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	69db      	ldr	r3, [r3, #28]
 8007ffa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007ffe:	431a      	orrs	r2, r3
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6a1b      	ldr	r3, [r3, #32]
 8008004:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008008:	ea42 0103 	orr.w	r1, r2, r3
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008010:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	430a      	orrs	r2, r1
 800801a:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	699b      	ldr	r3, [r3, #24]
 8008020:	0c1b      	lsrs	r3, r3, #16
 8008022:	f003 0204 	and.w	r2, r3, #4
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800802a:	f003 0310 	and.w	r3, r3, #16
 800802e:	431a      	orrs	r2, r3
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008034:	f003 0308 	and.w	r3, r3, #8
 8008038:	431a      	orrs	r2, r3
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	68db      	ldr	r3, [r3, #12]
 800803e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8008042:	ea42 0103 	orr.w	r1, r2, r3
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	430a      	orrs	r2, r1
 8008052:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2200      	movs	r2, #0
 8008058:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2201      	movs	r2, #1
 800805e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8008062:	2300      	movs	r3, #0
}
 8008064:	4618      	mov	r0, r3
 8008066:	3710      	adds	r7, #16
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}

0800806c <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 800806c:	b580      	push	{r7, lr}
 800806e:	b084      	sub	sp, #16
 8008070:	af00      	add	r7, sp, #0
 8008072:	60f8      	str	r0, [r7, #12]
 8008074:	60b9      	str	r1, [r7, #8]
 8008076:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d101      	bne.n	8008082 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 800807e:	2301      	movs	r3, #1
 8008080:	e038      	b.n	80080f4 <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8008088:	b2db      	uxtb	r3, r3
 800808a:	2b00      	cmp	r3, #0
 800808c:	d106      	bne.n	800809c <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	2200      	movs	r2, #0
 8008092:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8008096:	68f8      	ldr	r0, [r7, #12]
 8008098:	f7f9 f962 	bl	8001360 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	681a      	ldr	r2, [r3, #0]
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	3308      	adds	r3, #8
 80080a4:	4619      	mov	r1, r3
 80080a6:	4610      	mov	r0, r2
 80080a8:	f000 fafa 	bl	80086a0 <FMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	6818      	ldr	r0, [r3, #0]
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	689b      	ldr	r3, [r3, #8]
 80080b4:	461a      	mov	r2, r3
 80080b6:	68b9      	ldr	r1, [r7, #8]
 80080b8:	f000 fb8c 	bl	80087d4 <FMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	6858      	ldr	r0, [r3, #4]
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	689a      	ldr	r2, [r3, #8]
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080c8:	6879      	ldr	r1, [r7, #4]
 80080ca:	f000 fbd5 	bl	8008878 <FMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	68fa      	ldr	r2, [r7, #12]
 80080d4:	6892      	ldr	r2, [r2, #8]
 80080d6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	68fa      	ldr	r2, [r7, #12]
 80080e0:	6892      	ldr	r2, [r2, #8]
 80080e2:	f041 0101 	orr.w	r1, r1, #1
 80080e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	2201      	movs	r2, #1
 80080ee:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  return HAL_OK;
 80080f2:	2300      	movs	r3, #0
}
 80080f4:	4618      	mov	r0, r3
 80080f6:	3710      	adds	r7, #16
 80080f8:	46bd      	mov	sp, r7
 80080fa:	bd80      	pop	{r7, pc}

080080fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b082      	sub	sp, #8
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d101      	bne.n	800810e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800810a:	2301      	movs	r3, #1
 800810c:	e049      	b.n	80081a2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008114:	b2db      	uxtb	r3, r3
 8008116:	2b00      	cmp	r3, #0
 8008118:	d106      	bne.n	8008128 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2200      	movs	r2, #0
 800811e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008122:	6878      	ldr	r0, [r7, #4]
 8008124:	f000 f841 	bl	80081aa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2202      	movs	r2, #2
 800812c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681a      	ldr	r2, [r3, #0]
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	3304      	adds	r3, #4
 8008138:	4619      	mov	r1, r3
 800813a:	4610      	mov	r0, r2
 800813c:	f000 f9f8 	bl	8008530 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2201      	movs	r2, #1
 8008144:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2201      	movs	r2, #1
 800814c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2201      	movs	r2, #1
 8008154:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2201      	movs	r2, #1
 800815c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2201      	movs	r2, #1
 8008164:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2201      	movs	r2, #1
 800816c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2201      	movs	r2, #1
 8008174:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2201      	movs	r2, #1
 800817c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2201      	movs	r2, #1
 8008184:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2201      	movs	r2, #1
 800818c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2201      	movs	r2, #1
 8008194:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2201      	movs	r2, #1
 800819c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80081a0:	2300      	movs	r3, #0
}
 80081a2:	4618      	mov	r0, r3
 80081a4:	3708      	adds	r7, #8
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bd80      	pop	{r7, pc}

080081aa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80081aa:	b480      	push	{r7}
 80081ac:	b083      	sub	sp, #12
 80081ae:	af00      	add	r7, sp, #0
 80081b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80081b2:	bf00      	nop
 80081b4:	370c      	adds	r7, #12
 80081b6:	46bd      	mov	sp, r7
 80081b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081bc:	4770      	bx	lr
	...

080081c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80081c0:	b480      	push	{r7}
 80081c2:	b085      	sub	sp, #20
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081ce:	b2db      	uxtb	r3, r3
 80081d0:	2b01      	cmp	r3, #1
 80081d2:	d001      	beq.n	80081d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80081d4:	2301      	movs	r3, #1
 80081d6:	e04f      	b.n	8008278 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2202      	movs	r2, #2
 80081dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	68da      	ldr	r2, [r3, #12]
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f042 0201 	orr.w	r2, r2, #1
 80081ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	4a23      	ldr	r2, [pc, #140]	; (8008284 <HAL_TIM_Base_Start_IT+0xc4>)
 80081f6:	4293      	cmp	r3, r2
 80081f8:	d01d      	beq.n	8008236 <HAL_TIM_Base_Start_IT+0x76>
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008202:	d018      	beq.n	8008236 <HAL_TIM_Base_Start_IT+0x76>
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	4a1f      	ldr	r2, [pc, #124]	; (8008288 <HAL_TIM_Base_Start_IT+0xc8>)
 800820a:	4293      	cmp	r3, r2
 800820c:	d013      	beq.n	8008236 <HAL_TIM_Base_Start_IT+0x76>
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	4a1e      	ldr	r2, [pc, #120]	; (800828c <HAL_TIM_Base_Start_IT+0xcc>)
 8008214:	4293      	cmp	r3, r2
 8008216:	d00e      	beq.n	8008236 <HAL_TIM_Base_Start_IT+0x76>
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	4a1c      	ldr	r2, [pc, #112]	; (8008290 <HAL_TIM_Base_Start_IT+0xd0>)
 800821e:	4293      	cmp	r3, r2
 8008220:	d009      	beq.n	8008236 <HAL_TIM_Base_Start_IT+0x76>
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	4a1b      	ldr	r2, [pc, #108]	; (8008294 <HAL_TIM_Base_Start_IT+0xd4>)
 8008228:	4293      	cmp	r3, r2
 800822a:	d004      	beq.n	8008236 <HAL_TIM_Base_Start_IT+0x76>
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	4a19      	ldr	r2, [pc, #100]	; (8008298 <HAL_TIM_Base_Start_IT+0xd8>)
 8008232:	4293      	cmp	r3, r2
 8008234:	d115      	bne.n	8008262 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	689a      	ldr	r2, [r3, #8]
 800823c:	4b17      	ldr	r3, [pc, #92]	; (800829c <HAL_TIM_Base_Start_IT+0xdc>)
 800823e:	4013      	ands	r3, r2
 8008240:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	2b06      	cmp	r3, #6
 8008246:	d015      	beq.n	8008274 <HAL_TIM_Base_Start_IT+0xb4>
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800824e:	d011      	beq.n	8008274 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	681a      	ldr	r2, [r3, #0]
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	f042 0201 	orr.w	r2, r2, #1
 800825e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008260:	e008      	b.n	8008274 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	681a      	ldr	r2, [r3, #0]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f042 0201 	orr.w	r2, r2, #1
 8008270:	601a      	str	r2, [r3, #0]
 8008272:	e000      	b.n	8008276 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008274:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008276:	2300      	movs	r3, #0
}
 8008278:	4618      	mov	r0, r3
 800827a:	3714      	adds	r7, #20
 800827c:	46bd      	mov	sp, r7
 800827e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008282:	4770      	bx	lr
 8008284:	40012c00 	.word	0x40012c00
 8008288:	40000400 	.word	0x40000400
 800828c:	40000800 	.word	0x40000800
 8008290:	40000c00 	.word	0x40000c00
 8008294:	40013400 	.word	0x40013400
 8008298:	40014000 	.word	0x40014000
 800829c:	00010007 	.word	0x00010007

080082a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b082      	sub	sp, #8
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	691b      	ldr	r3, [r3, #16]
 80082ae:	f003 0302 	and.w	r3, r3, #2
 80082b2:	2b02      	cmp	r3, #2
 80082b4:	d122      	bne.n	80082fc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	68db      	ldr	r3, [r3, #12]
 80082bc:	f003 0302 	and.w	r3, r3, #2
 80082c0:	2b02      	cmp	r3, #2
 80082c2:	d11b      	bne.n	80082fc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	f06f 0202 	mvn.w	r2, #2
 80082cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	2201      	movs	r2, #1
 80082d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	699b      	ldr	r3, [r3, #24]
 80082da:	f003 0303 	and.w	r3, r3, #3
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d003      	beq.n	80082ea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f000 f905 	bl	80084f2 <HAL_TIM_IC_CaptureCallback>
 80082e8:	e005      	b.n	80082f6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80082ea:	6878      	ldr	r0, [r7, #4]
 80082ec:	f000 f8f7 	bl	80084de <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f000 f908 	bl	8008506 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2200      	movs	r2, #0
 80082fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	691b      	ldr	r3, [r3, #16]
 8008302:	f003 0304 	and.w	r3, r3, #4
 8008306:	2b04      	cmp	r3, #4
 8008308:	d122      	bne.n	8008350 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	68db      	ldr	r3, [r3, #12]
 8008310:	f003 0304 	and.w	r3, r3, #4
 8008314:	2b04      	cmp	r3, #4
 8008316:	d11b      	bne.n	8008350 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f06f 0204 	mvn.w	r2, #4
 8008320:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2202      	movs	r2, #2
 8008326:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	699b      	ldr	r3, [r3, #24]
 800832e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008332:	2b00      	cmp	r3, #0
 8008334:	d003      	beq.n	800833e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	f000 f8db 	bl	80084f2 <HAL_TIM_IC_CaptureCallback>
 800833c:	e005      	b.n	800834a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800833e:	6878      	ldr	r0, [r7, #4]
 8008340:	f000 f8cd 	bl	80084de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	f000 f8de 	bl	8008506 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	2200      	movs	r2, #0
 800834e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	691b      	ldr	r3, [r3, #16]
 8008356:	f003 0308 	and.w	r3, r3, #8
 800835a:	2b08      	cmp	r3, #8
 800835c:	d122      	bne.n	80083a4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	68db      	ldr	r3, [r3, #12]
 8008364:	f003 0308 	and.w	r3, r3, #8
 8008368:	2b08      	cmp	r3, #8
 800836a:	d11b      	bne.n	80083a4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	f06f 0208 	mvn.w	r2, #8
 8008374:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	2204      	movs	r2, #4
 800837a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	69db      	ldr	r3, [r3, #28]
 8008382:	f003 0303 	and.w	r3, r3, #3
 8008386:	2b00      	cmp	r3, #0
 8008388:	d003      	beq.n	8008392 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800838a:	6878      	ldr	r0, [r7, #4]
 800838c:	f000 f8b1 	bl	80084f2 <HAL_TIM_IC_CaptureCallback>
 8008390:	e005      	b.n	800839e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	f000 f8a3 	bl	80084de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008398:	6878      	ldr	r0, [r7, #4]
 800839a:	f000 f8b4 	bl	8008506 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2200      	movs	r2, #0
 80083a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	691b      	ldr	r3, [r3, #16]
 80083aa:	f003 0310 	and.w	r3, r3, #16
 80083ae:	2b10      	cmp	r3, #16
 80083b0:	d122      	bne.n	80083f8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	68db      	ldr	r3, [r3, #12]
 80083b8:	f003 0310 	and.w	r3, r3, #16
 80083bc:	2b10      	cmp	r3, #16
 80083be:	d11b      	bne.n	80083f8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	f06f 0210 	mvn.w	r2, #16
 80083c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2208      	movs	r2, #8
 80083ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	69db      	ldr	r3, [r3, #28]
 80083d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d003      	beq.n	80083e6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f000 f887 	bl	80084f2 <HAL_TIM_IC_CaptureCallback>
 80083e4:	e005      	b.n	80083f2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80083e6:	6878      	ldr	r0, [r7, #4]
 80083e8:	f000 f879 	bl	80084de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80083ec:	6878      	ldr	r0, [r7, #4]
 80083ee:	f000 f88a 	bl	8008506 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	2200      	movs	r2, #0
 80083f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	691b      	ldr	r3, [r3, #16]
 80083fe:	f003 0301 	and.w	r3, r3, #1
 8008402:	2b01      	cmp	r3, #1
 8008404:	d10e      	bne.n	8008424 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	68db      	ldr	r3, [r3, #12]
 800840c:	f003 0301 	and.w	r3, r3, #1
 8008410:	2b01      	cmp	r3, #1
 8008412:	d107      	bne.n	8008424 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	f06f 0201 	mvn.w	r2, #1
 800841c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800841e:	6878      	ldr	r0, [r7, #4]
 8008420:	f7f8 fc4e 	bl	8000cc0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	691b      	ldr	r3, [r3, #16]
 800842a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800842e:	2b80      	cmp	r3, #128	; 0x80
 8008430:	d10e      	bne.n	8008450 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	68db      	ldr	r3, [r3, #12]
 8008438:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800843c:	2b80      	cmp	r3, #128	; 0x80
 800843e:	d107      	bne.n	8008450 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008448:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f000 f914 	bl	8008678 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	691b      	ldr	r3, [r3, #16]
 8008456:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800845a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800845e:	d10e      	bne.n	800847e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	68db      	ldr	r3, [r3, #12]
 8008466:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800846a:	2b80      	cmp	r3, #128	; 0x80
 800846c:	d107      	bne.n	800847e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008476:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f000 f907 	bl	800868c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	691b      	ldr	r3, [r3, #16]
 8008484:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008488:	2b40      	cmp	r3, #64	; 0x40
 800848a:	d10e      	bne.n	80084aa <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	68db      	ldr	r3, [r3, #12]
 8008492:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008496:	2b40      	cmp	r3, #64	; 0x40
 8008498:	d107      	bne.n	80084aa <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80084a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80084a4:	6878      	ldr	r0, [r7, #4]
 80084a6:	f000 f838 	bl	800851a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	691b      	ldr	r3, [r3, #16]
 80084b0:	f003 0320 	and.w	r3, r3, #32
 80084b4:	2b20      	cmp	r3, #32
 80084b6:	d10e      	bne.n	80084d6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	68db      	ldr	r3, [r3, #12]
 80084be:	f003 0320 	and.w	r3, r3, #32
 80084c2:	2b20      	cmp	r3, #32
 80084c4:	d107      	bne.n	80084d6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	f06f 0220 	mvn.w	r2, #32
 80084ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80084d0:	6878      	ldr	r0, [r7, #4]
 80084d2:	f000 f8c7 	bl	8008664 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80084d6:	bf00      	nop
 80084d8:	3708      	adds	r7, #8
 80084da:	46bd      	mov	sp, r7
 80084dc:	bd80      	pop	{r7, pc}

080084de <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80084de:	b480      	push	{r7}
 80084e0:	b083      	sub	sp, #12
 80084e2:	af00      	add	r7, sp, #0
 80084e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80084e6:	bf00      	nop
 80084e8:	370c      	adds	r7, #12
 80084ea:	46bd      	mov	sp, r7
 80084ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f0:	4770      	bx	lr

080084f2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80084f2:	b480      	push	{r7}
 80084f4:	b083      	sub	sp, #12
 80084f6:	af00      	add	r7, sp, #0
 80084f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80084fa:	bf00      	nop
 80084fc:	370c      	adds	r7, #12
 80084fe:	46bd      	mov	sp, r7
 8008500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008504:	4770      	bx	lr

08008506 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008506:	b480      	push	{r7}
 8008508:	b083      	sub	sp, #12
 800850a:	af00      	add	r7, sp, #0
 800850c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800850e:	bf00      	nop
 8008510:	370c      	adds	r7, #12
 8008512:	46bd      	mov	sp, r7
 8008514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008518:	4770      	bx	lr

0800851a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800851a:	b480      	push	{r7}
 800851c:	b083      	sub	sp, #12
 800851e:	af00      	add	r7, sp, #0
 8008520:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008522:	bf00      	nop
 8008524:	370c      	adds	r7, #12
 8008526:	46bd      	mov	sp, r7
 8008528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800852c:	4770      	bx	lr
	...

08008530 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008530:	b480      	push	{r7}
 8008532:	b085      	sub	sp, #20
 8008534:	af00      	add	r7, sp, #0
 8008536:	6078      	str	r0, [r7, #4]
 8008538:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	4a40      	ldr	r2, [pc, #256]	; (8008644 <TIM_Base_SetConfig+0x114>)
 8008544:	4293      	cmp	r3, r2
 8008546:	d013      	beq.n	8008570 <TIM_Base_SetConfig+0x40>
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800854e:	d00f      	beq.n	8008570 <TIM_Base_SetConfig+0x40>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	4a3d      	ldr	r2, [pc, #244]	; (8008648 <TIM_Base_SetConfig+0x118>)
 8008554:	4293      	cmp	r3, r2
 8008556:	d00b      	beq.n	8008570 <TIM_Base_SetConfig+0x40>
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	4a3c      	ldr	r2, [pc, #240]	; (800864c <TIM_Base_SetConfig+0x11c>)
 800855c:	4293      	cmp	r3, r2
 800855e:	d007      	beq.n	8008570 <TIM_Base_SetConfig+0x40>
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	4a3b      	ldr	r2, [pc, #236]	; (8008650 <TIM_Base_SetConfig+0x120>)
 8008564:	4293      	cmp	r3, r2
 8008566:	d003      	beq.n	8008570 <TIM_Base_SetConfig+0x40>
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	4a3a      	ldr	r2, [pc, #232]	; (8008654 <TIM_Base_SetConfig+0x124>)
 800856c:	4293      	cmp	r3, r2
 800856e:	d108      	bne.n	8008582 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008576:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	685b      	ldr	r3, [r3, #4]
 800857c:	68fa      	ldr	r2, [r7, #12]
 800857e:	4313      	orrs	r3, r2
 8008580:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	4a2f      	ldr	r2, [pc, #188]	; (8008644 <TIM_Base_SetConfig+0x114>)
 8008586:	4293      	cmp	r3, r2
 8008588:	d01f      	beq.n	80085ca <TIM_Base_SetConfig+0x9a>
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008590:	d01b      	beq.n	80085ca <TIM_Base_SetConfig+0x9a>
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	4a2c      	ldr	r2, [pc, #176]	; (8008648 <TIM_Base_SetConfig+0x118>)
 8008596:	4293      	cmp	r3, r2
 8008598:	d017      	beq.n	80085ca <TIM_Base_SetConfig+0x9a>
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	4a2b      	ldr	r2, [pc, #172]	; (800864c <TIM_Base_SetConfig+0x11c>)
 800859e:	4293      	cmp	r3, r2
 80085a0:	d013      	beq.n	80085ca <TIM_Base_SetConfig+0x9a>
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	4a2a      	ldr	r2, [pc, #168]	; (8008650 <TIM_Base_SetConfig+0x120>)
 80085a6:	4293      	cmp	r3, r2
 80085a8:	d00f      	beq.n	80085ca <TIM_Base_SetConfig+0x9a>
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	4a29      	ldr	r2, [pc, #164]	; (8008654 <TIM_Base_SetConfig+0x124>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d00b      	beq.n	80085ca <TIM_Base_SetConfig+0x9a>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	4a28      	ldr	r2, [pc, #160]	; (8008658 <TIM_Base_SetConfig+0x128>)
 80085b6:	4293      	cmp	r3, r2
 80085b8:	d007      	beq.n	80085ca <TIM_Base_SetConfig+0x9a>
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	4a27      	ldr	r2, [pc, #156]	; (800865c <TIM_Base_SetConfig+0x12c>)
 80085be:	4293      	cmp	r3, r2
 80085c0:	d003      	beq.n	80085ca <TIM_Base_SetConfig+0x9a>
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	4a26      	ldr	r2, [pc, #152]	; (8008660 <TIM_Base_SetConfig+0x130>)
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d108      	bne.n	80085dc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80085d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	68db      	ldr	r3, [r3, #12]
 80085d6:	68fa      	ldr	r2, [r7, #12]
 80085d8:	4313      	orrs	r3, r2
 80085da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80085e2:	683b      	ldr	r3, [r7, #0]
 80085e4:	695b      	ldr	r3, [r3, #20]
 80085e6:	4313      	orrs	r3, r2
 80085e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	68fa      	ldr	r2, [r7, #12]
 80085ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80085f0:	683b      	ldr	r3, [r7, #0]
 80085f2:	689a      	ldr	r2, [r3, #8]
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80085f8:	683b      	ldr	r3, [r7, #0]
 80085fa:	681a      	ldr	r2, [r3, #0]
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	4a10      	ldr	r2, [pc, #64]	; (8008644 <TIM_Base_SetConfig+0x114>)
 8008604:	4293      	cmp	r3, r2
 8008606:	d00f      	beq.n	8008628 <TIM_Base_SetConfig+0xf8>
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	4a12      	ldr	r2, [pc, #72]	; (8008654 <TIM_Base_SetConfig+0x124>)
 800860c:	4293      	cmp	r3, r2
 800860e:	d00b      	beq.n	8008628 <TIM_Base_SetConfig+0xf8>
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	4a11      	ldr	r2, [pc, #68]	; (8008658 <TIM_Base_SetConfig+0x128>)
 8008614:	4293      	cmp	r3, r2
 8008616:	d007      	beq.n	8008628 <TIM_Base_SetConfig+0xf8>
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	4a10      	ldr	r2, [pc, #64]	; (800865c <TIM_Base_SetConfig+0x12c>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d003      	beq.n	8008628 <TIM_Base_SetConfig+0xf8>
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	4a0f      	ldr	r2, [pc, #60]	; (8008660 <TIM_Base_SetConfig+0x130>)
 8008624:	4293      	cmp	r3, r2
 8008626:	d103      	bne.n	8008630 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	691a      	ldr	r2, [r3, #16]
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	2201      	movs	r2, #1
 8008634:	615a      	str	r2, [r3, #20]
}
 8008636:	bf00      	nop
 8008638:	3714      	adds	r7, #20
 800863a:	46bd      	mov	sp, r7
 800863c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008640:	4770      	bx	lr
 8008642:	bf00      	nop
 8008644:	40012c00 	.word	0x40012c00
 8008648:	40000400 	.word	0x40000400
 800864c:	40000800 	.word	0x40000800
 8008650:	40000c00 	.word	0x40000c00
 8008654:	40013400 	.word	0x40013400
 8008658:	40014000 	.word	0x40014000
 800865c:	40014400 	.word	0x40014400
 8008660:	40014800 	.word	0x40014800

08008664 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008664:	b480      	push	{r7}
 8008666:	b083      	sub	sp, #12
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800866c:	bf00      	nop
 800866e:	370c      	adds	r7, #12
 8008670:	46bd      	mov	sp, r7
 8008672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008676:	4770      	bx	lr

08008678 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008678:	b480      	push	{r7}
 800867a:	b083      	sub	sp, #12
 800867c:	af00      	add	r7, sp, #0
 800867e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008680:	bf00      	nop
 8008682:	370c      	adds	r7, #12
 8008684:	46bd      	mov	sp, r7
 8008686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868a:	4770      	bx	lr

0800868c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800868c:	b480      	push	{r7}
 800868e:	b083      	sub	sp, #12
 8008690:	af00      	add	r7, sp, #0
 8008692:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008694:	bf00      	nop
 8008696:	370c      	adds	r7, #12
 8008698:	46bd      	mov	sp, r7
 800869a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869e:	4770      	bx	lr

080086a0 <FMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device,
                                    FMC_NORSRAM_InitTypeDef *Init)
{
 80086a0:	b480      	push	{r7}
 80086a2:	b087      	sub	sp, #28
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
 80086a8:	6039      	str	r1, [r7, #0]
#if defined(FMC_PCSCNTR_CSCOUNT)
  assert_param(IS_FUNCTIONAL_STATE(Init->MaxChipSelectPulse));
#endif /* FMC_PCSCNTR_CSCOUNT */

  /* Disable NORSRAM Device */
  __FMC_NORSRAM_DISABLE(Device, Init->NSBank);
 80086aa:	683b      	ldr	r3, [r7, #0]
 80086ac:	681a      	ldr	r2, [r3, #0]
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086b4:	683a      	ldr	r2, [r7, #0]
 80086b6:	6812      	ldr	r2, [r2, #0]
 80086b8:	f023 0101 	bic.w	r1, r3, #1
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	689b      	ldr	r3, [r3, #8]
 80086c6:	2b08      	cmp	r3, #8
 80086c8:	d102      	bne.n	80086d0 <FMC_NORSRAM_Init+0x30>
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80086ca:	2340      	movs	r3, #64	; 0x40
 80086cc:	617b      	str	r3, [r7, #20]
 80086ce:	e001      	b.n	80086d4 <FMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FMC_NORSRAM_FLASH_ACCESS_DISABLE;
 80086d0:	2300      	movs	r3, #0
 80086d2:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 80086d8:	697b      	ldr	r3, [r7, #20]
 80086da:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 80086e0:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 80086e6:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80086ec:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80086f2:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	699b      	ldr	r3, [r3, #24]
              Init->WaitSignalPolarity      | \
 80086f8:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 80086fa:	683b      	ldr	r3, [r7, #0]
 80086fc:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalActive        | \
 80086fe:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	6a1b      	ldr	r3, [r3, #32]
              Init->WriteOperation          | \
 8008704:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WaitSignal              | \
 800870a:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->ExtendedMode            | \
 8008710:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  btcr_reg = (flashaccess                   | \
 8008716:	4313      	orrs	r3, r2
 8008718:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->ContinuousClock;
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800871e:	693a      	ldr	r2, [r7, #16]
 8008720:	4313      	orrs	r3, r2
 8008722:	613b      	str	r3, [r7, #16]
#if defined(FMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008728:	693a      	ldr	r2, [r7, #16]
 800872a:	4313      	orrs	r3, r2
 800872c:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  btcr_reg |= Init->NBLSetupTime;
 800872e:	683b      	ldr	r3, [r7, #0]
 8008730:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008732:	693a      	ldr	r2, [r7, #16]
 8008734:	4313      	orrs	r3, r2
 8008736:	613b      	str	r3, [r7, #16]
#endif /* FMC_BCRx_NBLSET */
  btcr_reg |= Init->PageSize;
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800873c:	693a      	ldr	r2, [r7, #16]
 800873e:	4313      	orrs	r3, r2
 8008740:	613b      	str	r3, [r7, #16]

  mask = (FMC_BCRx_MBKEN                |
 8008742:	4b23      	ldr	r3, [pc, #140]	; (80087d0 <FMC_NORSRAM_Init+0x130>)
 8008744:	60fb      	str	r3, [r7, #12]
          FMC_BCRx_WAITEN               |
          FMC_BCRx_EXTMOD               |
          FMC_BCRx_ASYNCWAIT            |
          FMC_BCRx_CBURSTRW);

  mask |= FMC_BCR1_CCLKEN;
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800874c:	60fb      	str	r3, [r7, #12]
#if defined(FMC_BCR1_WFDIS)
  mask |= FMC_BCR1_WFDIS;
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008754:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCR1_WFDIS */
#if defined(FMC_BCRx_NBLSET)
  mask |= FMC_BCRx_NBLSET;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	f443 0340 	orr.w	r3, r3, #12582912	; 0xc00000
 800875c:	60fb      	str	r3, [r7, #12]
#endif /* FMC_BCRx_NBLSET */
  mask |= FMC_BCRx_CPSIZE;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8008764:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	681a      	ldr	r2, [r3, #0]
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	43db      	mvns	r3, r3
 8008774:	ea02 0103 	and.w	r1, r2, r3
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	681a      	ldr	r2, [r3, #0]
 800877c:	693b      	ldr	r3, [r7, #16]
 800877e:	4319      	orrs	r1, r3
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if ((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BANK1))
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800878a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800878e:	d10c      	bne.n	80087aa <FMC_NORSRAM_Init+0x10a>
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d008      	beq.n	80087aa <FMC_NORSRAM_Init+0x10a>
  {
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN, Init->ContinuousClock);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80087a0:	683b      	ldr	r3, [r7, #0]
 80087a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80087a4:	431a      	orrs	r2, r3
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	601a      	str	r2, [r3, #0]
  }
#if defined(FMC_BCR1_WFDIS)

  if (Init->NSBank != FMC_NORSRAM_BANK1)
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d006      	beq.n	80087c0 <FMC_NORSRAM_Init+0x120>
  {
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681a      	ldr	r2, [r3, #0]
 80087b6:	683b      	ldr	r3, [r7, #0]
 80087b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087ba:	431a      	orrs	r2, r3
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	601a      	str	r2, [r3, #0]
        break;
    }
  }
#endif /* FMC_PCSCNTR_CSCOUNT */

  return HAL_OK;
 80087c0:	2300      	movs	r3, #0
}
 80087c2:	4618      	mov	r0, r3
 80087c4:	371c      	adds	r7, #28
 80087c6:	46bd      	mov	sp, r7
 80087c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087cc:	4770      	bx	lr
 80087ce:	bf00      	nop
 80087d0:	0008fb7f 	.word	0x0008fb7f

080087d4 <FMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device,
                                          FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80087d4:	b480      	push	{r7}
 80087d6:	b087      	sub	sp, #28
 80087d8:	af00      	add	r7, sp, #0
 80087da:	60f8      	str	r0, [r7, #12]
 80087dc:	60b9      	str	r1, [r7, #8]
 80087de:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FMC_NORSRAM_BANK(Bank));

  /* Set FMC_NORSRAM device timing parameters */
#if defined(FMC_BTRx_DATAHLD)
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	1c5a      	adds	r2, r3, #1
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	681a      	ldr	r2, [r3, #0]
 80087ee:	68bb      	ldr	r3, [r7, #8]
 80087f0:	685b      	ldr	r3, [r3, #4]
 80087f2:	011b      	lsls	r3, r3, #4
 80087f4:	431a      	orrs	r2, r3
 80087f6:	68bb      	ldr	r3, [r7, #8]
 80087f8:	689b      	ldr	r3, [r3, #8]
 80087fa:	021b      	lsls	r3, r3, #8
 80087fc:	431a      	orrs	r2, r3
 80087fe:	68bb      	ldr	r3, [r7, #8]
 8008800:	68db      	ldr	r3, [r3, #12]
 8008802:	079b      	lsls	r3, r3, #30
 8008804:	431a      	orrs	r2, r3
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	691b      	ldr	r3, [r3, #16]
 800880a:	041b      	lsls	r3, r3, #16
 800880c:	431a      	orrs	r2, r3
 800880e:	68bb      	ldr	r3, [r7, #8]
 8008810:	695b      	ldr	r3, [r3, #20]
 8008812:	3b01      	subs	r3, #1
 8008814:	051b      	lsls	r3, r3, #20
 8008816:	431a      	orrs	r2, r3
 8008818:	68bb      	ldr	r3, [r7, #8]
 800881a:	699b      	ldr	r3, [r3, #24]
 800881c:	3b02      	subs	r3, #2
 800881e:	061b      	lsls	r3, r3, #24
 8008820:	ea42 0103 	orr.w	r1, r2, r3
 8008824:	68bb      	ldr	r3, [r7, #8]
 8008826:	69db      	ldr	r3, [r3, #28]
 8008828:	687a      	ldr	r2, [r7, #4]
 800882a:	3201      	adds	r2, #1
 800882c:	4319      	orrs	r1, r3
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       (((Timing->DataLatency) - 2U)     << FMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));
#endif /* FMC_BTRx_DATAHLD */

  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if (HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800883c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008840:	d113      	bne.n	800886a <FMC_NORSRAM_Timing_Init+0x96>
  {
    tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~((0x0FU) << FMC_BTRx_CLKDIV_Pos));
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	685b      	ldr	r3, [r3, #4]
 8008846:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800884a:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FMC_BTRx_CLKDIV_Pos);
 800884c:	68bb      	ldr	r3, [r7, #8]
 800884e:	695b      	ldr	r3, [r3, #20]
 8008850:	3b01      	subs	r3, #1
 8008852:	051b      	lsls	r3, r3, #20
 8008854:	697a      	ldr	r2, [r7, #20]
 8008856:	4313      	orrs	r3, r2
 8008858:	617b      	str	r3, [r7, #20]
    MODIFY_REG(Device->BTCR[FMC_NORSRAM_BANK1 + 1U], FMC_BTRx_CLKDIV, tmpr);
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	685b      	ldr	r3, [r3, #4]
 800885e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8008862:	697b      	ldr	r3, [r7, #20]
 8008864:	431a      	orrs	r2, r3
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800886a:	2300      	movs	r3, #0
}
 800886c:	4618      	mov	r0, r3
 800886e:	371c      	adds	r7, #28
 8008870:	46bd      	mov	sp, r7
 8008872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008876:	4770      	bx	lr

08008878 <FMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 8008878:	b480      	push	{r7}
 800887a:	b085      	sub	sp, #20
 800887c:	af00      	add	r7, sp, #0
 800887e:	60f8      	str	r0, [r7, #12]
 8008880:	60b9      	str	r1, [r7, #8]
 8008882:	607a      	str	r2, [r7, #4]
 8008884:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800888c:	d121      	bne.n	80088d2 <FMC_NORSRAM_Extended_Timing_Init+0x5a>
    assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(FMC_BTRx_DATAHLD)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	687a      	ldr	r2, [r7, #4]
 8008892:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008896:	f003 627f 	and.w	r2, r3, #267386880	; 0xff00000
 800889a:	68bb      	ldr	r3, [r7, #8]
 800889c:	6819      	ldr	r1, [r3, #0]
 800889e:	68bb      	ldr	r3, [r7, #8]
 80088a0:	685b      	ldr	r3, [r3, #4]
 80088a2:	011b      	lsls	r3, r3, #4
 80088a4:	4319      	orrs	r1, r3
 80088a6:	68bb      	ldr	r3, [r7, #8]
 80088a8:	689b      	ldr	r3, [r3, #8]
 80088aa:	021b      	lsls	r3, r3, #8
 80088ac:	4319      	orrs	r1, r3
 80088ae:	68bb      	ldr	r3, [r7, #8]
 80088b0:	68db      	ldr	r3, [r3, #12]
 80088b2:	079b      	lsls	r3, r3, #30
 80088b4:	4319      	orrs	r1, r3
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	69db      	ldr	r3, [r3, #28]
 80088ba:	4319      	orrs	r1, r3
 80088bc:	68bb      	ldr	r3, [r7, #8]
 80088be:	691b      	ldr	r3, [r3, #16]
 80088c0:	041b      	lsls	r3, r3, #16
 80088c2:	430b      	orrs	r3, r1
 80088c4:	ea42 0103 	orr.w	r1, r2, r3
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	687a      	ldr	r2, [r7, #4]
 80088cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80088d0:	e005      	b.n	80088de <FMC_NORSRAM_Extended_Timing_Init+0x66>
                                                     ((Timing->BusTurnAroundDuration)  << FMC_BWTRx_BUSTURN_Pos)));
#endif /* FMC_BTRx_DATAHLD */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	687a      	ldr	r2, [r7, #4]
 80088d6:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80088da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 80088de:	2300      	movs	r3, #0
}
 80088e0:	4618      	mov	r0, r3
 80088e2:	3714      	adds	r7, #20
 80088e4:	46bd      	mov	sp, r7
 80088e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ea:	4770      	bx	lr

080088ec <SDMMC_Init>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Init SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 80088ec:	b084      	sub	sp, #16
 80088ee:	b480      	push	{r7}
 80088f0:	b085      	sub	sp, #20
 80088f2:	af00      	add	r7, sp, #0
 80088f4:	6078      	str	r0, [r7, #4]
 80088f6:	f107 001c 	add.w	r0, r7, #28
 80088fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80088fe:	2300      	movs	r3, #0
 8008900:	60fb      	str	r3, [r7, #12]

  /* Set SDMMC configuration parameters */
#if !defined(STM32L4P5xx) && !defined(STM32L4Q5xx) && !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
  tmpreg |= Init.ClockBypass;
#endif
  tmpreg |= (Init.ClockEdge           |\
 8008902:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      |\
 8008904:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8008906:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8008908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      |\
 800890a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800890c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             |\
 800890e:	431a      	orrs	r2, r3
             Init.ClockDiv
 8008910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl |\
 8008912:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8008914:	68fa      	ldr	r2, [r7, #12]
 8008916:	4313      	orrs	r3, r2
 8008918:	60fb      	str	r3, [r7, #12]
             );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	685a      	ldr	r2, [r3, #4]
 800891e:	4b07      	ldr	r3, [pc, #28]	; (800893c <SDMMC_Init+0x50>)
 8008920:	4013      	ands	r3, r2
 8008922:	68fa      	ldr	r2, [r7, #12]
 8008924:	431a      	orrs	r2, r3
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800892a:	2300      	movs	r3, #0
}
 800892c:	4618      	mov	r0, r3
 800892e:	3714      	adds	r7, #20
 8008930:	46bd      	mov	sp, r7
 8008932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008936:	b004      	add	sp, #16
 8008938:	4770      	bx	lr
 800893a:	bf00      	nop
 800893c:	ffc02c00 	.word	0xffc02c00

08008940 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8008940:	b480      	push	{r7}
 8008942:	b083      	sub	sp, #12
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800894e:	4618      	mov	r0, r3
 8008950:	370c      	adds	r7, #12
 8008952:	46bd      	mov	sp, r7
 8008954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008958:	4770      	bx	lr

0800895a <SDMMC_WriteFIFO>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pWriteData pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 800895a:	b480      	push	{r7}
 800895c:	b083      	sub	sp, #12
 800895e:	af00      	add	r7, sp, #0
 8008960:	6078      	str	r0, [r7, #4]
 8008962:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8008964:	683b      	ldr	r3, [r7, #0]
 8008966:	681a      	ldr	r2, [r3, #0]
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800896e:	2300      	movs	r3, #0
}
 8008970:	4618      	mov	r0, r3
 8008972:	370c      	adds	r7, #12
 8008974:	46bd      	mov	sp, r7
 8008976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897a:	4770      	bx	lr

0800897c <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b082      	sub	sp, #8
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f043 0203 	orr.w	r2, r3, #3
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	601a      	str	r2, [r3, #0]
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8008990:	2002      	movs	r0, #2
 8008992:	f7f8 fe1b 	bl	80015cc <HAL_Delay>

  return HAL_OK;
 8008996:	2300      	movs	r3, #0
}
 8008998:	4618      	mov	r0, r3
 800899a:	3708      	adds	r7, #8
 800899c:	46bd      	mov	sp, r7
 800899e:	bd80      	pop	{r7, pc}

080089a0 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 80089a0:	b480      	push	{r7}
 80089a2:	b083      	sub	sp, #12
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f003 0303 	and.w	r3, r3, #3
}
 80089b0:	4618      	mov	r0, r3
 80089b2:	370c      	adds	r7, #12
 80089b4:	46bd      	mov	sp, r7
 80089b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ba:	4770      	bx	lr

080089bc <SDMMC_SendCommand>:
  * @param  Command pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 80089bc:	b480      	push	{r7}
 80089be:	b085      	sub	sp, #20
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
 80089c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80089c6:	2300      	movs	r3, #0
 80089c8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 80089ca:	683b      	ldr	r3, [r7, #0]
 80089cc:	681a      	ldr	r2, [r3, #0]
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80089da:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80089e0:	431a      	orrs	r2, r3
                       Command->CPSM);
 80089e2:	683b      	ldr	r3, [r7, #0]
 80089e4:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80089e6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80089e8:	68fa      	ldr	r2, [r7, #12]
 80089ea:	4313      	orrs	r3, r2
 80089ec:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	68da      	ldr	r2, [r3, #12]
 80089f2:	4b06      	ldr	r3, [pc, #24]	; (8008a0c <SDMMC_SendCommand+0x50>)
 80089f4:	4013      	ands	r3, r2
 80089f6:	68fa      	ldr	r2, [r7, #12]
 80089f8:	431a      	orrs	r2, r3
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80089fe:	2300      	movs	r3, #0
}
 8008a00:	4618      	mov	r0, r3
 8008a02:	3714      	adds	r7, #20
 8008a04:	46bd      	mov	sp, r7
 8008a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0a:	4770      	bx	lr
 8008a0c:	fffee0c0 	.word	0xfffee0c0

08008a10 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8008a10:	b480      	push	{r7}
 8008a12:	b083      	sub	sp, #12
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	691b      	ldr	r3, [r3, #16]
 8008a1c:	b2db      	uxtb	r3, r3
}
 8008a1e:	4618      	mov	r0, r3
 8008a20:	370c      	adds	r7, #12
 8008a22:	46bd      	mov	sp, r7
 8008a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a28:	4770      	bx	lr

08008a2a <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8008a2a:	b480      	push	{r7}
 8008a2c:	b085      	sub	sp, #20
 8008a2e:	af00      	add	r7, sp, #0
 8008a30:	6078      	str	r0, [r7, #4]
 8008a32:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	3314      	adds	r3, #20
 8008a38:	461a      	mov	r2, r3
 8008a3a:	683b      	ldr	r3, [r7, #0]
 8008a3c:	4413      	add	r3, r2
 8008a3e:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681b      	ldr	r3, [r3, #0]
}
 8008a44:	4618      	mov	r0, r3
 8008a46:	3714      	adds	r7, #20
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4e:	4770      	bx	lr

08008a50 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8008a50:	b480      	push	{r7}
 8008a52:	b085      	sub	sp, #20
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
 8008a58:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	681a      	ldr	r2, [r3, #0]
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	685a      	ldr	r2, [r3, #4]
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008a76:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8008a7c:	431a      	orrs	r2, r3
                       Data->DPSM);
 8008a7e:	683b      	ldr	r3, [r7, #0]
 8008a80:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8008a82:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8008a84:	68fa      	ldr	r2, [r7, #12]
 8008a86:	4313      	orrs	r3, r2
 8008a88:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a8e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	431a      	orrs	r2, r3
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8008a9a:	2300      	movs	r3, #0

}
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	3714      	adds	r7, #20
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa6:	4770      	bx	lr

08008aa8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b088      	sub	sp, #32
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
 8008ab0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8008ab6:	2310      	movs	r3, #16
 8008ab8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008aba:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008abe:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008ac4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008ac8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008aca:	f107 0308 	add.w	r3, r7, #8
 8008ace:	4619      	mov	r1, r3
 8008ad0:	6878      	ldr	r0, [r7, #4]
 8008ad2:	f7ff ff73 	bl	80089bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8008ad6:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ada:	2110      	movs	r1, #16
 8008adc:	6878      	ldr	r0, [r7, #4]
 8008ade:	f000 fa7b 	bl	8008fd8 <SDMMC_GetCmdResp1>
 8008ae2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008ae4:	69fb      	ldr	r3, [r7, #28]
}
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	3720      	adds	r7, #32
 8008aea:	46bd      	mov	sp, r7
 8008aec:	bd80      	pop	{r7, pc}

08008aee <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8008aee:	b580      	push	{r7, lr}
 8008af0:	b088      	sub	sp, #32
 8008af2:	af00      	add	r7, sp, #0
 8008af4:	6078      	str	r0, [r7, #4]
 8008af6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8008afc:	2311      	movs	r3, #17
 8008afe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008b00:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008b04:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008b06:	2300      	movs	r3, #0
 8008b08:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008b0a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008b0e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008b10:	f107 0308 	add.w	r3, r7, #8
 8008b14:	4619      	mov	r1, r3
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f7ff ff50 	bl	80089bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8008b1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b20:	2111      	movs	r1, #17
 8008b22:	6878      	ldr	r0, [r7, #4]
 8008b24:	f000 fa58 	bl	8008fd8 <SDMMC_GetCmdResp1>
 8008b28:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008b2a:	69fb      	ldr	r3, [r7, #28]
}
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	3720      	adds	r7, #32
 8008b30:	46bd      	mov	sp, r7
 8008b32:	bd80      	pop	{r7, pc}

08008b34 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b088      	sub	sp, #32
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
 8008b3c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8008b3e:	683b      	ldr	r3, [r7, #0]
 8008b40:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8008b42:	2312      	movs	r3, #18
 8008b44:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008b46:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008b4a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008b50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008b54:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008b56:	f107 0308 	add.w	r3, r7, #8
 8008b5a:	4619      	mov	r1, r3
 8008b5c:	6878      	ldr	r0, [r7, #4]
 8008b5e:	f7ff ff2d 	bl	80089bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8008b62:	f241 3288 	movw	r2, #5000	; 0x1388
 8008b66:	2112      	movs	r1, #18
 8008b68:	6878      	ldr	r0, [r7, #4]
 8008b6a:	f000 fa35 	bl	8008fd8 <SDMMC_GetCmdResp1>
 8008b6e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008b70:	69fb      	ldr	r3, [r7, #28]
}
 8008b72:	4618      	mov	r0, r3
 8008b74:	3720      	adds	r7, #32
 8008b76:	46bd      	mov	sp, r7
 8008b78:	bd80      	pop	{r7, pc}

08008b7a <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8008b7a:	b580      	push	{r7, lr}
 8008b7c:	b088      	sub	sp, #32
 8008b7e:	af00      	add	r7, sp, #0
 8008b80:	6078      	str	r0, [r7, #4]
 8008b82:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8008b84:	683b      	ldr	r3, [r7, #0]
 8008b86:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8008b88:	2318      	movs	r3, #24
 8008b8a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008b8c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008b90:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008b92:	2300      	movs	r3, #0
 8008b94:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008b96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008b9a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008b9c:	f107 0308 	add.w	r3, r7, #8
 8008ba0:	4619      	mov	r1, r3
 8008ba2:	6878      	ldr	r0, [r7, #4]
 8008ba4:	f7ff ff0a 	bl	80089bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8008ba8:	f241 3288 	movw	r2, #5000	; 0x1388
 8008bac:	2118      	movs	r1, #24
 8008bae:	6878      	ldr	r0, [r7, #4]
 8008bb0:	f000 fa12 	bl	8008fd8 <SDMMC_GetCmdResp1>
 8008bb4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008bb6:	69fb      	ldr	r3, [r7, #28]
}
 8008bb8:	4618      	mov	r0, r3
 8008bba:	3720      	adds	r7, #32
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	bd80      	pop	{r7, pc}

08008bc0 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8008bc0:	b580      	push	{r7, lr}
 8008bc2:	b088      	sub	sp, #32
 8008bc4:	af00      	add	r7, sp, #0
 8008bc6:	6078      	str	r0, [r7, #4]
 8008bc8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8008bce:	2319      	movs	r3, #25
 8008bd0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008bd2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008bd6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008bd8:	2300      	movs	r3, #0
 8008bda:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008bdc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008be0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008be2:	f107 0308 	add.w	r3, r7, #8
 8008be6:	4619      	mov	r1, r3
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f7ff fee7 	bl	80089bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8008bee:	f241 3288 	movw	r2, #5000	; 0x1388
 8008bf2:	2119      	movs	r1, #25
 8008bf4:	6878      	ldr	r0, [r7, #4]
 8008bf6:	f000 f9ef 	bl	8008fd8 <SDMMC_GetCmdResp1>
 8008bfa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008bfc:	69fb      	ldr	r3, [r7, #28]
}
 8008bfe:	4618      	mov	r0, r3
 8008c00:	3720      	adds	r7, #32
 8008c02:	46bd      	mov	sp, r7
 8008c04:	bd80      	pop	{r7, pc}
	...

08008c08 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8008c08:	b580      	push	{r7, lr}
 8008c0a:	b088      	sub	sp, #32
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8008c10:	2300      	movs	r3, #0
 8008c12:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8008c14:	230c      	movs	r3, #12
 8008c16:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008c18:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008c1c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008c1e:	2300      	movs	r3, #0
 8008c20:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008c22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008c26:	61bb      	str	r3, [r7, #24]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	68db      	ldr	r3, [r3, #12]
 8008c2c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	68db      	ldr	r3, [r3, #12]
 8008c38:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008c40:	f107 0308 	add.w	r3, r7, #8
 8008c44:	4619      	mov	r1, r3
 8008c46:	6878      	ldr	r0, [r7, #4]
 8008c48:	f7ff feb8 	bl	80089bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8008c4c:	4a08      	ldr	r2, [pc, #32]	; (8008c70 <SDMMC_CmdStopTransfer+0x68>)
 8008c4e:	210c      	movs	r1, #12
 8008c50:	6878      	ldr	r0, [r7, #4]
 8008c52:	f000 f9c1 	bl	8008fd8 <SDMMC_GetCmdResp1>
 8008c56:	61f8      	str	r0, [r7, #28]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	68db      	ldr	r3, [r3, #12]
 8008c5c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  return errorstate;
 8008c64:	69fb      	ldr	r3, [r7, #28]
}
 8008c66:	4618      	mov	r0, r3
 8008c68:	3720      	adds	r7, #32
 8008c6a:	46bd      	mov	sp, r7
 8008c6c:	bd80      	pop	{r7, pc}
 8008c6e:	bf00      	nop
 8008c70:	05f5e100 	.word	0x05f5e100

08008c74 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  addr Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8008c74:	b580      	push	{r7, lr}
 8008c76:	b08a      	sub	sp, #40	; 0x28
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	60f8      	str	r0, [r7, #12]
 8008c7c:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8008c84:	2307      	movs	r3, #7
 8008c86:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008c88:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008c8c:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008c8e:	2300      	movs	r3, #0
 8008c90:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008c92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008c96:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008c98:	f107 0310 	add.w	r3, r7, #16
 8008c9c:	4619      	mov	r1, r3
 8008c9e:	68f8      	ldr	r0, [r7, #12]
 8008ca0:	f7ff fe8c 	bl	80089bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8008ca4:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ca8:	2107      	movs	r1, #7
 8008caa:	68f8      	ldr	r0, [r7, #12]
 8008cac:	f000 f994 	bl	8008fd8 <SDMMC_GetCmdResp1>
 8008cb0:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8008cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008cb4:	4618      	mov	r0, r3
 8008cb6:	3728      	adds	r7, #40	; 0x28
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	bd80      	pop	{r7, pc}

08008cbc <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8008cbc:	b580      	push	{r7, lr}
 8008cbe:	b088      	sub	sp, #32
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8008cc8:	2300      	movs	r3, #0
 8008cca:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8008ccc:	2300      	movs	r3, #0
 8008cce:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008cd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008cd8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008cda:	f107 0308 	add.w	r3, r7, #8
 8008cde:	4619      	mov	r1, r3
 8008ce0:	6878      	ldr	r0, [r7, #4]
 8008ce2:	f7ff fe6b 	bl	80089bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f000 fbb8 	bl	800945c <SDMMC_GetCmdError>
 8008cec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008cee:	69fb      	ldr	r3, [r7, #28]
}
 8008cf0:	4618      	mov	r0, r3
 8008cf2:	3720      	adds	r7, #32
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	bd80      	pop	{r7, pc}

08008cf8 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b088      	sub	sp, #32
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8008d00:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8008d04:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8008d06:	2308      	movs	r3, #8
 8008d08:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008d0a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008d0e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008d10:	2300      	movs	r3, #0
 8008d12:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008d14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008d18:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008d1a:	f107 0308 	add.w	r3, r7, #8
 8008d1e:	4619      	mov	r1, r3
 8008d20:	6878      	ldr	r0, [r7, #4]
 8008d22:	f7ff fe4b 	bl	80089bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8008d26:	6878      	ldr	r0, [r7, #4]
 8008d28:	f000 fb4a 	bl	80093c0 <SDMMC_GetCmdResp7>
 8008d2c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008d2e:	69fb      	ldr	r3, [r7, #28]
}
 8008d30:	4618      	mov	r0, r3
 8008d32:	3720      	adds	r7, #32
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bd80      	pop	{r7, pc}

08008d38 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8008d38:	b580      	push	{r7, lr}
 8008d3a:	b088      	sub	sp, #32
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
 8008d40:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8008d46:	2337      	movs	r3, #55	; 0x37
 8008d48:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008d4a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008d4e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008d50:	2300      	movs	r3, #0
 8008d52:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008d54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008d58:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008d5a:	f107 0308 	add.w	r3, r7, #8
 8008d5e:	4619      	mov	r1, r3
 8008d60:	6878      	ldr	r0, [r7, #4]
 8008d62:	f7ff fe2b 	bl	80089bc <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8008d66:	f241 3288 	movw	r2, #5000	; 0x1388
 8008d6a:	2137      	movs	r1, #55	; 0x37
 8008d6c:	6878      	ldr	r0, [r7, #4]
 8008d6e:	f000 f933 	bl	8008fd8 <SDMMC_GetCmdResp1>
 8008d72:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008d74:	69fb      	ldr	r3, [r7, #28]
}
 8008d76:	4618      	mov	r0, r3
 8008d78:	3720      	adds	r7, #32
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	bd80      	pop	{r7, pc}

08008d7e <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8008d7e:	b580      	push	{r7, lr}
 8008d80:	b088      	sub	sp, #32
 8008d82:	af00      	add	r7, sp, #0
 8008d84:	6078      	str	r0, [r7, #4]
 8008d86:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  sdmmc_cmdinit.Argument         = Argument;
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	60bb      	str	r3, [r7, #8]
#else
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8008d8c:	2329      	movs	r3, #41	; 0x29
 8008d8e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008d90:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008d94:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008d96:	2300      	movs	r3, #0
 8008d98:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008d9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008d9e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008da0:	f107 0308 	add.w	r3, r7, #8
 8008da4:	4619      	mov	r1, r3
 8008da6:	6878      	ldr	r0, [r7, #4]
 8008da8:	f7ff fe08 	bl	80089bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8008dac:	6878      	ldr	r0, [r7, #4]
 8008dae:	f000 fa4f 	bl	8009250 <SDMMC_GetCmdResp3>
 8008db2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008db4:	69fb      	ldr	r3, [r7, #28]
}
 8008db6:	4618      	mov	r0, r3
 8008db8:	3720      	adds	r7, #32
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	bd80      	pop	{r7, pc}

08008dbe <SDMMC_CmdBusWidth>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  BusWidth BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8008dbe:	b580      	push	{r7, lr}
 8008dc0:	b088      	sub	sp, #32
 8008dc2:	af00      	add	r7, sp, #0
 8008dc4:	6078      	str	r0, [r7, #4]
 8008dc6:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8008dcc:	2306      	movs	r3, #6
 8008dce:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008dd0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008dd4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008dda:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008dde:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008de0:	f107 0308 	add.w	r3, r7, #8
 8008de4:	4619      	mov	r1, r3
 8008de6:	6878      	ldr	r0, [r7, #4]
 8008de8:	f7ff fde8 	bl	80089bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8008dec:	f241 3288 	movw	r2, #5000	; 0x1388
 8008df0:	2106      	movs	r1, #6
 8008df2:	6878      	ldr	r0, [r7, #4]
 8008df4:	f000 f8f0 	bl	8008fd8 <SDMMC_GetCmdResp1>
 8008df8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008dfa:	69fb      	ldr	r3, [r7, #28]
}
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	3720      	adds	r7, #32
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bd80      	pop	{r7, pc}

08008e04 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b088      	sub	sp, #32
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8008e0c:	2300      	movs	r3, #0
 8008e0e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8008e10:	2333      	movs	r3, #51	; 0x33
 8008e12:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008e14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008e18:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008e1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008e22:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008e24:	f107 0308 	add.w	r3, r7, #8
 8008e28:	4619      	mov	r1, r3
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	f7ff fdc6 	bl	80089bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8008e30:	f241 3288 	movw	r2, #5000	; 0x1388
 8008e34:	2133      	movs	r1, #51	; 0x33
 8008e36:	6878      	ldr	r0, [r7, #4]
 8008e38:	f000 f8ce 	bl	8008fd8 <SDMMC_GetCmdResp1>
 8008e3c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008e3e:	69fb      	ldr	r3, [r7, #28]
}
 8008e40:	4618      	mov	r0, r3
 8008e42:	3720      	adds	r7, #32
 8008e44:	46bd      	mov	sp, r7
 8008e46:	bd80      	pop	{r7, pc}

08008e48 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b088      	sub	sp, #32
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8008e50:	2300      	movs	r3, #0
 8008e52:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8008e54:	2302      	movs	r3, #2
 8008e56:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8008e58:	f44f 7340 	mov.w	r3, #768	; 0x300
 8008e5c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008e62:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008e66:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008e68:	f107 0308 	add.w	r3, r7, #8
 8008e6c:	4619      	mov	r1, r3
 8008e6e:	6878      	ldr	r0, [r7, #4]
 8008e70:	f7ff fda4 	bl	80089bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8008e74:	6878      	ldr	r0, [r7, #4]
 8008e76:	f000 f9a1 	bl	80091bc <SDMMC_GetCmdResp2>
 8008e7a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008e7c:	69fb      	ldr	r3, [r7, #28]
}
 8008e7e:	4618      	mov	r0, r3
 8008e80:	3720      	adds	r7, #32
 8008e82:	46bd      	mov	sp, r7
 8008e84:	bd80      	pop	{r7, pc}

08008e86 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8008e86:	b580      	push	{r7, lr}
 8008e88:	b088      	sub	sp, #32
 8008e8a:	af00      	add	r7, sp, #0
 8008e8c:	6078      	str	r0, [r7, #4]
 8008e8e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8008e94:	2309      	movs	r3, #9
 8008e96:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8008e98:	f44f 7340 	mov.w	r3, #768	; 0x300
 8008e9c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008ea2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008ea6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008ea8:	f107 0308 	add.w	r3, r7, #8
 8008eac:	4619      	mov	r1, r3
 8008eae:	6878      	ldr	r0, [r7, #4]
 8008eb0:	f7ff fd84 	bl	80089bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	f000 f981 	bl	80091bc <SDMMC_GetCmdResp2>
 8008eba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008ebc:	69fb      	ldr	r3, [r7, #28]
}
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	3720      	adds	r7, #32
 8008ec2:	46bd      	mov	sp, r7
 8008ec4:	bd80      	pop	{r7, pc}

08008ec6 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pRCA Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8008ec6:	b580      	push	{r7, lr}
 8008ec8:	b088      	sub	sp, #32
 8008eca:	af00      	add	r7, sp, #0
 8008ecc:	6078      	str	r0, [r7, #4]
 8008ece:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8008ed0:	2300      	movs	r3, #0
 8008ed2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8008ed4:	2303      	movs	r3, #3
 8008ed6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008ed8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008edc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008ede:	2300      	movs	r3, #0
 8008ee0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008ee2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008ee6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008ee8:	f107 0308 	add.w	r3, r7, #8
 8008eec:	4619      	mov	r1, r3
 8008eee:	6878      	ldr	r0, [r7, #4]
 8008ef0:	f7ff fd64 	bl	80089bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8008ef4:	683a      	ldr	r2, [r7, #0]
 8008ef6:	2103      	movs	r1, #3
 8008ef8:	6878      	ldr	r0, [r7, #4]
 8008efa:	f000 f9e9 	bl	80092d0 <SDMMC_GetCmdResp6>
 8008efe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008f00:	69fb      	ldr	r3, [r7, #28]
}
 8008f02:	4618      	mov	r0, r3
 8008f04:	3720      	adds	r7, #32
 8008f06:	46bd      	mov	sp, r7
 8008f08:	bd80      	pop	{r7, pc}

08008f0a <SDMMC_CmdSendStatus>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  Argument Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8008f0a:	b580      	push	{r7, lr}
 8008f0c:	b088      	sub	sp, #32
 8008f0e:	af00      	add	r7, sp, #0
 8008f10:	6078      	str	r0, [r7, #4]
 8008f12:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8008f18:	230d      	movs	r3, #13
 8008f1a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008f1c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008f20:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008f22:	2300      	movs	r3, #0
 8008f24:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008f26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008f2a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008f2c:	f107 0308 	add.w	r3, r7, #8
 8008f30:	4619      	mov	r1, r3
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	f7ff fd42 	bl	80089bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8008f38:	f241 3288 	movw	r2, #5000	; 0x1388
 8008f3c:	210d      	movs	r1, #13
 8008f3e:	6878      	ldr	r0, [r7, #4]
 8008f40:	f000 f84a 	bl	8008fd8 <SDMMC_GetCmdResp1>
 8008f44:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008f46:	69fb      	ldr	r3, [r7, #28]
}
 8008f48:	4618      	mov	r0, r3
 8008f4a:	3720      	adds	r7, #32
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	bd80      	pop	{r7, pc}

08008f50 <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 8008f50:	b580      	push	{r7, lr}
 8008f52:	b088      	sub	sp, #32
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8008f58:	2300      	movs	r3, #0
 8008f5a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 8008f5c:	230d      	movs	r3, #13
 8008f5e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008f60:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008f64:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008f66:	2300      	movs	r3, #0
 8008f68:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008f6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008f6e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008f70:	f107 0308 	add.w	r3, r7, #8
 8008f74:	4619      	mov	r1, r3
 8008f76:	6878      	ldr	r0, [r7, #4]
 8008f78:	f7ff fd20 	bl	80089bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 8008f7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008f80:	210d      	movs	r1, #13
 8008f82:	6878      	ldr	r0, [r7, #4]
 8008f84:	f000 f828 	bl	8008fd8 <SDMMC_GetCmdResp1>
 8008f88:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008f8a:	69fb      	ldr	r3, [r7, #28]
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	3720      	adds	r7, #32
 8008f90:	46bd      	mov	sp, r7
 8008f92:	bd80      	pop	{r7, pc}

08008f94 <SDMMC_CmdVoltageSwitch>:
  *         condition register (OCR)
  * @param  None
  * @retval HAL status
  */
uint32_t SDMMC_CmdVoltageSwitch(SDMMC_TypeDef *SDMMCx)
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	b088      	sub	sp, #32
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0x00000000;
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_VOLTAGE_SWITCH;
 8008fa0:	230b      	movs	r3, #11
 8008fa2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8008fa4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008fa8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008faa:	2300      	movs	r3, #0
 8008fac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008fae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008fb2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8008fb4:	f107 0308 	add.w	r3, r7, #8
 8008fb8:	4619      	mov	r1, r3
 8008fba:	6878      	ldr	r0, [r7, #4]
 8008fbc:	f7ff fcfe 	bl	80089bc <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_VOLTAGE_SWITCH, SDMMC_CMDTIMEOUT);
 8008fc0:	f241 3288 	movw	r2, #5000	; 0x1388
 8008fc4:	210b      	movs	r1, #11
 8008fc6:	6878      	ldr	r0, [r7, #4]
 8008fc8:	f000 f806 	bl	8008fd8 <SDMMC_GetCmdResp1>
 8008fcc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008fce:	69fb      	ldr	r3, [r7, #28]
}
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	3720      	adds	r7, #32
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	bd80      	pop	{r7, pc}

08008fd8 <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b088      	sub	sp, #32
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	60f8      	str	r0, [r7, #12]
 8008fe0:	460b      	mov	r3, r1
 8008fe2:	607a      	str	r2, [r7, #4]
 8008fe4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8008fe6:	4b70      	ldr	r3, [pc, #448]	; (80091a8 <SDMMC_GetCmdResp1+0x1d0>)
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	4a70      	ldr	r2, [pc, #448]	; (80091ac <SDMMC_GetCmdResp1+0x1d4>)
 8008fec:	fba2 2303 	umull	r2, r3, r2, r3
 8008ff0:	0a5a      	lsrs	r2, r3, #9
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	fb02 f303 	mul.w	r3, r2, r3
 8008ff8:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8008ffa:	69fb      	ldr	r3, [r7, #28]
 8008ffc:	1e5a      	subs	r2, r3, #1
 8008ffe:	61fa      	str	r2, [r7, #28]
 8009000:	2b00      	cmp	r3, #0
 8009002:	d102      	bne.n	800900a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009004:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009008:	e0c9      	b.n	800919e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800900e:	61bb      	str	r3, [r7, #24]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8009010:	69ba      	ldr	r2, [r7, #24]
 8009012:	4b67      	ldr	r3, [pc, #412]	; (80091b0 <SDMMC_GetCmdResp1+0x1d8>)
 8009014:	4013      	ands	r3, r2
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8009016:	2b00      	cmp	r3, #0
 8009018:	d0ef      	beq.n	8008ffa <SDMMC_GetCmdResp1+0x22>
 800901a:	69bb      	ldr	r3, [r7, #24]
 800901c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8009020:	2b00      	cmp	r3, #0
 8009022:	d1ea      	bne.n	8008ffa <SDMMC_GetCmdResp1+0x22>
#else
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009028:	f003 0304 	and.w	r3, r3, #4
 800902c:	2b00      	cmp	r3, #0
 800902e:	d004      	beq.n	800903a <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	2204      	movs	r2, #4
 8009034:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009036:	2304      	movs	r3, #4
 8009038:	e0b1      	b.n	800919e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800903e:	f003 0301 	and.w	r3, r3, #1
 8009042:	2b00      	cmp	r3, #0
 8009044:	d004      	beq.n	8009050 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	2201      	movs	r2, #1
 800904a:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800904c:	2301      	movs	r3, #1
 800904e:	e0a6      	b.n	800919e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	4a58      	ldr	r2, [pc, #352]	; (80091b4 <SDMMC_GetCmdResp1+0x1dc>)
 8009054:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8009056:	68f8      	ldr	r0, [r7, #12]
 8009058:	f7ff fcda 	bl	8008a10 <SDMMC_GetCommandResponse>
 800905c:	4603      	mov	r3, r0
 800905e:	461a      	mov	r2, r3
 8009060:	7afb      	ldrb	r3, [r7, #11]
 8009062:	4293      	cmp	r3, r2
 8009064:	d001      	beq.n	800906a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009066:	2301      	movs	r3, #1
 8009068:	e099      	b.n	800919e <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800906a:	2100      	movs	r1, #0
 800906c:	68f8      	ldr	r0, [r7, #12]
 800906e:	f7ff fcdc 	bl	8008a2a <SDMMC_GetResponse>
 8009072:	6178      	str	r0, [r7, #20]

  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8009074:	697a      	ldr	r2, [r7, #20]
 8009076:	4b50      	ldr	r3, [pc, #320]	; (80091b8 <SDMMC_GetCmdResp1+0x1e0>)
 8009078:	4013      	ands	r3, r2
 800907a:	2b00      	cmp	r3, #0
 800907c:	d101      	bne.n	8009082 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800907e:	2300      	movs	r3, #0
 8009080:	e08d      	b.n	800919e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8009082:	697b      	ldr	r3, [r7, #20]
 8009084:	2b00      	cmp	r3, #0
 8009086:	da02      	bge.n	800908e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8009088:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800908c:	e087      	b.n	800919e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800908e:	697b      	ldr	r3, [r7, #20]
 8009090:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009094:	2b00      	cmp	r3, #0
 8009096:	d001      	beq.n	800909c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8009098:	2340      	movs	r3, #64	; 0x40
 800909a:	e080      	b.n	800919e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800909c:	697b      	ldr	r3, [r7, #20]
 800909e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d001      	beq.n	80090aa <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80090a6:	2380      	movs	r3, #128	; 0x80
 80090a8:	e079      	b.n	800919e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80090aa:	697b      	ldr	r3, [r7, #20]
 80090ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d002      	beq.n	80090ba <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80090b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80090b8:	e071      	b.n	800919e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80090ba:	697b      	ldr	r3, [r7, #20]
 80090bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d002      	beq.n	80090ca <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80090c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80090c8:	e069      	b.n	800919e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80090ca:	697b      	ldr	r3, [r7, #20]
 80090cc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d002      	beq.n	80090da <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80090d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80090d8:	e061      	b.n	800919e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80090da:	697b      	ldr	r3, [r7, #20]
 80090dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d002      	beq.n	80090ea <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80090e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80090e8:	e059      	b.n	800919e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80090ea:	697b      	ldr	r3, [r7, #20]
 80090ec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d002      	beq.n	80090fa <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80090f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80090f8:	e051      	b.n	800919e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80090fa:	697b      	ldr	r3, [r7, #20]
 80090fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009100:	2b00      	cmp	r3, #0
 8009102:	d002      	beq.n	800910a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009104:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009108:	e049      	b.n	800919e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800910a:	697b      	ldr	r3, [r7, #20]
 800910c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009110:	2b00      	cmp	r3, #0
 8009112:	d002      	beq.n	800911a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8009114:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009118:	e041      	b.n	800919e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800911a:	697b      	ldr	r3, [r7, #20]
 800911c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009120:	2b00      	cmp	r3, #0
 8009122:	d002      	beq.n	800912a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8009124:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009128:	e039      	b.n	800919e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800912a:	697b      	ldr	r3, [r7, #20]
 800912c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009130:	2b00      	cmp	r3, #0
 8009132:	d002      	beq.n	800913a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8009134:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009138:	e031      	b.n	800919e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800913a:	697b      	ldr	r3, [r7, #20]
 800913c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009140:	2b00      	cmp	r3, #0
 8009142:	d002      	beq.n	800914a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8009144:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009148:	e029      	b.n	800919e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800914a:	697b      	ldr	r3, [r7, #20]
 800914c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009150:	2b00      	cmp	r3, #0
 8009152:	d002      	beq.n	800915a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8009154:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009158:	e021      	b.n	800919e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800915a:	697b      	ldr	r3, [r7, #20]
 800915c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009160:	2b00      	cmp	r3, #0
 8009162:	d002      	beq.n	800916a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8009164:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009168:	e019      	b.n	800919e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800916a:	697b      	ldr	r3, [r7, #20]
 800916c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009170:	2b00      	cmp	r3, #0
 8009172:	d002      	beq.n	800917a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8009174:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009178:	e011      	b.n	800919e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800917a:	697b      	ldr	r3, [r7, #20]
 800917c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009180:	2b00      	cmp	r3, #0
 8009182:	d002      	beq.n	800918a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8009184:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009188:	e009      	b.n	800919e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800918a:	697b      	ldr	r3, [r7, #20]
 800918c:	f003 0308 	and.w	r3, r3, #8
 8009190:	2b00      	cmp	r3, #0
 8009192:	d002      	beq.n	800919a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8009194:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009198:	e001      	b.n	800919e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800919a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800919e:	4618      	mov	r0, r3
 80091a0:	3720      	adds	r7, #32
 80091a2:	46bd      	mov	sp, r7
 80091a4:	bd80      	pop	{r7, pc}
 80091a6:	bf00      	nop
 80091a8:	20000008 	.word	0x20000008
 80091ac:	10624dd3 	.word	0x10624dd3
 80091b0:	00200045 	.word	0x00200045
 80091b4:	002000c5 	.word	0x002000c5
 80091b8:	fdffe008 	.word	0xfdffe008

080091bc <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 80091bc:	b480      	push	{r7}
 80091be:	b085      	sub	sp, #20
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80091c4:	4b1f      	ldr	r3, [pc, #124]	; (8009244 <SDMMC_GetCmdResp2+0x88>)
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	4a1f      	ldr	r2, [pc, #124]	; (8009248 <SDMMC_GetCmdResp2+0x8c>)
 80091ca:	fba2 2303 	umull	r2, r3, r2, r3
 80091ce:	0a5b      	lsrs	r3, r3, #9
 80091d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80091d4:	fb02 f303 	mul.w	r3, r2, r3
 80091d8:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	1e5a      	subs	r2, r3, #1
 80091de:	60fa      	str	r2, [r7, #12]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d102      	bne.n	80091ea <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80091e4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80091e8:	e026      	b.n	8009238 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80091ee:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80091f0:	68bb      	ldr	r3, [r7, #8]
 80091f2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d0ef      	beq.n	80091da <SDMMC_GetCmdResp2+0x1e>
 80091fa:	68bb      	ldr	r3, [r7, #8]
 80091fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009200:	2b00      	cmp	r3, #0
 8009202:	d1ea      	bne.n	80091da <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009208:	f003 0304 	and.w	r3, r3, #4
 800920c:	2b00      	cmp	r3, #0
 800920e:	d004      	beq.n	800921a <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2204      	movs	r2, #4
 8009214:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009216:	2304      	movs	r3, #4
 8009218:	e00e      	b.n	8009238 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800921e:	f003 0301 	and.w	r3, r3, #1
 8009222:	2b00      	cmp	r3, #0
 8009224:	d004      	beq.n	8009230 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	2201      	movs	r2, #1
 800922a:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800922c:	2301      	movs	r3, #1
 800922e:	e003      	b.n	8009238 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	4a06      	ldr	r2, [pc, #24]	; (800924c <SDMMC_GetCmdResp2+0x90>)
 8009234:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8009236:	2300      	movs	r3, #0
}
 8009238:	4618      	mov	r0, r3
 800923a:	3714      	adds	r7, #20
 800923c:	46bd      	mov	sp, r7
 800923e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009242:	4770      	bx	lr
 8009244:	20000008 	.word	0x20000008
 8009248:	10624dd3 	.word	0x10624dd3
 800924c:	002000c5 	.word	0x002000c5

08009250 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8009250:	b480      	push	{r7}
 8009252:	b085      	sub	sp, #20
 8009254:	af00      	add	r7, sp, #0
 8009256:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009258:	4b1a      	ldr	r3, [pc, #104]	; (80092c4 <SDMMC_GetCmdResp3+0x74>)
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	4a1a      	ldr	r2, [pc, #104]	; (80092c8 <SDMMC_GetCmdResp3+0x78>)
 800925e:	fba2 2303 	umull	r2, r3, r2, r3
 8009262:	0a5b      	lsrs	r3, r3, #9
 8009264:	f241 3288 	movw	r2, #5000	; 0x1388
 8009268:	fb02 f303 	mul.w	r3, r2, r3
 800926c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	1e5a      	subs	r2, r3, #1
 8009272:	60fa      	str	r2, [r7, #12]
 8009274:	2b00      	cmp	r3, #0
 8009276:	d102      	bne.n	800927e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009278:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800927c:	e01b      	b.n	80092b6 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009282:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009284:	68bb      	ldr	r3, [r7, #8]
 8009286:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800928a:	2b00      	cmp	r3, #0
 800928c:	d0ef      	beq.n	800926e <SDMMC_GetCmdResp3+0x1e>
 800928e:	68bb      	ldr	r3, [r7, #8]
 8009290:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009294:	2b00      	cmp	r3, #0
 8009296:	d1ea      	bne.n	800926e <SDMMC_GetCmdResp3+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800929c:	f003 0304 	and.w	r3, r3, #4
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	d004      	beq.n	80092ae <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2204      	movs	r2, #4
 80092a8:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80092aa:	2304      	movs	r3, #4
 80092ac:	e003      	b.n	80092b6 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	4a06      	ldr	r2, [pc, #24]	; (80092cc <SDMMC_GetCmdResp3+0x7c>)
 80092b2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80092b4:	2300      	movs	r3, #0
}
 80092b6:	4618      	mov	r0, r3
 80092b8:	3714      	adds	r7, #20
 80092ba:	46bd      	mov	sp, r7
 80092bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c0:	4770      	bx	lr
 80092c2:	bf00      	nop
 80092c4:	20000008 	.word	0x20000008
 80092c8:	10624dd3 	.word	0x10624dd3
 80092cc:	002000c5 	.word	0x002000c5

080092d0 <SDMMC_GetCmdResp6>:
  * @param  pRCA Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b088      	sub	sp, #32
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	60f8      	str	r0, [r7, #12]
 80092d8:	460b      	mov	r3, r1
 80092da:	607a      	str	r2, [r7, #4]
 80092dc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80092de:	4b35      	ldr	r3, [pc, #212]	; (80093b4 <SDMMC_GetCmdResp6+0xe4>)
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	4a35      	ldr	r2, [pc, #212]	; (80093b8 <SDMMC_GetCmdResp6+0xe8>)
 80092e4:	fba2 2303 	umull	r2, r3, r2, r3
 80092e8:	0a5b      	lsrs	r3, r3, #9
 80092ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80092ee:	fb02 f303 	mul.w	r3, r2, r3
 80092f2:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 80092f4:	69fb      	ldr	r3, [r7, #28]
 80092f6:	1e5a      	subs	r2, r3, #1
 80092f8:	61fa      	str	r2, [r7, #28]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d102      	bne.n	8009304 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 80092fe:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009302:	e052      	b.n	80093aa <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009308:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800930a:	69bb      	ldr	r3, [r7, #24]
 800930c:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8009310:	2b00      	cmp	r3, #0
 8009312:	d0ef      	beq.n	80092f4 <SDMMC_GetCmdResp6+0x24>
 8009314:	69bb      	ldr	r3, [r7, #24]
 8009316:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800931a:	2b00      	cmp	r3, #0
 800931c:	d1ea      	bne.n	80092f4 <SDMMC_GetCmdResp6+0x24>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009322:	f003 0304 	and.w	r3, r3, #4
 8009326:	2b00      	cmp	r3, #0
 8009328:	d004      	beq.n	8009334 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	2204      	movs	r2, #4
 800932e:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009330:	2304      	movs	r3, #4
 8009332:	e03a      	b.n	80093aa <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009338:	f003 0301 	and.w	r3, r3, #1
 800933c:	2b00      	cmp	r3, #0
 800933e:	d004      	beq.n	800934a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	2201      	movs	r2, #1
 8009344:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009346:	2301      	movs	r3, #1
 8009348:	e02f      	b.n	80093aa <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800934a:	68f8      	ldr	r0, [r7, #12]
 800934c:	f7ff fb60 	bl	8008a10 <SDMMC_GetCommandResponse>
 8009350:	4603      	mov	r3, r0
 8009352:	461a      	mov	r2, r3
 8009354:	7afb      	ldrb	r3, [r7, #11]
 8009356:	4293      	cmp	r3, r2
 8009358:	d001      	beq.n	800935e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800935a:	2301      	movs	r3, #1
 800935c:	e025      	b.n	80093aa <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	4a16      	ldr	r2, [pc, #88]	; (80093bc <SDMMC_GetCmdResp6+0xec>)
 8009362:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8009364:	2100      	movs	r1, #0
 8009366:	68f8      	ldr	r0, [r7, #12]
 8009368:	f7ff fb5f 	bl	8008a2a <SDMMC_GetResponse>
 800936c:	6178      	str	r0, [r7, #20]

  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800936e:	697b      	ldr	r3, [r7, #20]
 8009370:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009374:	2b00      	cmp	r3, #0
 8009376:	d106      	bne.n	8009386 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8009378:	697b      	ldr	r3, [r7, #20]
 800937a:	0c1b      	lsrs	r3, r3, #16
 800937c:	b29a      	uxth	r2, r3
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 8009382:	2300      	movs	r3, #0
 8009384:	e011      	b.n	80093aa <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8009386:	697b      	ldr	r3, [r7, #20]
 8009388:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800938c:	2b00      	cmp	r3, #0
 800938e:	d002      	beq.n	8009396 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009390:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009394:	e009      	b.n	80093aa <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8009396:	697b      	ldr	r3, [r7, #20]
 8009398:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800939c:	2b00      	cmp	r3, #0
 800939e:	d002      	beq.n	80093a6 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80093a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80093a4:	e001      	b.n	80093aa <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80093a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80093aa:	4618      	mov	r0, r3
 80093ac:	3720      	adds	r7, #32
 80093ae:	46bd      	mov	sp, r7
 80093b0:	bd80      	pop	{r7, pc}
 80093b2:	bf00      	nop
 80093b4:	20000008 	.word	0x20000008
 80093b8:	10624dd3 	.word	0x10624dd3
 80093bc:	002000c5 	.word	0x002000c5

080093c0 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 80093c0:	b480      	push	{r7}
 80093c2:	b085      	sub	sp, #20
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80093c8:	4b22      	ldr	r3, [pc, #136]	; (8009454 <SDMMC_GetCmdResp7+0x94>)
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	4a22      	ldr	r2, [pc, #136]	; (8009458 <SDMMC_GetCmdResp7+0x98>)
 80093ce:	fba2 2303 	umull	r2, r3, r2, r3
 80093d2:	0a5b      	lsrs	r3, r3, #9
 80093d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80093d8:	fb02 f303 	mul.w	r3, r2, r3
 80093dc:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	1e5a      	subs	r2, r3, #1
 80093e2:	60fa      	str	r2, [r7, #12]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d102      	bne.n	80093ee <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80093e8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80093ec:	e02c      	b.n	8009448 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093f2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80093f4:	68bb      	ldr	r3, [r7, #8]
 80093f6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d0ef      	beq.n	80093de <SDMMC_GetCmdResp7+0x1e>
 80093fe:	68bb      	ldr	r3, [r7, #8]
 8009400:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8009404:	2b00      	cmp	r3, #0
 8009406:	d1ea      	bne.n	80093de <SDMMC_GetCmdResp7+0x1e>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800940c:	f003 0304 	and.w	r3, r3, #4
 8009410:	2b00      	cmp	r3, #0
 8009412:	d004      	beq.n	800941e <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2204      	movs	r2, #4
 8009418:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800941a:	2304      	movs	r3, #4
 800941c:	e014      	b.n	8009448 <SDMMC_GetCmdResp7+0x88>
  }

  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009422:	f003 0301 	and.w	r3, r3, #1
 8009426:	2b00      	cmp	r3, #0
 8009428:	d004      	beq.n	8009434 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2201      	movs	r2, #1
 800942e:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009430:	2301      	movs	r3, #1
 8009432:	e009      	b.n	8009448 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009438:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800943c:	2b00      	cmp	r3, #0
 800943e:	d002      	beq.n	8009446 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	2240      	movs	r2, #64	; 0x40
 8009444:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8009446:	2300      	movs	r3, #0

}
 8009448:	4618      	mov	r0, r3
 800944a:	3714      	adds	r7, #20
 800944c:	46bd      	mov	sp, r7
 800944e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009452:	4770      	bx	lr
 8009454:	20000008 	.word	0x20000008
 8009458:	10624dd3 	.word	0x10624dd3

0800945c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800945c:	b480      	push	{r7}
 800945e:	b085      	sub	sp, #20
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009464:	4b11      	ldr	r3, [pc, #68]	; (80094ac <SDMMC_GetCmdError+0x50>)
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	4a11      	ldr	r2, [pc, #68]	; (80094b0 <SDMMC_GetCmdError+0x54>)
 800946a:	fba2 2303 	umull	r2, r3, r2, r3
 800946e:	0a5b      	lsrs	r3, r3, #9
 8009470:	f241 3288 	movw	r2, #5000	; 0x1388
 8009474:	fb02 f303 	mul.w	r3, r2, r3
 8009478:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	1e5a      	subs	r2, r3, #1
 800947e:	60fa      	str	r2, [r7, #12]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d102      	bne.n	800948a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009484:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009488:	e009      	b.n	800949e <SDMMC_GetCmdError+0x42>
    }

  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800948e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009492:	2b00      	cmp	r3, #0
 8009494:	d0f1      	beq.n	800947a <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	4a06      	ldr	r2, [pc, #24]	; (80094b4 <SDMMC_GetCmdError+0x58>)
 800949a:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 800949c:	2300      	movs	r3, #0
}
 800949e:	4618      	mov	r0, r3
 80094a0:	3714      	adds	r7, #20
 80094a2:	46bd      	mov	sp, r7
 80094a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a8:	4770      	bx	lr
 80094aa:	bf00      	nop
 80094ac:	20000008 	.word	0x20000008
 80094b0:	10624dd3 	.word	0x10624dd3
 80094b4:	002000c5 	.word	0x002000c5

080094b8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80094b8:	b580      	push	{r7, lr}
 80094ba:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80094bc:	4904      	ldr	r1, [pc, #16]	; (80094d0 <MX_FATFS_Init+0x18>)
 80094be:	4805      	ldr	r0, [pc, #20]	; (80094d4 <MX_FATFS_Init+0x1c>)
 80094c0:	f000 faa4 	bl	8009a0c <FATFS_LinkDriver>
 80094c4:	4603      	mov	r3, r0
 80094c6:	461a      	mov	r2, r3
 80094c8:	4b03      	ldr	r3, [pc, #12]	; (80094d8 <MX_FATFS_Init+0x20>)
 80094ca:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80094cc:	bf00      	nop
 80094ce:	bd80      	pop	{r7, pc}
 80094d0:	200003e8 	.word	0x200003e8
 80094d4:	0800d608 	.word	0x0800d608
 80094d8:	200003e4 	.word	0x200003e4

080094dc <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80094dc:	b580      	push	{r7, lr}
 80094de:	b082      	sub	sp, #8
 80094e0:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80094e2:	2300      	movs	r3, #0
 80094e4:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80094e6:	f000 f885 	bl	80095f4 <BSP_SD_IsDetected>
 80094ea:	4603      	mov	r3, r0
 80094ec:	2b01      	cmp	r3, #1
 80094ee:	d001      	beq.n	80094f4 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 80094f0:	2302      	movs	r3, #2
 80094f2:	e012      	b.n	800951a <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 80094f4:	480b      	ldr	r0, [pc, #44]	; (8009524 <BSP_SD_Init+0x48>)
 80094f6:	f7fd f821 	bl	800653c <HAL_SD_Init>
 80094fa:	4603      	mov	r3, r0
 80094fc:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 80094fe:	79fb      	ldrb	r3, [r7, #7]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d109      	bne.n	8009518 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8009504:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8009508:	4806      	ldr	r0, [pc, #24]	; (8009524 <BSP_SD_Init+0x48>)
 800950a:	f7fd fed5 	bl	80072b8 <HAL_SD_ConfigWideBusOperation>
 800950e:	4603      	mov	r3, r0
 8009510:	2b00      	cmp	r3, #0
 8009512:	d001      	beq.n	8009518 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 8009514:	2301      	movs	r3, #1
 8009516:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8009518:	79fb      	ldrb	r3, [r7, #7]
}
 800951a:	4618      	mov	r0, r3
 800951c:	3708      	adds	r7, #8
 800951e:	46bd      	mov	sp, r7
 8009520:	bd80      	pop	{r7, pc}
 8009522:	bf00      	nop
 8009524:	20000258 	.word	0x20000258

08009528 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8009528:	b580      	push	{r7, lr}
 800952a:	b086      	sub	sp, #24
 800952c:	af00      	add	r7, sp, #0
 800952e:	60f8      	str	r0, [r7, #12]
 8009530:	60b9      	str	r1, [r7, #8]
 8009532:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8009534:	2300      	movs	r3, #0
 8009536:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	68ba      	ldr	r2, [r7, #8]
 800953c:	68f9      	ldr	r1, [r7, #12]
 800953e:	4806      	ldr	r0, [pc, #24]	; (8009558 <BSP_SD_ReadBlocks_DMA+0x30>)
 8009540:	f7fd f924 	bl	800678c <HAL_SD_ReadBlocks_DMA>
 8009544:	4603      	mov	r3, r0
 8009546:	2b00      	cmp	r3, #0
 8009548:	d001      	beq.n	800954e <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800954a:	2301      	movs	r3, #1
 800954c:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800954e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009550:	4618      	mov	r0, r3
 8009552:	3718      	adds	r7, #24
 8009554:	46bd      	mov	sp, r7
 8009556:	bd80      	pop	{r7, pc}
 8009558:	20000258 	.word	0x20000258

0800955c <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800955c:	b580      	push	{r7, lr}
 800955e:	b086      	sub	sp, #24
 8009560:	af00      	add	r7, sp, #0
 8009562:	60f8      	str	r0, [r7, #12]
 8009564:	60b9      	str	r1, [r7, #8]
 8009566:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8009568:	2300      	movs	r3, #0
 800956a:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	68ba      	ldr	r2, [r7, #8]
 8009570:	68f9      	ldr	r1, [r7, #12]
 8009572:	4806      	ldr	r0, [pc, #24]	; (800958c <BSP_SD_WriteBlocks_DMA+0x30>)
 8009574:	f7fd f9b2 	bl	80068dc <HAL_SD_WriteBlocks_DMA>
 8009578:	4603      	mov	r3, r0
 800957a:	2b00      	cmp	r3, #0
 800957c:	d001      	beq.n	8009582 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800957e:	2301      	movs	r3, #1
 8009580:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8009582:	7dfb      	ldrb	r3, [r7, #23]
}
 8009584:	4618      	mov	r0, r3
 8009586:	3718      	adds	r7, #24
 8009588:	46bd      	mov	sp, r7
 800958a:	bd80      	pop	{r7, pc}
 800958c:	20000258 	.word	0x20000258

08009590 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8009590:	b580      	push	{r7, lr}
 8009592:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8009594:	4805      	ldr	r0, [pc, #20]	; (80095ac <BSP_SD_GetCardState+0x1c>)
 8009596:	f7fd ffa3 	bl	80074e0 <HAL_SD_GetCardState>
 800959a:	4603      	mov	r3, r0
 800959c:	2b04      	cmp	r3, #4
 800959e:	bf14      	ite	ne
 80095a0:	2301      	movne	r3, #1
 80095a2:	2300      	moveq	r3, #0
 80095a4:	b2db      	uxtb	r3, r3
}
 80095a6:	4618      	mov	r0, r3
 80095a8:	bd80      	pop	{r7, pc}
 80095aa:	bf00      	nop
 80095ac:	20000258 	.word	0x20000258

080095b0 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(BSP_SD_CardInfo *CardInfo)
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b082      	sub	sp, #8
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 80095b8:	6879      	ldr	r1, [r7, #4]
 80095ba:	4803      	ldr	r0, [pc, #12]	; (80095c8 <BSP_SD_GetCardInfo+0x18>)
 80095bc:	f7fd fe50 	bl	8007260 <HAL_SD_GetCardInfo>
}
 80095c0:	bf00      	nop
 80095c2:	3708      	adds	r7, #8
 80095c4:	46bd      	mov	sp, r7
 80095c6:	bd80      	pop	{r7, pc}
 80095c8:	20000258 	.word	0x20000258

080095cc <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b082      	sub	sp, #8
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 80095d4:	f000 f9aa 	bl	800992c <BSP_SD_WriteCpltCallback>
}
 80095d8:	bf00      	nop
 80095da:	3708      	adds	r7, #8
 80095dc:	46bd      	mov	sp, r7
 80095de:	bd80      	pop	{r7, pc}

080095e0 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b082      	sub	sp, #8
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 80095e8:	f000 f9b2 	bl	8009950 <BSP_SD_ReadCpltCallback>
}
 80095ec:	bf00      	nop
 80095ee:	3708      	adds	r7, #8
 80095f0:	46bd      	mov	sp, r7
 80095f2:	bd80      	pop	{r7, pc}

080095f4 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 80095f4:	b580      	push	{r7, lr}
 80095f6:	b082      	sub	sp, #8
 80095f8:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 80095fa:	2301      	movs	r3, #1
 80095fc:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 80095fe:	f000 f80b 	bl	8009618 <BSP_PlatformIsDetected>
 8009602:	4603      	mov	r3, r0
 8009604:	2b00      	cmp	r3, #0
 8009606:	d101      	bne.n	800960c <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8009608:	2300      	movs	r3, #0
 800960a:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800960c:	79fb      	ldrb	r3, [r7, #7]
 800960e:	b2db      	uxtb	r3, r3
}
 8009610:	4618      	mov	r0, r3
 8009612:	3708      	adds	r7, #8
 8009614:	46bd      	mov	sp, r7
 8009616:	bd80      	pop	{r7, pc}

08009618 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8009618:	b580      	push	{r7, lr}
 800961a:	b082      	sub	sp, #8
 800961c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800961e:	2301      	movs	r3, #1
 8009620:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8009622:	2120      	movs	r1, #32
 8009624:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8009628:	f7fa f8ae 	bl	8003788 <HAL_GPIO_ReadPin>
 800962c:	4603      	mov	r3, r0
 800962e:	2b00      	cmp	r3, #0
 8009630:	d001      	beq.n	8009636 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8009632:	2300      	movs	r3, #0
 8009634:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8009636:	79fb      	ldrb	r3, [r7, #7]
}
 8009638:	4618      	mov	r0, r3
 800963a:	3708      	adds	r7, #8
 800963c:	46bd      	mov	sp, r7
 800963e:	bd80      	pop	{r7, pc}

08009640 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b084      	sub	sp, #16
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
  while( osKernelSysTick() - timer < timeout)
#else
  timer = osKernelGetTickCount();
 8009648:	f000 faa0 	bl	8009b8c <osKernelGetTickCount>
 800964c:	60f8      	str	r0, [r7, #12]
  while( osKernelGetTickCount() - timer < timeout)
 800964e:	e006      	b.n	800965e <SD_CheckStatusWithTimeout+0x1e>
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8009650:	f7ff ff9e 	bl	8009590 <BSP_SD_GetCardState>
 8009654:	4603      	mov	r3, r0
 8009656:	2b00      	cmp	r3, #0
 8009658:	d101      	bne.n	800965e <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800965a:	2300      	movs	r3, #0
 800965c:	e009      	b.n	8009672 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelGetTickCount() - timer < timeout)
 800965e:	f000 fa95 	bl	8009b8c <osKernelGetTickCount>
 8009662:	4602      	mov	r2, r0
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	1ad3      	subs	r3, r2, r3
 8009668:	687a      	ldr	r2, [r7, #4]
 800966a:	429a      	cmp	r2, r3
 800966c:	d8f0      	bhi.n	8009650 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800966e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8009672:	4618      	mov	r0, r3
 8009674:	3710      	adds	r7, #16
 8009676:	46bd      	mov	sp, r7
 8009678:	bd80      	pop	{r7, pc}
	...

0800967c <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b082      	sub	sp, #8
 8009680:	af00      	add	r7, sp, #0
 8009682:	4603      	mov	r3, r0
 8009684:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8009686:	4b0b      	ldr	r3, [pc, #44]	; (80096b4 <SD_CheckStatus+0x38>)
 8009688:	2201      	movs	r2, #1
 800968a:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800968c:	f7ff ff80 	bl	8009590 <BSP_SD_GetCardState>
 8009690:	4603      	mov	r3, r0
 8009692:	2b00      	cmp	r3, #0
 8009694:	d107      	bne.n	80096a6 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8009696:	4b07      	ldr	r3, [pc, #28]	; (80096b4 <SD_CheckStatus+0x38>)
 8009698:	781b      	ldrb	r3, [r3, #0]
 800969a:	b2db      	uxtb	r3, r3
 800969c:	f023 0301 	bic.w	r3, r3, #1
 80096a0:	b2da      	uxtb	r2, r3
 80096a2:	4b04      	ldr	r3, [pc, #16]	; (80096b4 <SD_CheckStatus+0x38>)
 80096a4:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80096a6:	4b03      	ldr	r3, [pc, #12]	; (80096b4 <SD_CheckStatus+0x38>)
 80096a8:	781b      	ldrb	r3, [r3, #0]
 80096aa:	b2db      	uxtb	r3, r3
}
 80096ac:	4618      	mov	r0, r3
 80096ae:	3708      	adds	r7, #8
 80096b0:	46bd      	mov	sp, r7
 80096b2:	bd80      	pop	{r7, pc}
 80096b4:	20000011 	.word	0x20000011

080096b8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b082      	sub	sp, #8
 80096bc:	af00      	add	r7, sp, #0
 80096be:	4603      	mov	r3, r0
 80096c0:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 80096c2:	4b1c      	ldr	r3, [pc, #112]	; (8009734 <SD_initialize+0x7c>)
 80096c4:	2201      	movs	r2, #1
 80096c6:	701a      	strb	r2, [r3, #0]
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
#else
  if(osKernelGetState() == osKernelRunning)
 80096c8:	f000 fa18 	bl	8009afc <osKernelGetState>
 80096cc:	4603      	mov	r3, r0
 80096ce:	2b02      	cmp	r3, #2
 80096d0:	d129      	bne.n	8009726 <SD_initialize+0x6e>
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 80096d2:	f7ff ff03 	bl	80094dc <BSP_SD_Init>
 80096d6:	4603      	mov	r3, r0
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d107      	bne.n	80096ec <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 80096dc:	79fb      	ldrb	r3, [r7, #7]
 80096de:	4618      	mov	r0, r3
 80096e0:	f7ff ffcc 	bl	800967c <SD_CheckStatus>
 80096e4:	4603      	mov	r3, r0
 80096e6:	461a      	mov	r2, r3
 80096e8:	4b12      	ldr	r3, [pc, #72]	; (8009734 <SD_initialize+0x7c>)
 80096ea:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 80096ec:	4b11      	ldr	r3, [pc, #68]	; (8009734 <SD_initialize+0x7c>)
 80096ee:	781b      	ldrb	r3, [r3, #0]
 80096f0:	b2db      	uxtb	r3, r3
 80096f2:	2b01      	cmp	r3, #1
 80096f4:	d017      	beq.n	8009726 <SD_initialize+0x6e>
    {
      if (SDQueueID == NULL)
 80096f6:	4b10      	ldr	r3, [pc, #64]	; (8009738 <SD_initialize+0x80>)
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d107      	bne.n	800970e <SD_initialize+0x56>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
 80096fe:	2200      	movs	r2, #0
 8009700:	2102      	movs	r1, #2
 8009702:	200a      	movs	r0, #10
 8009704:	f000 fc24 	bl	8009f50 <osMessageQueueNew>
 8009708:	4603      	mov	r3, r0
 800970a:	4a0b      	ldr	r2, [pc, #44]	; (8009738 <SD_initialize+0x80>)
 800970c:	6013      	str	r3, [r2, #0]
#endif
      }

      if (SDQueueID == NULL)
 800970e:	4b0a      	ldr	r3, [pc, #40]	; (8009738 <SD_initialize+0x80>)
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d107      	bne.n	8009726 <SD_initialize+0x6e>
      {
        Stat |= STA_NOINIT;
 8009716:	4b07      	ldr	r3, [pc, #28]	; (8009734 <SD_initialize+0x7c>)
 8009718:	781b      	ldrb	r3, [r3, #0]
 800971a:	b2db      	uxtb	r3, r3
 800971c:	f043 0301 	orr.w	r3, r3, #1
 8009720:	b2da      	uxtb	r2, r3
 8009722:	4b04      	ldr	r3, [pc, #16]	; (8009734 <SD_initialize+0x7c>)
 8009724:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 8009726:	4b03      	ldr	r3, [pc, #12]	; (8009734 <SD_initialize+0x7c>)
 8009728:	781b      	ldrb	r3, [r3, #0]
 800972a:	b2db      	uxtb	r3, r3
}
 800972c:	4618      	mov	r0, r3
 800972e:	3708      	adds	r7, #8
 8009730:	46bd      	mov	sp, r7
 8009732:	bd80      	pop	{r7, pc}
 8009734:	20000011 	.word	0x20000011
 8009738:	200003ec 	.word	0x200003ec

0800973c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800973c:	b580      	push	{r7, lr}
 800973e:	b082      	sub	sp, #8
 8009740:	af00      	add	r7, sp, #0
 8009742:	4603      	mov	r3, r0
 8009744:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8009746:	79fb      	ldrb	r3, [r7, #7]
 8009748:	4618      	mov	r0, r3
 800974a:	f7ff ff97 	bl	800967c <SD_CheckStatus>
 800974e:	4603      	mov	r3, r0
}
 8009750:	4618      	mov	r0, r3
 8009752:	3708      	adds	r7, #8
 8009754:	46bd      	mov	sp, r7
 8009756:	bd80      	pop	{r7, pc}

08009758 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8009758:	b580      	push	{r7, lr}
 800975a:	b088      	sub	sp, #32
 800975c:	af00      	add	r7, sp, #0
 800975e:	60b9      	str	r1, [r7, #8]
 8009760:	607a      	str	r2, [r7, #4]
 8009762:	603b      	str	r3, [r7, #0]
 8009764:	4603      	mov	r3, r0
 8009766:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 8009768:	2301      	movs	r3, #1
 800976a:	77fb      	strb	r3, [r7, #31]
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800976c:	f247 5030 	movw	r0, #30000	; 0x7530
 8009770:	f7ff ff66 	bl	8009640 <SD_CheckStatusWithTimeout>
 8009774:	4603      	mov	r3, r0
 8009776:	2b00      	cmp	r3, #0
 8009778:	da01      	bge.n	800977e <SD_read+0x26>
  {
    return res;
 800977a:	7ffb      	ldrb	r3, [r7, #31]
 800977c:	e02f      	b.n	80097de <SD_read+0x86>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800977e:	683a      	ldr	r2, [r7, #0]
 8009780:	6879      	ldr	r1, [r7, #4]
 8009782:	68b8      	ldr	r0, [r7, #8]
 8009784:	f7ff fed0 	bl	8009528 <BSP_SD_ReadBlocks_DMA>
 8009788:	4603      	mov	r3, r0
 800978a:	77bb      	strb	r3, [r7, #30]

    if (ret == MSD_OK) {
 800978c:	7fbb      	ldrb	r3, [r7, #30]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d124      	bne.n	80097dc <SD_read+0x84>
      {
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
#else
          status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 8009792:	4b15      	ldr	r3, [pc, #84]	; (80097e8 <SD_read+0x90>)
 8009794:	6818      	ldr	r0, [r3, #0]
 8009796:	f107 0112 	add.w	r1, r7, #18
 800979a:	f247 5330 	movw	r3, #30000	; 0x7530
 800979e:	2200      	movs	r2, #0
 80097a0:	f000 fcaa 	bl	800a0f8 <osMessageQueueGet>
 80097a4:	61b8      	str	r0, [r7, #24]
          if ((status == osOK) && (event == READ_CPLT_MSG))
 80097a6:	69bb      	ldr	r3, [r7, #24]
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d117      	bne.n	80097dc <SD_read+0x84>
 80097ac:	8a7b      	ldrh	r3, [r7, #18]
 80097ae:	2b01      	cmp	r3, #1
 80097b0:	d114      	bne.n	80097dc <SD_read+0x84>
          {
            timer = osKernelGetTickCount();
 80097b2:	f000 f9eb 	bl	8009b8c <osKernelGetTickCount>
 80097b6:	6178      	str	r0, [r7, #20]
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 80097b8:	e007      	b.n	80097ca <SD_read+0x72>
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80097ba:	f7ff fee9 	bl	8009590 <BSP_SD_GetCardState>
 80097be:	4603      	mov	r3, r0
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d102      	bne.n	80097ca <SD_read+0x72>
              {
                res = RES_OK;
 80097c4:	2300      	movs	r3, #0
 80097c6:	77fb      	strb	r3, [r7, #31]
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 80097c8:	e008      	b.n	80097dc <SD_read+0x84>
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
 80097ca:	f000 f9df 	bl	8009b8c <osKernelGetTickCount>
 80097ce:	4602      	mov	r2, r0
 80097d0:	697b      	ldr	r3, [r7, #20]
 80097d2:	1ad3      	subs	r3, r2, r3
 80097d4:	f247 522f 	movw	r2, #29999	; 0x752f
 80097d8:	4293      	cmp	r3, r2
 80097da:	d9ee      	bls.n	80097ba <SD_read+0x62>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 80097dc:	7ffb      	ldrb	r3, [r7, #31]
}
 80097de:	4618      	mov	r0, r3
 80097e0:	3720      	adds	r7, #32
 80097e2:	46bd      	mov	sp, r7
 80097e4:	bd80      	pop	{r7, pc}
 80097e6:	bf00      	nop
 80097e8:	200003ec 	.word	0x200003ec

080097ec <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80097ec:	b580      	push	{r7, lr}
 80097ee:	b088      	sub	sp, #32
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	60b9      	str	r1, [r7, #8]
 80097f4:	607a      	str	r2, [r7, #4]
 80097f6:	603b      	str	r3, [r7, #0]
 80097f8:	4603      	mov	r3, r0
 80097fa:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80097fc:	2301      	movs	r3, #1
 80097fe:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8009800:	f247 5030 	movw	r0, #30000	; 0x7530
 8009804:	f7ff ff1c 	bl	8009640 <SD_CheckStatusWithTimeout>
 8009808:	4603      	mov	r3, r0
 800980a:	2b00      	cmp	r3, #0
 800980c:	da01      	bge.n	8009812 <SD_write+0x26>
  {
    return res;
 800980e:	7ffb      	ldrb	r3, [r7, #31]
 8009810:	e02d      	b.n	800986e <SD_write+0x82>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8009812:	683a      	ldr	r2, [r7, #0]
 8009814:	6879      	ldr	r1, [r7, #4]
 8009816:	68b8      	ldr	r0, [r7, #8]
 8009818:	f7ff fea0 	bl	800955c <BSP_SD_WriteBlocks_DMA>
 800981c:	4603      	mov	r3, r0
 800981e:	2b00      	cmp	r3, #0
 8009820:	d124      	bne.n	800986c <SD_write+0x80>
    if (event.status == osEventMessage)
    {
      if (event.value.v == WRITE_CPLT_MSG)
      {
#else
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
 8009822:	4b15      	ldr	r3, [pc, #84]	; (8009878 <SD_write+0x8c>)
 8009824:	6818      	ldr	r0, [r3, #0]
 8009826:	f107 0112 	add.w	r1, r7, #18
 800982a:	f247 5330 	movw	r3, #30000	; 0x7530
 800982e:	2200      	movs	r2, #0
 8009830:	f000 fc62 	bl	800a0f8 <osMessageQueueGet>
 8009834:	61b8      	str	r0, [r7, #24]
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
 8009836:	69bb      	ldr	r3, [r7, #24]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d117      	bne.n	800986c <SD_write+0x80>
 800983c:	8a7b      	ldrh	r3, [r7, #18]
 800983e:	2b02      	cmp	r3, #2
 8009840:	d114      	bne.n	800986c <SD_write+0x80>
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
#else
        timer = osKernelGetTickCount();
 8009842:	f000 f9a3 	bl	8009b8c <osKernelGetTickCount>
 8009846:	6178      	str	r0, [r7, #20]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 8009848:	e007      	b.n	800985a <SD_write+0x6e>
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800984a:	f7ff fea1 	bl	8009590 <BSP_SD_GetCardState>
 800984e:	4603      	mov	r3, r0
 8009850:	2b00      	cmp	r3, #0
 8009852:	d102      	bne.n	800985a <SD_write+0x6e>
          {
            res = RES_OK;
 8009854:	2300      	movs	r3, #0
 8009856:	77fb      	strb	r3, [r7, #31]
            break;
 8009858:	e008      	b.n	800986c <SD_write+0x80>
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
 800985a:	f000 f997 	bl	8009b8c <osKernelGetTickCount>
 800985e:	4602      	mov	r2, r0
 8009860:	697b      	ldr	r3, [r7, #20]
 8009862:	1ad3      	subs	r3, r2, r3
 8009864:	f247 522f 	movw	r2, #29999	; 0x752f
 8009868:	4293      	cmp	r3, r2
 800986a:	d9ee      	bls.n	800984a <SD_write+0x5e>
    }

  }
#endif

  return res;
 800986c:	7ffb      	ldrb	r3, [r7, #31]
}
 800986e:	4618      	mov	r0, r3
 8009870:	3720      	adds	r7, #32
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}
 8009876:	bf00      	nop
 8009878:	200003ec 	.word	0x200003ec

0800987c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b08c      	sub	sp, #48	; 0x30
 8009880:	af00      	add	r7, sp, #0
 8009882:	4603      	mov	r3, r0
 8009884:	603a      	str	r2, [r7, #0]
 8009886:	71fb      	strb	r3, [r7, #7]
 8009888:	460b      	mov	r3, r1
 800988a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800988c:	2301      	movs	r3, #1
 800988e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8009892:	4b25      	ldr	r3, [pc, #148]	; (8009928 <SD_ioctl+0xac>)
 8009894:	781b      	ldrb	r3, [r3, #0]
 8009896:	b2db      	uxtb	r3, r3
 8009898:	f003 0301 	and.w	r3, r3, #1
 800989c:	2b00      	cmp	r3, #0
 800989e:	d001      	beq.n	80098a4 <SD_ioctl+0x28>
 80098a0:	2303      	movs	r3, #3
 80098a2:	e03c      	b.n	800991e <SD_ioctl+0xa2>

  switch (cmd)
 80098a4:	79bb      	ldrb	r3, [r7, #6]
 80098a6:	2b03      	cmp	r3, #3
 80098a8:	d834      	bhi.n	8009914 <SD_ioctl+0x98>
 80098aa:	a201      	add	r2, pc, #4	; (adr r2, 80098b0 <SD_ioctl+0x34>)
 80098ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098b0:	080098c1 	.word	0x080098c1
 80098b4:	080098c9 	.word	0x080098c9
 80098b8:	080098e1 	.word	0x080098e1
 80098bc:	080098fb 	.word	0x080098fb
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80098c0:	2300      	movs	r3, #0
 80098c2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80098c6:	e028      	b.n	800991a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 80098c8:	f107 0308 	add.w	r3, r7, #8
 80098cc:	4618      	mov	r0, r3
 80098ce:	f7ff fe6f 	bl	80095b0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 80098d2:	6a3a      	ldr	r2, [r7, #32]
 80098d4:	683b      	ldr	r3, [r7, #0]
 80098d6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80098d8:	2300      	movs	r3, #0
 80098da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80098de:	e01c      	b.n	800991a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80098e0:	f107 0308 	add.w	r3, r7, #8
 80098e4:	4618      	mov	r0, r3
 80098e6:	f7ff fe63 	bl	80095b0 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 80098ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098ec:	b29a      	uxth	r2, r3
 80098ee:	683b      	ldr	r3, [r7, #0]
 80098f0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80098f2:	2300      	movs	r3, #0
 80098f4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80098f8:	e00f      	b.n	800991a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80098fa:	f107 0308 	add.w	r3, r7, #8
 80098fe:	4618      	mov	r0, r3
 8009900:	f7ff fe56 	bl	80095b0 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8009904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009906:	0a5a      	lsrs	r2, r3, #9
 8009908:	683b      	ldr	r3, [r7, #0]
 800990a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800990c:	2300      	movs	r3, #0
 800990e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8009912:	e002      	b.n	800991a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8009914:	2304      	movs	r3, #4
 8009916:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800991a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800991e:	4618      	mov	r0, r3
 8009920:	3730      	adds	r7, #48	; 0x30
 8009922:	46bd      	mov	sp, r7
 8009924:	bd80      	pop	{r7, pc}
 8009926:	bf00      	nop
 8009928:	20000011 	.word	0x20000011

0800992c <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800992c:	b580      	push	{r7, lr}
 800992e:	b082      	sub	sp, #8
 8009930:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, WRITE_CPLT_MSG, 0);
#else
   const uint16_t msg = WRITE_CPLT_MSG;
 8009932:	2302      	movs	r3, #2
 8009934:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 8009936:	4b05      	ldr	r3, [pc, #20]	; (800994c <BSP_SD_WriteCpltCallback+0x20>)
 8009938:	6818      	ldr	r0, [r3, #0]
 800993a:	1db9      	adds	r1, r7, #6
 800993c:	2300      	movs	r3, #0
 800993e:	2200      	movs	r2, #0
 8009940:	f000 fb7a 	bl	800a038 <osMessageQueuePut>
#endif
}
 8009944:	bf00      	nop
 8009946:	3708      	adds	r7, #8
 8009948:	46bd      	mov	sp, r7
 800994a:	bd80      	pop	{r7, pc}
 800994c:	200003ec 	.word	0x200003ec

08009950 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8009950:	b580      	push	{r7, lr}
 8009952:	b082      	sub	sp, #8
 8009954:	af00      	add	r7, sp, #0
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
#else
   const uint16_t msg = READ_CPLT_MSG;
 8009956:	2301      	movs	r3, #1
 8009958:	80fb      	strh	r3, [r7, #6]
   osMessageQueuePut(SDQueueID, (const void *)&msg, NULL, 0);
 800995a:	4b05      	ldr	r3, [pc, #20]	; (8009970 <BSP_SD_ReadCpltCallback+0x20>)
 800995c:	6818      	ldr	r0, [r3, #0]
 800995e:	1db9      	adds	r1, r7, #6
 8009960:	2300      	movs	r3, #0
 8009962:	2200      	movs	r2, #0
 8009964:	f000 fb68 	bl	800a038 <osMessageQueuePut>
#endif
}
 8009968:	bf00      	nop
 800996a:	3708      	adds	r7, #8
 800996c:	46bd      	mov	sp, r7
 800996e:	bd80      	pop	{r7, pc}
 8009970:	200003ec 	.word	0x200003ec

08009974 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009974:	b480      	push	{r7}
 8009976:	b087      	sub	sp, #28
 8009978:	af00      	add	r7, sp, #0
 800997a:	60f8      	str	r0, [r7, #12]
 800997c:	60b9      	str	r1, [r7, #8]
 800997e:	4613      	mov	r3, r2
 8009980:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009982:	2301      	movs	r3, #1
 8009984:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009986:	2300      	movs	r3, #0
 8009988:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800998a:	4b1f      	ldr	r3, [pc, #124]	; (8009a08 <FATFS_LinkDriverEx+0x94>)
 800998c:	7a5b      	ldrb	r3, [r3, #9]
 800998e:	b2db      	uxtb	r3, r3
 8009990:	2b00      	cmp	r3, #0
 8009992:	d131      	bne.n	80099f8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009994:	4b1c      	ldr	r3, [pc, #112]	; (8009a08 <FATFS_LinkDriverEx+0x94>)
 8009996:	7a5b      	ldrb	r3, [r3, #9]
 8009998:	b2db      	uxtb	r3, r3
 800999a:	461a      	mov	r2, r3
 800999c:	4b1a      	ldr	r3, [pc, #104]	; (8009a08 <FATFS_LinkDriverEx+0x94>)
 800999e:	2100      	movs	r1, #0
 80099a0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80099a2:	4b19      	ldr	r3, [pc, #100]	; (8009a08 <FATFS_LinkDriverEx+0x94>)
 80099a4:	7a5b      	ldrb	r3, [r3, #9]
 80099a6:	b2db      	uxtb	r3, r3
 80099a8:	4a17      	ldr	r2, [pc, #92]	; (8009a08 <FATFS_LinkDriverEx+0x94>)
 80099aa:	009b      	lsls	r3, r3, #2
 80099ac:	4413      	add	r3, r2
 80099ae:	68fa      	ldr	r2, [r7, #12]
 80099b0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80099b2:	4b15      	ldr	r3, [pc, #84]	; (8009a08 <FATFS_LinkDriverEx+0x94>)
 80099b4:	7a5b      	ldrb	r3, [r3, #9]
 80099b6:	b2db      	uxtb	r3, r3
 80099b8:	461a      	mov	r2, r3
 80099ba:	4b13      	ldr	r3, [pc, #76]	; (8009a08 <FATFS_LinkDriverEx+0x94>)
 80099bc:	4413      	add	r3, r2
 80099be:	79fa      	ldrb	r2, [r7, #7]
 80099c0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80099c2:	4b11      	ldr	r3, [pc, #68]	; (8009a08 <FATFS_LinkDriverEx+0x94>)
 80099c4:	7a5b      	ldrb	r3, [r3, #9]
 80099c6:	b2db      	uxtb	r3, r3
 80099c8:	1c5a      	adds	r2, r3, #1
 80099ca:	b2d1      	uxtb	r1, r2
 80099cc:	4a0e      	ldr	r2, [pc, #56]	; (8009a08 <FATFS_LinkDriverEx+0x94>)
 80099ce:	7251      	strb	r1, [r2, #9]
 80099d0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80099d2:	7dbb      	ldrb	r3, [r7, #22]
 80099d4:	3330      	adds	r3, #48	; 0x30
 80099d6:	b2da      	uxtb	r2, r3
 80099d8:	68bb      	ldr	r3, [r7, #8]
 80099da:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80099dc:	68bb      	ldr	r3, [r7, #8]
 80099de:	3301      	adds	r3, #1
 80099e0:	223a      	movs	r2, #58	; 0x3a
 80099e2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80099e4:	68bb      	ldr	r3, [r7, #8]
 80099e6:	3302      	adds	r3, #2
 80099e8:	222f      	movs	r2, #47	; 0x2f
 80099ea:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80099ec:	68bb      	ldr	r3, [r7, #8]
 80099ee:	3303      	adds	r3, #3
 80099f0:	2200      	movs	r2, #0
 80099f2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80099f4:	2300      	movs	r3, #0
 80099f6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80099f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80099fa:	4618      	mov	r0, r3
 80099fc:	371c      	adds	r7, #28
 80099fe:	46bd      	mov	sp, r7
 8009a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a04:	4770      	bx	lr
 8009a06:	bf00      	nop
 8009a08:	200003f0 	.word	0x200003f0

08009a0c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b082      	sub	sp, #8
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
 8009a14:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009a16:	2200      	movs	r2, #0
 8009a18:	6839      	ldr	r1, [r7, #0]
 8009a1a:	6878      	ldr	r0, [r7, #4]
 8009a1c:	f7ff ffaa 	bl	8009974 <FATFS_LinkDriverEx>
 8009a20:	4603      	mov	r3, r0
}
 8009a22:	4618      	mov	r0, r3
 8009a24:	3708      	adds	r7, #8
 8009a26:	46bd      	mov	sp, r7
 8009a28:	bd80      	pop	{r7, pc}
	...

08009a2c <__NVIC_SetPriority>:
{
 8009a2c:	b480      	push	{r7}
 8009a2e:	b083      	sub	sp, #12
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	4603      	mov	r3, r0
 8009a34:	6039      	str	r1, [r7, #0]
 8009a36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	db0a      	blt.n	8009a56 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009a40:	683b      	ldr	r3, [r7, #0]
 8009a42:	b2da      	uxtb	r2, r3
 8009a44:	490c      	ldr	r1, [pc, #48]	; (8009a78 <__NVIC_SetPriority+0x4c>)
 8009a46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009a4a:	0112      	lsls	r2, r2, #4
 8009a4c:	b2d2      	uxtb	r2, r2
 8009a4e:	440b      	add	r3, r1
 8009a50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009a54:	e00a      	b.n	8009a6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	b2da      	uxtb	r2, r3
 8009a5a:	4908      	ldr	r1, [pc, #32]	; (8009a7c <__NVIC_SetPriority+0x50>)
 8009a5c:	79fb      	ldrb	r3, [r7, #7]
 8009a5e:	f003 030f 	and.w	r3, r3, #15
 8009a62:	3b04      	subs	r3, #4
 8009a64:	0112      	lsls	r2, r2, #4
 8009a66:	b2d2      	uxtb	r2, r2
 8009a68:	440b      	add	r3, r1
 8009a6a:	761a      	strb	r2, [r3, #24]
}
 8009a6c:	bf00      	nop
 8009a6e:	370c      	adds	r7, #12
 8009a70:	46bd      	mov	sp, r7
 8009a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a76:	4770      	bx	lr
 8009a78:	e000e100 	.word	0xe000e100
 8009a7c:	e000ed00 	.word	0xe000ed00

08009a80 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009a80:	b580      	push	{r7, lr}
 8009a82:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009a84:	4b05      	ldr	r3, [pc, #20]	; (8009a9c <SysTick_Handler+0x1c>)
 8009a86:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009a88:	f002 fae4 	bl	800c054 <xTaskGetSchedulerState>
 8009a8c:	4603      	mov	r3, r0
 8009a8e:	2b01      	cmp	r3, #1
 8009a90:	d001      	beq.n	8009a96 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009a92:	f003 f9c9 	bl	800ce28 <xPortSysTickHandler>
  }
}
 8009a96:	bf00      	nop
 8009a98:	bd80      	pop	{r7, pc}
 8009a9a:	bf00      	nop
 8009a9c:	e000e010 	.word	0xe000e010

08009aa0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009aa4:	2100      	movs	r1, #0
 8009aa6:	f06f 0004 	mvn.w	r0, #4
 8009aaa:	f7ff ffbf 	bl	8009a2c <__NVIC_SetPriority>
#endif
}
 8009aae:	bf00      	nop
 8009ab0:	bd80      	pop	{r7, pc}
	...

08009ab4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009ab4:	b480      	push	{r7}
 8009ab6:	b083      	sub	sp, #12
 8009ab8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009aba:	f3ef 8305 	mrs	r3, IPSR
 8009abe:	603b      	str	r3, [r7, #0]
  return(result);
 8009ac0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d003      	beq.n	8009ace <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009ac6:	f06f 0305 	mvn.w	r3, #5
 8009aca:	607b      	str	r3, [r7, #4]
 8009acc:	e00c      	b.n	8009ae8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009ace:	4b0a      	ldr	r3, [pc, #40]	; (8009af8 <osKernelInitialize+0x44>)
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d105      	bne.n	8009ae2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009ad6:	4b08      	ldr	r3, [pc, #32]	; (8009af8 <osKernelInitialize+0x44>)
 8009ad8:	2201      	movs	r2, #1
 8009ada:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009adc:	2300      	movs	r3, #0
 8009ade:	607b      	str	r3, [r7, #4]
 8009ae0:	e002      	b.n	8009ae8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009ae2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009ae6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009ae8:	687b      	ldr	r3, [r7, #4]
}
 8009aea:	4618      	mov	r0, r3
 8009aec:	370c      	adds	r7, #12
 8009aee:	46bd      	mov	sp, r7
 8009af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af4:	4770      	bx	lr
 8009af6:	bf00      	nop
 8009af8:	200003fc 	.word	0x200003fc

08009afc <osKernelGetState>:
  }

  return (osOK);
}

osKernelState_t osKernelGetState (void) {
 8009afc:	b580      	push	{r7, lr}
 8009afe:	b082      	sub	sp, #8
 8009b00:	af00      	add	r7, sp, #0
  osKernelState_t state;

  switch (xTaskGetSchedulerState()) {
 8009b02:	f002 faa7 	bl	800c054 <xTaskGetSchedulerState>
 8009b06:	4603      	mov	r3, r0
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d004      	beq.n	8009b16 <osKernelGetState+0x1a>
 8009b0c:	2b02      	cmp	r3, #2
 8009b0e:	d105      	bne.n	8009b1c <osKernelGetState+0x20>
    case taskSCHEDULER_RUNNING:
      state = osKernelRunning;
 8009b10:	2302      	movs	r3, #2
 8009b12:	607b      	str	r3, [r7, #4]
      break;
 8009b14:	e00c      	b.n	8009b30 <osKernelGetState+0x34>

    case taskSCHEDULER_SUSPENDED:
      state = osKernelLocked;
 8009b16:	2303      	movs	r3, #3
 8009b18:	607b      	str	r3, [r7, #4]
      break;
 8009b1a:	e009      	b.n	8009b30 <osKernelGetState+0x34>

    case taskSCHEDULER_NOT_STARTED:
    default:
      if (KernelState == osKernelReady) {
 8009b1c:	4b07      	ldr	r3, [pc, #28]	; (8009b3c <osKernelGetState+0x40>)
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	2b01      	cmp	r3, #1
 8009b22:	d102      	bne.n	8009b2a <osKernelGetState+0x2e>
        state = osKernelReady;
 8009b24:	2301      	movs	r3, #1
 8009b26:	607b      	str	r3, [r7, #4]
      } else {
        state = osKernelInactive;
      }
      break;
 8009b28:	e001      	b.n	8009b2e <osKernelGetState+0x32>
        state = osKernelInactive;
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	607b      	str	r3, [r7, #4]
      break;
 8009b2e:	bf00      	nop
  }

  return (state);
 8009b30:	687b      	ldr	r3, [r7, #4]
}
 8009b32:	4618      	mov	r0, r3
 8009b34:	3708      	adds	r7, #8
 8009b36:	46bd      	mov	sp, r7
 8009b38:	bd80      	pop	{r7, pc}
 8009b3a:	bf00      	nop
 8009b3c:	200003fc 	.word	0x200003fc

08009b40 <osKernelStart>:

osStatus_t osKernelStart (void) {
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b082      	sub	sp, #8
 8009b44:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009b46:	f3ef 8305 	mrs	r3, IPSR
 8009b4a:	603b      	str	r3, [r7, #0]
  return(result);
 8009b4c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d003      	beq.n	8009b5a <osKernelStart+0x1a>
    stat = osErrorISR;
 8009b52:	f06f 0305 	mvn.w	r3, #5
 8009b56:	607b      	str	r3, [r7, #4]
 8009b58:	e010      	b.n	8009b7c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009b5a:	4b0b      	ldr	r3, [pc, #44]	; (8009b88 <osKernelStart+0x48>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	2b01      	cmp	r3, #1
 8009b60:	d109      	bne.n	8009b76 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009b62:	f7ff ff9d 	bl	8009aa0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009b66:	4b08      	ldr	r3, [pc, #32]	; (8009b88 <osKernelStart+0x48>)
 8009b68:	2202      	movs	r2, #2
 8009b6a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009b6c:	f001 fe04 	bl	800b778 <vTaskStartScheduler>
      stat = osOK;
 8009b70:	2300      	movs	r3, #0
 8009b72:	607b      	str	r3, [r7, #4]
 8009b74:	e002      	b.n	8009b7c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009b76:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009b7a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009b7c:	687b      	ldr	r3, [r7, #4]
}
 8009b7e:	4618      	mov	r0, r3
 8009b80:	3708      	adds	r7, #8
 8009b82:	46bd      	mov	sp, r7
 8009b84:	bd80      	pop	{r7, pc}
 8009b86:	bf00      	nop
 8009b88:	200003fc 	.word	0x200003fc

08009b8c <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8009b8c:	b580      	push	{r7, lr}
 8009b8e:	b082      	sub	sp, #8
 8009b90:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009b92:	f3ef 8305 	mrs	r3, IPSR
 8009b96:	603b      	str	r3, [r7, #0]
  return(result);
 8009b98:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d003      	beq.n	8009ba6 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8009b9e:	f001 ff17 	bl	800b9d0 <xTaskGetTickCountFromISR>
 8009ba2:	6078      	str	r0, [r7, #4]
 8009ba4:	e002      	b.n	8009bac <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8009ba6:	f001 ff03 	bl	800b9b0 <xTaskGetTickCount>
 8009baa:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8009bac:	687b      	ldr	r3, [r7, #4]
}
 8009bae:	4618      	mov	r0, r3
 8009bb0:	3708      	adds	r7, #8
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	bd80      	pop	{r7, pc}

08009bb6 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009bb6:	b580      	push	{r7, lr}
 8009bb8:	b08e      	sub	sp, #56	; 0x38
 8009bba:	af04      	add	r7, sp, #16
 8009bbc:	60f8      	str	r0, [r7, #12]
 8009bbe:	60b9      	str	r1, [r7, #8]
 8009bc0:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009bc6:	f3ef 8305 	mrs	r3, IPSR
 8009bca:	617b      	str	r3, [r7, #20]
  return(result);
 8009bcc:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d17e      	bne.n	8009cd0 <osThreadNew+0x11a>
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d07b      	beq.n	8009cd0 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009bd8:	2380      	movs	r3, #128	; 0x80
 8009bda:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009bdc:	2318      	movs	r3, #24
 8009bde:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009be0:	2300      	movs	r3, #0
 8009be2:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8009be4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009be8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d045      	beq.n	8009c7c <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d002      	beq.n	8009bfe <osThreadNew+0x48>
        name = attr->name;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	699b      	ldr	r3, [r3, #24]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d002      	beq.n	8009c0c <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	699b      	ldr	r3, [r3, #24]
 8009c0a:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009c0c:	69fb      	ldr	r3, [r7, #28]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d008      	beq.n	8009c24 <osThreadNew+0x6e>
 8009c12:	69fb      	ldr	r3, [r7, #28]
 8009c14:	2b38      	cmp	r3, #56	; 0x38
 8009c16:	d805      	bhi.n	8009c24 <osThreadNew+0x6e>
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	685b      	ldr	r3, [r3, #4]
 8009c1c:	f003 0301 	and.w	r3, r3, #1
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d001      	beq.n	8009c28 <osThreadNew+0x72>
        return (NULL);
 8009c24:	2300      	movs	r3, #0
 8009c26:	e054      	b.n	8009cd2 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	695b      	ldr	r3, [r3, #20]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d003      	beq.n	8009c38 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	695b      	ldr	r3, [r3, #20]
 8009c34:	089b      	lsrs	r3, r3, #2
 8009c36:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	689b      	ldr	r3, [r3, #8]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d00e      	beq.n	8009c5e <osThreadNew+0xa8>
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	68db      	ldr	r3, [r3, #12]
 8009c44:	2bbb      	cmp	r3, #187	; 0xbb
 8009c46:	d90a      	bls.n	8009c5e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d006      	beq.n	8009c5e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	695b      	ldr	r3, [r3, #20]
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d002      	beq.n	8009c5e <osThreadNew+0xa8>
        mem = 1;
 8009c58:	2301      	movs	r3, #1
 8009c5a:	61bb      	str	r3, [r7, #24]
 8009c5c:	e010      	b.n	8009c80 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	689b      	ldr	r3, [r3, #8]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d10c      	bne.n	8009c80 <osThreadNew+0xca>
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	68db      	ldr	r3, [r3, #12]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d108      	bne.n	8009c80 <osThreadNew+0xca>
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	691b      	ldr	r3, [r3, #16]
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d104      	bne.n	8009c80 <osThreadNew+0xca>
          mem = 0;
 8009c76:	2300      	movs	r3, #0
 8009c78:	61bb      	str	r3, [r7, #24]
 8009c7a:	e001      	b.n	8009c80 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009c80:	69bb      	ldr	r3, [r7, #24]
 8009c82:	2b01      	cmp	r3, #1
 8009c84:	d110      	bne.n	8009ca8 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009c8a:	687a      	ldr	r2, [r7, #4]
 8009c8c:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009c8e:	9202      	str	r2, [sp, #8]
 8009c90:	9301      	str	r3, [sp, #4]
 8009c92:	69fb      	ldr	r3, [r7, #28]
 8009c94:	9300      	str	r3, [sp, #0]
 8009c96:	68bb      	ldr	r3, [r7, #8]
 8009c98:	6a3a      	ldr	r2, [r7, #32]
 8009c9a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009c9c:	68f8      	ldr	r0, [r7, #12]
 8009c9e:	f001 fb7f 	bl	800b3a0 <xTaskCreateStatic>
 8009ca2:	4603      	mov	r3, r0
 8009ca4:	613b      	str	r3, [r7, #16]
 8009ca6:	e013      	b.n	8009cd0 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009ca8:	69bb      	ldr	r3, [r7, #24]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d110      	bne.n	8009cd0 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009cae:	6a3b      	ldr	r3, [r7, #32]
 8009cb0:	b29a      	uxth	r2, r3
 8009cb2:	f107 0310 	add.w	r3, r7, #16
 8009cb6:	9301      	str	r3, [sp, #4]
 8009cb8:	69fb      	ldr	r3, [r7, #28]
 8009cba:	9300      	str	r3, [sp, #0]
 8009cbc:	68bb      	ldr	r3, [r7, #8]
 8009cbe:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009cc0:	68f8      	ldr	r0, [r7, #12]
 8009cc2:	f001 fbca 	bl	800b45a <xTaskCreate>
 8009cc6:	4603      	mov	r3, r0
 8009cc8:	2b01      	cmp	r3, #1
 8009cca:	d001      	beq.n	8009cd0 <osThreadNew+0x11a>
            hTask = NULL;
 8009ccc:	2300      	movs	r3, #0
 8009cce:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009cd0:	693b      	ldr	r3, [r7, #16]
}
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	3728      	adds	r7, #40	; 0x28
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	bd80      	pop	{r7, pc}

08009cda <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009cda:	b580      	push	{r7, lr}
 8009cdc:	b084      	sub	sp, #16
 8009cde:	af00      	add	r7, sp, #0
 8009ce0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009ce2:	f3ef 8305 	mrs	r3, IPSR
 8009ce6:	60bb      	str	r3, [r7, #8]
  return(result);
 8009ce8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d003      	beq.n	8009cf6 <osDelay+0x1c>
    stat = osErrorISR;
 8009cee:	f06f 0305 	mvn.w	r3, #5
 8009cf2:	60fb      	str	r3, [r7, #12]
 8009cf4:	e007      	b.n	8009d06 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	2b00      	cmp	r3, #0
 8009cfe:	d002      	beq.n	8009d06 <osDelay+0x2c>
      vTaskDelay(ticks);
 8009d00:	6878      	ldr	r0, [r7, #4]
 8009d02:	f001 fd05 	bl	800b710 <vTaskDelay>
    }
  }

  return (stat);
 8009d06:	68fb      	ldr	r3, [r7, #12]
}
 8009d08:	4618      	mov	r0, r3
 8009d0a:	3710      	adds	r7, #16
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	bd80      	pop	{r7, pc}

08009d10 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b08a      	sub	sp, #40	; 0x28
 8009d14:	af02      	add	r7, sp, #8
 8009d16:	60f8      	str	r0, [r7, #12]
 8009d18:	60b9      	str	r1, [r7, #8]
 8009d1a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009d20:	f3ef 8305 	mrs	r3, IPSR
 8009d24:	613b      	str	r3, [r7, #16]
  return(result);
 8009d26:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d175      	bne.n	8009e18 <osSemaphoreNew+0x108>
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d072      	beq.n	8009e18 <osSemaphoreNew+0x108>
 8009d32:	68ba      	ldr	r2, [r7, #8]
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	429a      	cmp	r2, r3
 8009d38:	d86e      	bhi.n	8009e18 <osSemaphoreNew+0x108>
    mem = -1;
 8009d3a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009d3e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d015      	beq.n	8009d72 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	689b      	ldr	r3, [r3, #8]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d006      	beq.n	8009d5c <osSemaphoreNew+0x4c>
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	68db      	ldr	r3, [r3, #12]
 8009d52:	2b4f      	cmp	r3, #79	; 0x4f
 8009d54:	d902      	bls.n	8009d5c <osSemaphoreNew+0x4c>
        mem = 1;
 8009d56:	2301      	movs	r3, #1
 8009d58:	61bb      	str	r3, [r7, #24]
 8009d5a:	e00c      	b.n	8009d76 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	689b      	ldr	r3, [r3, #8]
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d108      	bne.n	8009d76 <osSemaphoreNew+0x66>
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	68db      	ldr	r3, [r3, #12]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d104      	bne.n	8009d76 <osSemaphoreNew+0x66>
          mem = 0;
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	61bb      	str	r3, [r7, #24]
 8009d70:	e001      	b.n	8009d76 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8009d72:	2300      	movs	r3, #0
 8009d74:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8009d76:	69bb      	ldr	r3, [r7, #24]
 8009d78:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009d7c:	d04c      	beq.n	8009e18 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	2b01      	cmp	r3, #1
 8009d82:	d128      	bne.n	8009dd6 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8009d84:	69bb      	ldr	r3, [r7, #24]
 8009d86:	2b01      	cmp	r3, #1
 8009d88:	d10a      	bne.n	8009da0 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	689b      	ldr	r3, [r3, #8]
 8009d8e:	2203      	movs	r2, #3
 8009d90:	9200      	str	r2, [sp, #0]
 8009d92:	2200      	movs	r2, #0
 8009d94:	2100      	movs	r1, #0
 8009d96:	2001      	movs	r0, #1
 8009d98:	f000 fb5c 	bl	800a454 <xQueueGenericCreateStatic>
 8009d9c:	61f8      	str	r0, [r7, #28]
 8009d9e:	e005      	b.n	8009dac <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8009da0:	2203      	movs	r2, #3
 8009da2:	2100      	movs	r1, #0
 8009da4:	2001      	movs	r0, #1
 8009da6:	f000 fbcd 	bl	800a544 <xQueueGenericCreate>
 8009daa:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8009dac:	69fb      	ldr	r3, [r7, #28]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d022      	beq.n	8009df8 <osSemaphoreNew+0xe8>
 8009db2:	68bb      	ldr	r3, [r7, #8]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d01f      	beq.n	8009df8 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8009db8:	2300      	movs	r3, #0
 8009dba:	2200      	movs	r2, #0
 8009dbc:	2100      	movs	r1, #0
 8009dbe:	69f8      	ldr	r0, [r7, #28]
 8009dc0:	f000 fc88 	bl	800a6d4 <xQueueGenericSend>
 8009dc4:	4603      	mov	r3, r0
 8009dc6:	2b01      	cmp	r3, #1
 8009dc8:	d016      	beq.n	8009df8 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8009dca:	69f8      	ldr	r0, [r7, #28]
 8009dcc:	f001 f914 	bl	800aff8 <vQueueDelete>
            hSemaphore = NULL;
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	61fb      	str	r3, [r7, #28]
 8009dd4:	e010      	b.n	8009df8 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8009dd6:	69bb      	ldr	r3, [r7, #24]
 8009dd8:	2b01      	cmp	r3, #1
 8009dda:	d108      	bne.n	8009dee <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	689b      	ldr	r3, [r3, #8]
 8009de0:	461a      	mov	r2, r3
 8009de2:	68b9      	ldr	r1, [r7, #8]
 8009de4:	68f8      	ldr	r0, [r7, #12]
 8009de6:	f000 fc0a 	bl	800a5fe <xQueueCreateCountingSemaphoreStatic>
 8009dea:	61f8      	str	r0, [r7, #28]
 8009dec:	e004      	b.n	8009df8 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8009dee:	68b9      	ldr	r1, [r7, #8]
 8009df0:	68f8      	ldr	r0, [r7, #12]
 8009df2:	f000 fc3b 	bl	800a66c <xQueueCreateCountingSemaphore>
 8009df6:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8009df8:	69fb      	ldr	r3, [r7, #28]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d00c      	beq.n	8009e18 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d003      	beq.n	8009e0c <osSemaphoreNew+0xfc>
          name = attr->name;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	617b      	str	r3, [r7, #20]
 8009e0a:	e001      	b.n	8009e10 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8009e10:	6979      	ldr	r1, [r7, #20]
 8009e12:	69f8      	ldr	r0, [r7, #28]
 8009e14:	f001 fa3c 	bl	800b290 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8009e18:	69fb      	ldr	r3, [r7, #28]
}
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	3720      	adds	r7, #32
 8009e1e:	46bd      	mov	sp, r7
 8009e20:	bd80      	pop	{r7, pc}
	...

08009e24 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8009e24:	b580      	push	{r7, lr}
 8009e26:	b086      	sub	sp, #24
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	6078      	str	r0, [r7, #4]
 8009e2c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8009e32:	2300      	movs	r3, #0
 8009e34:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8009e36:	693b      	ldr	r3, [r7, #16]
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d103      	bne.n	8009e44 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8009e3c:	f06f 0303 	mvn.w	r3, #3
 8009e40:	617b      	str	r3, [r7, #20]
 8009e42:	e039      	b.n	8009eb8 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009e44:	f3ef 8305 	mrs	r3, IPSR
 8009e48:	60fb      	str	r3, [r7, #12]
  return(result);
 8009e4a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d022      	beq.n	8009e96 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d003      	beq.n	8009e5e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8009e56:	f06f 0303 	mvn.w	r3, #3
 8009e5a:	617b      	str	r3, [r7, #20]
 8009e5c:	e02c      	b.n	8009eb8 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8009e5e:	2300      	movs	r3, #0
 8009e60:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8009e62:	f107 0308 	add.w	r3, r7, #8
 8009e66:	461a      	mov	r2, r3
 8009e68:	2100      	movs	r1, #0
 8009e6a:	6938      	ldr	r0, [r7, #16]
 8009e6c:	f001 f844 	bl	800aef8 <xQueueReceiveFromISR>
 8009e70:	4603      	mov	r3, r0
 8009e72:	2b01      	cmp	r3, #1
 8009e74:	d003      	beq.n	8009e7e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8009e76:	f06f 0302 	mvn.w	r3, #2
 8009e7a:	617b      	str	r3, [r7, #20]
 8009e7c:	e01c      	b.n	8009eb8 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8009e7e:	68bb      	ldr	r3, [r7, #8]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d019      	beq.n	8009eb8 <osSemaphoreAcquire+0x94>
 8009e84:	4b0f      	ldr	r3, [pc, #60]	; (8009ec4 <osSemaphoreAcquire+0xa0>)
 8009e86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009e8a:	601a      	str	r2, [r3, #0]
 8009e8c:	f3bf 8f4f 	dsb	sy
 8009e90:	f3bf 8f6f 	isb	sy
 8009e94:	e010      	b.n	8009eb8 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8009e96:	6839      	ldr	r1, [r7, #0]
 8009e98:	6938      	ldr	r0, [r7, #16]
 8009e9a:	f000 ff21 	bl	800ace0 <xQueueSemaphoreTake>
 8009e9e:	4603      	mov	r3, r0
 8009ea0:	2b01      	cmp	r3, #1
 8009ea2:	d009      	beq.n	8009eb8 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8009ea4:	683b      	ldr	r3, [r7, #0]
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d003      	beq.n	8009eb2 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8009eaa:	f06f 0301 	mvn.w	r3, #1
 8009eae:	617b      	str	r3, [r7, #20]
 8009eb0:	e002      	b.n	8009eb8 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8009eb2:	f06f 0302 	mvn.w	r3, #2
 8009eb6:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8009eb8:	697b      	ldr	r3, [r7, #20]
}
 8009eba:	4618      	mov	r0, r3
 8009ebc:	3718      	adds	r7, #24
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	bd80      	pop	{r7, pc}
 8009ec2:	bf00      	nop
 8009ec4:	e000ed04 	.word	0xe000ed04

08009ec8 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8009ec8:	b580      	push	{r7, lr}
 8009eca:	b086      	sub	sp, #24
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8009ed8:	693b      	ldr	r3, [r7, #16]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d103      	bne.n	8009ee6 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8009ede:	f06f 0303 	mvn.w	r3, #3
 8009ee2:	617b      	str	r3, [r7, #20]
 8009ee4:	e02c      	b.n	8009f40 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009ee6:	f3ef 8305 	mrs	r3, IPSR
 8009eea:	60fb      	str	r3, [r7, #12]
  return(result);
 8009eec:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d01a      	beq.n	8009f28 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8009ef2:	2300      	movs	r3, #0
 8009ef4:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8009ef6:	f107 0308 	add.w	r3, r7, #8
 8009efa:	4619      	mov	r1, r3
 8009efc:	6938      	ldr	r0, [r7, #16]
 8009efe:	f000 fd82 	bl	800aa06 <xQueueGiveFromISR>
 8009f02:	4603      	mov	r3, r0
 8009f04:	2b01      	cmp	r3, #1
 8009f06:	d003      	beq.n	8009f10 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8009f08:	f06f 0302 	mvn.w	r3, #2
 8009f0c:	617b      	str	r3, [r7, #20]
 8009f0e:	e017      	b.n	8009f40 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8009f10:	68bb      	ldr	r3, [r7, #8]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d014      	beq.n	8009f40 <osSemaphoreRelease+0x78>
 8009f16:	4b0d      	ldr	r3, [pc, #52]	; (8009f4c <osSemaphoreRelease+0x84>)
 8009f18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f1c:	601a      	str	r2, [r3, #0]
 8009f1e:	f3bf 8f4f 	dsb	sy
 8009f22:	f3bf 8f6f 	isb	sy
 8009f26:	e00b      	b.n	8009f40 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8009f28:	2300      	movs	r3, #0
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	2100      	movs	r1, #0
 8009f2e:	6938      	ldr	r0, [r7, #16]
 8009f30:	f000 fbd0 	bl	800a6d4 <xQueueGenericSend>
 8009f34:	4603      	mov	r3, r0
 8009f36:	2b01      	cmp	r3, #1
 8009f38:	d002      	beq.n	8009f40 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8009f3a:	f06f 0302 	mvn.w	r3, #2
 8009f3e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8009f40:	697b      	ldr	r3, [r7, #20]
}
 8009f42:	4618      	mov	r0, r3
 8009f44:	3718      	adds	r7, #24
 8009f46:	46bd      	mov	sp, r7
 8009f48:	bd80      	pop	{r7, pc}
 8009f4a:	bf00      	nop
 8009f4c:	e000ed04 	.word	0xe000ed04

08009f50 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8009f50:	b580      	push	{r7, lr}
 8009f52:	b08a      	sub	sp, #40	; 0x28
 8009f54:	af02      	add	r7, sp, #8
 8009f56:	60f8      	str	r0, [r7, #12]
 8009f58:	60b9      	str	r1, [r7, #8]
 8009f5a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009f60:	f3ef 8305 	mrs	r3, IPSR
 8009f64:	613b      	str	r3, [r7, #16]
  return(result);
 8009f66:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d15f      	bne.n	800a02c <osMessageQueueNew+0xdc>
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d05c      	beq.n	800a02c <osMessageQueueNew+0xdc>
 8009f72:	68bb      	ldr	r3, [r7, #8]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d059      	beq.n	800a02c <osMessageQueueNew+0xdc>
    mem = -1;
 8009f78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009f7c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d029      	beq.n	8009fd8 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	689b      	ldr	r3, [r3, #8]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d012      	beq.n	8009fb2 <osMessageQueueNew+0x62>
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	68db      	ldr	r3, [r3, #12]
 8009f90:	2b4f      	cmp	r3, #79	; 0x4f
 8009f92:	d90e      	bls.n	8009fb2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d00a      	beq.n	8009fb2 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	695a      	ldr	r2, [r3, #20]
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	68b9      	ldr	r1, [r7, #8]
 8009fa4:	fb01 f303 	mul.w	r3, r1, r3
 8009fa8:	429a      	cmp	r2, r3
 8009faa:	d302      	bcc.n	8009fb2 <osMessageQueueNew+0x62>
        mem = 1;
 8009fac:	2301      	movs	r3, #1
 8009fae:	61bb      	str	r3, [r7, #24]
 8009fb0:	e014      	b.n	8009fdc <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	689b      	ldr	r3, [r3, #8]
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d110      	bne.n	8009fdc <osMessageQueueNew+0x8c>
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	68db      	ldr	r3, [r3, #12]
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d10c      	bne.n	8009fdc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d108      	bne.n	8009fdc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	695b      	ldr	r3, [r3, #20]
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d104      	bne.n	8009fdc <osMessageQueueNew+0x8c>
          mem = 0;
 8009fd2:	2300      	movs	r3, #0
 8009fd4:	61bb      	str	r3, [r7, #24]
 8009fd6:	e001      	b.n	8009fdc <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8009fd8:	2300      	movs	r3, #0
 8009fda:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009fdc:	69bb      	ldr	r3, [r7, #24]
 8009fde:	2b01      	cmp	r3, #1
 8009fe0:	d10b      	bne.n	8009ffa <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	691a      	ldr	r2, [r3, #16]
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	689b      	ldr	r3, [r3, #8]
 8009fea:	2100      	movs	r1, #0
 8009fec:	9100      	str	r1, [sp, #0]
 8009fee:	68b9      	ldr	r1, [r7, #8]
 8009ff0:	68f8      	ldr	r0, [r7, #12]
 8009ff2:	f000 fa2f 	bl	800a454 <xQueueGenericCreateStatic>
 8009ff6:	61f8      	str	r0, [r7, #28]
 8009ff8:	e008      	b.n	800a00c <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8009ffa:	69bb      	ldr	r3, [r7, #24]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d105      	bne.n	800a00c <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800a000:	2200      	movs	r2, #0
 800a002:	68b9      	ldr	r1, [r7, #8]
 800a004:	68f8      	ldr	r0, [r7, #12]
 800a006:	f000 fa9d 	bl	800a544 <xQueueGenericCreate>
 800a00a:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800a00c:	69fb      	ldr	r3, [r7, #28]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d00c      	beq.n	800a02c <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d003      	beq.n	800a020 <osMessageQueueNew+0xd0>
        name = attr->name;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	617b      	str	r3, [r7, #20]
 800a01e:	e001      	b.n	800a024 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800a020:	2300      	movs	r3, #0
 800a022:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800a024:	6979      	ldr	r1, [r7, #20]
 800a026:	69f8      	ldr	r0, [r7, #28]
 800a028:	f001 f932 	bl	800b290 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800a02c:	69fb      	ldr	r3, [r7, #28]
}
 800a02e:	4618      	mov	r0, r3
 800a030:	3720      	adds	r7, #32
 800a032:	46bd      	mov	sp, r7
 800a034:	bd80      	pop	{r7, pc}
	...

0800a038 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800a038:	b580      	push	{r7, lr}
 800a03a:	b088      	sub	sp, #32
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	60f8      	str	r0, [r7, #12]
 800a040:	60b9      	str	r1, [r7, #8]
 800a042:	603b      	str	r3, [r7, #0]
 800a044:	4613      	mov	r3, r2
 800a046:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800a04c:	2300      	movs	r3, #0
 800a04e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a050:	f3ef 8305 	mrs	r3, IPSR
 800a054:	617b      	str	r3, [r7, #20]
  return(result);
 800a056:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d028      	beq.n	800a0ae <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a05c:	69bb      	ldr	r3, [r7, #24]
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d005      	beq.n	800a06e <osMessageQueuePut+0x36>
 800a062:	68bb      	ldr	r3, [r7, #8]
 800a064:	2b00      	cmp	r3, #0
 800a066:	d002      	beq.n	800a06e <osMessageQueuePut+0x36>
 800a068:	683b      	ldr	r3, [r7, #0]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d003      	beq.n	800a076 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800a06e:	f06f 0303 	mvn.w	r3, #3
 800a072:	61fb      	str	r3, [r7, #28]
 800a074:	e038      	b.n	800a0e8 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800a076:	2300      	movs	r3, #0
 800a078:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800a07a:	f107 0210 	add.w	r2, r7, #16
 800a07e:	2300      	movs	r3, #0
 800a080:	68b9      	ldr	r1, [r7, #8]
 800a082:	69b8      	ldr	r0, [r7, #24]
 800a084:	f000 fc24 	bl	800a8d0 <xQueueGenericSendFromISR>
 800a088:	4603      	mov	r3, r0
 800a08a:	2b01      	cmp	r3, #1
 800a08c:	d003      	beq.n	800a096 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800a08e:	f06f 0302 	mvn.w	r3, #2
 800a092:	61fb      	str	r3, [r7, #28]
 800a094:	e028      	b.n	800a0e8 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800a096:	693b      	ldr	r3, [r7, #16]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d025      	beq.n	800a0e8 <osMessageQueuePut+0xb0>
 800a09c:	4b15      	ldr	r3, [pc, #84]	; (800a0f4 <osMessageQueuePut+0xbc>)
 800a09e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a0a2:	601a      	str	r2, [r3, #0]
 800a0a4:	f3bf 8f4f 	dsb	sy
 800a0a8:	f3bf 8f6f 	isb	sy
 800a0ac:	e01c      	b.n	800a0e8 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800a0ae:	69bb      	ldr	r3, [r7, #24]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d002      	beq.n	800a0ba <osMessageQueuePut+0x82>
 800a0b4:	68bb      	ldr	r3, [r7, #8]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d103      	bne.n	800a0c2 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800a0ba:	f06f 0303 	mvn.w	r3, #3
 800a0be:	61fb      	str	r3, [r7, #28]
 800a0c0:	e012      	b.n	800a0e8 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	683a      	ldr	r2, [r7, #0]
 800a0c6:	68b9      	ldr	r1, [r7, #8]
 800a0c8:	69b8      	ldr	r0, [r7, #24]
 800a0ca:	f000 fb03 	bl	800a6d4 <xQueueGenericSend>
 800a0ce:	4603      	mov	r3, r0
 800a0d0:	2b01      	cmp	r3, #1
 800a0d2:	d009      	beq.n	800a0e8 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800a0d4:	683b      	ldr	r3, [r7, #0]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d003      	beq.n	800a0e2 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800a0da:	f06f 0301 	mvn.w	r3, #1
 800a0de:	61fb      	str	r3, [r7, #28]
 800a0e0:	e002      	b.n	800a0e8 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800a0e2:	f06f 0302 	mvn.w	r3, #2
 800a0e6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800a0e8:	69fb      	ldr	r3, [r7, #28]
}
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	3720      	adds	r7, #32
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	bd80      	pop	{r7, pc}
 800a0f2:	bf00      	nop
 800a0f4:	e000ed04 	.word	0xe000ed04

0800a0f8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800a0f8:	b580      	push	{r7, lr}
 800a0fa:	b088      	sub	sp, #32
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	60f8      	str	r0, [r7, #12]
 800a100:	60b9      	str	r1, [r7, #8]
 800a102:	607a      	str	r2, [r7, #4]
 800a104:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800a10a:	2300      	movs	r3, #0
 800a10c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800a10e:	f3ef 8305 	mrs	r3, IPSR
 800a112:	617b      	str	r3, [r7, #20]
  return(result);
 800a114:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800a116:	2b00      	cmp	r3, #0
 800a118:	d028      	beq.n	800a16c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800a11a:	69bb      	ldr	r3, [r7, #24]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d005      	beq.n	800a12c <osMessageQueueGet+0x34>
 800a120:	68bb      	ldr	r3, [r7, #8]
 800a122:	2b00      	cmp	r3, #0
 800a124:	d002      	beq.n	800a12c <osMessageQueueGet+0x34>
 800a126:	683b      	ldr	r3, [r7, #0]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d003      	beq.n	800a134 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800a12c:	f06f 0303 	mvn.w	r3, #3
 800a130:	61fb      	str	r3, [r7, #28]
 800a132:	e037      	b.n	800a1a4 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800a134:	2300      	movs	r3, #0
 800a136:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800a138:	f107 0310 	add.w	r3, r7, #16
 800a13c:	461a      	mov	r2, r3
 800a13e:	68b9      	ldr	r1, [r7, #8]
 800a140:	69b8      	ldr	r0, [r7, #24]
 800a142:	f000 fed9 	bl	800aef8 <xQueueReceiveFromISR>
 800a146:	4603      	mov	r3, r0
 800a148:	2b01      	cmp	r3, #1
 800a14a:	d003      	beq.n	800a154 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800a14c:	f06f 0302 	mvn.w	r3, #2
 800a150:	61fb      	str	r3, [r7, #28]
 800a152:	e027      	b.n	800a1a4 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800a154:	693b      	ldr	r3, [r7, #16]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d024      	beq.n	800a1a4 <osMessageQueueGet+0xac>
 800a15a:	4b15      	ldr	r3, [pc, #84]	; (800a1b0 <osMessageQueueGet+0xb8>)
 800a15c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a160:	601a      	str	r2, [r3, #0]
 800a162:	f3bf 8f4f 	dsb	sy
 800a166:	f3bf 8f6f 	isb	sy
 800a16a:	e01b      	b.n	800a1a4 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800a16c:	69bb      	ldr	r3, [r7, #24]
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d002      	beq.n	800a178 <osMessageQueueGet+0x80>
 800a172:	68bb      	ldr	r3, [r7, #8]
 800a174:	2b00      	cmp	r3, #0
 800a176:	d103      	bne.n	800a180 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800a178:	f06f 0303 	mvn.w	r3, #3
 800a17c:	61fb      	str	r3, [r7, #28]
 800a17e:	e011      	b.n	800a1a4 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800a180:	683a      	ldr	r2, [r7, #0]
 800a182:	68b9      	ldr	r1, [r7, #8]
 800a184:	69b8      	ldr	r0, [r7, #24]
 800a186:	f000 fccb 	bl	800ab20 <xQueueReceive>
 800a18a:	4603      	mov	r3, r0
 800a18c:	2b01      	cmp	r3, #1
 800a18e:	d009      	beq.n	800a1a4 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800a190:	683b      	ldr	r3, [r7, #0]
 800a192:	2b00      	cmp	r3, #0
 800a194:	d003      	beq.n	800a19e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800a196:	f06f 0301 	mvn.w	r3, #1
 800a19a:	61fb      	str	r3, [r7, #28]
 800a19c:	e002      	b.n	800a1a4 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800a19e:	f06f 0302 	mvn.w	r3, #2
 800a1a2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800a1a4:	69fb      	ldr	r3, [r7, #28]
}
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	3720      	adds	r7, #32
 800a1aa:	46bd      	mov	sp, r7
 800a1ac:	bd80      	pop	{r7, pc}
 800a1ae:	bf00      	nop
 800a1b0:	e000ed04 	.word	0xe000ed04

0800a1b4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a1b4:	b480      	push	{r7}
 800a1b6:	b085      	sub	sp, #20
 800a1b8:	af00      	add	r7, sp, #0
 800a1ba:	60f8      	str	r0, [r7, #12]
 800a1bc:	60b9      	str	r1, [r7, #8]
 800a1be:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	4a07      	ldr	r2, [pc, #28]	; (800a1e0 <vApplicationGetIdleTaskMemory+0x2c>)
 800a1c4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a1c6:	68bb      	ldr	r3, [r7, #8]
 800a1c8:	4a06      	ldr	r2, [pc, #24]	; (800a1e4 <vApplicationGetIdleTaskMemory+0x30>)
 800a1ca:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	2280      	movs	r2, #128	; 0x80
 800a1d0:	601a      	str	r2, [r3, #0]
}
 800a1d2:	bf00      	nop
 800a1d4:	3714      	adds	r7, #20
 800a1d6:	46bd      	mov	sp, r7
 800a1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1dc:	4770      	bx	lr
 800a1de:	bf00      	nop
 800a1e0:	20000400 	.word	0x20000400
 800a1e4:	200004bc 	.word	0x200004bc

0800a1e8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a1e8:	b480      	push	{r7}
 800a1ea:	b085      	sub	sp, #20
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	60f8      	str	r0, [r7, #12]
 800a1f0:	60b9      	str	r1, [r7, #8]
 800a1f2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	4a07      	ldr	r2, [pc, #28]	; (800a214 <vApplicationGetTimerTaskMemory+0x2c>)
 800a1f8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a1fa:	68bb      	ldr	r3, [r7, #8]
 800a1fc:	4a06      	ldr	r2, [pc, #24]	; (800a218 <vApplicationGetTimerTaskMemory+0x30>)
 800a1fe:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a206:	601a      	str	r2, [r3, #0]
}
 800a208:	bf00      	nop
 800a20a:	3714      	adds	r7, #20
 800a20c:	46bd      	mov	sp, r7
 800a20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a212:	4770      	bx	lr
 800a214:	200006bc 	.word	0x200006bc
 800a218:	20000778 	.word	0x20000778

0800a21c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a21c:	b480      	push	{r7}
 800a21e:	b083      	sub	sp, #12
 800a220:	af00      	add	r7, sp, #0
 800a222:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	f103 0208 	add.w	r2, r3, #8
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a234:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	f103 0208 	add.w	r2, r3, #8
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	f103 0208 	add.w	r2, r3, #8
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	2200      	movs	r2, #0
 800a24e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a250:	bf00      	nop
 800a252:	370c      	adds	r7, #12
 800a254:	46bd      	mov	sp, r7
 800a256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25a:	4770      	bx	lr

0800a25c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a25c:	b480      	push	{r7}
 800a25e:	b083      	sub	sp, #12
 800a260:	af00      	add	r7, sp, #0
 800a262:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	2200      	movs	r2, #0
 800a268:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a26a:	bf00      	nop
 800a26c:	370c      	adds	r7, #12
 800a26e:	46bd      	mov	sp, r7
 800a270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a274:	4770      	bx	lr

0800a276 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a276:	b480      	push	{r7}
 800a278:	b085      	sub	sp, #20
 800a27a:	af00      	add	r7, sp, #0
 800a27c:	6078      	str	r0, [r7, #4]
 800a27e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	685b      	ldr	r3, [r3, #4]
 800a284:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a286:	683b      	ldr	r3, [r7, #0]
 800a288:	68fa      	ldr	r2, [r7, #12]
 800a28a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	689a      	ldr	r2, [r3, #8]
 800a290:	683b      	ldr	r3, [r7, #0]
 800a292:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	689b      	ldr	r3, [r3, #8]
 800a298:	683a      	ldr	r2, [r7, #0]
 800a29a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	683a      	ldr	r2, [r7, #0]
 800a2a0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a2a2:	683b      	ldr	r3, [r7, #0]
 800a2a4:	687a      	ldr	r2, [r7, #4]
 800a2a6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	1c5a      	adds	r2, r3, #1
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	601a      	str	r2, [r3, #0]
}
 800a2b2:	bf00      	nop
 800a2b4:	3714      	adds	r7, #20
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2bc:	4770      	bx	lr

0800a2be <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a2be:	b480      	push	{r7}
 800a2c0:	b085      	sub	sp, #20
 800a2c2:	af00      	add	r7, sp, #0
 800a2c4:	6078      	str	r0, [r7, #4]
 800a2c6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a2c8:	683b      	ldr	r3, [r7, #0]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a2ce:	68bb      	ldr	r3, [r7, #8]
 800a2d0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a2d4:	d103      	bne.n	800a2de <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	691b      	ldr	r3, [r3, #16]
 800a2da:	60fb      	str	r3, [r7, #12]
 800a2dc:	e00c      	b.n	800a2f8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	3308      	adds	r3, #8
 800a2e2:	60fb      	str	r3, [r7, #12]
 800a2e4:	e002      	b.n	800a2ec <vListInsert+0x2e>
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	685b      	ldr	r3, [r3, #4]
 800a2ea:	60fb      	str	r3, [r7, #12]
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	685b      	ldr	r3, [r3, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	68ba      	ldr	r2, [r7, #8]
 800a2f4:	429a      	cmp	r2, r3
 800a2f6:	d2f6      	bcs.n	800a2e6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	685a      	ldr	r2, [r3, #4]
 800a2fc:	683b      	ldr	r3, [r7, #0]
 800a2fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a300:	683b      	ldr	r3, [r7, #0]
 800a302:	685b      	ldr	r3, [r3, #4]
 800a304:	683a      	ldr	r2, [r7, #0]
 800a306:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a308:	683b      	ldr	r3, [r7, #0]
 800a30a:	68fa      	ldr	r2, [r7, #12]
 800a30c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	683a      	ldr	r2, [r7, #0]
 800a312:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a314:	683b      	ldr	r3, [r7, #0]
 800a316:	687a      	ldr	r2, [r7, #4]
 800a318:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	1c5a      	adds	r2, r3, #1
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	601a      	str	r2, [r3, #0]
}
 800a324:	bf00      	nop
 800a326:	3714      	adds	r7, #20
 800a328:	46bd      	mov	sp, r7
 800a32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a32e:	4770      	bx	lr

0800a330 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a330:	b480      	push	{r7}
 800a332:	b085      	sub	sp, #20
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	691b      	ldr	r3, [r3, #16]
 800a33c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	685b      	ldr	r3, [r3, #4]
 800a342:	687a      	ldr	r2, [r7, #4]
 800a344:	6892      	ldr	r2, [r2, #8]
 800a346:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	689b      	ldr	r3, [r3, #8]
 800a34c:	687a      	ldr	r2, [r7, #4]
 800a34e:	6852      	ldr	r2, [r2, #4]
 800a350:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	685b      	ldr	r3, [r3, #4]
 800a356:	687a      	ldr	r2, [r7, #4]
 800a358:	429a      	cmp	r2, r3
 800a35a:	d103      	bne.n	800a364 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	689a      	ldr	r2, [r3, #8]
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	2200      	movs	r2, #0
 800a368:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	1e5a      	subs	r2, r3, #1
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	681b      	ldr	r3, [r3, #0]
}
 800a378:	4618      	mov	r0, r3
 800a37a:	3714      	adds	r7, #20
 800a37c:	46bd      	mov	sp, r7
 800a37e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a382:	4770      	bx	lr

0800a384 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a384:	b580      	push	{r7, lr}
 800a386:	b084      	sub	sp, #16
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
 800a38c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	2b00      	cmp	r3, #0
 800a396:	d10a      	bne.n	800a3ae <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a398:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a39c:	f383 8811 	msr	BASEPRI, r3
 800a3a0:	f3bf 8f6f 	isb	sy
 800a3a4:	f3bf 8f4f 	dsb	sy
 800a3a8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a3aa:	bf00      	nop
 800a3ac:	e7fe      	b.n	800a3ac <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a3ae:	f002 fca9 	bl	800cd04 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	681a      	ldr	r2, [r3, #0]
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a3ba:	68f9      	ldr	r1, [r7, #12]
 800a3bc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a3be:	fb01 f303 	mul.w	r3, r1, r3
 800a3c2:	441a      	add	r2, r3
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	2200      	movs	r2, #0
 800a3cc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	681a      	ldr	r2, [r3, #0]
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	681a      	ldr	r2, [r3, #0]
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a3de:	3b01      	subs	r3, #1
 800a3e0:	68f9      	ldr	r1, [r7, #12]
 800a3e2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a3e4:	fb01 f303 	mul.w	r3, r1, r3
 800a3e8:	441a      	add	r2, r3
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	22ff      	movs	r2, #255	; 0xff
 800a3f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	22ff      	movs	r2, #255	; 0xff
 800a3fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a3fe:	683b      	ldr	r3, [r7, #0]
 800a400:	2b00      	cmp	r3, #0
 800a402:	d114      	bne.n	800a42e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	691b      	ldr	r3, [r3, #16]
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d01a      	beq.n	800a442 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	3310      	adds	r3, #16
 800a410:	4618      	mov	r0, r3
 800a412:	f001 fc5d 	bl	800bcd0 <xTaskRemoveFromEventList>
 800a416:	4603      	mov	r3, r0
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d012      	beq.n	800a442 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a41c:	4b0c      	ldr	r3, [pc, #48]	; (800a450 <xQueueGenericReset+0xcc>)
 800a41e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a422:	601a      	str	r2, [r3, #0]
 800a424:	f3bf 8f4f 	dsb	sy
 800a428:	f3bf 8f6f 	isb	sy
 800a42c:	e009      	b.n	800a442 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	3310      	adds	r3, #16
 800a432:	4618      	mov	r0, r3
 800a434:	f7ff fef2 	bl	800a21c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	3324      	adds	r3, #36	; 0x24
 800a43c:	4618      	mov	r0, r3
 800a43e:	f7ff feed 	bl	800a21c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a442:	f002 fc8f 	bl	800cd64 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a446:	2301      	movs	r3, #1
}
 800a448:	4618      	mov	r0, r3
 800a44a:	3710      	adds	r7, #16
 800a44c:	46bd      	mov	sp, r7
 800a44e:	bd80      	pop	{r7, pc}
 800a450:	e000ed04 	.word	0xe000ed04

0800a454 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a454:	b580      	push	{r7, lr}
 800a456:	b08e      	sub	sp, #56	; 0x38
 800a458:	af02      	add	r7, sp, #8
 800a45a:	60f8      	str	r0, [r7, #12]
 800a45c:	60b9      	str	r1, [r7, #8]
 800a45e:	607a      	str	r2, [r7, #4]
 800a460:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	2b00      	cmp	r3, #0
 800a466:	d10a      	bne.n	800a47e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800a468:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a46c:	f383 8811 	msr	BASEPRI, r3
 800a470:	f3bf 8f6f 	isb	sy
 800a474:	f3bf 8f4f 	dsb	sy
 800a478:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a47a:	bf00      	nop
 800a47c:	e7fe      	b.n	800a47c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a47e:	683b      	ldr	r3, [r7, #0]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d10a      	bne.n	800a49a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800a484:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a488:	f383 8811 	msr	BASEPRI, r3
 800a48c:	f3bf 8f6f 	isb	sy
 800a490:	f3bf 8f4f 	dsb	sy
 800a494:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a496:	bf00      	nop
 800a498:	e7fe      	b.n	800a498 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d002      	beq.n	800a4a6 <xQueueGenericCreateStatic+0x52>
 800a4a0:	68bb      	ldr	r3, [r7, #8]
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d001      	beq.n	800a4aa <xQueueGenericCreateStatic+0x56>
 800a4a6:	2301      	movs	r3, #1
 800a4a8:	e000      	b.n	800a4ac <xQueueGenericCreateStatic+0x58>
 800a4aa:	2300      	movs	r3, #0
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d10a      	bne.n	800a4c6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800a4b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4b4:	f383 8811 	msr	BASEPRI, r3
 800a4b8:	f3bf 8f6f 	isb	sy
 800a4bc:	f3bf 8f4f 	dsb	sy
 800a4c0:	623b      	str	r3, [r7, #32]
}
 800a4c2:	bf00      	nop
 800a4c4:	e7fe      	b.n	800a4c4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d102      	bne.n	800a4d2 <xQueueGenericCreateStatic+0x7e>
 800a4cc:	68bb      	ldr	r3, [r7, #8]
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d101      	bne.n	800a4d6 <xQueueGenericCreateStatic+0x82>
 800a4d2:	2301      	movs	r3, #1
 800a4d4:	e000      	b.n	800a4d8 <xQueueGenericCreateStatic+0x84>
 800a4d6:	2300      	movs	r3, #0
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d10a      	bne.n	800a4f2 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800a4dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4e0:	f383 8811 	msr	BASEPRI, r3
 800a4e4:	f3bf 8f6f 	isb	sy
 800a4e8:	f3bf 8f4f 	dsb	sy
 800a4ec:	61fb      	str	r3, [r7, #28]
}
 800a4ee:	bf00      	nop
 800a4f0:	e7fe      	b.n	800a4f0 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a4f2:	2350      	movs	r3, #80	; 0x50
 800a4f4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a4f6:	697b      	ldr	r3, [r7, #20]
 800a4f8:	2b50      	cmp	r3, #80	; 0x50
 800a4fa:	d00a      	beq.n	800a512 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800a4fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a500:	f383 8811 	msr	BASEPRI, r3
 800a504:	f3bf 8f6f 	isb	sy
 800a508:	f3bf 8f4f 	dsb	sy
 800a50c:	61bb      	str	r3, [r7, #24]
}
 800a50e:	bf00      	nop
 800a510:	e7fe      	b.n	800a510 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a512:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a514:	683b      	ldr	r3, [r7, #0]
 800a516:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a518:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a51a:	2b00      	cmp	r3, #0
 800a51c:	d00d      	beq.n	800a53a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a51e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a520:	2201      	movs	r2, #1
 800a522:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a526:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a52a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a52c:	9300      	str	r3, [sp, #0]
 800a52e:	4613      	mov	r3, r2
 800a530:	687a      	ldr	r2, [r7, #4]
 800a532:	68b9      	ldr	r1, [r7, #8]
 800a534:	68f8      	ldr	r0, [r7, #12]
 800a536:	f000 f83f 	bl	800a5b8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a53a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a53c:	4618      	mov	r0, r3
 800a53e:	3730      	adds	r7, #48	; 0x30
 800a540:	46bd      	mov	sp, r7
 800a542:	bd80      	pop	{r7, pc}

0800a544 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800a544:	b580      	push	{r7, lr}
 800a546:	b08a      	sub	sp, #40	; 0x28
 800a548:	af02      	add	r7, sp, #8
 800a54a:	60f8      	str	r0, [r7, #12]
 800a54c:	60b9      	str	r1, [r7, #8]
 800a54e:	4613      	mov	r3, r2
 800a550:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	2b00      	cmp	r3, #0
 800a556:	d10a      	bne.n	800a56e <xQueueGenericCreate+0x2a>
	__asm volatile
 800a558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a55c:	f383 8811 	msr	BASEPRI, r3
 800a560:	f3bf 8f6f 	isb	sy
 800a564:	f3bf 8f4f 	dsb	sy
 800a568:	613b      	str	r3, [r7, #16]
}
 800a56a:	bf00      	nop
 800a56c:	e7fe      	b.n	800a56c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	68ba      	ldr	r2, [r7, #8]
 800a572:	fb02 f303 	mul.w	r3, r2, r3
 800a576:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800a578:	69fb      	ldr	r3, [r7, #28]
 800a57a:	3350      	adds	r3, #80	; 0x50
 800a57c:	4618      	mov	r0, r3
 800a57e:	f002 fce3 	bl	800cf48 <pvPortMalloc>
 800a582:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800a584:	69bb      	ldr	r3, [r7, #24]
 800a586:	2b00      	cmp	r3, #0
 800a588:	d011      	beq.n	800a5ae <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800a58a:	69bb      	ldr	r3, [r7, #24]
 800a58c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a58e:	697b      	ldr	r3, [r7, #20]
 800a590:	3350      	adds	r3, #80	; 0x50
 800a592:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800a594:	69bb      	ldr	r3, [r7, #24]
 800a596:	2200      	movs	r2, #0
 800a598:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a59c:	79fa      	ldrb	r2, [r7, #7]
 800a59e:	69bb      	ldr	r3, [r7, #24]
 800a5a0:	9300      	str	r3, [sp, #0]
 800a5a2:	4613      	mov	r3, r2
 800a5a4:	697a      	ldr	r2, [r7, #20]
 800a5a6:	68b9      	ldr	r1, [r7, #8]
 800a5a8:	68f8      	ldr	r0, [r7, #12]
 800a5aa:	f000 f805 	bl	800a5b8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a5ae:	69bb      	ldr	r3, [r7, #24]
	}
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	3720      	adds	r7, #32
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	bd80      	pop	{r7, pc}

0800a5b8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a5b8:	b580      	push	{r7, lr}
 800a5ba:	b084      	sub	sp, #16
 800a5bc:	af00      	add	r7, sp, #0
 800a5be:	60f8      	str	r0, [r7, #12]
 800a5c0:	60b9      	str	r1, [r7, #8]
 800a5c2:	607a      	str	r2, [r7, #4]
 800a5c4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a5c6:	68bb      	ldr	r3, [r7, #8]
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d103      	bne.n	800a5d4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a5cc:	69bb      	ldr	r3, [r7, #24]
 800a5ce:	69ba      	ldr	r2, [r7, #24]
 800a5d0:	601a      	str	r2, [r3, #0]
 800a5d2:	e002      	b.n	800a5da <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a5d4:	69bb      	ldr	r3, [r7, #24]
 800a5d6:	687a      	ldr	r2, [r7, #4]
 800a5d8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a5da:	69bb      	ldr	r3, [r7, #24]
 800a5dc:	68fa      	ldr	r2, [r7, #12]
 800a5de:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a5e0:	69bb      	ldr	r3, [r7, #24]
 800a5e2:	68ba      	ldr	r2, [r7, #8]
 800a5e4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a5e6:	2101      	movs	r1, #1
 800a5e8:	69b8      	ldr	r0, [r7, #24]
 800a5ea:	f7ff fecb 	bl	800a384 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a5ee:	69bb      	ldr	r3, [r7, #24]
 800a5f0:	78fa      	ldrb	r2, [r7, #3]
 800a5f2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a5f6:	bf00      	nop
 800a5f8:	3710      	adds	r7, #16
 800a5fa:	46bd      	mov	sp, r7
 800a5fc:	bd80      	pop	{r7, pc}

0800a5fe <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800a5fe:	b580      	push	{r7, lr}
 800a600:	b08a      	sub	sp, #40	; 0x28
 800a602:	af02      	add	r7, sp, #8
 800a604:	60f8      	str	r0, [r7, #12]
 800a606:	60b9      	str	r1, [r7, #8]
 800a608:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d10a      	bne.n	800a626 <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 800a610:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a614:	f383 8811 	msr	BASEPRI, r3
 800a618:	f3bf 8f6f 	isb	sy
 800a61c:	f3bf 8f4f 	dsb	sy
 800a620:	61bb      	str	r3, [r7, #24]
}
 800a622:	bf00      	nop
 800a624:	e7fe      	b.n	800a624 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800a626:	68ba      	ldr	r2, [r7, #8]
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	429a      	cmp	r2, r3
 800a62c:	d90a      	bls.n	800a644 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 800a62e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a632:	f383 8811 	msr	BASEPRI, r3
 800a636:	f3bf 8f6f 	isb	sy
 800a63a:	f3bf 8f4f 	dsb	sy
 800a63e:	617b      	str	r3, [r7, #20]
}
 800a640:	bf00      	nop
 800a642:	e7fe      	b.n	800a642 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800a644:	2302      	movs	r3, #2
 800a646:	9300      	str	r3, [sp, #0]
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	2200      	movs	r2, #0
 800a64c:	2100      	movs	r1, #0
 800a64e:	68f8      	ldr	r0, [r7, #12]
 800a650:	f7ff ff00 	bl	800a454 <xQueueGenericCreateStatic>
 800a654:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800a656:	69fb      	ldr	r3, [r7, #28]
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d002      	beq.n	800a662 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800a65c:	69fb      	ldr	r3, [r7, #28]
 800a65e:	68ba      	ldr	r2, [r7, #8]
 800a660:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800a662:	69fb      	ldr	r3, [r7, #28]
	}
 800a664:	4618      	mov	r0, r3
 800a666:	3720      	adds	r7, #32
 800a668:	46bd      	mov	sp, r7
 800a66a:	bd80      	pop	{r7, pc}

0800a66c <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 800a66c:	b580      	push	{r7, lr}
 800a66e:	b086      	sub	sp, #24
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
 800a674:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d10a      	bne.n	800a692 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 800a67c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a680:	f383 8811 	msr	BASEPRI, r3
 800a684:	f3bf 8f6f 	isb	sy
 800a688:	f3bf 8f4f 	dsb	sy
 800a68c:	613b      	str	r3, [r7, #16]
}
 800a68e:	bf00      	nop
 800a690:	e7fe      	b.n	800a690 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800a692:	683a      	ldr	r2, [r7, #0]
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	429a      	cmp	r2, r3
 800a698:	d90a      	bls.n	800a6b0 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 800a69a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a69e:	f383 8811 	msr	BASEPRI, r3
 800a6a2:	f3bf 8f6f 	isb	sy
 800a6a6:	f3bf 8f4f 	dsb	sy
 800a6aa:	60fb      	str	r3, [r7, #12]
}
 800a6ac:	bf00      	nop
 800a6ae:	e7fe      	b.n	800a6ae <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800a6b0:	2202      	movs	r2, #2
 800a6b2:	2100      	movs	r1, #0
 800a6b4:	6878      	ldr	r0, [r7, #4]
 800a6b6:	f7ff ff45 	bl	800a544 <xQueueGenericCreate>
 800a6ba:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800a6bc:	697b      	ldr	r3, [r7, #20]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d002      	beq.n	800a6c8 <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800a6c2:	697b      	ldr	r3, [r7, #20]
 800a6c4:	683a      	ldr	r2, [r7, #0]
 800a6c6:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800a6c8:	697b      	ldr	r3, [r7, #20]
	}
 800a6ca:	4618      	mov	r0, r3
 800a6cc:	3718      	adds	r7, #24
 800a6ce:	46bd      	mov	sp, r7
 800a6d0:	bd80      	pop	{r7, pc}
	...

0800a6d4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a6d4:	b580      	push	{r7, lr}
 800a6d6:	b08e      	sub	sp, #56	; 0x38
 800a6d8:	af00      	add	r7, sp, #0
 800a6da:	60f8      	str	r0, [r7, #12]
 800a6dc:	60b9      	str	r1, [r7, #8]
 800a6de:	607a      	str	r2, [r7, #4]
 800a6e0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a6ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d10a      	bne.n	800a706 <xQueueGenericSend+0x32>
	__asm volatile
 800a6f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6f4:	f383 8811 	msr	BASEPRI, r3
 800a6f8:	f3bf 8f6f 	isb	sy
 800a6fc:	f3bf 8f4f 	dsb	sy
 800a700:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a702:	bf00      	nop
 800a704:	e7fe      	b.n	800a704 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a706:	68bb      	ldr	r3, [r7, #8]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d103      	bne.n	800a714 <xQueueGenericSend+0x40>
 800a70c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a70e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a710:	2b00      	cmp	r3, #0
 800a712:	d101      	bne.n	800a718 <xQueueGenericSend+0x44>
 800a714:	2301      	movs	r3, #1
 800a716:	e000      	b.n	800a71a <xQueueGenericSend+0x46>
 800a718:	2300      	movs	r3, #0
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d10a      	bne.n	800a734 <xQueueGenericSend+0x60>
	__asm volatile
 800a71e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a722:	f383 8811 	msr	BASEPRI, r3
 800a726:	f3bf 8f6f 	isb	sy
 800a72a:	f3bf 8f4f 	dsb	sy
 800a72e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a730:	bf00      	nop
 800a732:	e7fe      	b.n	800a732 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a734:	683b      	ldr	r3, [r7, #0]
 800a736:	2b02      	cmp	r3, #2
 800a738:	d103      	bne.n	800a742 <xQueueGenericSend+0x6e>
 800a73a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a73c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a73e:	2b01      	cmp	r3, #1
 800a740:	d101      	bne.n	800a746 <xQueueGenericSend+0x72>
 800a742:	2301      	movs	r3, #1
 800a744:	e000      	b.n	800a748 <xQueueGenericSend+0x74>
 800a746:	2300      	movs	r3, #0
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d10a      	bne.n	800a762 <xQueueGenericSend+0x8e>
	__asm volatile
 800a74c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a750:	f383 8811 	msr	BASEPRI, r3
 800a754:	f3bf 8f6f 	isb	sy
 800a758:	f3bf 8f4f 	dsb	sy
 800a75c:	623b      	str	r3, [r7, #32]
}
 800a75e:	bf00      	nop
 800a760:	e7fe      	b.n	800a760 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a762:	f001 fc77 	bl	800c054 <xTaskGetSchedulerState>
 800a766:	4603      	mov	r3, r0
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d102      	bne.n	800a772 <xQueueGenericSend+0x9e>
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d101      	bne.n	800a776 <xQueueGenericSend+0xa2>
 800a772:	2301      	movs	r3, #1
 800a774:	e000      	b.n	800a778 <xQueueGenericSend+0xa4>
 800a776:	2300      	movs	r3, #0
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d10a      	bne.n	800a792 <xQueueGenericSend+0xbe>
	__asm volatile
 800a77c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a780:	f383 8811 	msr	BASEPRI, r3
 800a784:	f3bf 8f6f 	isb	sy
 800a788:	f3bf 8f4f 	dsb	sy
 800a78c:	61fb      	str	r3, [r7, #28]
}
 800a78e:	bf00      	nop
 800a790:	e7fe      	b.n	800a790 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a792:	f002 fab7 	bl	800cd04 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a798:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a79a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a79c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a79e:	429a      	cmp	r2, r3
 800a7a0:	d302      	bcc.n	800a7a8 <xQueueGenericSend+0xd4>
 800a7a2:	683b      	ldr	r3, [r7, #0]
 800a7a4:	2b02      	cmp	r3, #2
 800a7a6:	d129      	bne.n	800a7fc <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a7a8:	683a      	ldr	r2, [r7, #0]
 800a7aa:	68b9      	ldr	r1, [r7, #8]
 800a7ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a7ae:	f000 fc5e 	bl	800b06e <prvCopyDataToQueue>
 800a7b2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a7b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d010      	beq.n	800a7de <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a7bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7be:	3324      	adds	r3, #36	; 0x24
 800a7c0:	4618      	mov	r0, r3
 800a7c2:	f001 fa85 	bl	800bcd0 <xTaskRemoveFromEventList>
 800a7c6:	4603      	mov	r3, r0
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d013      	beq.n	800a7f4 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a7cc:	4b3f      	ldr	r3, [pc, #252]	; (800a8cc <xQueueGenericSend+0x1f8>)
 800a7ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a7d2:	601a      	str	r2, [r3, #0]
 800a7d4:	f3bf 8f4f 	dsb	sy
 800a7d8:	f3bf 8f6f 	isb	sy
 800a7dc:	e00a      	b.n	800a7f4 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a7de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d007      	beq.n	800a7f4 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a7e4:	4b39      	ldr	r3, [pc, #228]	; (800a8cc <xQueueGenericSend+0x1f8>)
 800a7e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a7ea:	601a      	str	r2, [r3, #0]
 800a7ec:	f3bf 8f4f 	dsb	sy
 800a7f0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a7f4:	f002 fab6 	bl	800cd64 <vPortExitCritical>
				return pdPASS;
 800a7f8:	2301      	movs	r3, #1
 800a7fa:	e063      	b.n	800a8c4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d103      	bne.n	800a80a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a802:	f002 faaf 	bl	800cd64 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a806:	2300      	movs	r3, #0
 800a808:	e05c      	b.n	800a8c4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a80a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d106      	bne.n	800a81e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a810:	f107 0314 	add.w	r3, r7, #20
 800a814:	4618      	mov	r0, r3
 800a816:	f001 fabf 	bl	800bd98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a81a:	2301      	movs	r3, #1
 800a81c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a81e:	f002 faa1 	bl	800cd64 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a822:	f001 f819 	bl	800b858 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a826:	f002 fa6d 	bl	800cd04 <vPortEnterCritical>
 800a82a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a82c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a830:	b25b      	sxtb	r3, r3
 800a832:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a836:	d103      	bne.n	800a840 <xQueueGenericSend+0x16c>
 800a838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a83a:	2200      	movs	r2, #0
 800a83c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a842:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a846:	b25b      	sxtb	r3, r3
 800a848:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a84c:	d103      	bne.n	800a856 <xQueueGenericSend+0x182>
 800a84e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a850:	2200      	movs	r2, #0
 800a852:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a856:	f002 fa85 	bl	800cd64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a85a:	1d3a      	adds	r2, r7, #4
 800a85c:	f107 0314 	add.w	r3, r7, #20
 800a860:	4611      	mov	r1, r2
 800a862:	4618      	mov	r0, r3
 800a864:	f001 faae 	bl	800bdc4 <xTaskCheckForTimeOut>
 800a868:	4603      	mov	r3, r0
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d124      	bne.n	800a8b8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a86e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a870:	f000 fcf5 	bl	800b25e <prvIsQueueFull>
 800a874:	4603      	mov	r3, r0
 800a876:	2b00      	cmp	r3, #0
 800a878:	d018      	beq.n	800a8ac <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a87a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a87c:	3310      	adds	r3, #16
 800a87e:	687a      	ldr	r2, [r7, #4]
 800a880:	4611      	mov	r1, r2
 800a882:	4618      	mov	r0, r3
 800a884:	f001 f9d4 	bl	800bc30 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a888:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a88a:	f000 fc80 	bl	800b18e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a88e:	f000 fff1 	bl	800b874 <xTaskResumeAll>
 800a892:	4603      	mov	r3, r0
 800a894:	2b00      	cmp	r3, #0
 800a896:	f47f af7c 	bne.w	800a792 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800a89a:	4b0c      	ldr	r3, [pc, #48]	; (800a8cc <xQueueGenericSend+0x1f8>)
 800a89c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a8a0:	601a      	str	r2, [r3, #0]
 800a8a2:	f3bf 8f4f 	dsb	sy
 800a8a6:	f3bf 8f6f 	isb	sy
 800a8aa:	e772      	b.n	800a792 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a8ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a8ae:	f000 fc6e 	bl	800b18e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a8b2:	f000 ffdf 	bl	800b874 <xTaskResumeAll>
 800a8b6:	e76c      	b.n	800a792 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a8b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a8ba:	f000 fc68 	bl	800b18e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a8be:	f000 ffd9 	bl	800b874 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a8c2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	3738      	adds	r7, #56	; 0x38
 800a8c8:	46bd      	mov	sp, r7
 800a8ca:	bd80      	pop	{r7, pc}
 800a8cc:	e000ed04 	.word	0xe000ed04

0800a8d0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	b090      	sub	sp, #64	; 0x40
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	60f8      	str	r0, [r7, #12]
 800a8d8:	60b9      	str	r1, [r7, #8]
 800a8da:	607a      	str	r2, [r7, #4]
 800a8dc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800a8e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d10a      	bne.n	800a8fe <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800a8e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8ec:	f383 8811 	msr	BASEPRI, r3
 800a8f0:	f3bf 8f6f 	isb	sy
 800a8f4:	f3bf 8f4f 	dsb	sy
 800a8f8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a8fa:	bf00      	nop
 800a8fc:	e7fe      	b.n	800a8fc <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a8fe:	68bb      	ldr	r3, [r7, #8]
 800a900:	2b00      	cmp	r3, #0
 800a902:	d103      	bne.n	800a90c <xQueueGenericSendFromISR+0x3c>
 800a904:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d101      	bne.n	800a910 <xQueueGenericSendFromISR+0x40>
 800a90c:	2301      	movs	r3, #1
 800a90e:	e000      	b.n	800a912 <xQueueGenericSendFromISR+0x42>
 800a910:	2300      	movs	r3, #0
 800a912:	2b00      	cmp	r3, #0
 800a914:	d10a      	bne.n	800a92c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800a916:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a91a:	f383 8811 	msr	BASEPRI, r3
 800a91e:	f3bf 8f6f 	isb	sy
 800a922:	f3bf 8f4f 	dsb	sy
 800a926:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a928:	bf00      	nop
 800a92a:	e7fe      	b.n	800a92a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a92c:	683b      	ldr	r3, [r7, #0]
 800a92e:	2b02      	cmp	r3, #2
 800a930:	d103      	bne.n	800a93a <xQueueGenericSendFromISR+0x6a>
 800a932:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a934:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a936:	2b01      	cmp	r3, #1
 800a938:	d101      	bne.n	800a93e <xQueueGenericSendFromISR+0x6e>
 800a93a:	2301      	movs	r3, #1
 800a93c:	e000      	b.n	800a940 <xQueueGenericSendFromISR+0x70>
 800a93e:	2300      	movs	r3, #0
 800a940:	2b00      	cmp	r3, #0
 800a942:	d10a      	bne.n	800a95a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800a944:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a948:	f383 8811 	msr	BASEPRI, r3
 800a94c:	f3bf 8f6f 	isb	sy
 800a950:	f3bf 8f4f 	dsb	sy
 800a954:	623b      	str	r3, [r7, #32]
}
 800a956:	bf00      	nop
 800a958:	e7fe      	b.n	800a958 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a95a:	f002 fab5 	bl	800cec8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a95e:	f3ef 8211 	mrs	r2, BASEPRI
 800a962:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a966:	f383 8811 	msr	BASEPRI, r3
 800a96a:	f3bf 8f6f 	isb	sy
 800a96e:	f3bf 8f4f 	dsb	sy
 800a972:	61fa      	str	r2, [r7, #28]
 800a974:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a976:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a978:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a97a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a97c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a97e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a980:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a982:	429a      	cmp	r2, r3
 800a984:	d302      	bcc.n	800a98c <xQueueGenericSendFromISR+0xbc>
 800a986:	683b      	ldr	r3, [r7, #0]
 800a988:	2b02      	cmp	r3, #2
 800a98a:	d12f      	bne.n	800a9ec <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a98c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a98e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a992:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a996:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a99a:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a99c:	683a      	ldr	r2, [r7, #0]
 800a99e:	68b9      	ldr	r1, [r7, #8]
 800a9a0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a9a2:	f000 fb64 	bl	800b06e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a9a6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800a9aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a9ae:	d112      	bne.n	800a9d6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a9b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d016      	beq.n	800a9e6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a9b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9ba:	3324      	adds	r3, #36	; 0x24
 800a9bc:	4618      	mov	r0, r3
 800a9be:	f001 f987 	bl	800bcd0 <xTaskRemoveFromEventList>
 800a9c2:	4603      	mov	r3, r0
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d00e      	beq.n	800a9e6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d00b      	beq.n	800a9e6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	2201      	movs	r2, #1
 800a9d2:	601a      	str	r2, [r3, #0]
 800a9d4:	e007      	b.n	800a9e6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a9d6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a9da:	3301      	adds	r3, #1
 800a9dc:	b2db      	uxtb	r3, r3
 800a9de:	b25a      	sxtb	r2, r3
 800a9e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a9e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a9e6:	2301      	movs	r3, #1
 800a9e8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800a9ea:	e001      	b.n	800a9f0 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a9ec:	2300      	movs	r3, #0
 800a9ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a9f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a9f2:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a9f4:	697b      	ldr	r3, [r7, #20]
 800a9f6:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a9fa:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a9fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a9fe:	4618      	mov	r0, r3
 800aa00:	3740      	adds	r7, #64	; 0x40
 800aa02:	46bd      	mov	sp, r7
 800aa04:	bd80      	pop	{r7, pc}

0800aa06 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800aa06:	b580      	push	{r7, lr}
 800aa08:	b08e      	sub	sp, #56	; 0x38
 800aa0a:	af00      	add	r7, sp, #0
 800aa0c:	6078      	str	r0, [r7, #4]
 800aa0e:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800aa14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d10a      	bne.n	800aa30 <xQueueGiveFromISR+0x2a>
	__asm volatile
 800aa1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa1e:	f383 8811 	msr	BASEPRI, r3
 800aa22:	f3bf 8f6f 	isb	sy
 800aa26:	f3bf 8f4f 	dsb	sy
 800aa2a:	623b      	str	r3, [r7, #32]
}
 800aa2c:	bf00      	nop
 800aa2e:	e7fe      	b.n	800aa2e <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800aa30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d00a      	beq.n	800aa4e <xQueueGiveFromISR+0x48>
	__asm volatile
 800aa38:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa3c:	f383 8811 	msr	BASEPRI, r3
 800aa40:	f3bf 8f6f 	isb	sy
 800aa44:	f3bf 8f4f 	dsb	sy
 800aa48:	61fb      	str	r3, [r7, #28]
}
 800aa4a:	bf00      	nop
 800aa4c:	e7fe      	b.n	800aa4c <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800aa4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	2b00      	cmp	r3, #0
 800aa54:	d103      	bne.n	800aa5e <xQueueGiveFromISR+0x58>
 800aa56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aa58:	689b      	ldr	r3, [r3, #8]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d101      	bne.n	800aa62 <xQueueGiveFromISR+0x5c>
 800aa5e:	2301      	movs	r3, #1
 800aa60:	e000      	b.n	800aa64 <xQueueGiveFromISR+0x5e>
 800aa62:	2300      	movs	r3, #0
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d10a      	bne.n	800aa7e <xQueueGiveFromISR+0x78>
	__asm volatile
 800aa68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa6c:	f383 8811 	msr	BASEPRI, r3
 800aa70:	f3bf 8f6f 	isb	sy
 800aa74:	f3bf 8f4f 	dsb	sy
 800aa78:	61bb      	str	r3, [r7, #24]
}
 800aa7a:	bf00      	nop
 800aa7c:	e7fe      	b.n	800aa7c <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800aa7e:	f002 fa23 	bl	800cec8 <vPortValidateInterruptPriority>
	__asm volatile
 800aa82:	f3ef 8211 	mrs	r2, BASEPRI
 800aa86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa8a:	f383 8811 	msr	BASEPRI, r3
 800aa8e:	f3bf 8f6f 	isb	sy
 800aa92:	f3bf 8f4f 	dsb	sy
 800aa96:	617a      	str	r2, [r7, #20]
 800aa98:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800aa9a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800aa9c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800aa9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aaa2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800aaa4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aaa6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aaa8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800aaaa:	429a      	cmp	r2, r3
 800aaac:	d22b      	bcs.n	800ab06 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800aaae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aab0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800aab4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800aab8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aaba:	1c5a      	adds	r2, r3, #1
 800aabc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aabe:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800aac0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800aac4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800aac8:	d112      	bne.n	800aaf0 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aaca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aacc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d016      	beq.n	800ab00 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aad4:	3324      	adds	r3, #36	; 0x24
 800aad6:	4618      	mov	r0, r3
 800aad8:	f001 f8fa 	bl	800bcd0 <xTaskRemoveFromEventList>
 800aadc:	4603      	mov	r3, r0
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d00e      	beq.n	800ab00 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800aae2:	683b      	ldr	r3, [r7, #0]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d00b      	beq.n	800ab00 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800aae8:	683b      	ldr	r3, [r7, #0]
 800aaea:	2201      	movs	r2, #1
 800aaec:	601a      	str	r2, [r3, #0]
 800aaee:	e007      	b.n	800ab00 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800aaf0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800aaf4:	3301      	adds	r3, #1
 800aaf6:	b2db      	uxtb	r3, r3
 800aaf8:	b25a      	sxtb	r2, r3
 800aafa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aafc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800ab00:	2301      	movs	r3, #1
 800ab02:	637b      	str	r3, [r7, #52]	; 0x34
 800ab04:	e001      	b.n	800ab0a <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ab06:	2300      	movs	r3, #0
 800ab08:	637b      	str	r3, [r7, #52]	; 0x34
 800ab0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ab0c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	f383 8811 	msr	BASEPRI, r3
}
 800ab14:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ab16:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800ab18:	4618      	mov	r0, r3
 800ab1a:	3738      	adds	r7, #56	; 0x38
 800ab1c:	46bd      	mov	sp, r7
 800ab1e:	bd80      	pop	{r7, pc}

0800ab20 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ab20:	b580      	push	{r7, lr}
 800ab22:	b08c      	sub	sp, #48	; 0x30
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	60f8      	str	r0, [r7, #12]
 800ab28:	60b9      	str	r1, [r7, #8]
 800ab2a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ab2c:	2300      	movs	r3, #0
 800ab2e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ab34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab36:	2b00      	cmp	r3, #0
 800ab38:	d10a      	bne.n	800ab50 <xQueueReceive+0x30>
	__asm volatile
 800ab3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab3e:	f383 8811 	msr	BASEPRI, r3
 800ab42:	f3bf 8f6f 	isb	sy
 800ab46:	f3bf 8f4f 	dsb	sy
 800ab4a:	623b      	str	r3, [r7, #32]
}
 800ab4c:	bf00      	nop
 800ab4e:	e7fe      	b.n	800ab4e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ab50:	68bb      	ldr	r3, [r7, #8]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d103      	bne.n	800ab5e <xQueueReceive+0x3e>
 800ab56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d101      	bne.n	800ab62 <xQueueReceive+0x42>
 800ab5e:	2301      	movs	r3, #1
 800ab60:	e000      	b.n	800ab64 <xQueueReceive+0x44>
 800ab62:	2300      	movs	r3, #0
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d10a      	bne.n	800ab7e <xQueueReceive+0x5e>
	__asm volatile
 800ab68:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab6c:	f383 8811 	msr	BASEPRI, r3
 800ab70:	f3bf 8f6f 	isb	sy
 800ab74:	f3bf 8f4f 	dsb	sy
 800ab78:	61fb      	str	r3, [r7, #28]
}
 800ab7a:	bf00      	nop
 800ab7c:	e7fe      	b.n	800ab7c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ab7e:	f001 fa69 	bl	800c054 <xTaskGetSchedulerState>
 800ab82:	4603      	mov	r3, r0
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d102      	bne.n	800ab8e <xQueueReceive+0x6e>
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d101      	bne.n	800ab92 <xQueueReceive+0x72>
 800ab8e:	2301      	movs	r3, #1
 800ab90:	e000      	b.n	800ab94 <xQueueReceive+0x74>
 800ab92:	2300      	movs	r3, #0
 800ab94:	2b00      	cmp	r3, #0
 800ab96:	d10a      	bne.n	800abae <xQueueReceive+0x8e>
	__asm volatile
 800ab98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab9c:	f383 8811 	msr	BASEPRI, r3
 800aba0:	f3bf 8f6f 	isb	sy
 800aba4:	f3bf 8f4f 	dsb	sy
 800aba8:	61bb      	str	r3, [r7, #24]
}
 800abaa:	bf00      	nop
 800abac:	e7fe      	b.n	800abac <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800abae:	f002 f8a9 	bl	800cd04 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800abb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abb6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800abb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d01f      	beq.n	800abfe <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800abbe:	68b9      	ldr	r1, [r7, #8]
 800abc0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800abc2:	f000 fabe 	bl	800b142 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800abc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abc8:	1e5a      	subs	r2, r3, #1
 800abca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abcc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800abce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abd0:	691b      	ldr	r3, [r3, #16]
 800abd2:	2b00      	cmp	r3, #0
 800abd4:	d00f      	beq.n	800abf6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800abd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800abd8:	3310      	adds	r3, #16
 800abda:	4618      	mov	r0, r3
 800abdc:	f001 f878 	bl	800bcd0 <xTaskRemoveFromEventList>
 800abe0:	4603      	mov	r3, r0
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d007      	beq.n	800abf6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800abe6:	4b3d      	ldr	r3, [pc, #244]	; (800acdc <xQueueReceive+0x1bc>)
 800abe8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800abec:	601a      	str	r2, [r3, #0]
 800abee:	f3bf 8f4f 	dsb	sy
 800abf2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800abf6:	f002 f8b5 	bl	800cd64 <vPortExitCritical>
				return pdPASS;
 800abfa:	2301      	movs	r3, #1
 800abfc:	e069      	b.n	800acd2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d103      	bne.n	800ac0c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ac04:	f002 f8ae 	bl	800cd64 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ac08:	2300      	movs	r3, #0
 800ac0a:	e062      	b.n	800acd2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ac0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d106      	bne.n	800ac20 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ac12:	f107 0310 	add.w	r3, r7, #16
 800ac16:	4618      	mov	r0, r3
 800ac18:	f001 f8be 	bl	800bd98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ac1c:	2301      	movs	r3, #1
 800ac1e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ac20:	f002 f8a0 	bl	800cd64 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ac24:	f000 fe18 	bl	800b858 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ac28:	f002 f86c 	bl	800cd04 <vPortEnterCritical>
 800ac2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac2e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ac32:	b25b      	sxtb	r3, r3
 800ac34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ac38:	d103      	bne.n	800ac42 <xQueueReceive+0x122>
 800ac3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac3c:	2200      	movs	r2, #0
 800ac3e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ac42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac44:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ac48:	b25b      	sxtb	r3, r3
 800ac4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ac4e:	d103      	bne.n	800ac58 <xQueueReceive+0x138>
 800ac50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac52:	2200      	movs	r2, #0
 800ac54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ac58:	f002 f884 	bl	800cd64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ac5c:	1d3a      	adds	r2, r7, #4
 800ac5e:	f107 0310 	add.w	r3, r7, #16
 800ac62:	4611      	mov	r1, r2
 800ac64:	4618      	mov	r0, r3
 800ac66:	f001 f8ad 	bl	800bdc4 <xTaskCheckForTimeOut>
 800ac6a:	4603      	mov	r3, r0
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d123      	bne.n	800acb8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ac70:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac72:	f000 fade 	bl	800b232 <prvIsQueueEmpty>
 800ac76:	4603      	mov	r3, r0
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d017      	beq.n	800acac <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ac7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac7e:	3324      	adds	r3, #36	; 0x24
 800ac80:	687a      	ldr	r2, [r7, #4]
 800ac82:	4611      	mov	r1, r2
 800ac84:	4618      	mov	r0, r3
 800ac86:	f000 ffd3 	bl	800bc30 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ac8a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ac8c:	f000 fa7f 	bl	800b18e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ac90:	f000 fdf0 	bl	800b874 <xTaskResumeAll>
 800ac94:	4603      	mov	r3, r0
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	d189      	bne.n	800abae <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800ac9a:	4b10      	ldr	r3, [pc, #64]	; (800acdc <xQueueReceive+0x1bc>)
 800ac9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aca0:	601a      	str	r2, [r3, #0]
 800aca2:	f3bf 8f4f 	dsb	sy
 800aca6:	f3bf 8f6f 	isb	sy
 800acaa:	e780      	b.n	800abae <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800acac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800acae:	f000 fa6e 	bl	800b18e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800acb2:	f000 fddf 	bl	800b874 <xTaskResumeAll>
 800acb6:	e77a      	b.n	800abae <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800acb8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800acba:	f000 fa68 	bl	800b18e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800acbe:	f000 fdd9 	bl	800b874 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800acc2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800acc4:	f000 fab5 	bl	800b232 <prvIsQueueEmpty>
 800acc8:	4603      	mov	r3, r0
 800acca:	2b00      	cmp	r3, #0
 800accc:	f43f af6f 	beq.w	800abae <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800acd0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800acd2:	4618      	mov	r0, r3
 800acd4:	3730      	adds	r7, #48	; 0x30
 800acd6:	46bd      	mov	sp, r7
 800acd8:	bd80      	pop	{r7, pc}
 800acda:	bf00      	nop
 800acdc:	e000ed04 	.word	0xe000ed04

0800ace0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800ace0:	b580      	push	{r7, lr}
 800ace2:	b08e      	sub	sp, #56	; 0x38
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	6078      	str	r0, [r7, #4]
 800ace8:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800acea:	2300      	movs	r3, #0
 800acec:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800acf2:	2300      	movs	r3, #0
 800acf4:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800acf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d10a      	bne.n	800ad12 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800acfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad00:	f383 8811 	msr	BASEPRI, r3
 800ad04:	f3bf 8f6f 	isb	sy
 800ad08:	f3bf 8f4f 	dsb	sy
 800ad0c:	623b      	str	r3, [r7, #32]
}
 800ad0e:	bf00      	nop
 800ad10:	e7fe      	b.n	800ad10 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800ad12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d00a      	beq.n	800ad30 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800ad1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad1e:	f383 8811 	msr	BASEPRI, r3
 800ad22:	f3bf 8f6f 	isb	sy
 800ad26:	f3bf 8f4f 	dsb	sy
 800ad2a:	61fb      	str	r3, [r7, #28]
}
 800ad2c:	bf00      	nop
 800ad2e:	e7fe      	b.n	800ad2e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ad30:	f001 f990 	bl	800c054 <xTaskGetSchedulerState>
 800ad34:	4603      	mov	r3, r0
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d102      	bne.n	800ad40 <xQueueSemaphoreTake+0x60>
 800ad3a:	683b      	ldr	r3, [r7, #0]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d101      	bne.n	800ad44 <xQueueSemaphoreTake+0x64>
 800ad40:	2301      	movs	r3, #1
 800ad42:	e000      	b.n	800ad46 <xQueueSemaphoreTake+0x66>
 800ad44:	2300      	movs	r3, #0
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d10a      	bne.n	800ad60 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800ad4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad4e:	f383 8811 	msr	BASEPRI, r3
 800ad52:	f3bf 8f6f 	isb	sy
 800ad56:	f3bf 8f4f 	dsb	sy
 800ad5a:	61bb      	str	r3, [r7, #24]
}
 800ad5c:	bf00      	nop
 800ad5e:	e7fe      	b.n	800ad5e <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ad60:	f001 ffd0 	bl	800cd04 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800ad64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad68:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800ad6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	d024      	beq.n	800adba <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800ad70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad72:	1e5a      	subs	r2, r3, #1
 800ad74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad76:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ad78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d104      	bne.n	800ad8a <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800ad80:	f001 fade 	bl	800c340 <pvTaskIncrementMutexHeldCount>
 800ad84:	4602      	mov	r2, r0
 800ad86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad88:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ad8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad8c:	691b      	ldr	r3, [r3, #16]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d00f      	beq.n	800adb2 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ad92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ad94:	3310      	adds	r3, #16
 800ad96:	4618      	mov	r0, r3
 800ad98:	f000 ff9a 	bl	800bcd0 <xTaskRemoveFromEventList>
 800ad9c:	4603      	mov	r3, r0
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d007      	beq.n	800adb2 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ada2:	4b54      	ldr	r3, [pc, #336]	; (800aef4 <xQueueSemaphoreTake+0x214>)
 800ada4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ada8:	601a      	str	r2, [r3, #0]
 800adaa:	f3bf 8f4f 	dsb	sy
 800adae:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800adb2:	f001 ffd7 	bl	800cd64 <vPortExitCritical>
				return pdPASS;
 800adb6:	2301      	movs	r3, #1
 800adb8:	e097      	b.n	800aeea <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800adba:	683b      	ldr	r3, [r7, #0]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d111      	bne.n	800ade4 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800adc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	d00a      	beq.n	800addc <xQueueSemaphoreTake+0xfc>
	__asm volatile
 800adc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adca:	f383 8811 	msr	BASEPRI, r3
 800adce:	f3bf 8f6f 	isb	sy
 800add2:	f3bf 8f4f 	dsb	sy
 800add6:	617b      	str	r3, [r7, #20]
}
 800add8:	bf00      	nop
 800adda:	e7fe      	b.n	800adda <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800addc:	f001 ffc2 	bl	800cd64 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ade0:	2300      	movs	r3, #0
 800ade2:	e082      	b.n	800aeea <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ade4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d106      	bne.n	800adf8 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800adea:	f107 030c 	add.w	r3, r7, #12
 800adee:	4618      	mov	r0, r3
 800adf0:	f000 ffd2 	bl	800bd98 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800adf4:	2301      	movs	r3, #1
 800adf6:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800adf8:	f001 ffb4 	bl	800cd64 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800adfc:	f000 fd2c 	bl	800b858 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ae00:	f001 ff80 	bl	800cd04 <vPortEnterCritical>
 800ae04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae06:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ae0a:	b25b      	sxtb	r3, r3
 800ae0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ae10:	d103      	bne.n	800ae1a <xQueueSemaphoreTake+0x13a>
 800ae12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae14:	2200      	movs	r2, #0
 800ae16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ae1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae1c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ae20:	b25b      	sxtb	r3, r3
 800ae22:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ae26:	d103      	bne.n	800ae30 <xQueueSemaphoreTake+0x150>
 800ae28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae2a:	2200      	movs	r2, #0
 800ae2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ae30:	f001 ff98 	bl	800cd64 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ae34:	463a      	mov	r2, r7
 800ae36:	f107 030c 	add.w	r3, r7, #12
 800ae3a:	4611      	mov	r1, r2
 800ae3c:	4618      	mov	r0, r3
 800ae3e:	f000 ffc1 	bl	800bdc4 <xTaskCheckForTimeOut>
 800ae42:	4603      	mov	r3, r0
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d132      	bne.n	800aeae <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ae48:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ae4a:	f000 f9f2 	bl	800b232 <prvIsQueueEmpty>
 800ae4e:	4603      	mov	r3, r0
 800ae50:	2b00      	cmp	r3, #0
 800ae52:	d026      	beq.n	800aea2 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800ae54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d109      	bne.n	800ae70 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800ae5c:	f001 ff52 	bl	800cd04 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800ae60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae62:	689b      	ldr	r3, [r3, #8]
 800ae64:	4618      	mov	r0, r3
 800ae66:	f001 f913 	bl	800c090 <xTaskPriorityInherit>
 800ae6a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800ae6c:	f001 ff7a 	bl	800cd64 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ae70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae72:	3324      	adds	r3, #36	; 0x24
 800ae74:	683a      	ldr	r2, [r7, #0]
 800ae76:	4611      	mov	r1, r2
 800ae78:	4618      	mov	r0, r3
 800ae7a:	f000 fed9 	bl	800bc30 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ae7e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800ae80:	f000 f985 	bl	800b18e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ae84:	f000 fcf6 	bl	800b874 <xTaskResumeAll>
 800ae88:	4603      	mov	r3, r0
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	f47f af68 	bne.w	800ad60 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 800ae90:	4b18      	ldr	r3, [pc, #96]	; (800aef4 <xQueueSemaphoreTake+0x214>)
 800ae92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ae96:	601a      	str	r2, [r3, #0]
 800ae98:	f3bf 8f4f 	dsb	sy
 800ae9c:	f3bf 8f6f 	isb	sy
 800aea0:	e75e      	b.n	800ad60 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800aea2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aea4:	f000 f973 	bl	800b18e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800aea8:	f000 fce4 	bl	800b874 <xTaskResumeAll>
 800aeac:	e758      	b.n	800ad60 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800aeae:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aeb0:	f000 f96d 	bl	800b18e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800aeb4:	f000 fcde 	bl	800b874 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800aeb8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aeba:	f000 f9ba 	bl	800b232 <prvIsQueueEmpty>
 800aebe:	4603      	mov	r3, r0
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	f43f af4d 	beq.w	800ad60 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800aec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d00d      	beq.n	800aee8 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 800aecc:	f001 ff1a 	bl	800cd04 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800aed0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800aed2:	f000 f8b4 	bl	800b03e <prvGetDisinheritPriorityAfterTimeout>
 800aed6:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800aed8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aeda:	689b      	ldr	r3, [r3, #8]
 800aedc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800aede:	4618      	mov	r0, r3
 800aee0:	f001 f9ac 	bl	800c23c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800aee4:	f001 ff3e 	bl	800cd64 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800aee8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800aeea:	4618      	mov	r0, r3
 800aeec:	3738      	adds	r7, #56	; 0x38
 800aeee:	46bd      	mov	sp, r7
 800aef0:	bd80      	pop	{r7, pc}
 800aef2:	bf00      	nop
 800aef4:	e000ed04 	.word	0xe000ed04

0800aef8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800aef8:	b580      	push	{r7, lr}
 800aefa:	b08e      	sub	sp, #56	; 0x38
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	60f8      	str	r0, [r7, #12]
 800af00:	60b9      	str	r1, [r7, #8]
 800af02:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800af08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d10a      	bne.n	800af24 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800af0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af12:	f383 8811 	msr	BASEPRI, r3
 800af16:	f3bf 8f6f 	isb	sy
 800af1a:	f3bf 8f4f 	dsb	sy
 800af1e:	623b      	str	r3, [r7, #32]
}
 800af20:	bf00      	nop
 800af22:	e7fe      	b.n	800af22 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800af24:	68bb      	ldr	r3, [r7, #8]
 800af26:	2b00      	cmp	r3, #0
 800af28:	d103      	bne.n	800af32 <xQueueReceiveFromISR+0x3a>
 800af2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d101      	bne.n	800af36 <xQueueReceiveFromISR+0x3e>
 800af32:	2301      	movs	r3, #1
 800af34:	e000      	b.n	800af38 <xQueueReceiveFromISR+0x40>
 800af36:	2300      	movs	r3, #0
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d10a      	bne.n	800af52 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800af3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af40:	f383 8811 	msr	BASEPRI, r3
 800af44:	f3bf 8f6f 	isb	sy
 800af48:	f3bf 8f4f 	dsb	sy
 800af4c:	61fb      	str	r3, [r7, #28]
}
 800af4e:	bf00      	nop
 800af50:	e7fe      	b.n	800af50 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800af52:	f001 ffb9 	bl	800cec8 <vPortValidateInterruptPriority>
	__asm volatile
 800af56:	f3ef 8211 	mrs	r2, BASEPRI
 800af5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af5e:	f383 8811 	msr	BASEPRI, r3
 800af62:	f3bf 8f6f 	isb	sy
 800af66:	f3bf 8f4f 	dsb	sy
 800af6a:	61ba      	str	r2, [r7, #24]
 800af6c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800af6e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800af70:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800af72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af76:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800af78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d02f      	beq.n	800afde <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800af7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af80:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800af84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800af88:	68b9      	ldr	r1, [r7, #8]
 800af8a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800af8c:	f000 f8d9 	bl	800b142 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800af90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af92:	1e5a      	subs	r2, r3, #1
 800af94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800af96:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800af98:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800af9c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800afa0:	d112      	bne.n	800afc8 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800afa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afa4:	691b      	ldr	r3, [r3, #16]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d016      	beq.n	800afd8 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800afaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afac:	3310      	adds	r3, #16
 800afae:	4618      	mov	r0, r3
 800afb0:	f000 fe8e 	bl	800bcd0 <xTaskRemoveFromEventList>
 800afb4:	4603      	mov	r3, r0
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d00e      	beq.n	800afd8 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d00b      	beq.n	800afd8 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	2201      	movs	r2, #1
 800afc4:	601a      	str	r2, [r3, #0]
 800afc6:	e007      	b.n	800afd8 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800afc8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800afcc:	3301      	adds	r3, #1
 800afce:	b2db      	uxtb	r3, r3
 800afd0:	b25a      	sxtb	r2, r3
 800afd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800afd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800afd8:	2301      	movs	r3, #1
 800afda:	637b      	str	r3, [r7, #52]	; 0x34
 800afdc:	e001      	b.n	800afe2 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800afde:	2300      	movs	r3, #0
 800afe0:	637b      	str	r3, [r7, #52]	; 0x34
 800afe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800afe4:	613b      	str	r3, [r7, #16]
	__asm volatile
 800afe6:	693b      	ldr	r3, [r7, #16]
 800afe8:	f383 8811 	msr	BASEPRI, r3
}
 800afec:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800afee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800aff0:	4618      	mov	r0, r3
 800aff2:	3738      	adds	r7, #56	; 0x38
 800aff4:	46bd      	mov	sp, r7
 800aff6:	bd80      	pop	{r7, pc}

0800aff8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800aff8:	b580      	push	{r7, lr}
 800affa:	b084      	sub	sp, #16
 800affc:	af00      	add	r7, sp, #0
 800affe:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	2b00      	cmp	r3, #0
 800b008:	d10a      	bne.n	800b020 <vQueueDelete+0x28>
	__asm volatile
 800b00a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b00e:	f383 8811 	msr	BASEPRI, r3
 800b012:	f3bf 8f6f 	isb	sy
 800b016:	f3bf 8f4f 	dsb	sy
 800b01a:	60bb      	str	r3, [r7, #8]
}
 800b01c:	bf00      	nop
 800b01e:	e7fe      	b.n	800b01e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800b020:	68f8      	ldr	r0, [r7, #12]
 800b022:	f000 f95f 	bl	800b2e4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800b026:	68fb      	ldr	r3, [r7, #12]
 800b028:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d102      	bne.n	800b036 <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 800b030:	68f8      	ldr	r0, [r7, #12]
 800b032:	f002 f855 	bl	800d0e0 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800b036:	bf00      	nop
 800b038:	3710      	adds	r7, #16
 800b03a:	46bd      	mov	sp, r7
 800b03c:	bd80      	pop	{r7, pc}

0800b03e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800b03e:	b480      	push	{r7}
 800b040:	b085      	sub	sp, #20
 800b042:	af00      	add	r7, sp, #0
 800b044:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d006      	beq.n	800b05c <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 800b058:	60fb      	str	r3, [r7, #12]
 800b05a:	e001      	b.n	800b060 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800b05c:	2300      	movs	r3, #0
 800b05e:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800b060:	68fb      	ldr	r3, [r7, #12]
	}
 800b062:	4618      	mov	r0, r3
 800b064:	3714      	adds	r7, #20
 800b066:	46bd      	mov	sp, r7
 800b068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b06c:	4770      	bx	lr

0800b06e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800b06e:	b580      	push	{r7, lr}
 800b070:	b086      	sub	sp, #24
 800b072:	af00      	add	r7, sp, #0
 800b074:	60f8      	str	r0, [r7, #12]
 800b076:	60b9      	str	r1, [r7, #8]
 800b078:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800b07a:	2300      	movs	r3, #0
 800b07c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b082:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800b084:	68fb      	ldr	r3, [r7, #12]
 800b086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d10d      	bne.n	800b0a8 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d14d      	bne.n	800b130 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	689b      	ldr	r3, [r3, #8]
 800b098:	4618      	mov	r0, r3
 800b09a:	f001 f861 	bl	800c160 <xTaskPriorityDisinherit>
 800b09e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	2200      	movs	r2, #0
 800b0a4:	609a      	str	r2, [r3, #8]
 800b0a6:	e043      	b.n	800b130 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	d119      	bne.n	800b0e2 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	6858      	ldr	r0, [r3, #4]
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0b6:	461a      	mov	r2, r3
 800b0b8:	68b9      	ldr	r1, [r7, #8]
 800b0ba:	f002 f955 	bl	800d368 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	685a      	ldr	r2, [r3, #4]
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0c6:	441a      	add	r2, r3
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	685a      	ldr	r2, [r3, #4]
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	689b      	ldr	r3, [r3, #8]
 800b0d4:	429a      	cmp	r2, r3
 800b0d6:	d32b      	bcc.n	800b130 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	681a      	ldr	r2, [r3, #0]
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	605a      	str	r2, [r3, #4]
 800b0e0:	e026      	b.n	800b130 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	68d8      	ldr	r0, [r3, #12]
 800b0e6:	68fb      	ldr	r3, [r7, #12]
 800b0e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0ea:	461a      	mov	r2, r3
 800b0ec:	68b9      	ldr	r1, [r7, #8]
 800b0ee:	f002 f93b 	bl	800d368 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	68da      	ldr	r2, [r3, #12]
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0fa:	425b      	negs	r3, r3
 800b0fc:	441a      	add	r2, r3
 800b0fe:	68fb      	ldr	r3, [r7, #12]
 800b100:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	68da      	ldr	r2, [r3, #12]
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	429a      	cmp	r2, r3
 800b10c:	d207      	bcs.n	800b11e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	689a      	ldr	r2, [r3, #8]
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b116:	425b      	negs	r3, r3
 800b118:	441a      	add	r2, r3
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	2b02      	cmp	r3, #2
 800b122:	d105      	bne.n	800b130 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800b124:	693b      	ldr	r3, [r7, #16]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d002      	beq.n	800b130 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800b12a:	693b      	ldr	r3, [r7, #16]
 800b12c:	3b01      	subs	r3, #1
 800b12e:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b130:	693b      	ldr	r3, [r7, #16]
 800b132:	1c5a      	adds	r2, r3, #1
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800b138:	697b      	ldr	r3, [r7, #20]
}
 800b13a:	4618      	mov	r0, r3
 800b13c:	3718      	adds	r7, #24
 800b13e:	46bd      	mov	sp, r7
 800b140:	bd80      	pop	{r7, pc}

0800b142 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800b142:	b580      	push	{r7, lr}
 800b144:	b082      	sub	sp, #8
 800b146:	af00      	add	r7, sp, #0
 800b148:	6078      	str	r0, [r7, #4]
 800b14a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b150:	2b00      	cmp	r3, #0
 800b152:	d018      	beq.n	800b186 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	68da      	ldr	r2, [r3, #12]
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b15c:	441a      	add	r2, r3
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	68da      	ldr	r2, [r3, #12]
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	689b      	ldr	r3, [r3, #8]
 800b16a:	429a      	cmp	r2, r3
 800b16c:	d303      	bcc.n	800b176 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	681a      	ldr	r2, [r3, #0]
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	68d9      	ldr	r1, [r3, #12]
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b17e:	461a      	mov	r2, r3
 800b180:	6838      	ldr	r0, [r7, #0]
 800b182:	f002 f8f1 	bl	800d368 <memcpy>
	}
}
 800b186:	bf00      	nop
 800b188:	3708      	adds	r7, #8
 800b18a:	46bd      	mov	sp, r7
 800b18c:	bd80      	pop	{r7, pc}

0800b18e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800b18e:	b580      	push	{r7, lr}
 800b190:	b084      	sub	sp, #16
 800b192:	af00      	add	r7, sp, #0
 800b194:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800b196:	f001 fdb5 	bl	800cd04 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b1a0:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b1a2:	e011      	b.n	800b1c8 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d012      	beq.n	800b1d2 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	3324      	adds	r3, #36	; 0x24
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	f000 fd8d 	bl	800bcd0 <xTaskRemoveFromEventList>
 800b1b6:	4603      	mov	r3, r0
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d001      	beq.n	800b1c0 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800b1bc:	f000 fe64 	bl	800be88 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800b1c0:	7bfb      	ldrb	r3, [r7, #15]
 800b1c2:	3b01      	subs	r3, #1
 800b1c4:	b2db      	uxtb	r3, r3
 800b1c6:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800b1c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	dce9      	bgt.n	800b1a4 <prvUnlockQueue+0x16>
 800b1d0:	e000      	b.n	800b1d4 <prvUnlockQueue+0x46>
					break;
 800b1d2:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	22ff      	movs	r2, #255	; 0xff
 800b1d8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800b1dc:	f001 fdc2 	bl	800cd64 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800b1e0:	f001 fd90 	bl	800cd04 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b1ea:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b1ec:	e011      	b.n	800b212 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	691b      	ldr	r3, [r3, #16]
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d012      	beq.n	800b21c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	3310      	adds	r3, #16
 800b1fa:	4618      	mov	r0, r3
 800b1fc:	f000 fd68 	bl	800bcd0 <xTaskRemoveFromEventList>
 800b200:	4603      	mov	r3, r0
 800b202:	2b00      	cmp	r3, #0
 800b204:	d001      	beq.n	800b20a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800b206:	f000 fe3f 	bl	800be88 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800b20a:	7bbb      	ldrb	r3, [r7, #14]
 800b20c:	3b01      	subs	r3, #1
 800b20e:	b2db      	uxtb	r3, r3
 800b210:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800b212:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b216:	2b00      	cmp	r3, #0
 800b218:	dce9      	bgt.n	800b1ee <prvUnlockQueue+0x60>
 800b21a:	e000      	b.n	800b21e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800b21c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	22ff      	movs	r2, #255	; 0xff
 800b222:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800b226:	f001 fd9d 	bl	800cd64 <vPortExitCritical>
}
 800b22a:	bf00      	nop
 800b22c:	3710      	adds	r7, #16
 800b22e:	46bd      	mov	sp, r7
 800b230:	bd80      	pop	{r7, pc}

0800b232 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800b232:	b580      	push	{r7, lr}
 800b234:	b084      	sub	sp, #16
 800b236:	af00      	add	r7, sp, #0
 800b238:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b23a:	f001 fd63 	bl	800cd04 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b242:	2b00      	cmp	r3, #0
 800b244:	d102      	bne.n	800b24c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800b246:	2301      	movs	r3, #1
 800b248:	60fb      	str	r3, [r7, #12]
 800b24a:	e001      	b.n	800b250 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800b24c:	2300      	movs	r3, #0
 800b24e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b250:	f001 fd88 	bl	800cd64 <vPortExitCritical>

	return xReturn;
 800b254:	68fb      	ldr	r3, [r7, #12]
}
 800b256:	4618      	mov	r0, r3
 800b258:	3710      	adds	r7, #16
 800b25a:	46bd      	mov	sp, r7
 800b25c:	bd80      	pop	{r7, pc}

0800b25e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800b25e:	b580      	push	{r7, lr}
 800b260:	b084      	sub	sp, #16
 800b262:	af00      	add	r7, sp, #0
 800b264:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800b266:	f001 fd4d 	bl	800cd04 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b272:	429a      	cmp	r2, r3
 800b274:	d102      	bne.n	800b27c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800b276:	2301      	movs	r3, #1
 800b278:	60fb      	str	r3, [r7, #12]
 800b27a:	e001      	b.n	800b280 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800b27c:	2300      	movs	r3, #0
 800b27e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800b280:	f001 fd70 	bl	800cd64 <vPortExitCritical>

	return xReturn;
 800b284:	68fb      	ldr	r3, [r7, #12]
}
 800b286:	4618      	mov	r0, r3
 800b288:	3710      	adds	r7, #16
 800b28a:	46bd      	mov	sp, r7
 800b28c:	bd80      	pop	{r7, pc}
	...

0800b290 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800b290:	b480      	push	{r7}
 800b292:	b085      	sub	sp, #20
 800b294:	af00      	add	r7, sp, #0
 800b296:	6078      	str	r0, [r7, #4]
 800b298:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b29a:	2300      	movs	r3, #0
 800b29c:	60fb      	str	r3, [r7, #12]
 800b29e:	e014      	b.n	800b2ca <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800b2a0:	4a0f      	ldr	r2, [pc, #60]	; (800b2e0 <vQueueAddToRegistry+0x50>)
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d10b      	bne.n	800b2c4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800b2ac:	490c      	ldr	r1, [pc, #48]	; (800b2e0 <vQueueAddToRegistry+0x50>)
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	683a      	ldr	r2, [r7, #0]
 800b2b2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800b2b6:	4a0a      	ldr	r2, [pc, #40]	; (800b2e0 <vQueueAddToRegistry+0x50>)
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	00db      	lsls	r3, r3, #3
 800b2bc:	4413      	add	r3, r2
 800b2be:	687a      	ldr	r2, [r7, #4]
 800b2c0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800b2c2:	e006      	b.n	800b2d2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	3301      	adds	r3, #1
 800b2c8:	60fb      	str	r3, [r7, #12]
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	2b07      	cmp	r3, #7
 800b2ce:	d9e7      	bls.n	800b2a0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800b2d0:	bf00      	nop
 800b2d2:	bf00      	nop
 800b2d4:	3714      	adds	r7, #20
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2dc:	4770      	bx	lr
 800b2de:	bf00      	nop
 800b2e0:	20000b78 	.word	0x20000b78

0800b2e4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800b2e4:	b480      	push	{r7}
 800b2e6:	b085      	sub	sp, #20
 800b2e8:	af00      	add	r7, sp, #0
 800b2ea:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b2ec:	2300      	movs	r3, #0
 800b2ee:	60fb      	str	r3, [r7, #12]
 800b2f0:	e016      	b.n	800b320 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800b2f2:	4a10      	ldr	r2, [pc, #64]	; (800b334 <vQueueUnregisterQueue+0x50>)
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	00db      	lsls	r3, r3, #3
 800b2f8:	4413      	add	r3, r2
 800b2fa:	685b      	ldr	r3, [r3, #4]
 800b2fc:	687a      	ldr	r2, [r7, #4]
 800b2fe:	429a      	cmp	r2, r3
 800b300:	d10b      	bne.n	800b31a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800b302:	4a0c      	ldr	r2, [pc, #48]	; (800b334 <vQueueUnregisterQueue+0x50>)
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	2100      	movs	r1, #0
 800b308:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800b30c:	4a09      	ldr	r2, [pc, #36]	; (800b334 <vQueueUnregisterQueue+0x50>)
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	00db      	lsls	r3, r3, #3
 800b312:	4413      	add	r3, r2
 800b314:	2200      	movs	r2, #0
 800b316:	605a      	str	r2, [r3, #4]
				break;
 800b318:	e006      	b.n	800b328 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	3301      	adds	r3, #1
 800b31e:	60fb      	str	r3, [r7, #12]
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	2b07      	cmp	r3, #7
 800b324:	d9e5      	bls.n	800b2f2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800b326:	bf00      	nop
 800b328:	bf00      	nop
 800b32a:	3714      	adds	r7, #20
 800b32c:	46bd      	mov	sp, r7
 800b32e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b332:	4770      	bx	lr
 800b334:	20000b78 	.word	0x20000b78

0800b338 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b338:	b580      	push	{r7, lr}
 800b33a:	b086      	sub	sp, #24
 800b33c:	af00      	add	r7, sp, #0
 800b33e:	60f8      	str	r0, [r7, #12]
 800b340:	60b9      	str	r1, [r7, #8]
 800b342:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800b348:	f001 fcdc 	bl	800cd04 <vPortEnterCritical>
 800b34c:	697b      	ldr	r3, [r7, #20]
 800b34e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b352:	b25b      	sxtb	r3, r3
 800b354:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b358:	d103      	bne.n	800b362 <vQueueWaitForMessageRestricted+0x2a>
 800b35a:	697b      	ldr	r3, [r7, #20]
 800b35c:	2200      	movs	r2, #0
 800b35e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b362:	697b      	ldr	r3, [r7, #20]
 800b364:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b368:	b25b      	sxtb	r3, r3
 800b36a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b36e:	d103      	bne.n	800b378 <vQueueWaitForMessageRestricted+0x40>
 800b370:	697b      	ldr	r3, [r7, #20]
 800b372:	2200      	movs	r2, #0
 800b374:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b378:	f001 fcf4 	bl	800cd64 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800b37c:	697b      	ldr	r3, [r7, #20]
 800b37e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b380:	2b00      	cmp	r3, #0
 800b382:	d106      	bne.n	800b392 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800b384:	697b      	ldr	r3, [r7, #20]
 800b386:	3324      	adds	r3, #36	; 0x24
 800b388:	687a      	ldr	r2, [r7, #4]
 800b38a:	68b9      	ldr	r1, [r7, #8]
 800b38c:	4618      	mov	r0, r3
 800b38e:	f000 fc73 	bl	800bc78 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800b392:	6978      	ldr	r0, [r7, #20]
 800b394:	f7ff fefb 	bl	800b18e <prvUnlockQueue>
	}
 800b398:	bf00      	nop
 800b39a:	3718      	adds	r7, #24
 800b39c:	46bd      	mov	sp, r7
 800b39e:	bd80      	pop	{r7, pc}

0800b3a0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b08e      	sub	sp, #56	; 0x38
 800b3a4:	af04      	add	r7, sp, #16
 800b3a6:	60f8      	str	r0, [r7, #12]
 800b3a8:	60b9      	str	r1, [r7, #8]
 800b3aa:	607a      	str	r2, [r7, #4]
 800b3ac:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800b3ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d10a      	bne.n	800b3ca <xTaskCreateStatic+0x2a>
	__asm volatile
 800b3b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3b8:	f383 8811 	msr	BASEPRI, r3
 800b3bc:	f3bf 8f6f 	isb	sy
 800b3c0:	f3bf 8f4f 	dsb	sy
 800b3c4:	623b      	str	r3, [r7, #32]
}
 800b3c6:	bf00      	nop
 800b3c8:	e7fe      	b.n	800b3c8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800b3ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d10a      	bne.n	800b3e6 <xTaskCreateStatic+0x46>
	__asm volatile
 800b3d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3d4:	f383 8811 	msr	BASEPRI, r3
 800b3d8:	f3bf 8f6f 	isb	sy
 800b3dc:	f3bf 8f4f 	dsb	sy
 800b3e0:	61fb      	str	r3, [r7, #28]
}
 800b3e2:	bf00      	nop
 800b3e4:	e7fe      	b.n	800b3e4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800b3e6:	23bc      	movs	r3, #188	; 0xbc
 800b3e8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800b3ea:	693b      	ldr	r3, [r7, #16]
 800b3ec:	2bbc      	cmp	r3, #188	; 0xbc
 800b3ee:	d00a      	beq.n	800b406 <xTaskCreateStatic+0x66>
	__asm volatile
 800b3f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b3f4:	f383 8811 	msr	BASEPRI, r3
 800b3f8:	f3bf 8f6f 	isb	sy
 800b3fc:	f3bf 8f4f 	dsb	sy
 800b400:	61bb      	str	r3, [r7, #24]
}
 800b402:	bf00      	nop
 800b404:	e7fe      	b.n	800b404 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800b406:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800b408:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d01e      	beq.n	800b44c <xTaskCreateStatic+0xac>
 800b40e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b410:	2b00      	cmp	r3, #0
 800b412:	d01b      	beq.n	800b44c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b414:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b416:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800b418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b41a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b41c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800b41e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b420:	2202      	movs	r2, #2
 800b422:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800b426:	2300      	movs	r3, #0
 800b428:	9303      	str	r3, [sp, #12]
 800b42a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b42c:	9302      	str	r3, [sp, #8]
 800b42e:	f107 0314 	add.w	r3, r7, #20
 800b432:	9301      	str	r3, [sp, #4]
 800b434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b436:	9300      	str	r3, [sp, #0]
 800b438:	683b      	ldr	r3, [r7, #0]
 800b43a:	687a      	ldr	r2, [r7, #4]
 800b43c:	68b9      	ldr	r1, [r7, #8]
 800b43e:	68f8      	ldr	r0, [r7, #12]
 800b440:	f000 f850 	bl	800b4e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b444:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b446:	f000 f8f3 	bl	800b630 <prvAddNewTaskToReadyList>
 800b44a:	e001      	b.n	800b450 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800b44c:	2300      	movs	r3, #0
 800b44e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800b450:	697b      	ldr	r3, [r7, #20]
	}
 800b452:	4618      	mov	r0, r3
 800b454:	3728      	adds	r7, #40	; 0x28
 800b456:	46bd      	mov	sp, r7
 800b458:	bd80      	pop	{r7, pc}

0800b45a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800b45a:	b580      	push	{r7, lr}
 800b45c:	b08c      	sub	sp, #48	; 0x30
 800b45e:	af04      	add	r7, sp, #16
 800b460:	60f8      	str	r0, [r7, #12]
 800b462:	60b9      	str	r1, [r7, #8]
 800b464:	603b      	str	r3, [r7, #0]
 800b466:	4613      	mov	r3, r2
 800b468:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800b46a:	88fb      	ldrh	r3, [r7, #6]
 800b46c:	009b      	lsls	r3, r3, #2
 800b46e:	4618      	mov	r0, r3
 800b470:	f001 fd6a 	bl	800cf48 <pvPortMalloc>
 800b474:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800b476:	697b      	ldr	r3, [r7, #20]
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d00e      	beq.n	800b49a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800b47c:	20bc      	movs	r0, #188	; 0xbc
 800b47e:	f001 fd63 	bl	800cf48 <pvPortMalloc>
 800b482:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800b484:	69fb      	ldr	r3, [r7, #28]
 800b486:	2b00      	cmp	r3, #0
 800b488:	d003      	beq.n	800b492 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800b48a:	69fb      	ldr	r3, [r7, #28]
 800b48c:	697a      	ldr	r2, [r7, #20]
 800b48e:	631a      	str	r2, [r3, #48]	; 0x30
 800b490:	e005      	b.n	800b49e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800b492:	6978      	ldr	r0, [r7, #20]
 800b494:	f001 fe24 	bl	800d0e0 <vPortFree>
 800b498:	e001      	b.n	800b49e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800b49a:	2300      	movs	r3, #0
 800b49c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800b49e:	69fb      	ldr	r3, [r7, #28]
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d017      	beq.n	800b4d4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800b4a4:	69fb      	ldr	r3, [r7, #28]
 800b4a6:	2200      	movs	r2, #0
 800b4a8:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800b4ac:	88fa      	ldrh	r2, [r7, #6]
 800b4ae:	2300      	movs	r3, #0
 800b4b0:	9303      	str	r3, [sp, #12]
 800b4b2:	69fb      	ldr	r3, [r7, #28]
 800b4b4:	9302      	str	r3, [sp, #8]
 800b4b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b4b8:	9301      	str	r3, [sp, #4]
 800b4ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4bc:	9300      	str	r3, [sp, #0]
 800b4be:	683b      	ldr	r3, [r7, #0]
 800b4c0:	68b9      	ldr	r1, [r7, #8]
 800b4c2:	68f8      	ldr	r0, [r7, #12]
 800b4c4:	f000 f80e 	bl	800b4e4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800b4c8:	69f8      	ldr	r0, [r7, #28]
 800b4ca:	f000 f8b1 	bl	800b630 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800b4ce:	2301      	movs	r3, #1
 800b4d0:	61bb      	str	r3, [r7, #24]
 800b4d2:	e002      	b.n	800b4da <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800b4d4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b4d8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800b4da:	69bb      	ldr	r3, [r7, #24]
	}
 800b4dc:	4618      	mov	r0, r3
 800b4de:	3720      	adds	r7, #32
 800b4e0:	46bd      	mov	sp, r7
 800b4e2:	bd80      	pop	{r7, pc}

0800b4e4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800b4e4:	b580      	push	{r7, lr}
 800b4e6:	b088      	sub	sp, #32
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	60f8      	str	r0, [r7, #12]
 800b4ec:	60b9      	str	r1, [r7, #8]
 800b4ee:	607a      	str	r2, [r7, #4]
 800b4f0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800b4f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b4f4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	009b      	lsls	r3, r3, #2
 800b4fa:	461a      	mov	r2, r3
 800b4fc:	21a5      	movs	r1, #165	; 0xa5
 800b4fe:	f001 ff41 	bl	800d384 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800b502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b504:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b50c:	3b01      	subs	r3, #1
 800b50e:	009b      	lsls	r3, r3, #2
 800b510:	4413      	add	r3, r2
 800b512:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800b514:	69bb      	ldr	r3, [r7, #24]
 800b516:	f023 0307 	bic.w	r3, r3, #7
 800b51a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800b51c:	69bb      	ldr	r3, [r7, #24]
 800b51e:	f003 0307 	and.w	r3, r3, #7
 800b522:	2b00      	cmp	r3, #0
 800b524:	d00a      	beq.n	800b53c <prvInitialiseNewTask+0x58>
	__asm volatile
 800b526:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b52a:	f383 8811 	msr	BASEPRI, r3
 800b52e:	f3bf 8f6f 	isb	sy
 800b532:	f3bf 8f4f 	dsb	sy
 800b536:	617b      	str	r3, [r7, #20]
}
 800b538:	bf00      	nop
 800b53a:	e7fe      	b.n	800b53a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800b53c:	68bb      	ldr	r3, [r7, #8]
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d01f      	beq.n	800b582 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b542:	2300      	movs	r3, #0
 800b544:	61fb      	str	r3, [r7, #28]
 800b546:	e012      	b.n	800b56e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800b548:	68ba      	ldr	r2, [r7, #8]
 800b54a:	69fb      	ldr	r3, [r7, #28]
 800b54c:	4413      	add	r3, r2
 800b54e:	7819      	ldrb	r1, [r3, #0]
 800b550:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b552:	69fb      	ldr	r3, [r7, #28]
 800b554:	4413      	add	r3, r2
 800b556:	3334      	adds	r3, #52	; 0x34
 800b558:	460a      	mov	r2, r1
 800b55a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800b55c:	68ba      	ldr	r2, [r7, #8]
 800b55e:	69fb      	ldr	r3, [r7, #28]
 800b560:	4413      	add	r3, r2
 800b562:	781b      	ldrb	r3, [r3, #0]
 800b564:	2b00      	cmp	r3, #0
 800b566:	d006      	beq.n	800b576 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800b568:	69fb      	ldr	r3, [r7, #28]
 800b56a:	3301      	adds	r3, #1
 800b56c:	61fb      	str	r3, [r7, #28]
 800b56e:	69fb      	ldr	r3, [r7, #28]
 800b570:	2b0f      	cmp	r3, #15
 800b572:	d9e9      	bls.n	800b548 <prvInitialiseNewTask+0x64>
 800b574:	e000      	b.n	800b578 <prvInitialiseNewTask+0x94>
			{
				break;
 800b576:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800b578:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b57a:	2200      	movs	r2, #0
 800b57c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b580:	e003      	b.n	800b58a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800b582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b584:	2200      	movs	r2, #0
 800b586:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800b58a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b58c:	2b37      	cmp	r3, #55	; 0x37
 800b58e:	d901      	bls.n	800b594 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800b590:	2337      	movs	r3, #55	; 0x37
 800b592:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800b594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b596:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b598:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800b59a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b59c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b59e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800b5a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5a2:	2200      	movs	r2, #0
 800b5a4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800b5a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5a8:	3304      	adds	r3, #4
 800b5aa:	4618      	mov	r0, r3
 800b5ac:	f7fe fe56 	bl	800a25c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800b5b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5b2:	3318      	adds	r3, #24
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	f7fe fe51 	bl	800a25c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800b5ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b5be:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b5c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5c2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b5c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5c8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800b5ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b5ce:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800b5d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5d2:	2200      	movs	r2, #0
 800b5d4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b5d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5da:	2200      	movs	r2, #0
 800b5dc:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800b5e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5e2:	3354      	adds	r3, #84	; 0x54
 800b5e4:	2260      	movs	r2, #96	; 0x60
 800b5e6:	2100      	movs	r1, #0
 800b5e8:	4618      	mov	r0, r3
 800b5ea:	f001 fecb 	bl	800d384 <memset>
 800b5ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5f0:	4a0c      	ldr	r2, [pc, #48]	; (800b624 <prvInitialiseNewTask+0x140>)
 800b5f2:	659a      	str	r2, [r3, #88]	; 0x58
 800b5f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5f6:	4a0c      	ldr	r2, [pc, #48]	; (800b628 <prvInitialiseNewTask+0x144>)
 800b5f8:	65da      	str	r2, [r3, #92]	; 0x5c
 800b5fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b5fc:	4a0b      	ldr	r2, [pc, #44]	; (800b62c <prvInitialiseNewTask+0x148>)
 800b5fe:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800b600:	683a      	ldr	r2, [r7, #0]
 800b602:	68f9      	ldr	r1, [r7, #12]
 800b604:	69b8      	ldr	r0, [r7, #24]
 800b606:	f001 fa51 	bl	800caac <pxPortInitialiseStack>
 800b60a:	4602      	mov	r2, r0
 800b60c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b60e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800b610:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b612:	2b00      	cmp	r3, #0
 800b614:	d002      	beq.n	800b61c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800b616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b618:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b61a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b61c:	bf00      	nop
 800b61e:	3720      	adds	r7, #32
 800b620:	46bd      	mov	sp, r7
 800b622:	bd80      	pop	{r7, pc}
 800b624:	0800d63c 	.word	0x0800d63c
 800b628:	0800d65c 	.word	0x0800d65c
 800b62c:	0800d61c 	.word	0x0800d61c

0800b630 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800b630:	b580      	push	{r7, lr}
 800b632:	b082      	sub	sp, #8
 800b634:	af00      	add	r7, sp, #0
 800b636:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800b638:	f001 fb64 	bl	800cd04 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800b63c:	4b2d      	ldr	r3, [pc, #180]	; (800b6f4 <prvAddNewTaskToReadyList+0xc4>)
 800b63e:	681b      	ldr	r3, [r3, #0]
 800b640:	3301      	adds	r3, #1
 800b642:	4a2c      	ldr	r2, [pc, #176]	; (800b6f4 <prvAddNewTaskToReadyList+0xc4>)
 800b644:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800b646:	4b2c      	ldr	r3, [pc, #176]	; (800b6f8 <prvAddNewTaskToReadyList+0xc8>)
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d109      	bne.n	800b662 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800b64e:	4a2a      	ldr	r2, [pc, #168]	; (800b6f8 <prvAddNewTaskToReadyList+0xc8>)
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800b654:	4b27      	ldr	r3, [pc, #156]	; (800b6f4 <prvAddNewTaskToReadyList+0xc4>)
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	2b01      	cmp	r3, #1
 800b65a:	d110      	bne.n	800b67e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800b65c:	f000 fc38 	bl	800bed0 <prvInitialiseTaskLists>
 800b660:	e00d      	b.n	800b67e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800b662:	4b26      	ldr	r3, [pc, #152]	; (800b6fc <prvAddNewTaskToReadyList+0xcc>)
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	2b00      	cmp	r3, #0
 800b668:	d109      	bne.n	800b67e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800b66a:	4b23      	ldr	r3, [pc, #140]	; (800b6f8 <prvAddNewTaskToReadyList+0xc8>)
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b674:	429a      	cmp	r2, r3
 800b676:	d802      	bhi.n	800b67e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800b678:	4a1f      	ldr	r2, [pc, #124]	; (800b6f8 <prvAddNewTaskToReadyList+0xc8>)
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800b67e:	4b20      	ldr	r3, [pc, #128]	; (800b700 <prvAddNewTaskToReadyList+0xd0>)
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	3301      	adds	r3, #1
 800b684:	4a1e      	ldr	r2, [pc, #120]	; (800b700 <prvAddNewTaskToReadyList+0xd0>)
 800b686:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800b688:	4b1d      	ldr	r3, [pc, #116]	; (800b700 <prvAddNewTaskToReadyList+0xd0>)
 800b68a:	681a      	ldr	r2, [r3, #0]
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b694:	4b1b      	ldr	r3, [pc, #108]	; (800b704 <prvAddNewTaskToReadyList+0xd4>)
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	429a      	cmp	r2, r3
 800b69a:	d903      	bls.n	800b6a4 <prvAddNewTaskToReadyList+0x74>
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6a0:	4a18      	ldr	r2, [pc, #96]	; (800b704 <prvAddNewTaskToReadyList+0xd4>)
 800b6a2:	6013      	str	r3, [r2, #0]
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6a8:	4613      	mov	r3, r2
 800b6aa:	009b      	lsls	r3, r3, #2
 800b6ac:	4413      	add	r3, r2
 800b6ae:	009b      	lsls	r3, r3, #2
 800b6b0:	4a15      	ldr	r2, [pc, #84]	; (800b708 <prvAddNewTaskToReadyList+0xd8>)
 800b6b2:	441a      	add	r2, r3
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	3304      	adds	r3, #4
 800b6b8:	4619      	mov	r1, r3
 800b6ba:	4610      	mov	r0, r2
 800b6bc:	f7fe fddb 	bl	800a276 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800b6c0:	f001 fb50 	bl	800cd64 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800b6c4:	4b0d      	ldr	r3, [pc, #52]	; (800b6fc <prvAddNewTaskToReadyList+0xcc>)
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d00e      	beq.n	800b6ea <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800b6cc:	4b0a      	ldr	r3, [pc, #40]	; (800b6f8 <prvAddNewTaskToReadyList+0xc8>)
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b6d6:	429a      	cmp	r2, r3
 800b6d8:	d207      	bcs.n	800b6ea <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800b6da:	4b0c      	ldr	r3, [pc, #48]	; (800b70c <prvAddNewTaskToReadyList+0xdc>)
 800b6dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b6e0:	601a      	str	r2, [r3, #0]
 800b6e2:	f3bf 8f4f 	dsb	sy
 800b6e6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b6ea:	bf00      	nop
 800b6ec:	3708      	adds	r7, #8
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	bd80      	pop	{r7, pc}
 800b6f2:	bf00      	nop
 800b6f4:	2000108c 	.word	0x2000108c
 800b6f8:	20000bb8 	.word	0x20000bb8
 800b6fc:	20001098 	.word	0x20001098
 800b700:	200010a8 	.word	0x200010a8
 800b704:	20001094 	.word	0x20001094
 800b708:	20000bbc 	.word	0x20000bbc
 800b70c:	e000ed04 	.word	0xe000ed04

0800b710 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800b710:	b580      	push	{r7, lr}
 800b712:	b084      	sub	sp, #16
 800b714:	af00      	add	r7, sp, #0
 800b716:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800b718:	2300      	movs	r3, #0
 800b71a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d017      	beq.n	800b752 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800b722:	4b13      	ldr	r3, [pc, #76]	; (800b770 <vTaskDelay+0x60>)
 800b724:	681b      	ldr	r3, [r3, #0]
 800b726:	2b00      	cmp	r3, #0
 800b728:	d00a      	beq.n	800b740 <vTaskDelay+0x30>
	__asm volatile
 800b72a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b72e:	f383 8811 	msr	BASEPRI, r3
 800b732:	f3bf 8f6f 	isb	sy
 800b736:	f3bf 8f4f 	dsb	sy
 800b73a:	60bb      	str	r3, [r7, #8]
}
 800b73c:	bf00      	nop
 800b73e:	e7fe      	b.n	800b73e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800b740:	f000 f88a 	bl	800b858 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800b744:	2100      	movs	r1, #0
 800b746:	6878      	ldr	r0, [r7, #4]
 800b748:	f000 fe0e 	bl	800c368 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800b74c:	f000 f892 	bl	800b874 <xTaskResumeAll>
 800b750:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	2b00      	cmp	r3, #0
 800b756:	d107      	bne.n	800b768 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800b758:	4b06      	ldr	r3, [pc, #24]	; (800b774 <vTaskDelay+0x64>)
 800b75a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b75e:	601a      	str	r2, [r3, #0]
 800b760:	f3bf 8f4f 	dsb	sy
 800b764:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b768:	bf00      	nop
 800b76a:	3710      	adds	r7, #16
 800b76c:	46bd      	mov	sp, r7
 800b76e:	bd80      	pop	{r7, pc}
 800b770:	200010b4 	.word	0x200010b4
 800b774:	e000ed04 	.word	0xe000ed04

0800b778 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800b778:	b580      	push	{r7, lr}
 800b77a:	b08a      	sub	sp, #40	; 0x28
 800b77c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800b77e:	2300      	movs	r3, #0
 800b780:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800b782:	2300      	movs	r3, #0
 800b784:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800b786:	463a      	mov	r2, r7
 800b788:	1d39      	adds	r1, r7, #4
 800b78a:	f107 0308 	add.w	r3, r7, #8
 800b78e:	4618      	mov	r0, r3
 800b790:	f7fe fd10 	bl	800a1b4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800b794:	6839      	ldr	r1, [r7, #0]
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	68ba      	ldr	r2, [r7, #8]
 800b79a:	9202      	str	r2, [sp, #8]
 800b79c:	9301      	str	r3, [sp, #4]
 800b79e:	2300      	movs	r3, #0
 800b7a0:	9300      	str	r3, [sp, #0]
 800b7a2:	2300      	movs	r3, #0
 800b7a4:	460a      	mov	r2, r1
 800b7a6:	4924      	ldr	r1, [pc, #144]	; (800b838 <vTaskStartScheduler+0xc0>)
 800b7a8:	4824      	ldr	r0, [pc, #144]	; (800b83c <vTaskStartScheduler+0xc4>)
 800b7aa:	f7ff fdf9 	bl	800b3a0 <xTaskCreateStatic>
 800b7ae:	4603      	mov	r3, r0
 800b7b0:	4a23      	ldr	r2, [pc, #140]	; (800b840 <vTaskStartScheduler+0xc8>)
 800b7b2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800b7b4:	4b22      	ldr	r3, [pc, #136]	; (800b840 <vTaskStartScheduler+0xc8>)
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d002      	beq.n	800b7c2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800b7bc:	2301      	movs	r3, #1
 800b7be:	617b      	str	r3, [r7, #20]
 800b7c0:	e001      	b.n	800b7c6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800b7c2:	2300      	movs	r3, #0
 800b7c4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800b7c6:	697b      	ldr	r3, [r7, #20]
 800b7c8:	2b01      	cmp	r3, #1
 800b7ca:	d102      	bne.n	800b7d2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800b7cc:	f000 fe20 	bl	800c410 <xTimerCreateTimerTask>
 800b7d0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800b7d2:	697b      	ldr	r3, [r7, #20]
 800b7d4:	2b01      	cmp	r3, #1
 800b7d6:	d11b      	bne.n	800b810 <vTaskStartScheduler+0x98>
	__asm volatile
 800b7d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7dc:	f383 8811 	msr	BASEPRI, r3
 800b7e0:	f3bf 8f6f 	isb	sy
 800b7e4:	f3bf 8f4f 	dsb	sy
 800b7e8:	613b      	str	r3, [r7, #16]
}
 800b7ea:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b7ec:	4b15      	ldr	r3, [pc, #84]	; (800b844 <vTaskStartScheduler+0xcc>)
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	3354      	adds	r3, #84	; 0x54
 800b7f2:	4a15      	ldr	r2, [pc, #84]	; (800b848 <vTaskStartScheduler+0xd0>)
 800b7f4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b7f6:	4b15      	ldr	r3, [pc, #84]	; (800b84c <vTaskStartScheduler+0xd4>)
 800b7f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b7fc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b7fe:	4b14      	ldr	r3, [pc, #80]	; (800b850 <vTaskStartScheduler+0xd8>)
 800b800:	2201      	movs	r2, #1
 800b802:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b804:	4b13      	ldr	r3, [pc, #76]	; (800b854 <vTaskStartScheduler+0xdc>)
 800b806:	2200      	movs	r2, #0
 800b808:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b80a:	f001 f9d9 	bl	800cbc0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b80e:	e00e      	b.n	800b82e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b810:	697b      	ldr	r3, [r7, #20]
 800b812:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b816:	d10a      	bne.n	800b82e <vTaskStartScheduler+0xb6>
	__asm volatile
 800b818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b81c:	f383 8811 	msr	BASEPRI, r3
 800b820:	f3bf 8f6f 	isb	sy
 800b824:	f3bf 8f4f 	dsb	sy
 800b828:	60fb      	str	r3, [r7, #12]
}
 800b82a:	bf00      	nop
 800b82c:	e7fe      	b.n	800b82c <vTaskStartScheduler+0xb4>
}
 800b82e:	bf00      	nop
 800b830:	3718      	adds	r7, #24
 800b832:	46bd      	mov	sp, r7
 800b834:	bd80      	pop	{r7, pc}
 800b836:	bf00      	nop
 800b838:	0800d550 	.word	0x0800d550
 800b83c:	0800bea1 	.word	0x0800bea1
 800b840:	200010b0 	.word	0x200010b0
 800b844:	20000bb8 	.word	0x20000bb8
 800b848:	20000018 	.word	0x20000018
 800b84c:	200010ac 	.word	0x200010ac
 800b850:	20001098 	.word	0x20001098
 800b854:	20001090 	.word	0x20001090

0800b858 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b858:	b480      	push	{r7}
 800b85a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b85c:	4b04      	ldr	r3, [pc, #16]	; (800b870 <vTaskSuspendAll+0x18>)
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	3301      	adds	r3, #1
 800b862:	4a03      	ldr	r2, [pc, #12]	; (800b870 <vTaskSuspendAll+0x18>)
 800b864:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b866:	bf00      	nop
 800b868:	46bd      	mov	sp, r7
 800b86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b86e:	4770      	bx	lr
 800b870:	200010b4 	.word	0x200010b4

0800b874 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b874:	b580      	push	{r7, lr}
 800b876:	b084      	sub	sp, #16
 800b878:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b87a:	2300      	movs	r3, #0
 800b87c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b87e:	2300      	movs	r3, #0
 800b880:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b882:	4b42      	ldr	r3, [pc, #264]	; (800b98c <xTaskResumeAll+0x118>)
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	2b00      	cmp	r3, #0
 800b888:	d10a      	bne.n	800b8a0 <xTaskResumeAll+0x2c>
	__asm volatile
 800b88a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b88e:	f383 8811 	msr	BASEPRI, r3
 800b892:	f3bf 8f6f 	isb	sy
 800b896:	f3bf 8f4f 	dsb	sy
 800b89a:	603b      	str	r3, [r7, #0]
}
 800b89c:	bf00      	nop
 800b89e:	e7fe      	b.n	800b89e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b8a0:	f001 fa30 	bl	800cd04 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b8a4:	4b39      	ldr	r3, [pc, #228]	; (800b98c <xTaskResumeAll+0x118>)
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	3b01      	subs	r3, #1
 800b8aa:	4a38      	ldr	r2, [pc, #224]	; (800b98c <xTaskResumeAll+0x118>)
 800b8ac:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b8ae:	4b37      	ldr	r3, [pc, #220]	; (800b98c <xTaskResumeAll+0x118>)
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d162      	bne.n	800b97c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b8b6:	4b36      	ldr	r3, [pc, #216]	; (800b990 <xTaskResumeAll+0x11c>)
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d05e      	beq.n	800b97c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b8be:	e02f      	b.n	800b920 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b8c0:	4b34      	ldr	r3, [pc, #208]	; (800b994 <xTaskResumeAll+0x120>)
 800b8c2:	68db      	ldr	r3, [r3, #12]
 800b8c4:	68db      	ldr	r3, [r3, #12]
 800b8c6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	3318      	adds	r3, #24
 800b8cc:	4618      	mov	r0, r3
 800b8ce:	f7fe fd2f 	bl	800a330 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	3304      	adds	r3, #4
 800b8d6:	4618      	mov	r0, r3
 800b8d8:	f7fe fd2a 	bl	800a330 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8e0:	4b2d      	ldr	r3, [pc, #180]	; (800b998 <xTaskResumeAll+0x124>)
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	429a      	cmp	r2, r3
 800b8e6:	d903      	bls.n	800b8f0 <xTaskResumeAll+0x7c>
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8ec:	4a2a      	ldr	r2, [pc, #168]	; (800b998 <xTaskResumeAll+0x124>)
 800b8ee:	6013      	str	r3, [r2, #0]
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8f4:	4613      	mov	r3, r2
 800b8f6:	009b      	lsls	r3, r3, #2
 800b8f8:	4413      	add	r3, r2
 800b8fa:	009b      	lsls	r3, r3, #2
 800b8fc:	4a27      	ldr	r2, [pc, #156]	; (800b99c <xTaskResumeAll+0x128>)
 800b8fe:	441a      	add	r2, r3
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	3304      	adds	r3, #4
 800b904:	4619      	mov	r1, r3
 800b906:	4610      	mov	r0, r2
 800b908:	f7fe fcb5 	bl	800a276 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b910:	4b23      	ldr	r3, [pc, #140]	; (800b9a0 <xTaskResumeAll+0x12c>)
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b916:	429a      	cmp	r2, r3
 800b918:	d302      	bcc.n	800b920 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800b91a:	4b22      	ldr	r3, [pc, #136]	; (800b9a4 <xTaskResumeAll+0x130>)
 800b91c:	2201      	movs	r2, #1
 800b91e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b920:	4b1c      	ldr	r3, [pc, #112]	; (800b994 <xTaskResumeAll+0x120>)
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	2b00      	cmp	r3, #0
 800b926:	d1cb      	bne.n	800b8c0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d001      	beq.n	800b932 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b92e:	f000 fb71 	bl	800c014 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b932:	4b1d      	ldr	r3, [pc, #116]	; (800b9a8 <xTaskResumeAll+0x134>)
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d010      	beq.n	800b960 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b93e:	f000 f859 	bl	800b9f4 <xTaskIncrementTick>
 800b942:	4603      	mov	r3, r0
 800b944:	2b00      	cmp	r3, #0
 800b946:	d002      	beq.n	800b94e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800b948:	4b16      	ldr	r3, [pc, #88]	; (800b9a4 <xTaskResumeAll+0x130>)
 800b94a:	2201      	movs	r2, #1
 800b94c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	3b01      	subs	r3, #1
 800b952:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2b00      	cmp	r3, #0
 800b958:	d1f1      	bne.n	800b93e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800b95a:	4b13      	ldr	r3, [pc, #76]	; (800b9a8 <xTaskResumeAll+0x134>)
 800b95c:	2200      	movs	r2, #0
 800b95e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b960:	4b10      	ldr	r3, [pc, #64]	; (800b9a4 <xTaskResumeAll+0x130>)
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	2b00      	cmp	r3, #0
 800b966:	d009      	beq.n	800b97c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b968:	2301      	movs	r3, #1
 800b96a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b96c:	4b0f      	ldr	r3, [pc, #60]	; (800b9ac <xTaskResumeAll+0x138>)
 800b96e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b972:	601a      	str	r2, [r3, #0]
 800b974:	f3bf 8f4f 	dsb	sy
 800b978:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b97c:	f001 f9f2 	bl	800cd64 <vPortExitCritical>

	return xAlreadyYielded;
 800b980:	68bb      	ldr	r3, [r7, #8]
}
 800b982:	4618      	mov	r0, r3
 800b984:	3710      	adds	r7, #16
 800b986:	46bd      	mov	sp, r7
 800b988:	bd80      	pop	{r7, pc}
 800b98a:	bf00      	nop
 800b98c:	200010b4 	.word	0x200010b4
 800b990:	2000108c 	.word	0x2000108c
 800b994:	2000104c 	.word	0x2000104c
 800b998:	20001094 	.word	0x20001094
 800b99c:	20000bbc 	.word	0x20000bbc
 800b9a0:	20000bb8 	.word	0x20000bb8
 800b9a4:	200010a0 	.word	0x200010a0
 800b9a8:	2000109c 	.word	0x2000109c
 800b9ac:	e000ed04 	.word	0xe000ed04

0800b9b0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b9b0:	b480      	push	{r7}
 800b9b2:	b083      	sub	sp, #12
 800b9b4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b9b6:	4b05      	ldr	r3, [pc, #20]	; (800b9cc <xTaskGetTickCount+0x1c>)
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b9bc:	687b      	ldr	r3, [r7, #4]
}
 800b9be:	4618      	mov	r0, r3
 800b9c0:	370c      	adds	r7, #12
 800b9c2:	46bd      	mov	sp, r7
 800b9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9c8:	4770      	bx	lr
 800b9ca:	bf00      	nop
 800b9cc:	20001090 	.word	0x20001090

0800b9d0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800b9d0:	b580      	push	{r7, lr}
 800b9d2:	b082      	sub	sp, #8
 800b9d4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b9d6:	f001 fa77 	bl	800cec8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800b9da:	2300      	movs	r3, #0
 800b9dc:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800b9de:	4b04      	ldr	r3, [pc, #16]	; (800b9f0 <xTaskGetTickCountFromISR+0x20>)
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b9e4:	683b      	ldr	r3, [r7, #0]
}
 800b9e6:	4618      	mov	r0, r3
 800b9e8:	3708      	adds	r7, #8
 800b9ea:	46bd      	mov	sp, r7
 800b9ec:	bd80      	pop	{r7, pc}
 800b9ee:	bf00      	nop
 800b9f0:	20001090 	.word	0x20001090

0800b9f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b9f4:	b580      	push	{r7, lr}
 800b9f6:	b086      	sub	sp, #24
 800b9f8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b9fa:	2300      	movs	r3, #0
 800b9fc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b9fe:	4b4f      	ldr	r3, [pc, #316]	; (800bb3c <xTaskIncrementTick+0x148>)
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	f040 808f 	bne.w	800bb26 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800ba08:	4b4d      	ldr	r3, [pc, #308]	; (800bb40 <xTaskIncrementTick+0x14c>)
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	3301      	adds	r3, #1
 800ba0e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800ba10:	4a4b      	ldr	r2, [pc, #300]	; (800bb40 <xTaskIncrementTick+0x14c>)
 800ba12:	693b      	ldr	r3, [r7, #16]
 800ba14:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ba16:	693b      	ldr	r3, [r7, #16]
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d120      	bne.n	800ba5e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800ba1c:	4b49      	ldr	r3, [pc, #292]	; (800bb44 <xTaskIncrementTick+0x150>)
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d00a      	beq.n	800ba3c <xTaskIncrementTick+0x48>
	__asm volatile
 800ba26:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba2a:	f383 8811 	msr	BASEPRI, r3
 800ba2e:	f3bf 8f6f 	isb	sy
 800ba32:	f3bf 8f4f 	dsb	sy
 800ba36:	603b      	str	r3, [r7, #0]
}
 800ba38:	bf00      	nop
 800ba3a:	e7fe      	b.n	800ba3a <xTaskIncrementTick+0x46>
 800ba3c:	4b41      	ldr	r3, [pc, #260]	; (800bb44 <xTaskIncrementTick+0x150>)
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	60fb      	str	r3, [r7, #12]
 800ba42:	4b41      	ldr	r3, [pc, #260]	; (800bb48 <xTaskIncrementTick+0x154>)
 800ba44:	681b      	ldr	r3, [r3, #0]
 800ba46:	4a3f      	ldr	r2, [pc, #252]	; (800bb44 <xTaskIncrementTick+0x150>)
 800ba48:	6013      	str	r3, [r2, #0]
 800ba4a:	4a3f      	ldr	r2, [pc, #252]	; (800bb48 <xTaskIncrementTick+0x154>)
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	6013      	str	r3, [r2, #0]
 800ba50:	4b3e      	ldr	r3, [pc, #248]	; (800bb4c <xTaskIncrementTick+0x158>)
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	3301      	adds	r3, #1
 800ba56:	4a3d      	ldr	r2, [pc, #244]	; (800bb4c <xTaskIncrementTick+0x158>)
 800ba58:	6013      	str	r3, [r2, #0]
 800ba5a:	f000 fadb 	bl	800c014 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ba5e:	4b3c      	ldr	r3, [pc, #240]	; (800bb50 <xTaskIncrementTick+0x15c>)
 800ba60:	681b      	ldr	r3, [r3, #0]
 800ba62:	693a      	ldr	r2, [r7, #16]
 800ba64:	429a      	cmp	r2, r3
 800ba66:	d349      	bcc.n	800bafc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ba68:	4b36      	ldr	r3, [pc, #216]	; (800bb44 <xTaskIncrementTick+0x150>)
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	681b      	ldr	r3, [r3, #0]
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d104      	bne.n	800ba7c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ba72:	4b37      	ldr	r3, [pc, #220]	; (800bb50 <xTaskIncrementTick+0x15c>)
 800ba74:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ba78:	601a      	str	r2, [r3, #0]
					break;
 800ba7a:	e03f      	b.n	800bafc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ba7c:	4b31      	ldr	r3, [pc, #196]	; (800bb44 <xTaskIncrementTick+0x150>)
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	68db      	ldr	r3, [r3, #12]
 800ba82:	68db      	ldr	r3, [r3, #12]
 800ba84:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ba86:	68bb      	ldr	r3, [r7, #8]
 800ba88:	685b      	ldr	r3, [r3, #4]
 800ba8a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ba8c:	693a      	ldr	r2, [r7, #16]
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	429a      	cmp	r2, r3
 800ba92:	d203      	bcs.n	800ba9c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ba94:	4a2e      	ldr	r2, [pc, #184]	; (800bb50 <xTaskIncrementTick+0x15c>)
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ba9a:	e02f      	b.n	800bafc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ba9c:	68bb      	ldr	r3, [r7, #8]
 800ba9e:	3304      	adds	r3, #4
 800baa0:	4618      	mov	r0, r3
 800baa2:	f7fe fc45 	bl	800a330 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800baa6:	68bb      	ldr	r3, [r7, #8]
 800baa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d004      	beq.n	800bab8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800baae:	68bb      	ldr	r3, [r7, #8]
 800bab0:	3318      	adds	r3, #24
 800bab2:	4618      	mov	r0, r3
 800bab4:	f7fe fc3c 	bl	800a330 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800bab8:	68bb      	ldr	r3, [r7, #8]
 800baba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800babc:	4b25      	ldr	r3, [pc, #148]	; (800bb54 <xTaskIncrementTick+0x160>)
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	429a      	cmp	r2, r3
 800bac2:	d903      	bls.n	800bacc <xTaskIncrementTick+0xd8>
 800bac4:	68bb      	ldr	r3, [r7, #8]
 800bac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bac8:	4a22      	ldr	r2, [pc, #136]	; (800bb54 <xTaskIncrementTick+0x160>)
 800baca:	6013      	str	r3, [r2, #0]
 800bacc:	68bb      	ldr	r3, [r7, #8]
 800bace:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bad0:	4613      	mov	r3, r2
 800bad2:	009b      	lsls	r3, r3, #2
 800bad4:	4413      	add	r3, r2
 800bad6:	009b      	lsls	r3, r3, #2
 800bad8:	4a1f      	ldr	r2, [pc, #124]	; (800bb58 <xTaskIncrementTick+0x164>)
 800bada:	441a      	add	r2, r3
 800badc:	68bb      	ldr	r3, [r7, #8]
 800bade:	3304      	adds	r3, #4
 800bae0:	4619      	mov	r1, r3
 800bae2:	4610      	mov	r0, r2
 800bae4:	f7fe fbc7 	bl	800a276 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800bae8:	68bb      	ldr	r3, [r7, #8]
 800baea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800baec:	4b1b      	ldr	r3, [pc, #108]	; (800bb5c <xTaskIncrementTick+0x168>)
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800baf2:	429a      	cmp	r2, r3
 800baf4:	d3b8      	bcc.n	800ba68 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800baf6:	2301      	movs	r3, #1
 800baf8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800bafa:	e7b5      	b.n	800ba68 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800bafc:	4b17      	ldr	r3, [pc, #92]	; (800bb5c <xTaskIncrementTick+0x168>)
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bb02:	4915      	ldr	r1, [pc, #84]	; (800bb58 <xTaskIncrementTick+0x164>)
 800bb04:	4613      	mov	r3, r2
 800bb06:	009b      	lsls	r3, r3, #2
 800bb08:	4413      	add	r3, r2
 800bb0a:	009b      	lsls	r3, r3, #2
 800bb0c:	440b      	add	r3, r1
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	2b01      	cmp	r3, #1
 800bb12:	d901      	bls.n	800bb18 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800bb14:	2301      	movs	r3, #1
 800bb16:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800bb18:	4b11      	ldr	r3, [pc, #68]	; (800bb60 <xTaskIncrementTick+0x16c>)
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	2b00      	cmp	r3, #0
 800bb1e:	d007      	beq.n	800bb30 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800bb20:	2301      	movs	r3, #1
 800bb22:	617b      	str	r3, [r7, #20]
 800bb24:	e004      	b.n	800bb30 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800bb26:	4b0f      	ldr	r3, [pc, #60]	; (800bb64 <xTaskIncrementTick+0x170>)
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	3301      	adds	r3, #1
 800bb2c:	4a0d      	ldr	r2, [pc, #52]	; (800bb64 <xTaskIncrementTick+0x170>)
 800bb2e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800bb30:	697b      	ldr	r3, [r7, #20]
}
 800bb32:	4618      	mov	r0, r3
 800bb34:	3718      	adds	r7, #24
 800bb36:	46bd      	mov	sp, r7
 800bb38:	bd80      	pop	{r7, pc}
 800bb3a:	bf00      	nop
 800bb3c:	200010b4 	.word	0x200010b4
 800bb40:	20001090 	.word	0x20001090
 800bb44:	20001044 	.word	0x20001044
 800bb48:	20001048 	.word	0x20001048
 800bb4c:	200010a4 	.word	0x200010a4
 800bb50:	200010ac 	.word	0x200010ac
 800bb54:	20001094 	.word	0x20001094
 800bb58:	20000bbc 	.word	0x20000bbc
 800bb5c:	20000bb8 	.word	0x20000bb8
 800bb60:	200010a0 	.word	0x200010a0
 800bb64:	2000109c 	.word	0x2000109c

0800bb68 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800bb68:	b480      	push	{r7}
 800bb6a:	b085      	sub	sp, #20
 800bb6c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800bb6e:	4b2a      	ldr	r3, [pc, #168]	; (800bc18 <vTaskSwitchContext+0xb0>)
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d003      	beq.n	800bb7e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800bb76:	4b29      	ldr	r3, [pc, #164]	; (800bc1c <vTaskSwitchContext+0xb4>)
 800bb78:	2201      	movs	r2, #1
 800bb7a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800bb7c:	e046      	b.n	800bc0c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800bb7e:	4b27      	ldr	r3, [pc, #156]	; (800bc1c <vTaskSwitchContext+0xb4>)
 800bb80:	2200      	movs	r2, #0
 800bb82:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb84:	4b26      	ldr	r3, [pc, #152]	; (800bc20 <vTaskSwitchContext+0xb8>)
 800bb86:	681b      	ldr	r3, [r3, #0]
 800bb88:	60fb      	str	r3, [r7, #12]
 800bb8a:	e010      	b.n	800bbae <vTaskSwitchContext+0x46>
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d10a      	bne.n	800bba8 <vTaskSwitchContext+0x40>
	__asm volatile
 800bb92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb96:	f383 8811 	msr	BASEPRI, r3
 800bb9a:	f3bf 8f6f 	isb	sy
 800bb9e:	f3bf 8f4f 	dsb	sy
 800bba2:	607b      	str	r3, [r7, #4]
}
 800bba4:	bf00      	nop
 800bba6:	e7fe      	b.n	800bba6 <vTaskSwitchContext+0x3e>
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	3b01      	subs	r3, #1
 800bbac:	60fb      	str	r3, [r7, #12]
 800bbae:	491d      	ldr	r1, [pc, #116]	; (800bc24 <vTaskSwitchContext+0xbc>)
 800bbb0:	68fa      	ldr	r2, [r7, #12]
 800bbb2:	4613      	mov	r3, r2
 800bbb4:	009b      	lsls	r3, r3, #2
 800bbb6:	4413      	add	r3, r2
 800bbb8:	009b      	lsls	r3, r3, #2
 800bbba:	440b      	add	r3, r1
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d0e4      	beq.n	800bb8c <vTaskSwitchContext+0x24>
 800bbc2:	68fa      	ldr	r2, [r7, #12]
 800bbc4:	4613      	mov	r3, r2
 800bbc6:	009b      	lsls	r3, r3, #2
 800bbc8:	4413      	add	r3, r2
 800bbca:	009b      	lsls	r3, r3, #2
 800bbcc:	4a15      	ldr	r2, [pc, #84]	; (800bc24 <vTaskSwitchContext+0xbc>)
 800bbce:	4413      	add	r3, r2
 800bbd0:	60bb      	str	r3, [r7, #8]
 800bbd2:	68bb      	ldr	r3, [r7, #8]
 800bbd4:	685b      	ldr	r3, [r3, #4]
 800bbd6:	685a      	ldr	r2, [r3, #4]
 800bbd8:	68bb      	ldr	r3, [r7, #8]
 800bbda:	605a      	str	r2, [r3, #4]
 800bbdc:	68bb      	ldr	r3, [r7, #8]
 800bbde:	685a      	ldr	r2, [r3, #4]
 800bbe0:	68bb      	ldr	r3, [r7, #8]
 800bbe2:	3308      	adds	r3, #8
 800bbe4:	429a      	cmp	r2, r3
 800bbe6:	d104      	bne.n	800bbf2 <vTaskSwitchContext+0x8a>
 800bbe8:	68bb      	ldr	r3, [r7, #8]
 800bbea:	685b      	ldr	r3, [r3, #4]
 800bbec:	685a      	ldr	r2, [r3, #4]
 800bbee:	68bb      	ldr	r3, [r7, #8]
 800bbf0:	605a      	str	r2, [r3, #4]
 800bbf2:	68bb      	ldr	r3, [r7, #8]
 800bbf4:	685b      	ldr	r3, [r3, #4]
 800bbf6:	68db      	ldr	r3, [r3, #12]
 800bbf8:	4a0b      	ldr	r2, [pc, #44]	; (800bc28 <vTaskSwitchContext+0xc0>)
 800bbfa:	6013      	str	r3, [r2, #0]
 800bbfc:	4a08      	ldr	r2, [pc, #32]	; (800bc20 <vTaskSwitchContext+0xb8>)
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800bc02:	4b09      	ldr	r3, [pc, #36]	; (800bc28 <vTaskSwitchContext+0xc0>)
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	3354      	adds	r3, #84	; 0x54
 800bc08:	4a08      	ldr	r2, [pc, #32]	; (800bc2c <vTaskSwitchContext+0xc4>)
 800bc0a:	6013      	str	r3, [r2, #0]
}
 800bc0c:	bf00      	nop
 800bc0e:	3714      	adds	r7, #20
 800bc10:	46bd      	mov	sp, r7
 800bc12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc16:	4770      	bx	lr
 800bc18:	200010b4 	.word	0x200010b4
 800bc1c:	200010a0 	.word	0x200010a0
 800bc20:	20001094 	.word	0x20001094
 800bc24:	20000bbc 	.word	0x20000bbc
 800bc28:	20000bb8 	.word	0x20000bb8
 800bc2c:	20000018 	.word	0x20000018

0800bc30 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800bc30:	b580      	push	{r7, lr}
 800bc32:	b084      	sub	sp, #16
 800bc34:	af00      	add	r7, sp, #0
 800bc36:	6078      	str	r0, [r7, #4]
 800bc38:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d10a      	bne.n	800bc56 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800bc40:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc44:	f383 8811 	msr	BASEPRI, r3
 800bc48:	f3bf 8f6f 	isb	sy
 800bc4c:	f3bf 8f4f 	dsb	sy
 800bc50:	60fb      	str	r3, [r7, #12]
}
 800bc52:	bf00      	nop
 800bc54:	e7fe      	b.n	800bc54 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bc56:	4b07      	ldr	r3, [pc, #28]	; (800bc74 <vTaskPlaceOnEventList+0x44>)
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	3318      	adds	r3, #24
 800bc5c:	4619      	mov	r1, r3
 800bc5e:	6878      	ldr	r0, [r7, #4]
 800bc60:	f7fe fb2d 	bl	800a2be <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bc64:	2101      	movs	r1, #1
 800bc66:	6838      	ldr	r0, [r7, #0]
 800bc68:	f000 fb7e 	bl	800c368 <prvAddCurrentTaskToDelayedList>
}
 800bc6c:	bf00      	nop
 800bc6e:	3710      	adds	r7, #16
 800bc70:	46bd      	mov	sp, r7
 800bc72:	bd80      	pop	{r7, pc}
 800bc74:	20000bb8 	.word	0x20000bb8

0800bc78 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bc78:	b580      	push	{r7, lr}
 800bc7a:	b086      	sub	sp, #24
 800bc7c:	af00      	add	r7, sp, #0
 800bc7e:	60f8      	str	r0, [r7, #12]
 800bc80:	60b9      	str	r1, [r7, #8]
 800bc82:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d10a      	bne.n	800bca0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800bc8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bc8e:	f383 8811 	msr	BASEPRI, r3
 800bc92:	f3bf 8f6f 	isb	sy
 800bc96:	f3bf 8f4f 	dsb	sy
 800bc9a:	617b      	str	r3, [r7, #20]
}
 800bc9c:	bf00      	nop
 800bc9e:	e7fe      	b.n	800bc9e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800bca0:	4b0a      	ldr	r3, [pc, #40]	; (800bccc <vTaskPlaceOnEventListRestricted+0x54>)
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	3318      	adds	r3, #24
 800bca6:	4619      	mov	r1, r3
 800bca8:	68f8      	ldr	r0, [r7, #12]
 800bcaa:	f7fe fae4 	bl	800a276 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d002      	beq.n	800bcba <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800bcb4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bcb8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800bcba:	6879      	ldr	r1, [r7, #4]
 800bcbc:	68b8      	ldr	r0, [r7, #8]
 800bcbe:	f000 fb53 	bl	800c368 <prvAddCurrentTaskToDelayedList>
	}
 800bcc2:	bf00      	nop
 800bcc4:	3718      	adds	r7, #24
 800bcc6:	46bd      	mov	sp, r7
 800bcc8:	bd80      	pop	{r7, pc}
 800bcca:	bf00      	nop
 800bccc:	20000bb8 	.word	0x20000bb8

0800bcd0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800bcd0:	b580      	push	{r7, lr}
 800bcd2:	b086      	sub	sp, #24
 800bcd4:	af00      	add	r7, sp, #0
 800bcd6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	68db      	ldr	r3, [r3, #12]
 800bcdc:	68db      	ldr	r3, [r3, #12]
 800bcde:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800bce0:	693b      	ldr	r3, [r7, #16]
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d10a      	bne.n	800bcfc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800bce6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bcea:	f383 8811 	msr	BASEPRI, r3
 800bcee:	f3bf 8f6f 	isb	sy
 800bcf2:	f3bf 8f4f 	dsb	sy
 800bcf6:	60fb      	str	r3, [r7, #12]
}
 800bcf8:	bf00      	nop
 800bcfa:	e7fe      	b.n	800bcfa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800bcfc:	693b      	ldr	r3, [r7, #16]
 800bcfe:	3318      	adds	r3, #24
 800bd00:	4618      	mov	r0, r3
 800bd02:	f7fe fb15 	bl	800a330 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bd06:	4b1e      	ldr	r3, [pc, #120]	; (800bd80 <xTaskRemoveFromEventList+0xb0>)
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d11d      	bne.n	800bd4a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800bd0e:	693b      	ldr	r3, [r7, #16]
 800bd10:	3304      	adds	r3, #4
 800bd12:	4618      	mov	r0, r3
 800bd14:	f7fe fb0c 	bl	800a330 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800bd18:	693b      	ldr	r3, [r7, #16]
 800bd1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd1c:	4b19      	ldr	r3, [pc, #100]	; (800bd84 <xTaskRemoveFromEventList+0xb4>)
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	429a      	cmp	r2, r3
 800bd22:	d903      	bls.n	800bd2c <xTaskRemoveFromEventList+0x5c>
 800bd24:	693b      	ldr	r3, [r7, #16]
 800bd26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd28:	4a16      	ldr	r2, [pc, #88]	; (800bd84 <xTaskRemoveFromEventList+0xb4>)
 800bd2a:	6013      	str	r3, [r2, #0]
 800bd2c:	693b      	ldr	r3, [r7, #16]
 800bd2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd30:	4613      	mov	r3, r2
 800bd32:	009b      	lsls	r3, r3, #2
 800bd34:	4413      	add	r3, r2
 800bd36:	009b      	lsls	r3, r3, #2
 800bd38:	4a13      	ldr	r2, [pc, #76]	; (800bd88 <xTaskRemoveFromEventList+0xb8>)
 800bd3a:	441a      	add	r2, r3
 800bd3c:	693b      	ldr	r3, [r7, #16]
 800bd3e:	3304      	adds	r3, #4
 800bd40:	4619      	mov	r1, r3
 800bd42:	4610      	mov	r0, r2
 800bd44:	f7fe fa97 	bl	800a276 <vListInsertEnd>
 800bd48:	e005      	b.n	800bd56 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800bd4a:	693b      	ldr	r3, [r7, #16]
 800bd4c:	3318      	adds	r3, #24
 800bd4e:	4619      	mov	r1, r3
 800bd50:	480e      	ldr	r0, [pc, #56]	; (800bd8c <xTaskRemoveFromEventList+0xbc>)
 800bd52:	f7fe fa90 	bl	800a276 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bd56:	693b      	ldr	r3, [r7, #16]
 800bd58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bd5a:	4b0d      	ldr	r3, [pc, #52]	; (800bd90 <xTaskRemoveFromEventList+0xc0>)
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd60:	429a      	cmp	r2, r3
 800bd62:	d905      	bls.n	800bd70 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800bd64:	2301      	movs	r3, #1
 800bd66:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800bd68:	4b0a      	ldr	r3, [pc, #40]	; (800bd94 <xTaskRemoveFromEventList+0xc4>)
 800bd6a:	2201      	movs	r2, #1
 800bd6c:	601a      	str	r2, [r3, #0]
 800bd6e:	e001      	b.n	800bd74 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800bd70:	2300      	movs	r3, #0
 800bd72:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800bd74:	697b      	ldr	r3, [r7, #20]
}
 800bd76:	4618      	mov	r0, r3
 800bd78:	3718      	adds	r7, #24
 800bd7a:	46bd      	mov	sp, r7
 800bd7c:	bd80      	pop	{r7, pc}
 800bd7e:	bf00      	nop
 800bd80:	200010b4 	.word	0x200010b4
 800bd84:	20001094 	.word	0x20001094
 800bd88:	20000bbc 	.word	0x20000bbc
 800bd8c:	2000104c 	.word	0x2000104c
 800bd90:	20000bb8 	.word	0x20000bb8
 800bd94:	200010a0 	.word	0x200010a0

0800bd98 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800bd98:	b480      	push	{r7}
 800bd9a:	b083      	sub	sp, #12
 800bd9c:	af00      	add	r7, sp, #0
 800bd9e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800bda0:	4b06      	ldr	r3, [pc, #24]	; (800bdbc <vTaskInternalSetTimeOutState+0x24>)
 800bda2:	681a      	ldr	r2, [r3, #0]
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800bda8:	4b05      	ldr	r3, [pc, #20]	; (800bdc0 <vTaskInternalSetTimeOutState+0x28>)
 800bdaa:	681a      	ldr	r2, [r3, #0]
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	605a      	str	r2, [r3, #4]
}
 800bdb0:	bf00      	nop
 800bdb2:	370c      	adds	r7, #12
 800bdb4:	46bd      	mov	sp, r7
 800bdb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdba:	4770      	bx	lr
 800bdbc:	200010a4 	.word	0x200010a4
 800bdc0:	20001090 	.word	0x20001090

0800bdc4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800bdc4:	b580      	push	{r7, lr}
 800bdc6:	b088      	sub	sp, #32
 800bdc8:	af00      	add	r7, sp, #0
 800bdca:	6078      	str	r0, [r7, #4]
 800bdcc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d10a      	bne.n	800bdea <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800bdd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdd8:	f383 8811 	msr	BASEPRI, r3
 800bddc:	f3bf 8f6f 	isb	sy
 800bde0:	f3bf 8f4f 	dsb	sy
 800bde4:	613b      	str	r3, [r7, #16]
}
 800bde6:	bf00      	nop
 800bde8:	e7fe      	b.n	800bde8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800bdea:	683b      	ldr	r3, [r7, #0]
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d10a      	bne.n	800be06 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800bdf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdf4:	f383 8811 	msr	BASEPRI, r3
 800bdf8:	f3bf 8f6f 	isb	sy
 800bdfc:	f3bf 8f4f 	dsb	sy
 800be00:	60fb      	str	r3, [r7, #12]
}
 800be02:	bf00      	nop
 800be04:	e7fe      	b.n	800be04 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800be06:	f000 ff7d 	bl	800cd04 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800be0a:	4b1d      	ldr	r3, [pc, #116]	; (800be80 <xTaskCheckForTimeOut+0xbc>)
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	685b      	ldr	r3, [r3, #4]
 800be14:	69ba      	ldr	r2, [r7, #24]
 800be16:	1ad3      	subs	r3, r2, r3
 800be18:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800be1a:	683b      	ldr	r3, [r7, #0]
 800be1c:	681b      	ldr	r3, [r3, #0]
 800be1e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800be22:	d102      	bne.n	800be2a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800be24:	2300      	movs	r3, #0
 800be26:	61fb      	str	r3, [r7, #28]
 800be28:	e023      	b.n	800be72 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	681a      	ldr	r2, [r3, #0]
 800be2e:	4b15      	ldr	r3, [pc, #84]	; (800be84 <xTaskCheckForTimeOut+0xc0>)
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	429a      	cmp	r2, r3
 800be34:	d007      	beq.n	800be46 <xTaskCheckForTimeOut+0x82>
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	685b      	ldr	r3, [r3, #4]
 800be3a:	69ba      	ldr	r2, [r7, #24]
 800be3c:	429a      	cmp	r2, r3
 800be3e:	d302      	bcc.n	800be46 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800be40:	2301      	movs	r3, #1
 800be42:	61fb      	str	r3, [r7, #28]
 800be44:	e015      	b.n	800be72 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800be46:	683b      	ldr	r3, [r7, #0]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	697a      	ldr	r2, [r7, #20]
 800be4c:	429a      	cmp	r2, r3
 800be4e:	d20b      	bcs.n	800be68 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800be50:	683b      	ldr	r3, [r7, #0]
 800be52:	681a      	ldr	r2, [r3, #0]
 800be54:	697b      	ldr	r3, [r7, #20]
 800be56:	1ad2      	subs	r2, r2, r3
 800be58:	683b      	ldr	r3, [r7, #0]
 800be5a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800be5c:	6878      	ldr	r0, [r7, #4]
 800be5e:	f7ff ff9b 	bl	800bd98 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800be62:	2300      	movs	r3, #0
 800be64:	61fb      	str	r3, [r7, #28]
 800be66:	e004      	b.n	800be72 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800be68:	683b      	ldr	r3, [r7, #0]
 800be6a:	2200      	movs	r2, #0
 800be6c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800be6e:	2301      	movs	r3, #1
 800be70:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800be72:	f000 ff77 	bl	800cd64 <vPortExitCritical>

	return xReturn;
 800be76:	69fb      	ldr	r3, [r7, #28]
}
 800be78:	4618      	mov	r0, r3
 800be7a:	3720      	adds	r7, #32
 800be7c:	46bd      	mov	sp, r7
 800be7e:	bd80      	pop	{r7, pc}
 800be80:	20001090 	.word	0x20001090
 800be84:	200010a4 	.word	0x200010a4

0800be88 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800be88:	b480      	push	{r7}
 800be8a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800be8c:	4b03      	ldr	r3, [pc, #12]	; (800be9c <vTaskMissedYield+0x14>)
 800be8e:	2201      	movs	r2, #1
 800be90:	601a      	str	r2, [r3, #0]
}
 800be92:	bf00      	nop
 800be94:	46bd      	mov	sp, r7
 800be96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be9a:	4770      	bx	lr
 800be9c:	200010a0 	.word	0x200010a0

0800bea0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800bea0:	b580      	push	{r7, lr}
 800bea2:	b082      	sub	sp, #8
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800bea8:	f000 f852 	bl	800bf50 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800beac:	4b06      	ldr	r3, [pc, #24]	; (800bec8 <prvIdleTask+0x28>)
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	2b01      	cmp	r3, #1
 800beb2:	d9f9      	bls.n	800bea8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800beb4:	4b05      	ldr	r3, [pc, #20]	; (800becc <prvIdleTask+0x2c>)
 800beb6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800beba:	601a      	str	r2, [r3, #0]
 800bebc:	f3bf 8f4f 	dsb	sy
 800bec0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800bec4:	e7f0      	b.n	800bea8 <prvIdleTask+0x8>
 800bec6:	bf00      	nop
 800bec8:	20000bbc 	.word	0x20000bbc
 800becc:	e000ed04 	.word	0xe000ed04

0800bed0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800bed0:	b580      	push	{r7, lr}
 800bed2:	b082      	sub	sp, #8
 800bed4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bed6:	2300      	movs	r3, #0
 800bed8:	607b      	str	r3, [r7, #4]
 800beda:	e00c      	b.n	800bef6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800bedc:	687a      	ldr	r2, [r7, #4]
 800bede:	4613      	mov	r3, r2
 800bee0:	009b      	lsls	r3, r3, #2
 800bee2:	4413      	add	r3, r2
 800bee4:	009b      	lsls	r3, r3, #2
 800bee6:	4a12      	ldr	r2, [pc, #72]	; (800bf30 <prvInitialiseTaskLists+0x60>)
 800bee8:	4413      	add	r3, r2
 800beea:	4618      	mov	r0, r3
 800beec:	f7fe f996 	bl	800a21c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	3301      	adds	r3, #1
 800bef4:	607b      	str	r3, [r7, #4]
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	2b37      	cmp	r3, #55	; 0x37
 800befa:	d9ef      	bls.n	800bedc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800befc:	480d      	ldr	r0, [pc, #52]	; (800bf34 <prvInitialiseTaskLists+0x64>)
 800befe:	f7fe f98d 	bl	800a21c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800bf02:	480d      	ldr	r0, [pc, #52]	; (800bf38 <prvInitialiseTaskLists+0x68>)
 800bf04:	f7fe f98a 	bl	800a21c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800bf08:	480c      	ldr	r0, [pc, #48]	; (800bf3c <prvInitialiseTaskLists+0x6c>)
 800bf0a:	f7fe f987 	bl	800a21c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800bf0e:	480c      	ldr	r0, [pc, #48]	; (800bf40 <prvInitialiseTaskLists+0x70>)
 800bf10:	f7fe f984 	bl	800a21c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800bf14:	480b      	ldr	r0, [pc, #44]	; (800bf44 <prvInitialiseTaskLists+0x74>)
 800bf16:	f7fe f981 	bl	800a21c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800bf1a:	4b0b      	ldr	r3, [pc, #44]	; (800bf48 <prvInitialiseTaskLists+0x78>)
 800bf1c:	4a05      	ldr	r2, [pc, #20]	; (800bf34 <prvInitialiseTaskLists+0x64>)
 800bf1e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800bf20:	4b0a      	ldr	r3, [pc, #40]	; (800bf4c <prvInitialiseTaskLists+0x7c>)
 800bf22:	4a05      	ldr	r2, [pc, #20]	; (800bf38 <prvInitialiseTaskLists+0x68>)
 800bf24:	601a      	str	r2, [r3, #0]
}
 800bf26:	bf00      	nop
 800bf28:	3708      	adds	r7, #8
 800bf2a:	46bd      	mov	sp, r7
 800bf2c:	bd80      	pop	{r7, pc}
 800bf2e:	bf00      	nop
 800bf30:	20000bbc 	.word	0x20000bbc
 800bf34:	2000101c 	.word	0x2000101c
 800bf38:	20001030 	.word	0x20001030
 800bf3c:	2000104c 	.word	0x2000104c
 800bf40:	20001060 	.word	0x20001060
 800bf44:	20001078 	.word	0x20001078
 800bf48:	20001044 	.word	0x20001044
 800bf4c:	20001048 	.word	0x20001048

0800bf50 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800bf50:	b580      	push	{r7, lr}
 800bf52:	b082      	sub	sp, #8
 800bf54:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bf56:	e019      	b.n	800bf8c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800bf58:	f000 fed4 	bl	800cd04 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf5c:	4b10      	ldr	r3, [pc, #64]	; (800bfa0 <prvCheckTasksWaitingTermination+0x50>)
 800bf5e:	68db      	ldr	r3, [r3, #12]
 800bf60:	68db      	ldr	r3, [r3, #12]
 800bf62:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	3304      	adds	r3, #4
 800bf68:	4618      	mov	r0, r3
 800bf6a:	f7fe f9e1 	bl	800a330 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800bf6e:	4b0d      	ldr	r3, [pc, #52]	; (800bfa4 <prvCheckTasksWaitingTermination+0x54>)
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	3b01      	subs	r3, #1
 800bf74:	4a0b      	ldr	r2, [pc, #44]	; (800bfa4 <prvCheckTasksWaitingTermination+0x54>)
 800bf76:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800bf78:	4b0b      	ldr	r3, [pc, #44]	; (800bfa8 <prvCheckTasksWaitingTermination+0x58>)
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	3b01      	subs	r3, #1
 800bf7e:	4a0a      	ldr	r2, [pc, #40]	; (800bfa8 <prvCheckTasksWaitingTermination+0x58>)
 800bf80:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800bf82:	f000 feef 	bl	800cd64 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800bf86:	6878      	ldr	r0, [r7, #4]
 800bf88:	f000 f810 	bl	800bfac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800bf8c:	4b06      	ldr	r3, [pc, #24]	; (800bfa8 <prvCheckTasksWaitingTermination+0x58>)
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d1e1      	bne.n	800bf58 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800bf94:	bf00      	nop
 800bf96:	bf00      	nop
 800bf98:	3708      	adds	r7, #8
 800bf9a:	46bd      	mov	sp, r7
 800bf9c:	bd80      	pop	{r7, pc}
 800bf9e:	bf00      	nop
 800bfa0:	20001060 	.word	0x20001060
 800bfa4:	2000108c 	.word	0x2000108c
 800bfa8:	20001074 	.word	0x20001074

0800bfac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800bfac:	b580      	push	{r7, lr}
 800bfae:	b084      	sub	sp, #16
 800bfb0:	af00      	add	r7, sp, #0
 800bfb2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	3354      	adds	r3, #84	; 0x54
 800bfb8:	4618      	mov	r0, r3
 800bfba:	f001 f9f9 	bl	800d3b0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d108      	bne.n	800bfda <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bfcc:	4618      	mov	r0, r3
 800bfce:	f001 f887 	bl	800d0e0 <vPortFree>
				vPortFree( pxTCB );
 800bfd2:	6878      	ldr	r0, [r7, #4]
 800bfd4:	f001 f884 	bl	800d0e0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800bfd8:	e018      	b.n	800c00c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800bfe0:	2b01      	cmp	r3, #1
 800bfe2:	d103      	bne.n	800bfec <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800bfe4:	6878      	ldr	r0, [r7, #4]
 800bfe6:	f001 f87b 	bl	800d0e0 <vPortFree>
	}
 800bfea:	e00f      	b.n	800c00c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800bff2:	2b02      	cmp	r3, #2
 800bff4:	d00a      	beq.n	800c00c <prvDeleteTCB+0x60>
	__asm volatile
 800bff6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bffa:	f383 8811 	msr	BASEPRI, r3
 800bffe:	f3bf 8f6f 	isb	sy
 800c002:	f3bf 8f4f 	dsb	sy
 800c006:	60fb      	str	r3, [r7, #12]
}
 800c008:	bf00      	nop
 800c00a:	e7fe      	b.n	800c00a <prvDeleteTCB+0x5e>
	}
 800c00c:	bf00      	nop
 800c00e:	3710      	adds	r7, #16
 800c010:	46bd      	mov	sp, r7
 800c012:	bd80      	pop	{r7, pc}

0800c014 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800c014:	b480      	push	{r7}
 800c016:	b083      	sub	sp, #12
 800c018:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c01a:	4b0c      	ldr	r3, [pc, #48]	; (800c04c <prvResetNextTaskUnblockTime+0x38>)
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	2b00      	cmp	r3, #0
 800c022:	d104      	bne.n	800c02e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800c024:	4b0a      	ldr	r3, [pc, #40]	; (800c050 <prvResetNextTaskUnblockTime+0x3c>)
 800c026:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c02a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800c02c:	e008      	b.n	800c040 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c02e:	4b07      	ldr	r3, [pc, #28]	; (800c04c <prvResetNextTaskUnblockTime+0x38>)
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	68db      	ldr	r3, [r3, #12]
 800c034:	68db      	ldr	r3, [r3, #12]
 800c036:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	685b      	ldr	r3, [r3, #4]
 800c03c:	4a04      	ldr	r2, [pc, #16]	; (800c050 <prvResetNextTaskUnblockTime+0x3c>)
 800c03e:	6013      	str	r3, [r2, #0]
}
 800c040:	bf00      	nop
 800c042:	370c      	adds	r7, #12
 800c044:	46bd      	mov	sp, r7
 800c046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c04a:	4770      	bx	lr
 800c04c:	20001044 	.word	0x20001044
 800c050:	200010ac 	.word	0x200010ac

0800c054 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800c054:	b480      	push	{r7}
 800c056:	b083      	sub	sp, #12
 800c058:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800c05a:	4b0b      	ldr	r3, [pc, #44]	; (800c088 <xTaskGetSchedulerState+0x34>)
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d102      	bne.n	800c068 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800c062:	2301      	movs	r3, #1
 800c064:	607b      	str	r3, [r7, #4]
 800c066:	e008      	b.n	800c07a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c068:	4b08      	ldr	r3, [pc, #32]	; (800c08c <xTaskGetSchedulerState+0x38>)
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	d102      	bne.n	800c076 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800c070:	2302      	movs	r3, #2
 800c072:	607b      	str	r3, [r7, #4]
 800c074:	e001      	b.n	800c07a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800c076:	2300      	movs	r3, #0
 800c078:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800c07a:	687b      	ldr	r3, [r7, #4]
	}
 800c07c:	4618      	mov	r0, r3
 800c07e:	370c      	adds	r7, #12
 800c080:	46bd      	mov	sp, r7
 800c082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c086:	4770      	bx	lr
 800c088:	20001098 	.word	0x20001098
 800c08c:	200010b4 	.word	0x200010b4

0800c090 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800c090:	b580      	push	{r7, lr}
 800c092:	b084      	sub	sp, #16
 800c094:	af00      	add	r7, sp, #0
 800c096:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800c09c:	2300      	movs	r3, #0
 800c09e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d051      	beq.n	800c14a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800c0a6:	68bb      	ldr	r3, [r7, #8]
 800c0a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0aa:	4b2a      	ldr	r3, [pc, #168]	; (800c154 <xTaskPriorityInherit+0xc4>)
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0b0:	429a      	cmp	r2, r3
 800c0b2:	d241      	bcs.n	800c138 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c0b4:	68bb      	ldr	r3, [r7, #8]
 800c0b6:	699b      	ldr	r3, [r3, #24]
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	db06      	blt.n	800c0ca <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c0bc:	4b25      	ldr	r3, [pc, #148]	; (800c154 <xTaskPriorityInherit+0xc4>)
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0c2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c0c6:	68bb      	ldr	r3, [r7, #8]
 800c0c8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800c0ca:	68bb      	ldr	r3, [r7, #8]
 800c0cc:	6959      	ldr	r1, [r3, #20]
 800c0ce:	68bb      	ldr	r3, [r7, #8]
 800c0d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0d2:	4613      	mov	r3, r2
 800c0d4:	009b      	lsls	r3, r3, #2
 800c0d6:	4413      	add	r3, r2
 800c0d8:	009b      	lsls	r3, r3, #2
 800c0da:	4a1f      	ldr	r2, [pc, #124]	; (800c158 <xTaskPriorityInherit+0xc8>)
 800c0dc:	4413      	add	r3, r2
 800c0de:	4299      	cmp	r1, r3
 800c0e0:	d122      	bne.n	800c128 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c0e2:	68bb      	ldr	r3, [r7, #8]
 800c0e4:	3304      	adds	r3, #4
 800c0e6:	4618      	mov	r0, r3
 800c0e8:	f7fe f922 	bl	800a330 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c0ec:	4b19      	ldr	r3, [pc, #100]	; (800c154 <xTaskPriorityInherit+0xc4>)
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0f2:	68bb      	ldr	r3, [r7, #8]
 800c0f4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800c0f6:	68bb      	ldr	r3, [r7, #8]
 800c0f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0fa:	4b18      	ldr	r3, [pc, #96]	; (800c15c <xTaskPriorityInherit+0xcc>)
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	429a      	cmp	r2, r3
 800c100:	d903      	bls.n	800c10a <xTaskPriorityInherit+0x7a>
 800c102:	68bb      	ldr	r3, [r7, #8]
 800c104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c106:	4a15      	ldr	r2, [pc, #84]	; (800c15c <xTaskPriorityInherit+0xcc>)
 800c108:	6013      	str	r3, [r2, #0]
 800c10a:	68bb      	ldr	r3, [r7, #8]
 800c10c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c10e:	4613      	mov	r3, r2
 800c110:	009b      	lsls	r3, r3, #2
 800c112:	4413      	add	r3, r2
 800c114:	009b      	lsls	r3, r3, #2
 800c116:	4a10      	ldr	r2, [pc, #64]	; (800c158 <xTaskPriorityInherit+0xc8>)
 800c118:	441a      	add	r2, r3
 800c11a:	68bb      	ldr	r3, [r7, #8]
 800c11c:	3304      	adds	r3, #4
 800c11e:	4619      	mov	r1, r3
 800c120:	4610      	mov	r0, r2
 800c122:	f7fe f8a8 	bl	800a276 <vListInsertEnd>
 800c126:	e004      	b.n	800c132 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800c128:	4b0a      	ldr	r3, [pc, #40]	; (800c154 <xTaskPriorityInherit+0xc4>)
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c12e:	68bb      	ldr	r3, [r7, #8]
 800c130:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800c132:	2301      	movs	r3, #1
 800c134:	60fb      	str	r3, [r7, #12]
 800c136:	e008      	b.n	800c14a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800c138:	68bb      	ldr	r3, [r7, #8]
 800c13a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c13c:	4b05      	ldr	r3, [pc, #20]	; (800c154 <xTaskPriorityInherit+0xc4>)
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c142:	429a      	cmp	r2, r3
 800c144:	d201      	bcs.n	800c14a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800c146:	2301      	movs	r3, #1
 800c148:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c14a:	68fb      	ldr	r3, [r7, #12]
	}
 800c14c:	4618      	mov	r0, r3
 800c14e:	3710      	adds	r7, #16
 800c150:	46bd      	mov	sp, r7
 800c152:	bd80      	pop	{r7, pc}
 800c154:	20000bb8 	.word	0x20000bb8
 800c158:	20000bbc 	.word	0x20000bbc
 800c15c:	20001094 	.word	0x20001094

0800c160 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800c160:	b580      	push	{r7, lr}
 800c162:	b086      	sub	sp, #24
 800c164:	af00      	add	r7, sp, #0
 800c166:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800c16c:	2300      	movs	r3, #0
 800c16e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	2b00      	cmp	r3, #0
 800c174:	d056      	beq.n	800c224 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800c176:	4b2e      	ldr	r3, [pc, #184]	; (800c230 <xTaskPriorityDisinherit+0xd0>)
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	693a      	ldr	r2, [r7, #16]
 800c17c:	429a      	cmp	r2, r3
 800c17e:	d00a      	beq.n	800c196 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800c180:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c184:	f383 8811 	msr	BASEPRI, r3
 800c188:	f3bf 8f6f 	isb	sy
 800c18c:	f3bf 8f4f 	dsb	sy
 800c190:	60fb      	str	r3, [r7, #12]
}
 800c192:	bf00      	nop
 800c194:	e7fe      	b.n	800c194 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800c196:	693b      	ldr	r3, [r7, #16]
 800c198:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d10a      	bne.n	800c1b4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800c19e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1a2:	f383 8811 	msr	BASEPRI, r3
 800c1a6:	f3bf 8f6f 	isb	sy
 800c1aa:	f3bf 8f4f 	dsb	sy
 800c1ae:	60bb      	str	r3, [r7, #8]
}
 800c1b0:	bf00      	nop
 800c1b2:	e7fe      	b.n	800c1b2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800c1b4:	693b      	ldr	r3, [r7, #16]
 800c1b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c1b8:	1e5a      	subs	r2, r3, #1
 800c1ba:	693b      	ldr	r3, [r7, #16]
 800c1bc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800c1be:	693b      	ldr	r3, [r7, #16]
 800c1c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c1c2:	693b      	ldr	r3, [r7, #16]
 800c1c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c1c6:	429a      	cmp	r2, r3
 800c1c8:	d02c      	beq.n	800c224 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800c1ca:	693b      	ldr	r3, [r7, #16]
 800c1cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d128      	bne.n	800c224 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c1d2:	693b      	ldr	r3, [r7, #16]
 800c1d4:	3304      	adds	r3, #4
 800c1d6:	4618      	mov	r0, r3
 800c1d8:	f7fe f8aa 	bl	800a330 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800c1dc:	693b      	ldr	r3, [r7, #16]
 800c1de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800c1e0:	693b      	ldr	r3, [r7, #16]
 800c1e2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c1e4:	693b      	ldr	r3, [r7, #16]
 800c1e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c1e8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c1ec:	693b      	ldr	r3, [r7, #16]
 800c1ee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800c1f0:	693b      	ldr	r3, [r7, #16]
 800c1f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c1f4:	4b0f      	ldr	r3, [pc, #60]	; (800c234 <xTaskPriorityDisinherit+0xd4>)
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	429a      	cmp	r2, r3
 800c1fa:	d903      	bls.n	800c204 <xTaskPriorityDisinherit+0xa4>
 800c1fc:	693b      	ldr	r3, [r7, #16]
 800c1fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c200:	4a0c      	ldr	r2, [pc, #48]	; (800c234 <xTaskPriorityDisinherit+0xd4>)
 800c202:	6013      	str	r3, [r2, #0]
 800c204:	693b      	ldr	r3, [r7, #16]
 800c206:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c208:	4613      	mov	r3, r2
 800c20a:	009b      	lsls	r3, r3, #2
 800c20c:	4413      	add	r3, r2
 800c20e:	009b      	lsls	r3, r3, #2
 800c210:	4a09      	ldr	r2, [pc, #36]	; (800c238 <xTaskPriorityDisinherit+0xd8>)
 800c212:	441a      	add	r2, r3
 800c214:	693b      	ldr	r3, [r7, #16]
 800c216:	3304      	adds	r3, #4
 800c218:	4619      	mov	r1, r3
 800c21a:	4610      	mov	r0, r2
 800c21c:	f7fe f82b 	bl	800a276 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800c220:	2301      	movs	r3, #1
 800c222:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800c224:	697b      	ldr	r3, [r7, #20]
	}
 800c226:	4618      	mov	r0, r3
 800c228:	3718      	adds	r7, #24
 800c22a:	46bd      	mov	sp, r7
 800c22c:	bd80      	pop	{r7, pc}
 800c22e:	bf00      	nop
 800c230:	20000bb8 	.word	0x20000bb8
 800c234:	20001094 	.word	0x20001094
 800c238:	20000bbc 	.word	0x20000bbc

0800c23c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800c23c:	b580      	push	{r7, lr}
 800c23e:	b088      	sub	sp, #32
 800c240:	af00      	add	r7, sp, #0
 800c242:	6078      	str	r0, [r7, #4]
 800c244:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800c24a:	2301      	movs	r3, #1
 800c24c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800c24e:	687b      	ldr	r3, [r7, #4]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d06a      	beq.n	800c32a <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800c254:	69bb      	ldr	r3, [r7, #24]
 800c256:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d10a      	bne.n	800c272 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 800c25c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c260:	f383 8811 	msr	BASEPRI, r3
 800c264:	f3bf 8f6f 	isb	sy
 800c268:	f3bf 8f4f 	dsb	sy
 800c26c:	60fb      	str	r3, [r7, #12]
}
 800c26e:	bf00      	nop
 800c270:	e7fe      	b.n	800c270 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800c272:	69bb      	ldr	r3, [r7, #24]
 800c274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c276:	683a      	ldr	r2, [r7, #0]
 800c278:	429a      	cmp	r2, r3
 800c27a:	d902      	bls.n	800c282 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800c27c:	683b      	ldr	r3, [r7, #0]
 800c27e:	61fb      	str	r3, [r7, #28]
 800c280:	e002      	b.n	800c288 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800c282:	69bb      	ldr	r3, [r7, #24]
 800c284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c286:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800c288:	69bb      	ldr	r3, [r7, #24]
 800c28a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c28c:	69fa      	ldr	r2, [r7, #28]
 800c28e:	429a      	cmp	r2, r3
 800c290:	d04b      	beq.n	800c32a <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800c292:	69bb      	ldr	r3, [r7, #24]
 800c294:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c296:	697a      	ldr	r2, [r7, #20]
 800c298:	429a      	cmp	r2, r3
 800c29a:	d146      	bne.n	800c32a <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800c29c:	4b25      	ldr	r3, [pc, #148]	; (800c334 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	69ba      	ldr	r2, [r7, #24]
 800c2a2:	429a      	cmp	r2, r3
 800c2a4:	d10a      	bne.n	800c2bc <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 800c2a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2aa:	f383 8811 	msr	BASEPRI, r3
 800c2ae:	f3bf 8f6f 	isb	sy
 800c2b2:	f3bf 8f4f 	dsb	sy
 800c2b6:	60bb      	str	r3, [r7, #8]
}
 800c2b8:	bf00      	nop
 800c2ba:	e7fe      	b.n	800c2ba <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800c2bc:	69bb      	ldr	r3, [r7, #24]
 800c2be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2c0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800c2c2:	69bb      	ldr	r3, [r7, #24]
 800c2c4:	69fa      	ldr	r2, [r7, #28]
 800c2c6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800c2c8:	69bb      	ldr	r3, [r7, #24]
 800c2ca:	699b      	ldr	r3, [r3, #24]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	db04      	blt.n	800c2da <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c2d0:	69fb      	ldr	r3, [r7, #28]
 800c2d2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c2d6:	69bb      	ldr	r3, [r7, #24]
 800c2d8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800c2da:	69bb      	ldr	r3, [r7, #24]
 800c2dc:	6959      	ldr	r1, [r3, #20]
 800c2de:	693a      	ldr	r2, [r7, #16]
 800c2e0:	4613      	mov	r3, r2
 800c2e2:	009b      	lsls	r3, r3, #2
 800c2e4:	4413      	add	r3, r2
 800c2e6:	009b      	lsls	r3, r3, #2
 800c2e8:	4a13      	ldr	r2, [pc, #76]	; (800c338 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c2ea:	4413      	add	r3, r2
 800c2ec:	4299      	cmp	r1, r3
 800c2ee:	d11c      	bne.n	800c32a <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c2f0:	69bb      	ldr	r3, [r7, #24]
 800c2f2:	3304      	adds	r3, #4
 800c2f4:	4618      	mov	r0, r3
 800c2f6:	f7fe f81b 	bl	800a330 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800c2fa:	69bb      	ldr	r3, [r7, #24]
 800c2fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2fe:	4b0f      	ldr	r3, [pc, #60]	; (800c33c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	429a      	cmp	r2, r3
 800c304:	d903      	bls.n	800c30e <vTaskPriorityDisinheritAfterTimeout+0xd2>
 800c306:	69bb      	ldr	r3, [r7, #24]
 800c308:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c30a:	4a0c      	ldr	r2, [pc, #48]	; (800c33c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800c30c:	6013      	str	r3, [r2, #0]
 800c30e:	69bb      	ldr	r3, [r7, #24]
 800c310:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c312:	4613      	mov	r3, r2
 800c314:	009b      	lsls	r3, r3, #2
 800c316:	4413      	add	r3, r2
 800c318:	009b      	lsls	r3, r3, #2
 800c31a:	4a07      	ldr	r2, [pc, #28]	; (800c338 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800c31c:	441a      	add	r2, r3
 800c31e:	69bb      	ldr	r3, [r7, #24]
 800c320:	3304      	adds	r3, #4
 800c322:	4619      	mov	r1, r3
 800c324:	4610      	mov	r0, r2
 800c326:	f7fd ffa6 	bl	800a276 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c32a:	bf00      	nop
 800c32c:	3720      	adds	r7, #32
 800c32e:	46bd      	mov	sp, r7
 800c330:	bd80      	pop	{r7, pc}
 800c332:	bf00      	nop
 800c334:	20000bb8 	.word	0x20000bb8
 800c338:	20000bbc 	.word	0x20000bbc
 800c33c:	20001094 	.word	0x20001094

0800c340 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800c340:	b480      	push	{r7}
 800c342:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800c344:	4b07      	ldr	r3, [pc, #28]	; (800c364 <pvTaskIncrementMutexHeldCount+0x24>)
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d004      	beq.n	800c356 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800c34c:	4b05      	ldr	r3, [pc, #20]	; (800c364 <pvTaskIncrementMutexHeldCount+0x24>)
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c352:	3201      	adds	r2, #1
 800c354:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 800c356:	4b03      	ldr	r3, [pc, #12]	; (800c364 <pvTaskIncrementMutexHeldCount+0x24>)
 800c358:	681b      	ldr	r3, [r3, #0]
	}
 800c35a:	4618      	mov	r0, r3
 800c35c:	46bd      	mov	sp, r7
 800c35e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c362:	4770      	bx	lr
 800c364:	20000bb8 	.word	0x20000bb8

0800c368 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800c368:	b580      	push	{r7, lr}
 800c36a:	b084      	sub	sp, #16
 800c36c:	af00      	add	r7, sp, #0
 800c36e:	6078      	str	r0, [r7, #4]
 800c370:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800c372:	4b21      	ldr	r3, [pc, #132]	; (800c3f8 <prvAddCurrentTaskToDelayedList+0x90>)
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c378:	4b20      	ldr	r3, [pc, #128]	; (800c3fc <prvAddCurrentTaskToDelayedList+0x94>)
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	3304      	adds	r3, #4
 800c37e:	4618      	mov	r0, r3
 800c380:	f7fd ffd6 	bl	800a330 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c38a:	d10a      	bne.n	800c3a2 <prvAddCurrentTaskToDelayedList+0x3a>
 800c38c:	683b      	ldr	r3, [r7, #0]
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d007      	beq.n	800c3a2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c392:	4b1a      	ldr	r3, [pc, #104]	; (800c3fc <prvAddCurrentTaskToDelayedList+0x94>)
 800c394:	681b      	ldr	r3, [r3, #0]
 800c396:	3304      	adds	r3, #4
 800c398:	4619      	mov	r1, r3
 800c39a:	4819      	ldr	r0, [pc, #100]	; (800c400 <prvAddCurrentTaskToDelayedList+0x98>)
 800c39c:	f7fd ff6b 	bl	800a276 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800c3a0:	e026      	b.n	800c3f0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800c3a2:	68fa      	ldr	r2, [r7, #12]
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	4413      	add	r3, r2
 800c3a8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c3aa:	4b14      	ldr	r3, [pc, #80]	; (800c3fc <prvAddCurrentTaskToDelayedList+0x94>)
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	68ba      	ldr	r2, [r7, #8]
 800c3b0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800c3b2:	68ba      	ldr	r2, [r7, #8]
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	429a      	cmp	r2, r3
 800c3b8:	d209      	bcs.n	800c3ce <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c3ba:	4b12      	ldr	r3, [pc, #72]	; (800c404 <prvAddCurrentTaskToDelayedList+0x9c>)
 800c3bc:	681a      	ldr	r2, [r3, #0]
 800c3be:	4b0f      	ldr	r3, [pc, #60]	; (800c3fc <prvAddCurrentTaskToDelayedList+0x94>)
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	3304      	adds	r3, #4
 800c3c4:	4619      	mov	r1, r3
 800c3c6:	4610      	mov	r0, r2
 800c3c8:	f7fd ff79 	bl	800a2be <vListInsert>
}
 800c3cc:	e010      	b.n	800c3f0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c3ce:	4b0e      	ldr	r3, [pc, #56]	; (800c408 <prvAddCurrentTaskToDelayedList+0xa0>)
 800c3d0:	681a      	ldr	r2, [r3, #0]
 800c3d2:	4b0a      	ldr	r3, [pc, #40]	; (800c3fc <prvAddCurrentTaskToDelayedList+0x94>)
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	3304      	adds	r3, #4
 800c3d8:	4619      	mov	r1, r3
 800c3da:	4610      	mov	r0, r2
 800c3dc:	f7fd ff6f 	bl	800a2be <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800c3e0:	4b0a      	ldr	r3, [pc, #40]	; (800c40c <prvAddCurrentTaskToDelayedList+0xa4>)
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	68ba      	ldr	r2, [r7, #8]
 800c3e6:	429a      	cmp	r2, r3
 800c3e8:	d202      	bcs.n	800c3f0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800c3ea:	4a08      	ldr	r2, [pc, #32]	; (800c40c <prvAddCurrentTaskToDelayedList+0xa4>)
 800c3ec:	68bb      	ldr	r3, [r7, #8]
 800c3ee:	6013      	str	r3, [r2, #0]
}
 800c3f0:	bf00      	nop
 800c3f2:	3710      	adds	r7, #16
 800c3f4:	46bd      	mov	sp, r7
 800c3f6:	bd80      	pop	{r7, pc}
 800c3f8:	20001090 	.word	0x20001090
 800c3fc:	20000bb8 	.word	0x20000bb8
 800c400:	20001078 	.word	0x20001078
 800c404:	20001048 	.word	0x20001048
 800c408:	20001044 	.word	0x20001044
 800c40c:	200010ac 	.word	0x200010ac

0800c410 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800c410:	b580      	push	{r7, lr}
 800c412:	b08a      	sub	sp, #40	; 0x28
 800c414:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800c416:	2300      	movs	r3, #0
 800c418:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800c41a:	f000 fb07 	bl	800ca2c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800c41e:	4b1c      	ldr	r3, [pc, #112]	; (800c490 <xTimerCreateTimerTask+0x80>)
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	2b00      	cmp	r3, #0
 800c424:	d021      	beq.n	800c46a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800c426:	2300      	movs	r3, #0
 800c428:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800c42a:	2300      	movs	r3, #0
 800c42c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800c42e:	1d3a      	adds	r2, r7, #4
 800c430:	f107 0108 	add.w	r1, r7, #8
 800c434:	f107 030c 	add.w	r3, r7, #12
 800c438:	4618      	mov	r0, r3
 800c43a:	f7fd fed5 	bl	800a1e8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800c43e:	6879      	ldr	r1, [r7, #4]
 800c440:	68bb      	ldr	r3, [r7, #8]
 800c442:	68fa      	ldr	r2, [r7, #12]
 800c444:	9202      	str	r2, [sp, #8]
 800c446:	9301      	str	r3, [sp, #4]
 800c448:	2302      	movs	r3, #2
 800c44a:	9300      	str	r3, [sp, #0]
 800c44c:	2300      	movs	r3, #0
 800c44e:	460a      	mov	r2, r1
 800c450:	4910      	ldr	r1, [pc, #64]	; (800c494 <xTimerCreateTimerTask+0x84>)
 800c452:	4811      	ldr	r0, [pc, #68]	; (800c498 <xTimerCreateTimerTask+0x88>)
 800c454:	f7fe ffa4 	bl	800b3a0 <xTaskCreateStatic>
 800c458:	4603      	mov	r3, r0
 800c45a:	4a10      	ldr	r2, [pc, #64]	; (800c49c <xTimerCreateTimerTask+0x8c>)
 800c45c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800c45e:	4b0f      	ldr	r3, [pc, #60]	; (800c49c <xTimerCreateTimerTask+0x8c>)
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	2b00      	cmp	r3, #0
 800c464:	d001      	beq.n	800c46a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800c466:	2301      	movs	r3, #1
 800c468:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800c46a:	697b      	ldr	r3, [r7, #20]
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d10a      	bne.n	800c486 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800c470:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c474:	f383 8811 	msr	BASEPRI, r3
 800c478:	f3bf 8f6f 	isb	sy
 800c47c:	f3bf 8f4f 	dsb	sy
 800c480:	613b      	str	r3, [r7, #16]
}
 800c482:	bf00      	nop
 800c484:	e7fe      	b.n	800c484 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800c486:	697b      	ldr	r3, [r7, #20]
}
 800c488:	4618      	mov	r0, r3
 800c48a:	3718      	adds	r7, #24
 800c48c:	46bd      	mov	sp, r7
 800c48e:	bd80      	pop	{r7, pc}
 800c490:	200010e8 	.word	0x200010e8
 800c494:	0800d558 	.word	0x0800d558
 800c498:	0800c5d5 	.word	0x0800c5d5
 800c49c:	200010ec 	.word	0x200010ec

0800c4a0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800c4a0:	b580      	push	{r7, lr}
 800c4a2:	b08a      	sub	sp, #40	; 0x28
 800c4a4:	af00      	add	r7, sp, #0
 800c4a6:	60f8      	str	r0, [r7, #12]
 800c4a8:	60b9      	str	r1, [r7, #8]
 800c4aa:	607a      	str	r2, [r7, #4]
 800c4ac:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800c4ae:	2300      	movs	r3, #0
 800c4b0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	2b00      	cmp	r3, #0
 800c4b6:	d10a      	bne.n	800c4ce <xTimerGenericCommand+0x2e>
	__asm volatile
 800c4b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4bc:	f383 8811 	msr	BASEPRI, r3
 800c4c0:	f3bf 8f6f 	isb	sy
 800c4c4:	f3bf 8f4f 	dsb	sy
 800c4c8:	623b      	str	r3, [r7, #32]
}
 800c4ca:	bf00      	nop
 800c4cc:	e7fe      	b.n	800c4cc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800c4ce:	4b1a      	ldr	r3, [pc, #104]	; (800c538 <xTimerGenericCommand+0x98>)
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	d02a      	beq.n	800c52c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800c4d6:	68bb      	ldr	r3, [r7, #8]
 800c4d8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800c4e2:	68bb      	ldr	r3, [r7, #8]
 800c4e4:	2b05      	cmp	r3, #5
 800c4e6:	dc18      	bgt.n	800c51a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800c4e8:	f7ff fdb4 	bl	800c054 <xTaskGetSchedulerState>
 800c4ec:	4603      	mov	r3, r0
 800c4ee:	2b02      	cmp	r3, #2
 800c4f0:	d109      	bne.n	800c506 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800c4f2:	4b11      	ldr	r3, [pc, #68]	; (800c538 <xTimerGenericCommand+0x98>)
 800c4f4:	6818      	ldr	r0, [r3, #0]
 800c4f6:	f107 0110 	add.w	r1, r7, #16
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c4fe:	f7fe f8e9 	bl	800a6d4 <xQueueGenericSend>
 800c502:	6278      	str	r0, [r7, #36]	; 0x24
 800c504:	e012      	b.n	800c52c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800c506:	4b0c      	ldr	r3, [pc, #48]	; (800c538 <xTimerGenericCommand+0x98>)
 800c508:	6818      	ldr	r0, [r3, #0]
 800c50a:	f107 0110 	add.w	r1, r7, #16
 800c50e:	2300      	movs	r3, #0
 800c510:	2200      	movs	r2, #0
 800c512:	f7fe f8df 	bl	800a6d4 <xQueueGenericSend>
 800c516:	6278      	str	r0, [r7, #36]	; 0x24
 800c518:	e008      	b.n	800c52c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800c51a:	4b07      	ldr	r3, [pc, #28]	; (800c538 <xTimerGenericCommand+0x98>)
 800c51c:	6818      	ldr	r0, [r3, #0]
 800c51e:	f107 0110 	add.w	r1, r7, #16
 800c522:	2300      	movs	r3, #0
 800c524:	683a      	ldr	r2, [r7, #0]
 800c526:	f7fe f9d3 	bl	800a8d0 <xQueueGenericSendFromISR>
 800c52a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800c52c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c52e:	4618      	mov	r0, r3
 800c530:	3728      	adds	r7, #40	; 0x28
 800c532:	46bd      	mov	sp, r7
 800c534:	bd80      	pop	{r7, pc}
 800c536:	bf00      	nop
 800c538:	200010e8 	.word	0x200010e8

0800c53c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800c53c:	b580      	push	{r7, lr}
 800c53e:	b088      	sub	sp, #32
 800c540:	af02      	add	r7, sp, #8
 800c542:	6078      	str	r0, [r7, #4]
 800c544:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c546:	4b22      	ldr	r3, [pc, #136]	; (800c5d0 <prvProcessExpiredTimer+0x94>)
 800c548:	681b      	ldr	r3, [r3, #0]
 800c54a:	68db      	ldr	r3, [r3, #12]
 800c54c:	68db      	ldr	r3, [r3, #12]
 800c54e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c550:	697b      	ldr	r3, [r7, #20]
 800c552:	3304      	adds	r3, #4
 800c554:	4618      	mov	r0, r3
 800c556:	f7fd feeb 	bl	800a330 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c55a:	697b      	ldr	r3, [r7, #20]
 800c55c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c560:	f003 0304 	and.w	r3, r3, #4
 800c564:	2b00      	cmp	r3, #0
 800c566:	d022      	beq.n	800c5ae <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800c568:	697b      	ldr	r3, [r7, #20]
 800c56a:	699a      	ldr	r2, [r3, #24]
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	18d1      	adds	r1, r2, r3
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	683a      	ldr	r2, [r7, #0]
 800c574:	6978      	ldr	r0, [r7, #20]
 800c576:	f000 f8d1 	bl	800c71c <prvInsertTimerInActiveList>
 800c57a:	4603      	mov	r3, r0
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d01f      	beq.n	800c5c0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c580:	2300      	movs	r3, #0
 800c582:	9300      	str	r3, [sp, #0]
 800c584:	2300      	movs	r3, #0
 800c586:	687a      	ldr	r2, [r7, #4]
 800c588:	2100      	movs	r1, #0
 800c58a:	6978      	ldr	r0, [r7, #20]
 800c58c:	f7ff ff88 	bl	800c4a0 <xTimerGenericCommand>
 800c590:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c592:	693b      	ldr	r3, [r7, #16]
 800c594:	2b00      	cmp	r3, #0
 800c596:	d113      	bne.n	800c5c0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800c598:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c59c:	f383 8811 	msr	BASEPRI, r3
 800c5a0:	f3bf 8f6f 	isb	sy
 800c5a4:	f3bf 8f4f 	dsb	sy
 800c5a8:	60fb      	str	r3, [r7, #12]
}
 800c5aa:	bf00      	nop
 800c5ac:	e7fe      	b.n	800c5ac <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c5ae:	697b      	ldr	r3, [r7, #20]
 800c5b0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c5b4:	f023 0301 	bic.w	r3, r3, #1
 800c5b8:	b2da      	uxtb	r2, r3
 800c5ba:	697b      	ldr	r3, [r7, #20]
 800c5bc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c5c0:	697b      	ldr	r3, [r7, #20]
 800c5c2:	6a1b      	ldr	r3, [r3, #32]
 800c5c4:	6978      	ldr	r0, [r7, #20]
 800c5c6:	4798      	blx	r3
}
 800c5c8:	bf00      	nop
 800c5ca:	3718      	adds	r7, #24
 800c5cc:	46bd      	mov	sp, r7
 800c5ce:	bd80      	pop	{r7, pc}
 800c5d0:	200010e0 	.word	0x200010e0

0800c5d4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c5d4:	b580      	push	{r7, lr}
 800c5d6:	b084      	sub	sp, #16
 800c5d8:	af00      	add	r7, sp, #0
 800c5da:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c5dc:	f107 0308 	add.w	r3, r7, #8
 800c5e0:	4618      	mov	r0, r3
 800c5e2:	f000 f857 	bl	800c694 <prvGetNextExpireTime>
 800c5e6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c5e8:	68bb      	ldr	r3, [r7, #8]
 800c5ea:	4619      	mov	r1, r3
 800c5ec:	68f8      	ldr	r0, [r7, #12]
 800c5ee:	f000 f803 	bl	800c5f8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c5f2:	f000 f8d5 	bl	800c7a0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c5f6:	e7f1      	b.n	800c5dc <prvTimerTask+0x8>

0800c5f8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c5f8:	b580      	push	{r7, lr}
 800c5fa:	b084      	sub	sp, #16
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	6078      	str	r0, [r7, #4]
 800c600:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c602:	f7ff f929 	bl	800b858 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c606:	f107 0308 	add.w	r3, r7, #8
 800c60a:	4618      	mov	r0, r3
 800c60c:	f000 f866 	bl	800c6dc <prvSampleTimeNow>
 800c610:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c612:	68bb      	ldr	r3, [r7, #8]
 800c614:	2b00      	cmp	r3, #0
 800c616:	d130      	bne.n	800c67a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c618:	683b      	ldr	r3, [r7, #0]
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d10a      	bne.n	800c634 <prvProcessTimerOrBlockTask+0x3c>
 800c61e:	687a      	ldr	r2, [r7, #4]
 800c620:	68fb      	ldr	r3, [r7, #12]
 800c622:	429a      	cmp	r2, r3
 800c624:	d806      	bhi.n	800c634 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c626:	f7ff f925 	bl	800b874 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c62a:	68f9      	ldr	r1, [r7, #12]
 800c62c:	6878      	ldr	r0, [r7, #4]
 800c62e:	f7ff ff85 	bl	800c53c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c632:	e024      	b.n	800c67e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c634:	683b      	ldr	r3, [r7, #0]
 800c636:	2b00      	cmp	r3, #0
 800c638:	d008      	beq.n	800c64c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c63a:	4b13      	ldr	r3, [pc, #76]	; (800c688 <prvProcessTimerOrBlockTask+0x90>)
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	2b00      	cmp	r3, #0
 800c642:	d101      	bne.n	800c648 <prvProcessTimerOrBlockTask+0x50>
 800c644:	2301      	movs	r3, #1
 800c646:	e000      	b.n	800c64a <prvProcessTimerOrBlockTask+0x52>
 800c648:	2300      	movs	r3, #0
 800c64a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c64c:	4b0f      	ldr	r3, [pc, #60]	; (800c68c <prvProcessTimerOrBlockTask+0x94>)
 800c64e:	6818      	ldr	r0, [r3, #0]
 800c650:	687a      	ldr	r2, [r7, #4]
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	1ad3      	subs	r3, r2, r3
 800c656:	683a      	ldr	r2, [r7, #0]
 800c658:	4619      	mov	r1, r3
 800c65a:	f7fe fe6d 	bl	800b338 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c65e:	f7ff f909 	bl	800b874 <xTaskResumeAll>
 800c662:	4603      	mov	r3, r0
 800c664:	2b00      	cmp	r3, #0
 800c666:	d10a      	bne.n	800c67e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c668:	4b09      	ldr	r3, [pc, #36]	; (800c690 <prvProcessTimerOrBlockTask+0x98>)
 800c66a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c66e:	601a      	str	r2, [r3, #0]
 800c670:	f3bf 8f4f 	dsb	sy
 800c674:	f3bf 8f6f 	isb	sy
}
 800c678:	e001      	b.n	800c67e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c67a:	f7ff f8fb 	bl	800b874 <xTaskResumeAll>
}
 800c67e:	bf00      	nop
 800c680:	3710      	adds	r7, #16
 800c682:	46bd      	mov	sp, r7
 800c684:	bd80      	pop	{r7, pc}
 800c686:	bf00      	nop
 800c688:	200010e4 	.word	0x200010e4
 800c68c:	200010e8 	.word	0x200010e8
 800c690:	e000ed04 	.word	0xe000ed04

0800c694 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c694:	b480      	push	{r7}
 800c696:	b085      	sub	sp, #20
 800c698:	af00      	add	r7, sp, #0
 800c69a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c69c:	4b0e      	ldr	r3, [pc, #56]	; (800c6d8 <prvGetNextExpireTime+0x44>)
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d101      	bne.n	800c6aa <prvGetNextExpireTime+0x16>
 800c6a6:	2201      	movs	r2, #1
 800c6a8:	e000      	b.n	800c6ac <prvGetNextExpireTime+0x18>
 800c6aa:	2200      	movs	r2, #0
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c6b0:	687b      	ldr	r3, [r7, #4]
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d105      	bne.n	800c6c4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c6b8:	4b07      	ldr	r3, [pc, #28]	; (800c6d8 <prvGetNextExpireTime+0x44>)
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	68db      	ldr	r3, [r3, #12]
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	60fb      	str	r3, [r7, #12]
 800c6c2:	e001      	b.n	800c6c8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c6c4:	2300      	movs	r3, #0
 800c6c6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c6c8:	68fb      	ldr	r3, [r7, #12]
}
 800c6ca:	4618      	mov	r0, r3
 800c6cc:	3714      	adds	r7, #20
 800c6ce:	46bd      	mov	sp, r7
 800c6d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6d4:	4770      	bx	lr
 800c6d6:	bf00      	nop
 800c6d8:	200010e0 	.word	0x200010e0

0800c6dc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c6dc:	b580      	push	{r7, lr}
 800c6de:	b084      	sub	sp, #16
 800c6e0:	af00      	add	r7, sp, #0
 800c6e2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c6e4:	f7ff f964 	bl	800b9b0 <xTaskGetTickCount>
 800c6e8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c6ea:	4b0b      	ldr	r3, [pc, #44]	; (800c718 <prvSampleTimeNow+0x3c>)
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	68fa      	ldr	r2, [r7, #12]
 800c6f0:	429a      	cmp	r2, r3
 800c6f2:	d205      	bcs.n	800c700 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c6f4:	f000 f936 	bl	800c964 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	2201      	movs	r2, #1
 800c6fc:	601a      	str	r2, [r3, #0]
 800c6fe:	e002      	b.n	800c706 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	2200      	movs	r2, #0
 800c704:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c706:	4a04      	ldr	r2, [pc, #16]	; (800c718 <prvSampleTimeNow+0x3c>)
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c70c:	68fb      	ldr	r3, [r7, #12]
}
 800c70e:	4618      	mov	r0, r3
 800c710:	3710      	adds	r7, #16
 800c712:	46bd      	mov	sp, r7
 800c714:	bd80      	pop	{r7, pc}
 800c716:	bf00      	nop
 800c718:	200010f0 	.word	0x200010f0

0800c71c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c71c:	b580      	push	{r7, lr}
 800c71e:	b086      	sub	sp, #24
 800c720:	af00      	add	r7, sp, #0
 800c722:	60f8      	str	r0, [r7, #12]
 800c724:	60b9      	str	r1, [r7, #8]
 800c726:	607a      	str	r2, [r7, #4]
 800c728:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c72a:	2300      	movs	r3, #0
 800c72c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	68ba      	ldr	r2, [r7, #8]
 800c732:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	68fa      	ldr	r2, [r7, #12]
 800c738:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c73a:	68ba      	ldr	r2, [r7, #8]
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	429a      	cmp	r2, r3
 800c740:	d812      	bhi.n	800c768 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c742:	687a      	ldr	r2, [r7, #4]
 800c744:	683b      	ldr	r3, [r7, #0]
 800c746:	1ad2      	subs	r2, r2, r3
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	699b      	ldr	r3, [r3, #24]
 800c74c:	429a      	cmp	r2, r3
 800c74e:	d302      	bcc.n	800c756 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c750:	2301      	movs	r3, #1
 800c752:	617b      	str	r3, [r7, #20]
 800c754:	e01b      	b.n	800c78e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c756:	4b10      	ldr	r3, [pc, #64]	; (800c798 <prvInsertTimerInActiveList+0x7c>)
 800c758:	681a      	ldr	r2, [r3, #0]
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	3304      	adds	r3, #4
 800c75e:	4619      	mov	r1, r3
 800c760:	4610      	mov	r0, r2
 800c762:	f7fd fdac 	bl	800a2be <vListInsert>
 800c766:	e012      	b.n	800c78e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c768:	687a      	ldr	r2, [r7, #4]
 800c76a:	683b      	ldr	r3, [r7, #0]
 800c76c:	429a      	cmp	r2, r3
 800c76e:	d206      	bcs.n	800c77e <prvInsertTimerInActiveList+0x62>
 800c770:	68ba      	ldr	r2, [r7, #8]
 800c772:	683b      	ldr	r3, [r7, #0]
 800c774:	429a      	cmp	r2, r3
 800c776:	d302      	bcc.n	800c77e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c778:	2301      	movs	r3, #1
 800c77a:	617b      	str	r3, [r7, #20]
 800c77c:	e007      	b.n	800c78e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c77e:	4b07      	ldr	r3, [pc, #28]	; (800c79c <prvInsertTimerInActiveList+0x80>)
 800c780:	681a      	ldr	r2, [r3, #0]
 800c782:	68fb      	ldr	r3, [r7, #12]
 800c784:	3304      	adds	r3, #4
 800c786:	4619      	mov	r1, r3
 800c788:	4610      	mov	r0, r2
 800c78a:	f7fd fd98 	bl	800a2be <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c78e:	697b      	ldr	r3, [r7, #20]
}
 800c790:	4618      	mov	r0, r3
 800c792:	3718      	adds	r7, #24
 800c794:	46bd      	mov	sp, r7
 800c796:	bd80      	pop	{r7, pc}
 800c798:	200010e4 	.word	0x200010e4
 800c79c:	200010e0 	.word	0x200010e0

0800c7a0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c7a0:	b580      	push	{r7, lr}
 800c7a2:	b08e      	sub	sp, #56	; 0x38
 800c7a4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c7a6:	e0ca      	b.n	800c93e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	da18      	bge.n	800c7e0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c7ae:	1d3b      	adds	r3, r7, #4
 800c7b0:	3304      	adds	r3, #4
 800c7b2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c7b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d10a      	bne.n	800c7d0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800c7ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7be:	f383 8811 	msr	BASEPRI, r3
 800c7c2:	f3bf 8f6f 	isb	sy
 800c7c6:	f3bf 8f4f 	dsb	sy
 800c7ca:	61fb      	str	r3, [r7, #28]
}
 800c7cc:	bf00      	nop
 800c7ce:	e7fe      	b.n	800c7ce <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c7d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c7d6:	6850      	ldr	r0, [r2, #4]
 800c7d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c7da:	6892      	ldr	r2, [r2, #8]
 800c7dc:	4611      	mov	r1, r2
 800c7de:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	f2c0 80aa 	blt.w	800c93c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c7ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7ee:	695b      	ldr	r3, [r3, #20]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d004      	beq.n	800c7fe <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c7f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c7f6:	3304      	adds	r3, #4
 800c7f8:	4618      	mov	r0, r3
 800c7fa:	f7fd fd99 	bl	800a330 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c7fe:	463b      	mov	r3, r7
 800c800:	4618      	mov	r0, r3
 800c802:	f7ff ff6b 	bl	800c6dc <prvSampleTimeNow>
 800c806:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	2b09      	cmp	r3, #9
 800c80c:	f200 8097 	bhi.w	800c93e <prvProcessReceivedCommands+0x19e>
 800c810:	a201      	add	r2, pc, #4	; (adr r2, 800c818 <prvProcessReceivedCommands+0x78>)
 800c812:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c816:	bf00      	nop
 800c818:	0800c841 	.word	0x0800c841
 800c81c:	0800c841 	.word	0x0800c841
 800c820:	0800c841 	.word	0x0800c841
 800c824:	0800c8b5 	.word	0x0800c8b5
 800c828:	0800c8c9 	.word	0x0800c8c9
 800c82c:	0800c913 	.word	0x0800c913
 800c830:	0800c841 	.word	0x0800c841
 800c834:	0800c841 	.word	0x0800c841
 800c838:	0800c8b5 	.word	0x0800c8b5
 800c83c:	0800c8c9 	.word	0x0800c8c9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c842:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c846:	f043 0301 	orr.w	r3, r3, #1
 800c84a:	b2da      	uxtb	r2, r3
 800c84c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c84e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c852:	68ba      	ldr	r2, [r7, #8]
 800c854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c856:	699b      	ldr	r3, [r3, #24]
 800c858:	18d1      	adds	r1, r2, r3
 800c85a:	68bb      	ldr	r3, [r7, #8]
 800c85c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c85e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c860:	f7ff ff5c 	bl	800c71c <prvInsertTimerInActiveList>
 800c864:	4603      	mov	r3, r0
 800c866:	2b00      	cmp	r3, #0
 800c868:	d069      	beq.n	800c93e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c86a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c86c:	6a1b      	ldr	r3, [r3, #32]
 800c86e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c870:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c872:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c874:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c878:	f003 0304 	and.w	r3, r3, #4
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d05e      	beq.n	800c93e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c880:	68ba      	ldr	r2, [r7, #8]
 800c882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c884:	699b      	ldr	r3, [r3, #24]
 800c886:	441a      	add	r2, r3
 800c888:	2300      	movs	r3, #0
 800c88a:	9300      	str	r3, [sp, #0]
 800c88c:	2300      	movs	r3, #0
 800c88e:	2100      	movs	r1, #0
 800c890:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c892:	f7ff fe05 	bl	800c4a0 <xTimerGenericCommand>
 800c896:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c898:	6a3b      	ldr	r3, [r7, #32]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d14f      	bne.n	800c93e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800c89e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8a2:	f383 8811 	msr	BASEPRI, r3
 800c8a6:	f3bf 8f6f 	isb	sy
 800c8aa:	f3bf 8f4f 	dsb	sy
 800c8ae:	61bb      	str	r3, [r7, #24]
}
 800c8b0:	bf00      	nop
 800c8b2:	e7fe      	b.n	800c8b2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c8b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8b6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c8ba:	f023 0301 	bic.w	r3, r3, #1
 800c8be:	b2da      	uxtb	r2, r3
 800c8c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8c2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800c8c6:	e03a      	b.n	800c93e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c8c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c8ce:	f043 0301 	orr.w	r3, r3, #1
 800c8d2:	b2da      	uxtb	r2, r3
 800c8d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8d6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c8da:	68ba      	ldr	r2, [r7, #8]
 800c8dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8de:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c8e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8e2:	699b      	ldr	r3, [r3, #24]
 800c8e4:	2b00      	cmp	r3, #0
 800c8e6:	d10a      	bne.n	800c8fe <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800c8e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8ec:	f383 8811 	msr	BASEPRI, r3
 800c8f0:	f3bf 8f6f 	isb	sy
 800c8f4:	f3bf 8f4f 	dsb	sy
 800c8f8:	617b      	str	r3, [r7, #20]
}
 800c8fa:	bf00      	nop
 800c8fc:	e7fe      	b.n	800c8fc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c8fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c900:	699a      	ldr	r2, [r3, #24]
 800c902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c904:	18d1      	adds	r1, r2, r3
 800c906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c908:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c90a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c90c:	f7ff ff06 	bl	800c71c <prvInsertTimerInActiveList>
					break;
 800c910:	e015      	b.n	800c93e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c914:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c918:	f003 0302 	and.w	r3, r3, #2
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d103      	bne.n	800c928 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800c920:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c922:	f000 fbdd 	bl	800d0e0 <vPortFree>
 800c926:	e00a      	b.n	800c93e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c92a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c92e:	f023 0301 	bic.w	r3, r3, #1
 800c932:	b2da      	uxtb	r2, r3
 800c934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c936:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c93a:	e000      	b.n	800c93e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800c93c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c93e:	4b08      	ldr	r3, [pc, #32]	; (800c960 <prvProcessReceivedCommands+0x1c0>)
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	1d39      	adds	r1, r7, #4
 800c944:	2200      	movs	r2, #0
 800c946:	4618      	mov	r0, r3
 800c948:	f7fe f8ea 	bl	800ab20 <xQueueReceive>
 800c94c:	4603      	mov	r3, r0
 800c94e:	2b00      	cmp	r3, #0
 800c950:	f47f af2a 	bne.w	800c7a8 <prvProcessReceivedCommands+0x8>
	}
}
 800c954:	bf00      	nop
 800c956:	bf00      	nop
 800c958:	3730      	adds	r7, #48	; 0x30
 800c95a:	46bd      	mov	sp, r7
 800c95c:	bd80      	pop	{r7, pc}
 800c95e:	bf00      	nop
 800c960:	200010e8 	.word	0x200010e8

0800c964 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c964:	b580      	push	{r7, lr}
 800c966:	b088      	sub	sp, #32
 800c968:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c96a:	e048      	b.n	800c9fe <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c96c:	4b2d      	ldr	r3, [pc, #180]	; (800ca24 <prvSwitchTimerLists+0xc0>)
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	68db      	ldr	r3, [r3, #12]
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c976:	4b2b      	ldr	r3, [pc, #172]	; (800ca24 <prvSwitchTimerLists+0xc0>)
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	68db      	ldr	r3, [r3, #12]
 800c97c:	68db      	ldr	r3, [r3, #12]
 800c97e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c980:	68fb      	ldr	r3, [r7, #12]
 800c982:	3304      	adds	r3, #4
 800c984:	4618      	mov	r0, r3
 800c986:	f7fd fcd3 	bl	800a330 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	6a1b      	ldr	r3, [r3, #32]
 800c98e:	68f8      	ldr	r0, [r7, #12]
 800c990:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c998:	f003 0304 	and.w	r3, r3, #4
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d02e      	beq.n	800c9fe <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c9a0:	68fb      	ldr	r3, [r7, #12]
 800c9a2:	699b      	ldr	r3, [r3, #24]
 800c9a4:	693a      	ldr	r2, [r7, #16]
 800c9a6:	4413      	add	r3, r2
 800c9a8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c9aa:	68ba      	ldr	r2, [r7, #8]
 800c9ac:	693b      	ldr	r3, [r7, #16]
 800c9ae:	429a      	cmp	r2, r3
 800c9b0:	d90e      	bls.n	800c9d0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	68ba      	ldr	r2, [r7, #8]
 800c9b6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	68fa      	ldr	r2, [r7, #12]
 800c9bc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c9be:	4b19      	ldr	r3, [pc, #100]	; (800ca24 <prvSwitchTimerLists+0xc0>)
 800c9c0:	681a      	ldr	r2, [r3, #0]
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	3304      	adds	r3, #4
 800c9c6:	4619      	mov	r1, r3
 800c9c8:	4610      	mov	r0, r2
 800c9ca:	f7fd fc78 	bl	800a2be <vListInsert>
 800c9ce:	e016      	b.n	800c9fe <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c9d0:	2300      	movs	r3, #0
 800c9d2:	9300      	str	r3, [sp, #0]
 800c9d4:	2300      	movs	r3, #0
 800c9d6:	693a      	ldr	r2, [r7, #16]
 800c9d8:	2100      	movs	r1, #0
 800c9da:	68f8      	ldr	r0, [r7, #12]
 800c9dc:	f7ff fd60 	bl	800c4a0 <xTimerGenericCommand>
 800c9e0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d10a      	bne.n	800c9fe <prvSwitchTimerLists+0x9a>
	__asm volatile
 800c9e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c9ec:	f383 8811 	msr	BASEPRI, r3
 800c9f0:	f3bf 8f6f 	isb	sy
 800c9f4:	f3bf 8f4f 	dsb	sy
 800c9f8:	603b      	str	r3, [r7, #0]
}
 800c9fa:	bf00      	nop
 800c9fc:	e7fe      	b.n	800c9fc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c9fe:	4b09      	ldr	r3, [pc, #36]	; (800ca24 <prvSwitchTimerLists+0xc0>)
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	2b00      	cmp	r3, #0
 800ca06:	d1b1      	bne.n	800c96c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ca08:	4b06      	ldr	r3, [pc, #24]	; (800ca24 <prvSwitchTimerLists+0xc0>)
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ca0e:	4b06      	ldr	r3, [pc, #24]	; (800ca28 <prvSwitchTimerLists+0xc4>)
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	4a04      	ldr	r2, [pc, #16]	; (800ca24 <prvSwitchTimerLists+0xc0>)
 800ca14:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ca16:	4a04      	ldr	r2, [pc, #16]	; (800ca28 <prvSwitchTimerLists+0xc4>)
 800ca18:	697b      	ldr	r3, [r7, #20]
 800ca1a:	6013      	str	r3, [r2, #0]
}
 800ca1c:	bf00      	nop
 800ca1e:	3718      	adds	r7, #24
 800ca20:	46bd      	mov	sp, r7
 800ca22:	bd80      	pop	{r7, pc}
 800ca24:	200010e0 	.word	0x200010e0
 800ca28:	200010e4 	.word	0x200010e4

0800ca2c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ca2c:	b580      	push	{r7, lr}
 800ca2e:	b082      	sub	sp, #8
 800ca30:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ca32:	f000 f967 	bl	800cd04 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ca36:	4b15      	ldr	r3, [pc, #84]	; (800ca8c <prvCheckForValidListAndQueue+0x60>)
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d120      	bne.n	800ca80 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ca3e:	4814      	ldr	r0, [pc, #80]	; (800ca90 <prvCheckForValidListAndQueue+0x64>)
 800ca40:	f7fd fbec 	bl	800a21c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ca44:	4813      	ldr	r0, [pc, #76]	; (800ca94 <prvCheckForValidListAndQueue+0x68>)
 800ca46:	f7fd fbe9 	bl	800a21c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ca4a:	4b13      	ldr	r3, [pc, #76]	; (800ca98 <prvCheckForValidListAndQueue+0x6c>)
 800ca4c:	4a10      	ldr	r2, [pc, #64]	; (800ca90 <prvCheckForValidListAndQueue+0x64>)
 800ca4e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ca50:	4b12      	ldr	r3, [pc, #72]	; (800ca9c <prvCheckForValidListAndQueue+0x70>)
 800ca52:	4a10      	ldr	r2, [pc, #64]	; (800ca94 <prvCheckForValidListAndQueue+0x68>)
 800ca54:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ca56:	2300      	movs	r3, #0
 800ca58:	9300      	str	r3, [sp, #0]
 800ca5a:	4b11      	ldr	r3, [pc, #68]	; (800caa0 <prvCheckForValidListAndQueue+0x74>)
 800ca5c:	4a11      	ldr	r2, [pc, #68]	; (800caa4 <prvCheckForValidListAndQueue+0x78>)
 800ca5e:	2110      	movs	r1, #16
 800ca60:	200a      	movs	r0, #10
 800ca62:	f7fd fcf7 	bl	800a454 <xQueueGenericCreateStatic>
 800ca66:	4603      	mov	r3, r0
 800ca68:	4a08      	ldr	r2, [pc, #32]	; (800ca8c <prvCheckForValidListAndQueue+0x60>)
 800ca6a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ca6c:	4b07      	ldr	r3, [pc, #28]	; (800ca8c <prvCheckForValidListAndQueue+0x60>)
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d005      	beq.n	800ca80 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ca74:	4b05      	ldr	r3, [pc, #20]	; (800ca8c <prvCheckForValidListAndQueue+0x60>)
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	490b      	ldr	r1, [pc, #44]	; (800caa8 <prvCheckForValidListAndQueue+0x7c>)
 800ca7a:	4618      	mov	r0, r3
 800ca7c:	f7fe fc08 	bl	800b290 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ca80:	f000 f970 	bl	800cd64 <vPortExitCritical>
}
 800ca84:	bf00      	nop
 800ca86:	46bd      	mov	sp, r7
 800ca88:	bd80      	pop	{r7, pc}
 800ca8a:	bf00      	nop
 800ca8c:	200010e8 	.word	0x200010e8
 800ca90:	200010b8 	.word	0x200010b8
 800ca94:	200010cc 	.word	0x200010cc
 800ca98:	200010e0 	.word	0x200010e0
 800ca9c:	200010e4 	.word	0x200010e4
 800caa0:	20001194 	.word	0x20001194
 800caa4:	200010f4 	.word	0x200010f4
 800caa8:	0800d560 	.word	0x0800d560

0800caac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800caac:	b480      	push	{r7}
 800caae:	b085      	sub	sp, #20
 800cab0:	af00      	add	r7, sp, #0
 800cab2:	60f8      	str	r0, [r7, #12]
 800cab4:	60b9      	str	r1, [r7, #8]
 800cab6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	3b04      	subs	r3, #4
 800cabc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800cabe:	68fb      	ldr	r3, [r7, #12]
 800cac0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800cac4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	3b04      	subs	r3, #4
 800caca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800cacc:	68bb      	ldr	r3, [r7, #8]
 800cace:	f023 0201 	bic.w	r2, r3, #1
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	3b04      	subs	r3, #4
 800cada:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800cadc:	4a0c      	ldr	r2, [pc, #48]	; (800cb10 <pxPortInitialiseStack+0x64>)
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	3b14      	subs	r3, #20
 800cae6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800cae8:	687a      	ldr	r2, [r7, #4]
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	3b04      	subs	r3, #4
 800caf2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	f06f 0202 	mvn.w	r2, #2
 800cafa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	3b20      	subs	r3, #32
 800cb00:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800cb02:	68fb      	ldr	r3, [r7, #12]
}
 800cb04:	4618      	mov	r0, r3
 800cb06:	3714      	adds	r7, #20
 800cb08:	46bd      	mov	sp, r7
 800cb0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb0e:	4770      	bx	lr
 800cb10:	0800cb15 	.word	0x0800cb15

0800cb14 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800cb14:	b480      	push	{r7}
 800cb16:	b085      	sub	sp, #20
 800cb18:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800cb1a:	2300      	movs	r3, #0
 800cb1c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800cb1e:	4b12      	ldr	r3, [pc, #72]	; (800cb68 <prvTaskExitError+0x54>)
 800cb20:	681b      	ldr	r3, [r3, #0]
 800cb22:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cb26:	d00a      	beq.n	800cb3e <prvTaskExitError+0x2a>
	__asm volatile
 800cb28:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb2c:	f383 8811 	msr	BASEPRI, r3
 800cb30:	f3bf 8f6f 	isb	sy
 800cb34:	f3bf 8f4f 	dsb	sy
 800cb38:	60fb      	str	r3, [r7, #12]
}
 800cb3a:	bf00      	nop
 800cb3c:	e7fe      	b.n	800cb3c <prvTaskExitError+0x28>
	__asm volatile
 800cb3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb42:	f383 8811 	msr	BASEPRI, r3
 800cb46:	f3bf 8f6f 	isb	sy
 800cb4a:	f3bf 8f4f 	dsb	sy
 800cb4e:	60bb      	str	r3, [r7, #8]
}
 800cb50:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800cb52:	bf00      	nop
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d0fc      	beq.n	800cb54 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800cb5a:	bf00      	nop
 800cb5c:	bf00      	nop
 800cb5e:	3714      	adds	r7, #20
 800cb60:	46bd      	mov	sp, r7
 800cb62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb66:	4770      	bx	lr
 800cb68:	20000014 	.word	0x20000014
 800cb6c:	00000000 	.word	0x00000000

0800cb70 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800cb70:	4b07      	ldr	r3, [pc, #28]	; (800cb90 <pxCurrentTCBConst2>)
 800cb72:	6819      	ldr	r1, [r3, #0]
 800cb74:	6808      	ldr	r0, [r1, #0]
 800cb76:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb7a:	f380 8809 	msr	PSP, r0
 800cb7e:	f3bf 8f6f 	isb	sy
 800cb82:	f04f 0000 	mov.w	r0, #0
 800cb86:	f380 8811 	msr	BASEPRI, r0
 800cb8a:	4770      	bx	lr
 800cb8c:	f3af 8000 	nop.w

0800cb90 <pxCurrentTCBConst2>:
 800cb90:	20000bb8 	.word	0x20000bb8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800cb94:	bf00      	nop
 800cb96:	bf00      	nop

0800cb98 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800cb98:	4808      	ldr	r0, [pc, #32]	; (800cbbc <prvPortStartFirstTask+0x24>)
 800cb9a:	6800      	ldr	r0, [r0, #0]
 800cb9c:	6800      	ldr	r0, [r0, #0]
 800cb9e:	f380 8808 	msr	MSP, r0
 800cba2:	f04f 0000 	mov.w	r0, #0
 800cba6:	f380 8814 	msr	CONTROL, r0
 800cbaa:	b662      	cpsie	i
 800cbac:	b661      	cpsie	f
 800cbae:	f3bf 8f4f 	dsb	sy
 800cbb2:	f3bf 8f6f 	isb	sy
 800cbb6:	df00      	svc	0
 800cbb8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800cbba:	bf00      	nop
 800cbbc:	e000ed08 	.word	0xe000ed08

0800cbc0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800cbc0:	b580      	push	{r7, lr}
 800cbc2:	b086      	sub	sp, #24
 800cbc4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800cbc6:	4b46      	ldr	r3, [pc, #280]	; (800cce0 <xPortStartScheduler+0x120>)
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	4a46      	ldr	r2, [pc, #280]	; (800cce4 <xPortStartScheduler+0x124>)
 800cbcc:	4293      	cmp	r3, r2
 800cbce:	d10a      	bne.n	800cbe6 <xPortStartScheduler+0x26>
	__asm volatile
 800cbd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbd4:	f383 8811 	msr	BASEPRI, r3
 800cbd8:	f3bf 8f6f 	isb	sy
 800cbdc:	f3bf 8f4f 	dsb	sy
 800cbe0:	613b      	str	r3, [r7, #16]
}
 800cbe2:	bf00      	nop
 800cbe4:	e7fe      	b.n	800cbe4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800cbe6:	4b3e      	ldr	r3, [pc, #248]	; (800cce0 <xPortStartScheduler+0x120>)
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	4a3f      	ldr	r2, [pc, #252]	; (800cce8 <xPortStartScheduler+0x128>)
 800cbec:	4293      	cmp	r3, r2
 800cbee:	d10a      	bne.n	800cc06 <xPortStartScheduler+0x46>
	__asm volatile
 800cbf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cbf4:	f383 8811 	msr	BASEPRI, r3
 800cbf8:	f3bf 8f6f 	isb	sy
 800cbfc:	f3bf 8f4f 	dsb	sy
 800cc00:	60fb      	str	r3, [r7, #12]
}
 800cc02:	bf00      	nop
 800cc04:	e7fe      	b.n	800cc04 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800cc06:	4b39      	ldr	r3, [pc, #228]	; (800ccec <xPortStartScheduler+0x12c>)
 800cc08:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800cc0a:	697b      	ldr	r3, [r7, #20]
 800cc0c:	781b      	ldrb	r3, [r3, #0]
 800cc0e:	b2db      	uxtb	r3, r3
 800cc10:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800cc12:	697b      	ldr	r3, [r7, #20]
 800cc14:	22ff      	movs	r2, #255	; 0xff
 800cc16:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800cc18:	697b      	ldr	r3, [r7, #20]
 800cc1a:	781b      	ldrb	r3, [r3, #0]
 800cc1c:	b2db      	uxtb	r3, r3
 800cc1e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800cc20:	78fb      	ldrb	r3, [r7, #3]
 800cc22:	b2db      	uxtb	r3, r3
 800cc24:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800cc28:	b2da      	uxtb	r2, r3
 800cc2a:	4b31      	ldr	r3, [pc, #196]	; (800ccf0 <xPortStartScheduler+0x130>)
 800cc2c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800cc2e:	4b31      	ldr	r3, [pc, #196]	; (800ccf4 <xPortStartScheduler+0x134>)
 800cc30:	2207      	movs	r2, #7
 800cc32:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cc34:	e009      	b.n	800cc4a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800cc36:	4b2f      	ldr	r3, [pc, #188]	; (800ccf4 <xPortStartScheduler+0x134>)
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	3b01      	subs	r3, #1
 800cc3c:	4a2d      	ldr	r2, [pc, #180]	; (800ccf4 <xPortStartScheduler+0x134>)
 800cc3e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cc40:	78fb      	ldrb	r3, [r7, #3]
 800cc42:	b2db      	uxtb	r3, r3
 800cc44:	005b      	lsls	r3, r3, #1
 800cc46:	b2db      	uxtb	r3, r3
 800cc48:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cc4a:	78fb      	ldrb	r3, [r7, #3]
 800cc4c:	b2db      	uxtb	r3, r3
 800cc4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cc52:	2b80      	cmp	r3, #128	; 0x80
 800cc54:	d0ef      	beq.n	800cc36 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800cc56:	4b27      	ldr	r3, [pc, #156]	; (800ccf4 <xPortStartScheduler+0x134>)
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	f1c3 0307 	rsb	r3, r3, #7
 800cc5e:	2b04      	cmp	r3, #4
 800cc60:	d00a      	beq.n	800cc78 <xPortStartScheduler+0xb8>
	__asm volatile
 800cc62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc66:	f383 8811 	msr	BASEPRI, r3
 800cc6a:	f3bf 8f6f 	isb	sy
 800cc6e:	f3bf 8f4f 	dsb	sy
 800cc72:	60bb      	str	r3, [r7, #8]
}
 800cc74:	bf00      	nop
 800cc76:	e7fe      	b.n	800cc76 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cc78:	4b1e      	ldr	r3, [pc, #120]	; (800ccf4 <xPortStartScheduler+0x134>)
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	021b      	lsls	r3, r3, #8
 800cc7e:	4a1d      	ldr	r2, [pc, #116]	; (800ccf4 <xPortStartScheduler+0x134>)
 800cc80:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cc82:	4b1c      	ldr	r3, [pc, #112]	; (800ccf4 <xPortStartScheduler+0x134>)
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800cc8a:	4a1a      	ldr	r2, [pc, #104]	; (800ccf4 <xPortStartScheduler+0x134>)
 800cc8c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	b2da      	uxtb	r2, r3
 800cc92:	697b      	ldr	r3, [r7, #20]
 800cc94:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800cc96:	4b18      	ldr	r3, [pc, #96]	; (800ccf8 <xPortStartScheduler+0x138>)
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	4a17      	ldr	r2, [pc, #92]	; (800ccf8 <xPortStartScheduler+0x138>)
 800cc9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800cca0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800cca2:	4b15      	ldr	r3, [pc, #84]	; (800ccf8 <xPortStartScheduler+0x138>)
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	4a14      	ldr	r2, [pc, #80]	; (800ccf8 <xPortStartScheduler+0x138>)
 800cca8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ccac:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ccae:	f000 f8dd 	bl	800ce6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ccb2:	4b12      	ldr	r3, [pc, #72]	; (800ccfc <xPortStartScheduler+0x13c>)
 800ccb4:	2200      	movs	r2, #0
 800ccb6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ccb8:	f000 f8fc 	bl	800ceb4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ccbc:	4b10      	ldr	r3, [pc, #64]	; (800cd00 <xPortStartScheduler+0x140>)
 800ccbe:	681b      	ldr	r3, [r3, #0]
 800ccc0:	4a0f      	ldr	r2, [pc, #60]	; (800cd00 <xPortStartScheduler+0x140>)
 800ccc2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800ccc6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ccc8:	f7ff ff66 	bl	800cb98 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800cccc:	f7fe ff4c 	bl	800bb68 <vTaskSwitchContext>
	prvTaskExitError();
 800ccd0:	f7ff ff20 	bl	800cb14 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ccd4:	2300      	movs	r3, #0
}
 800ccd6:	4618      	mov	r0, r3
 800ccd8:	3718      	adds	r7, #24
 800ccda:	46bd      	mov	sp, r7
 800ccdc:	bd80      	pop	{r7, pc}
 800ccde:	bf00      	nop
 800cce0:	e000ed00 	.word	0xe000ed00
 800cce4:	410fc271 	.word	0x410fc271
 800cce8:	410fc270 	.word	0x410fc270
 800ccec:	e000e400 	.word	0xe000e400
 800ccf0:	200011e4 	.word	0x200011e4
 800ccf4:	200011e8 	.word	0x200011e8
 800ccf8:	e000ed20 	.word	0xe000ed20
 800ccfc:	20000014 	.word	0x20000014
 800cd00:	e000ef34 	.word	0xe000ef34

0800cd04 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cd04:	b480      	push	{r7}
 800cd06:	b083      	sub	sp, #12
 800cd08:	af00      	add	r7, sp, #0
	__asm volatile
 800cd0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd0e:	f383 8811 	msr	BASEPRI, r3
 800cd12:	f3bf 8f6f 	isb	sy
 800cd16:	f3bf 8f4f 	dsb	sy
 800cd1a:	607b      	str	r3, [r7, #4]
}
 800cd1c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800cd1e:	4b0f      	ldr	r3, [pc, #60]	; (800cd5c <vPortEnterCritical+0x58>)
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	3301      	adds	r3, #1
 800cd24:	4a0d      	ldr	r2, [pc, #52]	; (800cd5c <vPortEnterCritical+0x58>)
 800cd26:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800cd28:	4b0c      	ldr	r3, [pc, #48]	; (800cd5c <vPortEnterCritical+0x58>)
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	2b01      	cmp	r3, #1
 800cd2e:	d10f      	bne.n	800cd50 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cd30:	4b0b      	ldr	r3, [pc, #44]	; (800cd60 <vPortEnterCritical+0x5c>)
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	b2db      	uxtb	r3, r3
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d00a      	beq.n	800cd50 <vPortEnterCritical+0x4c>
	__asm volatile
 800cd3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd3e:	f383 8811 	msr	BASEPRI, r3
 800cd42:	f3bf 8f6f 	isb	sy
 800cd46:	f3bf 8f4f 	dsb	sy
 800cd4a:	603b      	str	r3, [r7, #0]
}
 800cd4c:	bf00      	nop
 800cd4e:	e7fe      	b.n	800cd4e <vPortEnterCritical+0x4a>
	}
}
 800cd50:	bf00      	nop
 800cd52:	370c      	adds	r7, #12
 800cd54:	46bd      	mov	sp, r7
 800cd56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd5a:	4770      	bx	lr
 800cd5c:	20000014 	.word	0x20000014
 800cd60:	e000ed04 	.word	0xe000ed04

0800cd64 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800cd64:	b480      	push	{r7}
 800cd66:	b083      	sub	sp, #12
 800cd68:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800cd6a:	4b12      	ldr	r3, [pc, #72]	; (800cdb4 <vPortExitCritical+0x50>)
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d10a      	bne.n	800cd88 <vPortExitCritical+0x24>
	__asm volatile
 800cd72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd76:	f383 8811 	msr	BASEPRI, r3
 800cd7a:	f3bf 8f6f 	isb	sy
 800cd7e:	f3bf 8f4f 	dsb	sy
 800cd82:	607b      	str	r3, [r7, #4]
}
 800cd84:	bf00      	nop
 800cd86:	e7fe      	b.n	800cd86 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800cd88:	4b0a      	ldr	r3, [pc, #40]	; (800cdb4 <vPortExitCritical+0x50>)
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	3b01      	subs	r3, #1
 800cd8e:	4a09      	ldr	r2, [pc, #36]	; (800cdb4 <vPortExitCritical+0x50>)
 800cd90:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800cd92:	4b08      	ldr	r3, [pc, #32]	; (800cdb4 <vPortExitCritical+0x50>)
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d105      	bne.n	800cda6 <vPortExitCritical+0x42>
 800cd9a:	2300      	movs	r3, #0
 800cd9c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800cd9e:	683b      	ldr	r3, [r7, #0]
 800cda0:	f383 8811 	msr	BASEPRI, r3
}
 800cda4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800cda6:	bf00      	nop
 800cda8:	370c      	adds	r7, #12
 800cdaa:	46bd      	mov	sp, r7
 800cdac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdb0:	4770      	bx	lr
 800cdb2:	bf00      	nop
 800cdb4:	20000014 	.word	0x20000014
	...

0800cdc0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800cdc0:	f3ef 8009 	mrs	r0, PSP
 800cdc4:	f3bf 8f6f 	isb	sy
 800cdc8:	4b15      	ldr	r3, [pc, #84]	; (800ce20 <pxCurrentTCBConst>)
 800cdca:	681a      	ldr	r2, [r3, #0]
 800cdcc:	f01e 0f10 	tst.w	lr, #16
 800cdd0:	bf08      	it	eq
 800cdd2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cdd6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdda:	6010      	str	r0, [r2, #0]
 800cddc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cde0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800cde4:	f380 8811 	msr	BASEPRI, r0
 800cde8:	f3bf 8f4f 	dsb	sy
 800cdec:	f3bf 8f6f 	isb	sy
 800cdf0:	f7fe feba 	bl	800bb68 <vTaskSwitchContext>
 800cdf4:	f04f 0000 	mov.w	r0, #0
 800cdf8:	f380 8811 	msr	BASEPRI, r0
 800cdfc:	bc09      	pop	{r0, r3}
 800cdfe:	6819      	ldr	r1, [r3, #0]
 800ce00:	6808      	ldr	r0, [r1, #0]
 800ce02:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce06:	f01e 0f10 	tst.w	lr, #16
 800ce0a:	bf08      	it	eq
 800ce0c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ce10:	f380 8809 	msr	PSP, r0
 800ce14:	f3bf 8f6f 	isb	sy
 800ce18:	4770      	bx	lr
 800ce1a:	bf00      	nop
 800ce1c:	f3af 8000 	nop.w

0800ce20 <pxCurrentTCBConst>:
 800ce20:	20000bb8 	.word	0x20000bb8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ce24:	bf00      	nop
 800ce26:	bf00      	nop

0800ce28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ce28:	b580      	push	{r7, lr}
 800ce2a:	b082      	sub	sp, #8
 800ce2c:	af00      	add	r7, sp, #0
	__asm volatile
 800ce2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce32:	f383 8811 	msr	BASEPRI, r3
 800ce36:	f3bf 8f6f 	isb	sy
 800ce3a:	f3bf 8f4f 	dsb	sy
 800ce3e:	607b      	str	r3, [r7, #4]
}
 800ce40:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ce42:	f7fe fdd7 	bl	800b9f4 <xTaskIncrementTick>
 800ce46:	4603      	mov	r3, r0
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d003      	beq.n	800ce54 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ce4c:	4b06      	ldr	r3, [pc, #24]	; (800ce68 <xPortSysTickHandler+0x40>)
 800ce4e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ce52:	601a      	str	r2, [r3, #0]
 800ce54:	2300      	movs	r3, #0
 800ce56:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ce58:	683b      	ldr	r3, [r7, #0]
 800ce5a:	f383 8811 	msr	BASEPRI, r3
}
 800ce5e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ce60:	bf00      	nop
 800ce62:	3708      	adds	r7, #8
 800ce64:	46bd      	mov	sp, r7
 800ce66:	bd80      	pop	{r7, pc}
 800ce68:	e000ed04 	.word	0xe000ed04

0800ce6c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ce6c:	b480      	push	{r7}
 800ce6e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ce70:	4b0b      	ldr	r3, [pc, #44]	; (800cea0 <vPortSetupTimerInterrupt+0x34>)
 800ce72:	2200      	movs	r2, #0
 800ce74:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ce76:	4b0b      	ldr	r3, [pc, #44]	; (800cea4 <vPortSetupTimerInterrupt+0x38>)
 800ce78:	2200      	movs	r2, #0
 800ce7a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ce7c:	4b0a      	ldr	r3, [pc, #40]	; (800cea8 <vPortSetupTimerInterrupt+0x3c>)
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	4a0a      	ldr	r2, [pc, #40]	; (800ceac <vPortSetupTimerInterrupt+0x40>)
 800ce82:	fba2 2303 	umull	r2, r3, r2, r3
 800ce86:	099b      	lsrs	r3, r3, #6
 800ce88:	4a09      	ldr	r2, [pc, #36]	; (800ceb0 <vPortSetupTimerInterrupt+0x44>)
 800ce8a:	3b01      	subs	r3, #1
 800ce8c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ce8e:	4b04      	ldr	r3, [pc, #16]	; (800cea0 <vPortSetupTimerInterrupt+0x34>)
 800ce90:	2207      	movs	r2, #7
 800ce92:	601a      	str	r2, [r3, #0]
}
 800ce94:	bf00      	nop
 800ce96:	46bd      	mov	sp, r7
 800ce98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce9c:	4770      	bx	lr
 800ce9e:	bf00      	nop
 800cea0:	e000e010 	.word	0xe000e010
 800cea4:	e000e018 	.word	0xe000e018
 800cea8:	20000008 	.word	0x20000008
 800ceac:	10624dd3 	.word	0x10624dd3
 800ceb0:	e000e014 	.word	0xe000e014

0800ceb4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ceb4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800cec4 <vPortEnableVFP+0x10>
 800ceb8:	6801      	ldr	r1, [r0, #0]
 800ceba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800cebe:	6001      	str	r1, [r0, #0]
 800cec0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800cec2:	bf00      	nop
 800cec4:	e000ed88 	.word	0xe000ed88

0800cec8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800cec8:	b480      	push	{r7}
 800ceca:	b085      	sub	sp, #20
 800cecc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800cece:	f3ef 8305 	mrs	r3, IPSR
 800ced2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ced4:	68fb      	ldr	r3, [r7, #12]
 800ced6:	2b0f      	cmp	r3, #15
 800ced8:	d914      	bls.n	800cf04 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ceda:	4a17      	ldr	r2, [pc, #92]	; (800cf38 <vPortValidateInterruptPriority+0x70>)
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	4413      	add	r3, r2
 800cee0:	781b      	ldrb	r3, [r3, #0]
 800cee2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800cee4:	4b15      	ldr	r3, [pc, #84]	; (800cf3c <vPortValidateInterruptPriority+0x74>)
 800cee6:	781b      	ldrb	r3, [r3, #0]
 800cee8:	7afa      	ldrb	r2, [r7, #11]
 800ceea:	429a      	cmp	r2, r3
 800ceec:	d20a      	bcs.n	800cf04 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800ceee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cef2:	f383 8811 	msr	BASEPRI, r3
 800cef6:	f3bf 8f6f 	isb	sy
 800cefa:	f3bf 8f4f 	dsb	sy
 800cefe:	607b      	str	r3, [r7, #4]
}
 800cf00:	bf00      	nop
 800cf02:	e7fe      	b.n	800cf02 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800cf04:	4b0e      	ldr	r3, [pc, #56]	; (800cf40 <vPortValidateInterruptPriority+0x78>)
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800cf0c:	4b0d      	ldr	r3, [pc, #52]	; (800cf44 <vPortValidateInterruptPriority+0x7c>)
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	429a      	cmp	r2, r3
 800cf12:	d90a      	bls.n	800cf2a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800cf14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cf18:	f383 8811 	msr	BASEPRI, r3
 800cf1c:	f3bf 8f6f 	isb	sy
 800cf20:	f3bf 8f4f 	dsb	sy
 800cf24:	603b      	str	r3, [r7, #0]
}
 800cf26:	bf00      	nop
 800cf28:	e7fe      	b.n	800cf28 <vPortValidateInterruptPriority+0x60>
	}
 800cf2a:	bf00      	nop
 800cf2c:	3714      	adds	r7, #20
 800cf2e:	46bd      	mov	sp, r7
 800cf30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf34:	4770      	bx	lr
 800cf36:	bf00      	nop
 800cf38:	e000e3f0 	.word	0xe000e3f0
 800cf3c:	200011e4 	.word	0x200011e4
 800cf40:	e000ed0c 	.word	0xe000ed0c
 800cf44:	200011e8 	.word	0x200011e8

0800cf48 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800cf48:	b580      	push	{r7, lr}
 800cf4a:	b08a      	sub	sp, #40	; 0x28
 800cf4c:	af00      	add	r7, sp, #0
 800cf4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800cf50:	2300      	movs	r3, #0
 800cf52:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800cf54:	f7fe fc80 	bl	800b858 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800cf58:	4b5b      	ldr	r3, [pc, #364]	; (800d0c8 <pvPortMalloc+0x180>)
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d101      	bne.n	800cf64 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800cf60:	f000 f920 	bl	800d1a4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800cf64:	4b59      	ldr	r3, [pc, #356]	; (800d0cc <pvPortMalloc+0x184>)
 800cf66:	681a      	ldr	r2, [r3, #0]
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	4013      	ands	r3, r2
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	f040 8093 	bne.w	800d098 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	2b00      	cmp	r3, #0
 800cf76:	d01d      	beq.n	800cfb4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800cf78:	2208      	movs	r2, #8
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	4413      	add	r3, r2
 800cf7e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	f003 0307 	and.w	r3, r3, #7
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d014      	beq.n	800cfb4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	f023 0307 	bic.w	r3, r3, #7
 800cf90:	3308      	adds	r3, #8
 800cf92:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	f003 0307 	and.w	r3, r3, #7
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d00a      	beq.n	800cfb4 <pvPortMalloc+0x6c>
	__asm volatile
 800cf9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cfa2:	f383 8811 	msr	BASEPRI, r3
 800cfa6:	f3bf 8f6f 	isb	sy
 800cfaa:	f3bf 8f4f 	dsb	sy
 800cfae:	617b      	str	r3, [r7, #20]
}
 800cfb0:	bf00      	nop
 800cfb2:	e7fe      	b.n	800cfb2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	2b00      	cmp	r3, #0
 800cfb8:	d06e      	beq.n	800d098 <pvPortMalloc+0x150>
 800cfba:	4b45      	ldr	r3, [pc, #276]	; (800d0d0 <pvPortMalloc+0x188>)
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	687a      	ldr	r2, [r7, #4]
 800cfc0:	429a      	cmp	r2, r3
 800cfc2:	d869      	bhi.n	800d098 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800cfc4:	4b43      	ldr	r3, [pc, #268]	; (800d0d4 <pvPortMalloc+0x18c>)
 800cfc6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800cfc8:	4b42      	ldr	r3, [pc, #264]	; (800d0d4 <pvPortMalloc+0x18c>)
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cfce:	e004      	b.n	800cfda <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800cfd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfd2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800cfd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800cfda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfdc:	685b      	ldr	r3, [r3, #4]
 800cfde:	687a      	ldr	r2, [r7, #4]
 800cfe0:	429a      	cmp	r2, r3
 800cfe2:	d903      	bls.n	800cfec <pvPortMalloc+0xa4>
 800cfe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d1f1      	bne.n	800cfd0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800cfec:	4b36      	ldr	r3, [pc, #216]	; (800d0c8 <pvPortMalloc+0x180>)
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cff2:	429a      	cmp	r2, r3
 800cff4:	d050      	beq.n	800d098 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800cff6:	6a3b      	ldr	r3, [r7, #32]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	2208      	movs	r2, #8
 800cffc:	4413      	add	r3, r2
 800cffe:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800d000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d002:	681a      	ldr	r2, [r3, #0]
 800d004:	6a3b      	ldr	r3, [r7, #32]
 800d006:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800d008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d00a:	685a      	ldr	r2, [r3, #4]
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	1ad2      	subs	r2, r2, r3
 800d010:	2308      	movs	r3, #8
 800d012:	005b      	lsls	r3, r3, #1
 800d014:	429a      	cmp	r2, r3
 800d016:	d91f      	bls.n	800d058 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800d018:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	4413      	add	r3, r2
 800d01e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800d020:	69bb      	ldr	r3, [r7, #24]
 800d022:	f003 0307 	and.w	r3, r3, #7
 800d026:	2b00      	cmp	r3, #0
 800d028:	d00a      	beq.n	800d040 <pvPortMalloc+0xf8>
	__asm volatile
 800d02a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d02e:	f383 8811 	msr	BASEPRI, r3
 800d032:	f3bf 8f6f 	isb	sy
 800d036:	f3bf 8f4f 	dsb	sy
 800d03a:	613b      	str	r3, [r7, #16]
}
 800d03c:	bf00      	nop
 800d03e:	e7fe      	b.n	800d03e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800d040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d042:	685a      	ldr	r2, [r3, #4]
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	1ad2      	subs	r2, r2, r3
 800d048:	69bb      	ldr	r3, [r7, #24]
 800d04a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800d04c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d04e:	687a      	ldr	r2, [r7, #4]
 800d050:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800d052:	69b8      	ldr	r0, [r7, #24]
 800d054:	f000 f908 	bl	800d268 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800d058:	4b1d      	ldr	r3, [pc, #116]	; (800d0d0 <pvPortMalloc+0x188>)
 800d05a:	681a      	ldr	r2, [r3, #0]
 800d05c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d05e:	685b      	ldr	r3, [r3, #4]
 800d060:	1ad3      	subs	r3, r2, r3
 800d062:	4a1b      	ldr	r2, [pc, #108]	; (800d0d0 <pvPortMalloc+0x188>)
 800d064:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800d066:	4b1a      	ldr	r3, [pc, #104]	; (800d0d0 <pvPortMalloc+0x188>)
 800d068:	681a      	ldr	r2, [r3, #0]
 800d06a:	4b1b      	ldr	r3, [pc, #108]	; (800d0d8 <pvPortMalloc+0x190>)
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	429a      	cmp	r2, r3
 800d070:	d203      	bcs.n	800d07a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800d072:	4b17      	ldr	r3, [pc, #92]	; (800d0d0 <pvPortMalloc+0x188>)
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	4a18      	ldr	r2, [pc, #96]	; (800d0d8 <pvPortMalloc+0x190>)
 800d078:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800d07a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d07c:	685a      	ldr	r2, [r3, #4]
 800d07e:	4b13      	ldr	r3, [pc, #76]	; (800d0cc <pvPortMalloc+0x184>)
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	431a      	orrs	r2, r3
 800d084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d086:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800d088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d08a:	2200      	movs	r2, #0
 800d08c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800d08e:	4b13      	ldr	r3, [pc, #76]	; (800d0dc <pvPortMalloc+0x194>)
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	3301      	adds	r3, #1
 800d094:	4a11      	ldr	r2, [pc, #68]	; (800d0dc <pvPortMalloc+0x194>)
 800d096:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800d098:	f7fe fbec 	bl	800b874 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d09c:	69fb      	ldr	r3, [r7, #28]
 800d09e:	f003 0307 	and.w	r3, r3, #7
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	d00a      	beq.n	800d0bc <pvPortMalloc+0x174>
	__asm volatile
 800d0a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0aa:	f383 8811 	msr	BASEPRI, r3
 800d0ae:	f3bf 8f6f 	isb	sy
 800d0b2:	f3bf 8f4f 	dsb	sy
 800d0b6:	60fb      	str	r3, [r7, #12]
}
 800d0b8:	bf00      	nop
 800d0ba:	e7fe      	b.n	800d0ba <pvPortMalloc+0x172>
	return pvReturn;
 800d0bc:	69fb      	ldr	r3, [r7, #28]
}
 800d0be:	4618      	mov	r0, r3
 800d0c0:	3728      	adds	r7, #40	; 0x28
 800d0c2:	46bd      	mov	sp, r7
 800d0c4:	bd80      	pop	{r7, pc}
 800d0c6:	bf00      	nop
 800d0c8:	20001dac 	.word	0x20001dac
 800d0cc:	20001dc0 	.word	0x20001dc0
 800d0d0:	20001db0 	.word	0x20001db0
 800d0d4:	20001da4 	.word	0x20001da4
 800d0d8:	20001db4 	.word	0x20001db4
 800d0dc:	20001db8 	.word	0x20001db8

0800d0e0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800d0e0:	b580      	push	{r7, lr}
 800d0e2:	b086      	sub	sp, #24
 800d0e4:	af00      	add	r7, sp, #0
 800d0e6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d04d      	beq.n	800d18e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800d0f2:	2308      	movs	r3, #8
 800d0f4:	425b      	negs	r3, r3
 800d0f6:	697a      	ldr	r2, [r7, #20]
 800d0f8:	4413      	add	r3, r2
 800d0fa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800d0fc:	697b      	ldr	r3, [r7, #20]
 800d0fe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800d100:	693b      	ldr	r3, [r7, #16]
 800d102:	685a      	ldr	r2, [r3, #4]
 800d104:	4b24      	ldr	r3, [pc, #144]	; (800d198 <vPortFree+0xb8>)
 800d106:	681b      	ldr	r3, [r3, #0]
 800d108:	4013      	ands	r3, r2
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d10a      	bne.n	800d124 <vPortFree+0x44>
	__asm volatile
 800d10e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d112:	f383 8811 	msr	BASEPRI, r3
 800d116:	f3bf 8f6f 	isb	sy
 800d11a:	f3bf 8f4f 	dsb	sy
 800d11e:	60fb      	str	r3, [r7, #12]
}
 800d120:	bf00      	nop
 800d122:	e7fe      	b.n	800d122 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d124:	693b      	ldr	r3, [r7, #16]
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d00a      	beq.n	800d142 <vPortFree+0x62>
	__asm volatile
 800d12c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d130:	f383 8811 	msr	BASEPRI, r3
 800d134:	f3bf 8f6f 	isb	sy
 800d138:	f3bf 8f4f 	dsb	sy
 800d13c:	60bb      	str	r3, [r7, #8]
}
 800d13e:	bf00      	nop
 800d140:	e7fe      	b.n	800d140 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800d142:	693b      	ldr	r3, [r7, #16]
 800d144:	685a      	ldr	r2, [r3, #4]
 800d146:	4b14      	ldr	r3, [pc, #80]	; (800d198 <vPortFree+0xb8>)
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	4013      	ands	r3, r2
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d01e      	beq.n	800d18e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800d150:	693b      	ldr	r3, [r7, #16]
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	2b00      	cmp	r3, #0
 800d156:	d11a      	bne.n	800d18e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800d158:	693b      	ldr	r3, [r7, #16]
 800d15a:	685a      	ldr	r2, [r3, #4]
 800d15c:	4b0e      	ldr	r3, [pc, #56]	; (800d198 <vPortFree+0xb8>)
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	43db      	mvns	r3, r3
 800d162:	401a      	ands	r2, r3
 800d164:	693b      	ldr	r3, [r7, #16]
 800d166:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800d168:	f7fe fb76 	bl	800b858 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800d16c:	693b      	ldr	r3, [r7, #16]
 800d16e:	685a      	ldr	r2, [r3, #4]
 800d170:	4b0a      	ldr	r3, [pc, #40]	; (800d19c <vPortFree+0xbc>)
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	4413      	add	r3, r2
 800d176:	4a09      	ldr	r2, [pc, #36]	; (800d19c <vPortFree+0xbc>)
 800d178:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d17a:	6938      	ldr	r0, [r7, #16]
 800d17c:	f000 f874 	bl	800d268 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800d180:	4b07      	ldr	r3, [pc, #28]	; (800d1a0 <vPortFree+0xc0>)
 800d182:	681b      	ldr	r3, [r3, #0]
 800d184:	3301      	adds	r3, #1
 800d186:	4a06      	ldr	r2, [pc, #24]	; (800d1a0 <vPortFree+0xc0>)
 800d188:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800d18a:	f7fe fb73 	bl	800b874 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800d18e:	bf00      	nop
 800d190:	3718      	adds	r7, #24
 800d192:	46bd      	mov	sp, r7
 800d194:	bd80      	pop	{r7, pc}
 800d196:	bf00      	nop
 800d198:	20001dc0 	.word	0x20001dc0
 800d19c:	20001db0 	.word	0x20001db0
 800d1a0:	20001dbc 	.word	0x20001dbc

0800d1a4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800d1a4:	b480      	push	{r7}
 800d1a6:	b085      	sub	sp, #20
 800d1a8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d1aa:	f640 33b8 	movw	r3, #3000	; 0xbb8
 800d1ae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800d1b0:	4b27      	ldr	r3, [pc, #156]	; (800d250 <prvHeapInit+0xac>)
 800d1b2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	f003 0307 	and.w	r3, r3, #7
 800d1ba:	2b00      	cmp	r3, #0
 800d1bc:	d00c      	beq.n	800d1d8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	3307      	adds	r3, #7
 800d1c2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	f023 0307 	bic.w	r3, r3, #7
 800d1ca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800d1cc:	68ba      	ldr	r2, [r7, #8]
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	1ad3      	subs	r3, r2, r3
 800d1d2:	4a1f      	ldr	r2, [pc, #124]	; (800d250 <prvHeapInit+0xac>)
 800d1d4:	4413      	add	r3, r2
 800d1d6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800d1d8:	68fb      	ldr	r3, [r7, #12]
 800d1da:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800d1dc:	4a1d      	ldr	r2, [pc, #116]	; (800d254 <prvHeapInit+0xb0>)
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800d1e2:	4b1c      	ldr	r3, [pc, #112]	; (800d254 <prvHeapInit+0xb0>)
 800d1e4:	2200      	movs	r2, #0
 800d1e6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	68ba      	ldr	r2, [r7, #8]
 800d1ec:	4413      	add	r3, r2
 800d1ee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800d1f0:	2208      	movs	r2, #8
 800d1f2:	68fb      	ldr	r3, [r7, #12]
 800d1f4:	1a9b      	subs	r3, r3, r2
 800d1f6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800d1f8:	68fb      	ldr	r3, [r7, #12]
 800d1fa:	f023 0307 	bic.w	r3, r3, #7
 800d1fe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	4a15      	ldr	r2, [pc, #84]	; (800d258 <prvHeapInit+0xb4>)
 800d204:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800d206:	4b14      	ldr	r3, [pc, #80]	; (800d258 <prvHeapInit+0xb4>)
 800d208:	681b      	ldr	r3, [r3, #0]
 800d20a:	2200      	movs	r2, #0
 800d20c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800d20e:	4b12      	ldr	r3, [pc, #72]	; (800d258 <prvHeapInit+0xb4>)
 800d210:	681b      	ldr	r3, [r3, #0]
 800d212:	2200      	movs	r2, #0
 800d214:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800d21a:	683b      	ldr	r3, [r7, #0]
 800d21c:	68fa      	ldr	r2, [r7, #12]
 800d21e:	1ad2      	subs	r2, r2, r3
 800d220:	683b      	ldr	r3, [r7, #0]
 800d222:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800d224:	4b0c      	ldr	r3, [pc, #48]	; (800d258 <prvHeapInit+0xb4>)
 800d226:	681a      	ldr	r2, [r3, #0]
 800d228:	683b      	ldr	r3, [r7, #0]
 800d22a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d22c:	683b      	ldr	r3, [r7, #0]
 800d22e:	685b      	ldr	r3, [r3, #4]
 800d230:	4a0a      	ldr	r2, [pc, #40]	; (800d25c <prvHeapInit+0xb8>)
 800d232:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d234:	683b      	ldr	r3, [r7, #0]
 800d236:	685b      	ldr	r3, [r3, #4]
 800d238:	4a09      	ldr	r2, [pc, #36]	; (800d260 <prvHeapInit+0xbc>)
 800d23a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800d23c:	4b09      	ldr	r3, [pc, #36]	; (800d264 <prvHeapInit+0xc0>)
 800d23e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d242:	601a      	str	r2, [r3, #0]
}
 800d244:	bf00      	nop
 800d246:	3714      	adds	r7, #20
 800d248:	46bd      	mov	sp, r7
 800d24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d24e:	4770      	bx	lr
 800d250:	200011ec 	.word	0x200011ec
 800d254:	20001da4 	.word	0x20001da4
 800d258:	20001dac 	.word	0x20001dac
 800d25c:	20001db4 	.word	0x20001db4
 800d260:	20001db0 	.word	0x20001db0
 800d264:	20001dc0 	.word	0x20001dc0

0800d268 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800d268:	b480      	push	{r7}
 800d26a:	b085      	sub	sp, #20
 800d26c:	af00      	add	r7, sp, #0
 800d26e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800d270:	4b28      	ldr	r3, [pc, #160]	; (800d314 <prvInsertBlockIntoFreeList+0xac>)
 800d272:	60fb      	str	r3, [r7, #12]
 800d274:	e002      	b.n	800d27c <prvInsertBlockIntoFreeList+0x14>
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	60fb      	str	r3, [r7, #12]
 800d27c:	68fb      	ldr	r3, [r7, #12]
 800d27e:	681b      	ldr	r3, [r3, #0]
 800d280:	687a      	ldr	r2, [r7, #4]
 800d282:	429a      	cmp	r2, r3
 800d284:	d8f7      	bhi.n	800d276 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	685b      	ldr	r3, [r3, #4]
 800d28e:	68ba      	ldr	r2, [r7, #8]
 800d290:	4413      	add	r3, r2
 800d292:	687a      	ldr	r2, [r7, #4]
 800d294:	429a      	cmp	r2, r3
 800d296:	d108      	bne.n	800d2aa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	685a      	ldr	r2, [r3, #4]
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	685b      	ldr	r3, [r3, #4]
 800d2a0:	441a      	add	r2, r3
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	685b      	ldr	r3, [r3, #4]
 800d2b2:	68ba      	ldr	r2, [r7, #8]
 800d2b4:	441a      	add	r2, r3
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	429a      	cmp	r2, r3
 800d2bc:	d118      	bne.n	800d2f0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	681a      	ldr	r2, [r3, #0]
 800d2c2:	4b15      	ldr	r3, [pc, #84]	; (800d318 <prvInsertBlockIntoFreeList+0xb0>)
 800d2c4:	681b      	ldr	r3, [r3, #0]
 800d2c6:	429a      	cmp	r2, r3
 800d2c8:	d00d      	beq.n	800d2e6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	685a      	ldr	r2, [r3, #4]
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	685b      	ldr	r3, [r3, #4]
 800d2d4:	441a      	add	r2, r3
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	681b      	ldr	r3, [r3, #0]
 800d2de:	681a      	ldr	r2, [r3, #0]
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	601a      	str	r2, [r3, #0]
 800d2e4:	e008      	b.n	800d2f8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800d2e6:	4b0c      	ldr	r3, [pc, #48]	; (800d318 <prvInsertBlockIntoFreeList+0xb0>)
 800d2e8:	681a      	ldr	r2, [r3, #0]
 800d2ea:	687b      	ldr	r3, [r7, #4]
 800d2ec:	601a      	str	r2, [r3, #0]
 800d2ee:	e003      	b.n	800d2f8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	681a      	ldr	r2, [r3, #0]
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800d2f8:	68fa      	ldr	r2, [r7, #12]
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	429a      	cmp	r2, r3
 800d2fe:	d002      	beq.n	800d306 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	687a      	ldr	r2, [r7, #4]
 800d304:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d306:	bf00      	nop
 800d308:	3714      	adds	r7, #20
 800d30a:	46bd      	mov	sp, r7
 800d30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d310:	4770      	bx	lr
 800d312:	bf00      	nop
 800d314:	20001da4 	.word	0x20001da4
 800d318:	20001dac 	.word	0x20001dac

0800d31c <__libc_init_array>:
 800d31c:	b570      	push	{r4, r5, r6, lr}
 800d31e:	4d0d      	ldr	r5, [pc, #52]	; (800d354 <__libc_init_array+0x38>)
 800d320:	4c0d      	ldr	r4, [pc, #52]	; (800d358 <__libc_init_array+0x3c>)
 800d322:	1b64      	subs	r4, r4, r5
 800d324:	10a4      	asrs	r4, r4, #2
 800d326:	2600      	movs	r6, #0
 800d328:	42a6      	cmp	r6, r4
 800d32a:	d109      	bne.n	800d340 <__libc_init_array+0x24>
 800d32c:	4d0b      	ldr	r5, [pc, #44]	; (800d35c <__libc_init_array+0x40>)
 800d32e:	4c0c      	ldr	r4, [pc, #48]	; (800d360 <__libc_init_array+0x44>)
 800d330:	f000 f8f2 	bl	800d518 <_init>
 800d334:	1b64      	subs	r4, r4, r5
 800d336:	10a4      	asrs	r4, r4, #2
 800d338:	2600      	movs	r6, #0
 800d33a:	42a6      	cmp	r6, r4
 800d33c:	d105      	bne.n	800d34a <__libc_init_array+0x2e>
 800d33e:	bd70      	pop	{r4, r5, r6, pc}
 800d340:	f855 3b04 	ldr.w	r3, [r5], #4
 800d344:	4798      	blx	r3
 800d346:	3601      	adds	r6, #1
 800d348:	e7ee      	b.n	800d328 <__libc_init_array+0xc>
 800d34a:	f855 3b04 	ldr.w	r3, [r5], #4
 800d34e:	4798      	blx	r3
 800d350:	3601      	adds	r6, #1
 800d352:	e7f2      	b.n	800d33a <__libc_init_array+0x1e>
 800d354:	0800d67c 	.word	0x0800d67c
 800d358:	0800d67c 	.word	0x0800d67c
 800d35c:	0800d67c 	.word	0x0800d67c
 800d360:	0800d680 	.word	0x0800d680

0800d364 <__retarget_lock_acquire_recursive>:
 800d364:	4770      	bx	lr

0800d366 <__retarget_lock_release_recursive>:
 800d366:	4770      	bx	lr

0800d368 <memcpy>:
 800d368:	440a      	add	r2, r1
 800d36a:	4291      	cmp	r1, r2
 800d36c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800d370:	d100      	bne.n	800d374 <memcpy+0xc>
 800d372:	4770      	bx	lr
 800d374:	b510      	push	{r4, lr}
 800d376:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d37a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d37e:	4291      	cmp	r1, r2
 800d380:	d1f9      	bne.n	800d376 <memcpy+0xe>
 800d382:	bd10      	pop	{r4, pc}

0800d384 <memset>:
 800d384:	4402      	add	r2, r0
 800d386:	4603      	mov	r3, r0
 800d388:	4293      	cmp	r3, r2
 800d38a:	d100      	bne.n	800d38e <memset+0xa>
 800d38c:	4770      	bx	lr
 800d38e:	f803 1b01 	strb.w	r1, [r3], #1
 800d392:	e7f9      	b.n	800d388 <memset+0x4>

0800d394 <cleanup_glue>:
 800d394:	b538      	push	{r3, r4, r5, lr}
 800d396:	460c      	mov	r4, r1
 800d398:	6809      	ldr	r1, [r1, #0]
 800d39a:	4605      	mov	r5, r0
 800d39c:	b109      	cbz	r1, 800d3a2 <cleanup_glue+0xe>
 800d39e:	f7ff fff9 	bl	800d394 <cleanup_glue>
 800d3a2:	4621      	mov	r1, r4
 800d3a4:	4628      	mov	r0, r5
 800d3a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d3aa:	f000 b869 	b.w	800d480 <_free_r>
	...

0800d3b0 <_reclaim_reent>:
 800d3b0:	4b2c      	ldr	r3, [pc, #176]	; (800d464 <_reclaim_reent+0xb4>)
 800d3b2:	681b      	ldr	r3, [r3, #0]
 800d3b4:	4283      	cmp	r3, r0
 800d3b6:	b570      	push	{r4, r5, r6, lr}
 800d3b8:	4604      	mov	r4, r0
 800d3ba:	d051      	beq.n	800d460 <_reclaim_reent+0xb0>
 800d3bc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800d3be:	b143      	cbz	r3, 800d3d2 <_reclaim_reent+0x22>
 800d3c0:	68db      	ldr	r3, [r3, #12]
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d14a      	bne.n	800d45c <_reclaim_reent+0xac>
 800d3c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d3c8:	6819      	ldr	r1, [r3, #0]
 800d3ca:	b111      	cbz	r1, 800d3d2 <_reclaim_reent+0x22>
 800d3cc:	4620      	mov	r0, r4
 800d3ce:	f000 f857 	bl	800d480 <_free_r>
 800d3d2:	6961      	ldr	r1, [r4, #20]
 800d3d4:	b111      	cbz	r1, 800d3dc <_reclaim_reent+0x2c>
 800d3d6:	4620      	mov	r0, r4
 800d3d8:	f000 f852 	bl	800d480 <_free_r>
 800d3dc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800d3de:	b111      	cbz	r1, 800d3e6 <_reclaim_reent+0x36>
 800d3e0:	4620      	mov	r0, r4
 800d3e2:	f000 f84d 	bl	800d480 <_free_r>
 800d3e6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800d3e8:	b111      	cbz	r1, 800d3f0 <_reclaim_reent+0x40>
 800d3ea:	4620      	mov	r0, r4
 800d3ec:	f000 f848 	bl	800d480 <_free_r>
 800d3f0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800d3f2:	b111      	cbz	r1, 800d3fa <_reclaim_reent+0x4a>
 800d3f4:	4620      	mov	r0, r4
 800d3f6:	f000 f843 	bl	800d480 <_free_r>
 800d3fa:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800d3fc:	b111      	cbz	r1, 800d404 <_reclaim_reent+0x54>
 800d3fe:	4620      	mov	r0, r4
 800d400:	f000 f83e 	bl	800d480 <_free_r>
 800d404:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800d406:	b111      	cbz	r1, 800d40e <_reclaim_reent+0x5e>
 800d408:	4620      	mov	r0, r4
 800d40a:	f000 f839 	bl	800d480 <_free_r>
 800d40e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800d410:	b111      	cbz	r1, 800d418 <_reclaim_reent+0x68>
 800d412:	4620      	mov	r0, r4
 800d414:	f000 f834 	bl	800d480 <_free_r>
 800d418:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d41a:	b111      	cbz	r1, 800d422 <_reclaim_reent+0x72>
 800d41c:	4620      	mov	r0, r4
 800d41e:	f000 f82f 	bl	800d480 <_free_r>
 800d422:	69a3      	ldr	r3, [r4, #24]
 800d424:	b1e3      	cbz	r3, 800d460 <_reclaim_reent+0xb0>
 800d426:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800d428:	4620      	mov	r0, r4
 800d42a:	4798      	blx	r3
 800d42c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800d42e:	b1b9      	cbz	r1, 800d460 <_reclaim_reent+0xb0>
 800d430:	4620      	mov	r0, r4
 800d432:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d436:	f7ff bfad 	b.w	800d394 <cleanup_glue>
 800d43a:	5949      	ldr	r1, [r1, r5]
 800d43c:	b941      	cbnz	r1, 800d450 <_reclaim_reent+0xa0>
 800d43e:	3504      	adds	r5, #4
 800d440:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d442:	2d80      	cmp	r5, #128	; 0x80
 800d444:	68d9      	ldr	r1, [r3, #12]
 800d446:	d1f8      	bne.n	800d43a <_reclaim_reent+0x8a>
 800d448:	4620      	mov	r0, r4
 800d44a:	f000 f819 	bl	800d480 <_free_r>
 800d44e:	e7ba      	b.n	800d3c6 <_reclaim_reent+0x16>
 800d450:	680e      	ldr	r6, [r1, #0]
 800d452:	4620      	mov	r0, r4
 800d454:	f000 f814 	bl	800d480 <_free_r>
 800d458:	4631      	mov	r1, r6
 800d45a:	e7ef      	b.n	800d43c <_reclaim_reent+0x8c>
 800d45c:	2500      	movs	r5, #0
 800d45e:	e7ef      	b.n	800d440 <_reclaim_reent+0x90>
 800d460:	bd70      	pop	{r4, r5, r6, pc}
 800d462:	bf00      	nop
 800d464:	20000018 	.word	0x20000018

0800d468 <__malloc_lock>:
 800d468:	4801      	ldr	r0, [pc, #4]	; (800d470 <__malloc_lock+0x8>)
 800d46a:	f7ff bf7b 	b.w	800d364 <__retarget_lock_acquire_recursive>
 800d46e:	bf00      	nop
 800d470:	20001dc4 	.word	0x20001dc4

0800d474 <__malloc_unlock>:
 800d474:	4801      	ldr	r0, [pc, #4]	; (800d47c <__malloc_unlock+0x8>)
 800d476:	f7ff bf76 	b.w	800d366 <__retarget_lock_release_recursive>
 800d47a:	bf00      	nop
 800d47c:	20001dc4 	.word	0x20001dc4

0800d480 <_free_r>:
 800d480:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d482:	2900      	cmp	r1, #0
 800d484:	d044      	beq.n	800d510 <_free_r+0x90>
 800d486:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d48a:	9001      	str	r0, [sp, #4]
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	f1a1 0404 	sub.w	r4, r1, #4
 800d492:	bfb8      	it	lt
 800d494:	18e4      	addlt	r4, r4, r3
 800d496:	f7ff ffe7 	bl	800d468 <__malloc_lock>
 800d49a:	4a1e      	ldr	r2, [pc, #120]	; (800d514 <_free_r+0x94>)
 800d49c:	9801      	ldr	r0, [sp, #4]
 800d49e:	6813      	ldr	r3, [r2, #0]
 800d4a0:	b933      	cbnz	r3, 800d4b0 <_free_r+0x30>
 800d4a2:	6063      	str	r3, [r4, #4]
 800d4a4:	6014      	str	r4, [r2, #0]
 800d4a6:	b003      	add	sp, #12
 800d4a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d4ac:	f7ff bfe2 	b.w	800d474 <__malloc_unlock>
 800d4b0:	42a3      	cmp	r3, r4
 800d4b2:	d908      	bls.n	800d4c6 <_free_r+0x46>
 800d4b4:	6825      	ldr	r5, [r4, #0]
 800d4b6:	1961      	adds	r1, r4, r5
 800d4b8:	428b      	cmp	r3, r1
 800d4ba:	bf01      	itttt	eq
 800d4bc:	6819      	ldreq	r1, [r3, #0]
 800d4be:	685b      	ldreq	r3, [r3, #4]
 800d4c0:	1949      	addeq	r1, r1, r5
 800d4c2:	6021      	streq	r1, [r4, #0]
 800d4c4:	e7ed      	b.n	800d4a2 <_free_r+0x22>
 800d4c6:	461a      	mov	r2, r3
 800d4c8:	685b      	ldr	r3, [r3, #4]
 800d4ca:	b10b      	cbz	r3, 800d4d0 <_free_r+0x50>
 800d4cc:	42a3      	cmp	r3, r4
 800d4ce:	d9fa      	bls.n	800d4c6 <_free_r+0x46>
 800d4d0:	6811      	ldr	r1, [r2, #0]
 800d4d2:	1855      	adds	r5, r2, r1
 800d4d4:	42a5      	cmp	r5, r4
 800d4d6:	d10b      	bne.n	800d4f0 <_free_r+0x70>
 800d4d8:	6824      	ldr	r4, [r4, #0]
 800d4da:	4421      	add	r1, r4
 800d4dc:	1854      	adds	r4, r2, r1
 800d4de:	42a3      	cmp	r3, r4
 800d4e0:	6011      	str	r1, [r2, #0]
 800d4e2:	d1e0      	bne.n	800d4a6 <_free_r+0x26>
 800d4e4:	681c      	ldr	r4, [r3, #0]
 800d4e6:	685b      	ldr	r3, [r3, #4]
 800d4e8:	6053      	str	r3, [r2, #4]
 800d4ea:	4421      	add	r1, r4
 800d4ec:	6011      	str	r1, [r2, #0]
 800d4ee:	e7da      	b.n	800d4a6 <_free_r+0x26>
 800d4f0:	d902      	bls.n	800d4f8 <_free_r+0x78>
 800d4f2:	230c      	movs	r3, #12
 800d4f4:	6003      	str	r3, [r0, #0]
 800d4f6:	e7d6      	b.n	800d4a6 <_free_r+0x26>
 800d4f8:	6825      	ldr	r5, [r4, #0]
 800d4fa:	1961      	adds	r1, r4, r5
 800d4fc:	428b      	cmp	r3, r1
 800d4fe:	bf04      	itt	eq
 800d500:	6819      	ldreq	r1, [r3, #0]
 800d502:	685b      	ldreq	r3, [r3, #4]
 800d504:	6063      	str	r3, [r4, #4]
 800d506:	bf04      	itt	eq
 800d508:	1949      	addeq	r1, r1, r5
 800d50a:	6021      	streq	r1, [r4, #0]
 800d50c:	6054      	str	r4, [r2, #4]
 800d50e:	e7ca      	b.n	800d4a6 <_free_r+0x26>
 800d510:	b003      	add	sp, #12
 800d512:	bd30      	pop	{r4, r5, pc}
 800d514:	20001dc8 	.word	0x20001dc8

0800d518 <_init>:
 800d518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d51a:	bf00      	nop
 800d51c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d51e:	bc08      	pop	{r3}
 800d520:	469e      	mov	lr, r3
 800d522:	4770      	bx	lr

0800d524 <_fini>:
 800d524:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d526:	bf00      	nop
 800d528:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d52a:	bc08      	pop	{r3}
 800d52c:	469e      	mov	lr, r3
 800d52e:	4770      	bx	lr
