0.6
2017.4
Dec 15 2017
21:07:18
D:/vivado/CPU_project-master/CPU_project.sim/sim_1/behav/xsim/glbl.v,1716195164,verilog,,,,glbl,,,,,,,,
D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Ifetch_sim.v,1716195167,verilog,,,,Ifetch_sim,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Test_IO.v,1716522022,verilog,,,,Test_IO,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v,1717218610,verilog,,D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,,InstMem,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/RAM/sim/RAM.v,1716195168,verilog,,D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/InstMem/sim/InstMem.v,,RAM,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.v,1716195168,verilog,,D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v,,cpuclk,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v,1716195169,verilog,,D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/ip/cpuclk/cpuclk.v,,cpuclk_clk_wiz,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALU.v,1716656385,verilog,,D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v,,ALU,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUControl.v,1716652959,verilog,,D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v,,ALUControl,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/ALUMain.v,1716652959,verilog,,D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v,,ALUMain,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Controller.v,1716658885,verilog,,D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v,,Controller,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/DMem.v,1716533709,verilog,,D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v,,DMem,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/Decoder.v,1716716973,verilog,,D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/IFetch.v,,Decoder;ImmGen;RegisterFile;WB,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/IFetch.v,1716658885,verilog,,D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v,,IFetch,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MUX.v,1716195170,verilog,,D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MemOrIO.v,,MUX,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/MemOrIO.v,1716715826,verilog,,D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/light_7seg_tube.v,,MemOrIO,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/debounce_button.v,1716259132,verilog,,D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/light_7seg_tube.v,,debounce_button,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/light_7seg_tube.v,1716524150,verilog,,D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v,,light_7seg_tube,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/scan_seg.v,1716397546,verilog,,D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v,,scan_seg,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/vivado/CPU_project-master/CPU_project.srcs/sources_1/new/top.v,1716658885,verilog,,D:/vivado/CPU_project-master/CPU_project.srcs/sim_1/new/Test_IO.v,,top,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
D:/vivado/CPU_project/CPU_project.srcs/sim_1/new/clk_sim.v,1716101481,verilog,,,,clk_sim,,,../../../../CPU_project.srcs/sources_1/ip/cpuclk,,,,,
