Classic Timing Analyzer report for NHAN3BIT
Sun May 27 21:52:25 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.112 ns   ; A[0] ; S[4] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 11.112 ns       ; A[0] ; S[4] ;
; N/A   ; None              ; 10.864 ns       ; A[0] ; S[5] ;
; N/A   ; None              ; 10.838 ns       ; A[0] ; S[3] ;
; N/A   ; None              ; 10.745 ns       ; B[1] ; S[4] ;
; N/A   ; None              ; 10.519 ns       ; A[1] ; S[4] ;
; N/A   ; None              ; 10.497 ns       ; B[1] ; S[5] ;
; N/A   ; None              ; 10.452 ns       ; B[0] ; S[4] ;
; N/A   ; None              ; 10.443 ns       ; A[0] ; S[2] ;
; N/A   ; None              ; 10.271 ns       ; A[1] ; S[5] ;
; N/A   ; None              ; 10.204 ns       ; B[0] ; S[5] ;
; N/A   ; None              ; 10.190 ns       ; B[1] ; S[3] ;
; N/A   ; None              ; 10.179 ns       ; B[0] ; S[3] ;
; N/A   ; None              ; 10.086 ns       ; A[1] ; S[3] ;
; N/A   ; None              ; 9.970 ns        ; B[1] ; S[2] ;
; N/A   ; None              ; 9.855 ns        ; A[1] ; S[2] ;
; N/A   ; None              ; 9.783 ns        ; B[0] ; S[2] ;
; N/A   ; None              ; 9.510 ns        ; A[0] ; S[1] ;
; N/A   ; None              ; 9.484 ns        ; A[0] ; S[0] ;
; N/A   ; None              ; 9.265 ns        ; B[1] ; S[1] ;
; N/A   ; None              ; 9.170 ns        ; A[1] ; S[1] ;
; N/A   ; None              ; 8.850 ns        ; B[0] ; S[1] ;
; N/A   ; None              ; 8.849 ns        ; B[0] ; S[0] ;
; N/A   ; None              ; 8.504 ns        ; B[2] ; S[4] ;
; N/A   ; None              ; 8.256 ns        ; B[2] ; S[5] ;
; N/A   ; None              ; 8.230 ns        ; B[2] ; S[3] ;
; N/A   ; None              ; 8.216 ns        ; A[2] ; S[4] ;
; N/A   ; None              ; 7.968 ns        ; A[2] ; S[5] ;
; N/A   ; None              ; 7.943 ns        ; A[2] ; S[3] ;
; N/A   ; None              ; 7.835 ns        ; B[2] ; S[2] ;
; N/A   ; None              ; 7.547 ns        ; A[2] ; S[2] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun May 27 21:52:25 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NHAN3BIT -c NHAN3BIT --timing_analysis_only
Info: Longest tpd from source pin "A[0]" to destination pin "S[4]" is 11.112 ns
    Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_E24; Fanout = 4; PIN Node = 'A[0]'
    Info: 2: + IC(4.880 ns) + CELL(0.150 ns) = 5.860 ns; Loc. = LCCOMB_X94_Y49_N26; Fanout = 2; COMB Node = 'inst12'
    Info: 3: + IC(0.264 ns) + CELL(0.420 ns) = 6.544 ns; Loc. = LCCOMB_X94_Y49_N14; Fanout = 3; COMB Node = 'FA:inst2|inst1'
    Info: 4: + IC(0.267 ns) + CELL(0.275 ns) = 7.086 ns; Loc. = LCCOMB_X94_Y49_N20; Fanout = 2; COMB Node = 'HA:inst1|inst1'
    Info: 5: + IC(0.277 ns) + CELL(0.438 ns) = 7.801 ns; Loc. = LCCOMB_X94_Y49_N18; Fanout = 1; COMB Node = 'FA:inst5|inst1'
    Info: 6: + IC(0.689 ns) + CELL(2.622 ns) = 11.112 ns; Loc. = PIN_G25; Fanout = 0; PIN Node = 'S[4]'
    Info: Total cell delay = 4.735 ns ( 42.61 % )
    Info: Total interconnect delay = 6.377 ns ( 57.39 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 210 megabytes
    Info: Processing ended: Sun May 27 21:52:25 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


